// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"

#include "Vmycpu_top___024root.h"

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__104(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__104\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_219 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_218 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_217 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_216 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_215 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_214 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_213 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_212 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_211 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_210 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_209 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_208 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_207 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_206 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_205 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_204 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_203 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_202 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_201 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_200 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_199 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_198 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_197 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_196 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_208 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_207 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_206 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_205 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_204 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_203 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_202 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_201 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_200 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_199 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_198 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_197 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_196 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_208 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_207 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_206 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_205 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_204 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_203 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_202 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_201 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_200 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_199 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_198 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_197 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_196 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_208 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_207 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_206 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_205 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_204 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_203 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_202 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_201 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_200 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_199 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_198 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_197 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_196 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_195 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_194 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_193 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_192 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_191 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_190 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_189 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_188 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_187 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_186 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_185 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_184 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_183 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_195 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_194 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_193 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_192 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_191 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_190 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_189 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_188 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_187 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_186 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_185 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_184 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_183 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_195 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_194 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_193 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_192 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_191 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_190 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_189 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_188 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_187 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_186 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_185 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_184 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_183 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_195 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_194 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_193 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_192 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_191 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_190 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_189 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_188 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_187 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_186 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_185 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_184 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_183 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_182 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_181 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_180 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_179 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_178 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_177 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_176 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_175 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_174 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_173 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_172 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_171 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_170 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_182 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_181 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_180 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_179 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_178 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_177 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_176 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_175 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_174 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_173 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_172 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_171 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_170 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_182 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_181 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_180 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_179 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_178 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_177 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_176 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_175 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_174 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_173 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_172 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_171 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_170 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_182 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_181 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_180 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_179 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_178 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_177 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_176 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_175 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_174 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_173 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_172 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_171 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_170 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_169 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_168 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_167 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_166 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_165 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_164 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_163 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_162 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_161 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_160 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_159 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_158 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_157 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_169 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_168 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_167 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_166 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_165 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_164 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_163 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_162 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_161 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_160 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_159 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_158 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_157 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_169 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_168 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_167 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_166 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_165 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_164 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_163 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_162 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_161 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_160 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_159 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_158 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_157 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_169 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_168 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_167 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_166 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_165 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_164 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_163 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_162 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_161 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_160 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_159 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_158 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_157 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_156 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_155 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_154 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_153 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_152 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_151 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_150 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_149 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_148 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_147 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_146 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_145 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_144 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_156 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_155 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_154 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_153 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_152 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_151 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_150 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_149 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_148 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_147 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_146 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_145 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_144 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_156 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_155 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_154 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_153 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_152 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_151 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_150 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_149 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_148 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_147 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_146 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_145 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_144 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_156 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_155 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_154 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_153 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_152 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_151 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_150 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_149 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_148 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_147 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_146 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_145 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_144 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_143 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_142 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_141 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_140 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_139 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_138 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_137 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_136 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_135 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_134 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_133 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_132 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_131 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_143 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_142 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_141 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_140 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_139 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_138 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_137 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_136 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_135 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_134 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_133 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_132 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_131 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_143 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_142 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_141 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_140 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_139 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_138 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_137 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_136 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_135 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_134 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_133 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_132 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_131 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_143 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_142 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_141 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_140 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_139 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_138 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_137 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_136 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_135 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_134 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_133 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_132 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_131 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_130 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_129 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_128 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_130 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_129 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_128 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_130 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_129 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_128 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_130 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_129 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_128 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_91 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_90 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_89 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_88 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_87 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_86 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_85 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_84 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_83 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_82 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_81 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_80 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_79 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_91 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_90 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_89 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_88 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_87 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_86 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_85 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_84 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_83 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_82 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_81 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_80 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_79 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_91 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_90 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_89 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_88 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_87 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_86 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_85 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_84 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_83 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_82 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_81 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_80 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_79 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_91 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_90 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_89 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_88 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_87 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_86 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_85 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_84 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_83 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_82 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_81 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_80 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_79 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
    } else {
        if ((0xdbU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_219 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xdaU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_218 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd9U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_217 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd8U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_216 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd7U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_215 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd6U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_214 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd5U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_213 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd4U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_212 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd3U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_211 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd2U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_210 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd1U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_209 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xd0U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_208 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_208 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_208 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_208 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xcfU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_207 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_207 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_207 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_207 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xceU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_206 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_206 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_206 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_206 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xcdU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_205 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_205 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_205 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_205 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xccU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_204 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_204 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_204 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_204 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xcbU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_203 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_203 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_203 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_203 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xcaU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_202 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_202 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_202 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_202 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc9U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_201 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_201 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_201 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_201 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc8U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_200 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_200 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_200 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_200 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc7U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_199 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_199 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_199 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_199 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc6U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_198 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_198 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_198 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_198 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc5U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_197 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_197 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_197 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_197 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc4U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_196 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_196 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_196 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_196 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc3U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_195 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_195 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_195 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_195 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc2U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_194 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_194 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_194 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_194 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc1U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_193 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_193 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_193 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_193 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xc0U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_192 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_192 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_192 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_192 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xbfU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_191 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_191 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_191 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_191 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xbeU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_190 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_190 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_190 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_190 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xbdU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_189 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_189 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_189 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_189 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xbcU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_188 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_188 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_188 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_188 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xbbU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_187 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_187 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_187 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_187 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xbaU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_186 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_186 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_186 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_186 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb9U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_185 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_185 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_185 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_185 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb8U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_184 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_184 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_184 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_184 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb7U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_183 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_183 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_183 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_183 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb6U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_182 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_182 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_182 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_182 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb5U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_181 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_181 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_181 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_181 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb4U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_180 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_180 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_180 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_180 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb3U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_179 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_179 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_179 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_179 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb2U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_178 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_178 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_178 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_178 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb1U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_177 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_177 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_177 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_177 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xb0U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_176 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_176 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_176 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_176 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xafU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_175 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_175 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_175 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_175 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xaeU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_174 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_174 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_174 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_174 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xadU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_173 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_173 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_173 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_173 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xacU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_172 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_172 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_172 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_172 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xabU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_171 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_171 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_171 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_171 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xaaU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_170 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_170 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_170 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_170 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa9U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_169 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_169 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_169 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_169 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa8U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_168 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_168 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_168 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_168 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa7U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_167 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_167 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_167 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_167 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa6U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_166 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_166 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_166 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_166 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa5U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_165 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_165 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_165 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_165 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa4U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_164 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_164 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_164 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_164 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa3U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_163 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_163 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_163 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_163 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa2U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_162 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_162 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_162 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_162 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa1U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_161 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_161 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_161 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_161 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xa0U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_160 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_160 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_160 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_160 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x9fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_159 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_159 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_159 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_159 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x9eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_158 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_158 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_158 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_158 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x9dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_157 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_157 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_157 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_157 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x9cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_156 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_156 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_156 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_156 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x9bU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_155 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_155 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_155 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_155 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x9aU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_154 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_154 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_154 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_154 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x99U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_153 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_153 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_153 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_153 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x98U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_152 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_152 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_152 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_152 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x97U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_151 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_151 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_151 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_151 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x96U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_150 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_150 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_150 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_150 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x95U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_149 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_149 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_149 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_149 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x94U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_148 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_148 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_148 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_148 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x93U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_147 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_147 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_147 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_147 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x92U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_146 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_146 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_146 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_146 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x91U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_145 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_145 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_145 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_145 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x90U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_144 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_144 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_144 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_144 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x8fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_143 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_143 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_143 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_143 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x8eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_142 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_142 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_142 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_142 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x8dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_141 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_141 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_141 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_141 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x8cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_140 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_140 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_140 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_140 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x8bU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_139 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_139 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_139 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_139 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x8aU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_138 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_138 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_138 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_138 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x89U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_137 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_137 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_137 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_137 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x88U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_136 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_136 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_136 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_136 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x87U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_135 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_135 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_135 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_135 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x86U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_134 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_134 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_134 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_134 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x85U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_133 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_133 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_133 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_133 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x84U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_132 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_132 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_132 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_132 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x83U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_131 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_131 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_131 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_131 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x82U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_130 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_130 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_130 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_130 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x81U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_129 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_129 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_129 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_129 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x80U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_128 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_128 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_128 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_128 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x7fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x7eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x7dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x7cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x7bU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x7aU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x79U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x78U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x77U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x76U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x75U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x74U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x73U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x72U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x71U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x70U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x6fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x6eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x6dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x6cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x6bU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x6aU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x69U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x68U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_104 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x67U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_103 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x66U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_102 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x65U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_101 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x64U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_100 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x63U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_99 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x62U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_98 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x61U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_97 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x60U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_96 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x5fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_95 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x5eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_94 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x5dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_93 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x5cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_92 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x5bU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_91 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_91 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_91 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_91 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x5aU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_90 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_90 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_90 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_90 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x59U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_89 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_89 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_89 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_89 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x58U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_88 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_88 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_88 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_88 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x57U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_87 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_87 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_87 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_87 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x56U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_86 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_86 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_86 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_86 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x55U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_85 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_85 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_85 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_85 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x54U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_84 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_84 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_84 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_84 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x53U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_83 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_83 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_83 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_83 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x52U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_82 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_82 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_82 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_82 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x51U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_81 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_81 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_81 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_81 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x50U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_80 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_80 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_80 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_80 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x4fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_79 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_79 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_79 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_79 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x4eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x4dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x4cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x4bU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x4aU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x49U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x48U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x47U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x46U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x45U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x44U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x43U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x42U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x41U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x40U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x3fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x3eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x3dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x3cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
    }
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__105(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__105\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__PCW_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__reg_pc = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_127 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_126 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_125 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_124 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_123 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_122 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_121 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_120 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_119 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_118 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_127 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_126 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_125 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_124 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_123 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_122 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_121 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_120 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_119 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_118 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_127 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_126 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_125 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_124 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_123 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_122 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_121 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_120 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_119 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_118 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_127 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_126 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_125 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_124 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_123 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_122 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_121 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_120 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_119 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_118 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__slot_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_117 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_116 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_115 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_114 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_113 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_112 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_111 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_110 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_109 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_108 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_107 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_106 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_105 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_117 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_116 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_115 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_114 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_113 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_112 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_111 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_110 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_109 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_108 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_107 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_106 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_105 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_117 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_116 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_115 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_114 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_113 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_112 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_111 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_110 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_109 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_108 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_107 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_106 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_105 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_117 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_116 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_115 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_114 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_113 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_112 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_111 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_110 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_109 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_108 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_107 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_106 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_105 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_104 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_103 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_102 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_101 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_100 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_99 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_98 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_97 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_96 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_95 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_94 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_93 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_92 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_104 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_103 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_102 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_101 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_100 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_99 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_98 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_97 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_96 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_95 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_94 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_93 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_92 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_104 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_103 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_102 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_101 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_100 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_99 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_98 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_97 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_96 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_95 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_94 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_93 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_92 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_104 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_103 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_102 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_101 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_100 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_99 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_98 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_97 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_96 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_95 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_94 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_93 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_92 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_91 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_90 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_89 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_88 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_87 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_86 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_85 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_84 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_83 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_82 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_81 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_80 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_79 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_91 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_90 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_89 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_88 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_87 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_86 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_85 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_84 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_83 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_82 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_81 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_80 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_79 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_91 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_90 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_89 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_88 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_87 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_86 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_85 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_84 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_83 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_82 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_81 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_80 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_79 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_91 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_90 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_89 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_88 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_87 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_86 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_85 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_84 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_83 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_82 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_81 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_80 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_79 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_78 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_77 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_76 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_75 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_74 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_73 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_72 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_71 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_70 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_69 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_68 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_67 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_66 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_78 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_77 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_76 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_75 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_74 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_73 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_72 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_71 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_70 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_69 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_68 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_67 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_66 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_78 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_77 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_76 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_75 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_74 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_73 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_72 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_71 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_70 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_69 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_68 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_67 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_66 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_78 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_77 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_76 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_75 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_74 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_73 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_72 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_71 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_70 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_69 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_68 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_67 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_66 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_65 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_64 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_63 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_62 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_61 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_60 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_59 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_58 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_57 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_56 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_55 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_54 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_53 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_65 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_64 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_63 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_62 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_61 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_60 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_59 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_58 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_57 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_56 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_55 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_54 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_53 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_65 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_64 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_63 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_62 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_61 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_60 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_59 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_58 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_57 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_56 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_55 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_54 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_53 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_65 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_64 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_63 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_62 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_61 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_60 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_59 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_58 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_57 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_56 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_55 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_54 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_53 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_52 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_51 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_50 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_49 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_48 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_47 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_46 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_45 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_44 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_43 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_42 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_41 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_40 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_52 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_51 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_50 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_49 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_48 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_47 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_46 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_45 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_44 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_43 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_42 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_41 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_40 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_52 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_51 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_50 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_49 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_48 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_47 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_46 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_45 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_44 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_43 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_42 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_41 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_40 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_52 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_51 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_50 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_49 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_48 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_47 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_46 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_45 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_44 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_43 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_42 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_41 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_40 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_39 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_38 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_37 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_36 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_35 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_34 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_33 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_32 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_31 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_39 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_38 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_37 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_36 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_35 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_34 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_33 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_32 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_31 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_39 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_38 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_37 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_36 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_35 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_34 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_33 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_32 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_31 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_39 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_38 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_37 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_36 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_35 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_34 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_33 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_32 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_31 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_epc = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_509 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_508 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_509 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_508 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_509 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_508 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_509 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_508 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_507 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_506 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_505 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_504 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_503 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_502 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_501 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_500 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_499 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_498 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_497 = 0U;
    } else {
        if ((0x3bU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x3aU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x39U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x38U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x37U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x36U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x35U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x41U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x40U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x3fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x3eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x3dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x3cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x34U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x33U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x32U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x31U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x30U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x2fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x2eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x2dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x2cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x2bU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x2aU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x29U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x28U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x27U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x26U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x25U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x24U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x23U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x22U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x21U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x20U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x1fU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x1eU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x1dU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x1cU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x1bU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x1aU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x19U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x18U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x17U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x16U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x15U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x14U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x13U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x12U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x11U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0x10U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                 >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xfU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xeU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xdU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xcU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xbU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0xaU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((9U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((8U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((7U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((6U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((5U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((4U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((3U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((2U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((1U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value
                    : ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511
                        : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                                 >> 4U)))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021)));
        }
        if ((0U != vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__PCW_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__slot_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__InDelaySlotW;
        }
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__reg_pc 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW;
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x7f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_127 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x7e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_126 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x7d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_125 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x7c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_124 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x7b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_123 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x7a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_122 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x790U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_121 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x780U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_120 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x770U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_119 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x760U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_118 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x7f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_127 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x7e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_126 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x7d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_125 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x7c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_124 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x7b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_123 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x7a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_122 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x790U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_121 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x780U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_120 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x770U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_119 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x760U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_118 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x7f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_127 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x7e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_126 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x7d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_125 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x7c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_124 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x7b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_123 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x7a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_122 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x790U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_121 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x780U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_120 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x770U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_119 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x760U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_118 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x7f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_127 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x7e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_126 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x7d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_125 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x7c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_124 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x7b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_123 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x7a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_122 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x790U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_121 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x780U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_120 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x770U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_119 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x760U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_118 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x750U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_117 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x740U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_116 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x730U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_115 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x720U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_114 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x710U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_113 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x700U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_112 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x6f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_111 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x6e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_110 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x6d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_109 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x6c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_108 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x6b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_107 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x6a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_106 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x690U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_105 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x750U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_117 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x740U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_116 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x730U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_115 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x720U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_114 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x710U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_113 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x700U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_112 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x6f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_111 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x6e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_110 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x6d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_109 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x6c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_108 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x6b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_107 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x6a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_106 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x690U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_105 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x750U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_117 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x740U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_116 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x730U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_115 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x720U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_114 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x710U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_113 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x700U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_112 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x6f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_111 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x6e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_110 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x6d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_109 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x6c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_108 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x6b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_107 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x6a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_106 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x690U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_105 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x750U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_117 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x740U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_116 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x730U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_115 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x720U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_114 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x710U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_113 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x700U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_112 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x6f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_111 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x6e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_110 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x6d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_109 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x6c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_108 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x6b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_107 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x6a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_106 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x690U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_105 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x680U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_104 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x670U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_103 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x660U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_102 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x650U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_101 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x640U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_100 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x630U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_99 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x620U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_98 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x610U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_97 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x600U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_96 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x5f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_95 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x5e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_94 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x5d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_93 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x5c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_92 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x680U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_104 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x670U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_103 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x660U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_102 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x650U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_101 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x640U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_100 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x630U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_99 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x620U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_98 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x610U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_97 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x600U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_96 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x5f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_95 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x5e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_94 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x5d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_93 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x5c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_92 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x680U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_104 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x670U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_103 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x660U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_102 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x650U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_101 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x640U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_100 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x630U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_99 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x620U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_98 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x610U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_97 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x600U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_96 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x5f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_95 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x5e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_94 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x5d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_93 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x5c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_92 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x680U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_104 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x670U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_103 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x660U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_102 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x650U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_101 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x640U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_100 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x630U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_99 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x620U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_98 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x610U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_97 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x600U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_96 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x5f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_95 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x5e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_94 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x5d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_93 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x5c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_92 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x5b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_91 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x5a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_90 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x590U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_89 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x580U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_88 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x570U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_87 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x560U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_86 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x550U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_85 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x540U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_84 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x530U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_83 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x520U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_82 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x510U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_81 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x500U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_80 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x4f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_79 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x5b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_91 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x5a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_90 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x590U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_89 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x580U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_88 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x570U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_87 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x560U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_86 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x550U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_85 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x540U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_84 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x530U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_83 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x520U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_82 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x510U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_81 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x500U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_80 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x4f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_79 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x5b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_91 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x5a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_90 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x590U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_89 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x580U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_88 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x570U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_87 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x560U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_86 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x550U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_85 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x540U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_84 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x530U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_83 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x520U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_82 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x510U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_81 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x500U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_80 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x4f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_79 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x5b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_91 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x5a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_90 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x590U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_89 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x580U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_88 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x570U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_87 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x560U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_86 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x550U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_85 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x540U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_84 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x530U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_83 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x520U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_82 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x510U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_81 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x500U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_80 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x4f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_79 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x4e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_78 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x4d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_77 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x4c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_76 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x4b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_75 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x4a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_74 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x490U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_73 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x480U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_72 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x470U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_71 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x460U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_70 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x450U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_69 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x440U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_68 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x430U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_67 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x420U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_66 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x4e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_78 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x4d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_77 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x4c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_76 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x4b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_75 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x4a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_74 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x490U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_73 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x480U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_72 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x470U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_71 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x460U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_70 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x450U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_69 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x440U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_68 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x430U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_67 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x420U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_66 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x4e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_78 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x4d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_77 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x4c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_76 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x4b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_75 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x4a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_74 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x490U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_73 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x480U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_72 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x470U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_71 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x460U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_70 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x450U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_69 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x440U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_68 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x430U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_67 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x420U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_66 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x4e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_78 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x4d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_77 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x4c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_76 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x4b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_75 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x4a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_74 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x490U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_73 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x480U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_72 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x470U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_71 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x460U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_70 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x450U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_69 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x440U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_68 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x430U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_67 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x420U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_66 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x410U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_65 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x400U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_64 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x3f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_63 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x3e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_62 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x3d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_61 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x3c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_60 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x3b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_59 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x3a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_58 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x390U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_57 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x380U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_56 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x370U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_55 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x360U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_54 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x350U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_53 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x410U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_65 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x400U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_64 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x3f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_63 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x3e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_62 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x3d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_61 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x3c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_60 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x3b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_59 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x3a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_58 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x390U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_57 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x380U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_56 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x370U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_55 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x360U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_54 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x350U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_53 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x410U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_65 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x400U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_64 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x3f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_63 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x3e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_62 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x3d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_61 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x3c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_60 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x3b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_59 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x3a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_58 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x390U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_57 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x380U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_56 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x370U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_55 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x360U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_54 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x350U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_53 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x410U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_65 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x400U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_64 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x3f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_63 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x3e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_62 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x3d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_61 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x3c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_60 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x3b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_59 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x3a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_58 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x390U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_57 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x380U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_56 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x370U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_55 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x360U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_54 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x350U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_53 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x340U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_52 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x330U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_51 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x320U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_50 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x310U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_49 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x300U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_48 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x2f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_47 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x2e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_46 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x2d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_45 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x2c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_44 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x2b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_43 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x2a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_42 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x290U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_41 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x280U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_40 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x340U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_52 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x330U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_51 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x320U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_50 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x310U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_49 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x300U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_48 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x2f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_47 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x2e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_46 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x2d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_45 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x2c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_44 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x2b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_43 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x2a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_42 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x290U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_41 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x280U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_40 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x340U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_52 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x330U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_51 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x320U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_50 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x310U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_49 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x300U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_48 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x2f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_47 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x2e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_46 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x2d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_45 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x2c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_44 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x2b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_43 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x2a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_42 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x290U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_41 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x280U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_40 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x340U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_52 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x330U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_51 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x320U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_50 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x310U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_49 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x300U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_48 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x2f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_47 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x2e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_46 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x2d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_45 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x2c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_44 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x2b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_43 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x2a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_42 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x290U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_41 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x280U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_40 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x270U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_39 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x260U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_38 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x250U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_37 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x240U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_36 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x230U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_35 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x220U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_34 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x210U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_33 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x200U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_32 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x1f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_31 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x1e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_30 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x1d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_29 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x1c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_28 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x1b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_27 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x270U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_39 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x260U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_38 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x250U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_37 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x240U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_36 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x230U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_35 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x220U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_34 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x210U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_33 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x200U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_32 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x1f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_31 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x1e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_30 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x1d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_29 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x1c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_28 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x1b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_27 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x270U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_39 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x260U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_38 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x250U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_37 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x240U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_36 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x230U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_35 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x220U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_34 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x210U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_33 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x200U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_32 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x1f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_31 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x1e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_30 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x1d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_29 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x1c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_28 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x1b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_27 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x270U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_39 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x260U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_38 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x250U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_37 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x240U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_36 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x230U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_35 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x220U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_34 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x210U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_33 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x200U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_32 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x1f0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_31 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x1e0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_30 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x1d0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_29 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x1c0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_28 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x1b0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_27 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x1a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_26 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x190U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_25 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x180U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_24 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x170U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_23 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x160U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_22 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x150U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_21 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x140U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_20 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x130U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_19 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x120U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_18 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x110U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_17 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x100U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_16 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0xf0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_15 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0xe0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_14 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x1a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_26 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x190U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_25 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x180U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_24 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x170U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_23 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x160U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_22 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x150U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_21 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x140U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_20 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x130U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_19 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x120U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_18 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x110U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_17 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x100U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_16 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0xf0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_15 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0xe0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_14 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x1a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_26 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x190U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_25 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x180U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_24 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x170U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_23 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x160U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_22 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x150U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_21 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x140U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_20 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x130U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_19 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x120U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_18 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x110U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_17 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x100U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_16 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0xf0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_15 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0xe0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_14 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x1a0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_26 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x190U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_25 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x180U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_24 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x170U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_23 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x160U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_22 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x150U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_21 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x140U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_20 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x130U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_19 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x120U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_18 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x110U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_17 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x100U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_16 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0xf0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_15 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0xe0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_14 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0xd0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_13 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0xc0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_12 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0xb0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_11 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0xa0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_10 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x90U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_9 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x80U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_8 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x70U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_7 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x60U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_6 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x50U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_5 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x40U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_4 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x30U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_3 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x20U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_2 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0x10U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_1 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_io_write) 
             & (0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT__DOT__bht_0 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0xd0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_13 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0xc0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_12 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0xb0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_11 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0xa0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_10 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x90U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_9 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x80U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_8 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x70U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_7 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x60U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_6 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x50U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_5 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x40U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_4 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x30U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_3 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x20U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_2 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0x10U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_1 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1_io_write) 
             & (0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_1__DOT__bht_0 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0xd0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_13 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0xc0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_12 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0xb0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_11 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0xa0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_10 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x90U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_9 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x80U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_8 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x70U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_7 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x60U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_6 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x50U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_5 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x40U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_4 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x30U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_3 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x20U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_2 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0x10U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_1 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2_io_write) 
             & (0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_2__DOT__bht_0 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0xd0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_13 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0xc0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_12 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0xb0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_11 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0xa0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_10 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x90U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_9 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x80U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_8 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x70U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_7 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x60U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_6 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x50U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_5 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x40U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_4 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x30U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_3 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x20U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_2 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0x10U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_1 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3_io_write) 
             & (0U == (0x7f0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue__DOT__BHT_3__DOT__bht_0 
                = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value));
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__commit_exception) {
            if ((1U & (~ (IData)((0x80100000U == (0x80100000U 
                                                  & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)))))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_epc 
                    = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__int_signal)
                        ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_in_delayslot)
                            ? (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_pc 
                               - (IData)(4U)) : ((0U 
                                                  != 
                                                  ((0U 
                                                    != vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)
                                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__BranchJump_JrW_Reg)
                                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branchjump_Jr_Reg)))
                                                  ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_pc
                                                  : 
                                                 ((IData)(4U) 
                                                  + vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_pc)))
                        : ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_in_delayslot)
                            ? (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_pc 
                               - (IData)(4U)) : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_pc));
            }
        } else if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
                    & (0x1cU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_epc 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW;
        }
        if ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
                    = (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU)));
            } else if ((0x1ffU != (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
                    = ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
                    = (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU)));
            } else if ((0x1ffU != (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
                    = ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
                    = (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU)));
            } else if ((0x1ffU != (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
                    = ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
                    = (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU)));
            } else if ((0x1ffU != (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
                    = ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021));
            }
        }
        if ((0x1fdU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_509 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_509 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_509 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_509 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1fcU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_508 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_508 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_508 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_508 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1fbU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_507 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1faU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_506 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1f9U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_505 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1f8U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_504 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1f7U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_503 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1f6U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_502 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1f5U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_501 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1f4U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_500 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1f3U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_499 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1f2U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_498 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0x1f1U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_497 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
    }
}
