

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3'
================================================================
* Date:           Thu Jul 18 12:04:21 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.699 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |       67|     3843|  0.670 us|  38.430 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_465_3  |       65|     3841|         3|          1|          1|  64 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    171|    -|
|Register         |        -|    -|     117|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     117|    242|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln465_fu_242_p2               |         +|   0|  0|  12|          12|           1|
    |and_ln476_1_fu_280_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_2_fu_286_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_3_fu_292_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_fu_274_p2               |       and|   0|  0|   1|           1|           1|
    |ap_condition_160                  |       and|   0|  0|   1|           1|           1|
    |ap_condition_162                  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op44_read_state2     |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op49_read_state2     |       and|   0|  0|   1|           1|           1|
    |icmp_ln465_fu_236_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln477_fu_256_p2              |      icmp|   0|  0|  16|          16|          16|
    |icmp_ln478_fu_268_p2              |      icmp|   0|  0|  17|          17|          17|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln477_fu_262_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  71|          69|          60|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_mux_p_0_0_012_i_phi_fu_221_p4        |   9|          2|    8|         16|
    |ap_phi_mux_p_0_0_0_115_i_phi_fu_211_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_0_0_0_218_i_phi_fu_201_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171  |   9|          2|    8|         16|
    |ap_sig_allocacmp_x_12                       |   9|          2|   12|         24|
    |outLayer0_blk_n                             |   9|          2|    1|          2|
    |outLayer1_blk_n                             |   9|          2|    1|          2|
    |srcLayer1x_blk_n                            |   9|          2|    1|          2|
    |x_fu_88                                     |   9|          2|   12|         24|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 171|         38|  125|        250|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |and_ln476_3_reg_392                         |   1|   0|    1|          0|
    |and_ln476_3_reg_392_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_012_i_reg_218    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_115_i_reg_208  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_218_i_reg_198  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171  |   8|   0|    8|          0|
    |icmp_ln465_reg_388                          |   1|   0|    1|          0|
    |icmp_ln465_reg_388_pp0_iter1_reg            |   1|   0|    1|          0|
    |x_fu_88                                     |  12|   0|   12|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 117|   0|  117|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|outLayer0_dout              |   in|   24|     ap_fifo|                                                 outLayer0|       pointer|
|outLayer0_num_data_valid    |   in|    3|     ap_fifo|                                                 outLayer0|       pointer|
|outLayer0_fifo_cap          |   in|    3|     ap_fifo|                                                 outLayer0|       pointer|
|outLayer0_empty_n           |   in|    1|     ap_fifo|                                                 outLayer0|       pointer|
|outLayer0_read              |  out|    1|     ap_fifo|                                                 outLayer0|       pointer|
|srcLayer1x_dout             |   in|   24|     ap_fifo|                                                srcLayer1x|       pointer|
|srcLayer1x_num_data_valid   |   in|    3|     ap_fifo|                                                srcLayer1x|       pointer|
|srcLayer1x_fifo_cap         |   in|    3|     ap_fifo|                                                srcLayer1x|       pointer|
|srcLayer1x_empty_n          |   in|    1|     ap_fifo|                                                srcLayer1x|       pointer|
|srcLayer1x_read             |  out|    1|     ap_fifo|                                                srcLayer1x|       pointer|
|outLayer1_din               |  out|   24|     ap_fifo|                                                 outLayer1|       pointer|
|outLayer1_num_data_valid    |   in|    3|     ap_fifo|                                                 outLayer1|       pointer|
|outLayer1_fifo_cap          |   in|    3|     ap_fifo|                                                 outLayer1|       pointer|
|outLayer1_full_n            |   in|    1|     ap_fifo|                                                 outLayer1|       pointer|
|outLayer1_write             |  out|    1|     ap_fifo|                                                 outLayer1|       pointer|
|HwReg_width_val             |   in|   12|   ap_stable|                                           HwReg_width_val|        scalar|
|HwReg_background_V_B_val14  |   in|    8|   ap_stable|                                HwReg_background_V_B_val14|        scalar|
|HwReg_background_U_G_val13  |   in|    8|   ap_stable|                                HwReg_background_U_G_val13|        scalar|
|HwReg_background_Y_R_val12  |   in|    8|   ap_stable|                                HwReg_background_Y_R_val12|        scalar|
|layerStartX                 |   in|   16|     ap_none|                                               layerStartX|        scalar|
|add71_i                     |   in|   17|     ap_none|                                                   add71_i|        scalar|
|notrhs_i                    |   in|    1|     ap_none|                                                  notrhs_i|        scalar|
|rev5                        |   in|    1|     ap_none|                                                      rev5|        scalar|
|empty_58                    |   in|    1|     ap_none|                                                  empty_58|        scalar|
|empty                       |   in|    1|     ap_none|                                                     empty|        scalar|
+----------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %HwReg_width_val, void "   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %HwReg_background_Y_R_val12, void "   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %HwReg_background_U_G_val13, void "   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %HwReg_background_V_B_val14, void "   --->   Operation 10 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1x, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_58" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 15 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rev5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rev5" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 16 'read' 'rev5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%notrhs_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %notrhs_i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 17 'read' 'notrhs_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add71_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add71_i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 18 'read' 'add71_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layerStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layerStartX" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 19 'read' 'layerStartX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%HwReg_background_Y_R_val12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_background_Y_R_val12" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 20 'read' 'HwReg_background_Y_R_val12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%HwReg_background_U_G_val13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_background_U_G_val13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 21 'read' 'HwReg_background_U_G_val13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%HwReg_background_V_B_val14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_background_V_B_val14" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 22 'read' 'HwReg_background_V_B_val14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%HwReg_width_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %HwReg_width_val" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 23 'read' 'HwReg_width_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 0, i12 %x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 24 'store' 'store_ln440' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln465 = br void %for.body51.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 25 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_12 = load i12 %x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 26 'load' 'x_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.54ns)   --->   "%icmp_ln465 = icmp_eq  i12 %x_12, i12 %HwReg_width_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 27 'icmp' 'icmp_ln465' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 3840, i64 0"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.54ns)   --->   "%add_ln465 = add i12 %x_12, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 29 'add' 'add_ln465' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %icmp_ln465, void %for.body51.split.i, void %for.inc111.loopexit.i.exitStub" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 30 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln465 = zext i12 %x_12" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 31 'zext' 'zext_ln465' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln465_1 = zext i12 %x_12" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 32 'zext' 'zext_ln465_1' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln468 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_48" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:468->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 33 'specpipeline' 'specpipeline_ln468' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln465 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 34 'specloopname' 'specloopname_ln465' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.29ns)   --->   "%br_ln469 = br i1 %tmp, void %if.end.i, void %if.then.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:469->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 35 'br' 'br_ln469' <Predicate = (!icmp_ln465)> <Delay = 1.29>
ST_1 : Operation 36 [1/1] (1.54ns)   --->   "%icmp_ln477 = icmp_ult  i16 %zext_ln465_1, i16 %layerStartX_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 36 'icmp' 'icmp_ln477' <Predicate = (!icmp_ln465)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_3)   --->   "%xor_ln477 = xor i1 %icmp_ln477, i1 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 37 'xor' 'xor_ln477' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln478 = icmp_ugt  i17 %add71_i_read, i17 %zext_ln465" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:478->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 38 'icmp' 'icmp_ln478' <Predicate = (!icmp_ln465)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_3)   --->   "%and_ln476 = and i1 %notrhs_i_read, i1 %rev5_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 39 'and' 'and_ln476' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_3)   --->   "%and_ln476_1 = and i1 %tmp_3, i1 %and_ln476" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 40 'and' 'and_ln476_1' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_3)   --->   "%and_ln476_2 = and i1 %xor_ln477, i1 %and_ln476_1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 41 'and' 'and_ln476_2' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln476_3 = and i1 %and_ln476_2, i1 %icmp_ln478" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 42 'and' 'and_ln476_3' <Predicate = (!icmp_ln465)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 %add_ln465, i12 %x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 43 'store' 'store_ln440' <Predicate = (!icmp_ln465)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 44 [1/1] (3.40ns)   --->   "%outLayer0_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %outLayer0" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 44 'read' 'outLayer0_read' <Predicate = (!icmp_ln465 & tmp)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln470 = trunc i24 %outLayer0_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 45 'trunc' 'trunc_ln470' <Predicate = (!icmp_ln465 & tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln470_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %outLayer0_read, i32 8, i32 15" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 46 'partselect' 'trunc_ln470_4' <Predicate = (!icmp_ln465 & tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln470_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %outLayer0_read, i32 16, i32 23" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 47 'partselect' 'trunc_ln470_5' <Predicate = (!icmp_ln465 & tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.29ns)   --->   "%br_ln470 = br void %if.end.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 48 'br' 'br_ln470' <Predicate = (!icmp_ln465 & tmp)> <Delay = 1.29>
ST_2 : Operation 49 [1/1] (3.40ns)   --->   "%srcLayer1x_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcLayer1x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 49 'read' 'srcLayer1x_read' <Predicate = (!icmp_ln465 & and_ln476_3)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln482 = trunc i24 %srcLayer1x_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 50 'trunc' 'trunc_ln482' <Predicate = (!icmp_ln465 & and_ln476_3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln482_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcLayer1x_read, i32 8, i32 15" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 51 'partselect' 'trunc_ln482_2' <Predicate = (!icmp_ln465 & and_ln476_3)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln482_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcLayer1x_read, i32 16, i32 23" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 52 'partselect' 'trunc_ln482_3' <Predicate = (!icmp_ln465 & and_ln476_3)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.29ns)   --->   "%br_ln483 = br void %for.inc102.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:483->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 53 'br' 'br_ln483' <Predicate = (!icmp_ln465 & and_ln476_3)> <Delay = 1.29>
ST_2 : Operation 64 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln465)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 4.69>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_0_220_i = phi i8 %trunc_ln470_5, void %if.then.i, i8 %HwReg_background_V_B_val14_read, void %for.body51.split.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 54 'phi' 'p_0_0_0_220_i' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_0_0_117_i = phi i8 %trunc_ln470_4, void %if.then.i, i8 %HwReg_background_U_G_val13_read, void %for.body51.split.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 55 'phi' 'p_0_0_0_117_i' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_0_0_014_i = phi i8 %trunc_ln470, void %if.then.i, i8 %HwReg_background_Y_R_val12_read, void %for.body51.split.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 56 'phi' 'p_0_0_014_i' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.29ns)   --->   "%br_ln476 = br i1 %and_ln476_3, void %for.inc102.i, void %if.then80.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 57 'br' 'br_ln476' <Predicate = (!icmp_ln465)> <Delay = 1.29>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_0_218_i = phi i8 %trunc_ln482_3, void %if.then80.i, i8 %p_0_0_0_220_i, void %if.end.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 58 'phi' 'p_0_0_0_218_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_0_0_115_i = phi i8 %trunc_ln482_2, void %if.then80.i, i8 %p_0_0_0_117_i, void %if.end.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 59 'phi' 'p_0_0_0_115_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_0_012_i = phi i8 %trunc_ln482, void %if.then80.i, i8 %p_0_0_014_i, void %if.end.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 60 'phi' 'p_0_0_012_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln493_6_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_0_0_218_i, i8 %p_0_0_0_115_i, i8 %p_0_0_012_i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:493->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 61 'bitconcatenate' 'or_ln493_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.40ns)   --->   "%write_ln493 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outLayer1, i24 %or_ln493_6_i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:493->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 62 'write' 'write_ln493' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln465 = br void %for.body51.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 63 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ HwReg_width_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ outLayer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer1x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_background_V_B_val14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ HwReg_background_U_G_val13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ HwReg_background_Y_R_val12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ layerStartX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add71_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ notrhs_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rev5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLayer0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                               (alloca           ) [ 0100]
specstablecontent_ln0           (specstablecontent) [ 0000]
specstablecontent_ln0           (specstablecontent) [ 0000]
specstablecontent_ln0           (specstablecontent) [ 0000]
specstablecontent_ln0           (specstablecontent) [ 0000]
specinterface_ln0               (specinterface    ) [ 0000]
specinterface_ln0               (specinterface    ) [ 0000]
specinterface_ln0               (specinterface    ) [ 0000]
tmp                             (read             ) [ 0111]
tmp_3                           (read             ) [ 0000]
rev5_read                       (read             ) [ 0000]
notrhs_i_read                   (read             ) [ 0000]
add71_i_read                    (read             ) [ 0000]
layerStartX_read                (read             ) [ 0000]
HwReg_background_Y_R_val12_read (read             ) [ 0111]
HwReg_background_U_G_val13_read (read             ) [ 0111]
HwReg_background_V_B_val14_read (read             ) [ 0111]
HwReg_width_val_read            (read             ) [ 0000]
store_ln440                     (store            ) [ 0000]
br_ln465                        (br               ) [ 0000]
x_12                            (load             ) [ 0000]
icmp_ln465                      (icmp             ) [ 0111]
speclooptripcount_ln0           (speclooptripcount) [ 0000]
add_ln465                       (add              ) [ 0000]
br_ln465                        (br               ) [ 0000]
zext_ln465                      (zext             ) [ 0000]
zext_ln465_1                    (zext             ) [ 0000]
specpipeline_ln468              (specpipeline     ) [ 0000]
specloopname_ln465              (specloopname     ) [ 0000]
br_ln469                        (br               ) [ 0111]
icmp_ln477                      (icmp             ) [ 0000]
xor_ln477                       (xor              ) [ 0000]
icmp_ln478                      (icmp             ) [ 0000]
and_ln476                       (and              ) [ 0000]
and_ln476_1                     (and              ) [ 0000]
and_ln476_2                     (and              ) [ 0000]
and_ln476_3                     (and              ) [ 0111]
store_ln440                     (store            ) [ 0000]
outLayer0_read                  (read             ) [ 0000]
trunc_ln470                     (trunc            ) [ 0111]
trunc_ln470_4                   (partselect       ) [ 0111]
trunc_ln470_5                   (partselect       ) [ 0111]
br_ln470                        (br               ) [ 0111]
srcLayer1x_read                 (read             ) [ 0000]
trunc_ln482                     (trunc            ) [ 0111]
trunc_ln482_2                   (partselect       ) [ 0111]
trunc_ln482_3                   (partselect       ) [ 0111]
br_ln483                        (br               ) [ 0111]
p_0_0_0_220_i                   (phi              ) [ 0101]
p_0_0_0_117_i                   (phi              ) [ 0101]
p_0_0_014_i                     (phi              ) [ 0101]
br_ln476                        (br               ) [ 0000]
p_0_0_0_218_i                   (phi              ) [ 0101]
p_0_0_0_115_i                   (phi              ) [ 0101]
p_0_0_012_i                     (phi              ) [ 0101]
or_ln493_6_i                    (bitconcatenate   ) [ 0000]
write_ln493                     (write            ) [ 0000]
br_ln465                        (br               ) [ 0000]
ret_ln0                         (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="HwReg_width_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outLayer1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcLayer1x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="HwReg_background_V_B_val14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_V_B_val14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="HwReg_background_U_G_val13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_U_G_val13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_background_Y_R_val12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_Y_R_val12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layerStartX">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerStartX"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add71_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add71_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="notrhs_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="notrhs_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rev5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="empty_58">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="empty">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outLayer0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="x_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_3_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="rev5_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rev5_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="notrhs_i_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="notrhs_i_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add71_i_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="17" slack="0"/>
<pin id="118" dir="0" index="1" bw="17" slack="0"/>
<pin id="119" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add71_i_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="layerStartX_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerStartX_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="HwReg_background_Y_R_val12_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_background_Y_R_val12_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="HwReg_background_U_G_val13_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_background_U_G_val13_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="HwReg_background_V_B_val14_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_background_V_B_val14_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="HwReg_width_val_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_width_val_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="outLayer0_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outLayer0_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="srcLayer1x_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcLayer1x_read/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln493_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="0"/>
<pin id="167" dir="0" index="2" bw="24" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln493/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_0_0_0_220_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="173" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0_220_i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_0_0_0_220_i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="8" slack="2"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_220_i/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_0_0_0_117_i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0_117_i (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_0_0_0_117_i_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="8" slack="2"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_117_i/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="p_0_0_014_i_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="191" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_014_i (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_0_0_014_i_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="8" slack="2"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_014_i/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="p_0_0_0_218_i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0_218_i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_0_0_0_218_i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_218_i/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_0_0_0_115_i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0_115_i (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_0_0_0_115_i_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_115_i/3 "/>
</bind>
</comp>

<comp id="218" class="1005" name="p_0_0_012_i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_012_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_0_0_012_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_012_i/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln440_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="x_12_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="0"/>
<pin id="235" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_12/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln465_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln465/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln465_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln465/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln465_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln465/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln465_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln465_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln477_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln477/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="xor_ln477_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln477/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln478_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="17" slack="0"/>
<pin id="270" dir="0" index="1" bw="17" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln478/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="and_ln476_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln476/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="and_ln476_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln476_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="and_ln476_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln476_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="and_ln476_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln476_3/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln440_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="0" index="1" bw="12" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln470_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln470/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln470_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="24" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="5" slack="0"/>
<pin id="312" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln470_4/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln470_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln470_5/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln482_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln482/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln482_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="24" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="0" index="3" bw="5" slack="0"/>
<pin id="336" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln482_2/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln482_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="24" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="6" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln482_3/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln493_6_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="24" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="0" index="3" bw="8" slack="0"/>
<pin id="356" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln493_6_i/3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="x_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="0"/>
<pin id="364" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="373" class="1005" name="HwReg_background_Y_R_val12_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_background_Y_R_val12_read "/>
</bind>
</comp>

<comp id="378" class="1005" name="HwReg_background_U_G_val13_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="2"/>
<pin id="380" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_background_U_G_val13_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="HwReg_background_V_B_val14_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="2"/>
<pin id="385" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_background_V_B_val14_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="icmp_ln465_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln465 "/>
</bind>
</comp>

<comp id="392" class="1005" name="and_ln476_3_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln476_3 "/>
</bind>
</comp>

<comp id="396" class="1005" name="trunc_ln470_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln470 "/>
</bind>
</comp>

<comp id="401" class="1005" name="trunc_ln470_4_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln470_4 "/>
</bind>
</comp>

<comp id="406" class="1005" name="trunc_ln470_5_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln470_5 "/>
</bind>
</comp>

<comp id="411" class="1005" name="trunc_ln482_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln482 "/>
</bind>
</comp>

<comp id="416" class="1005" name="trunc_ln482_2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln482_2 "/>
</bind>
</comp>

<comp id="421" class="1005" name="trunc_ln482_3_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln482_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="72" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="86" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="207"><net_src comp="174" pin="4"/><net_sink comp="201" pin=2"/></net>

<net id="217"><net_src comp="183" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="227"><net_src comp="192" pin="4"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="146" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="233" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="233" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="233" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="122" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="116" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="248" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="110" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="104" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="98" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="262" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="268" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="242" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="152" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="74" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="152" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="76" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="74" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="152" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="82" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="330"><net_src comp="158" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="158" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="78" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="158" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="80" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="82" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="201" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="211" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="221" pin="4"/><net_sink comp="351" pin=3"/></net>

<net id="361"><net_src comp="351" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="365"><net_src comp="88" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="372"><net_src comp="92" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="128" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="381"><net_src comp="134" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="386"><net_src comp="140" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="391"><net_src comp="236" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="292" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="303" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="404"><net_src comp="307" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="409"><net_src comp="317" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="414"><net_src comp="327" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="419"><net_src comp="331" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="424"><net_src comp="341" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLayer1 | {3 }
	Port: srcLayer1x | {}
	Port: outLayer0 | {}
 - Input state : 
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : HwReg_width_val | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : outLayer1 | {}
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : srcLayer1x | {2 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : HwReg_background_V_B_val14 | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : HwReg_background_U_G_val13 | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : HwReg_background_Y_R_val12 | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : layerStartX | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : add71_i | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : notrhs_i | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : rev5 | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : empty_58 | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : empty | {1 }
	Port: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 : outLayer0 | {2 }
  - Chain level:
	State 1
		store_ln440 : 1
		x_12 : 1
		icmp_ln465 : 2
		add_ln465 : 2
		br_ln465 : 3
		zext_ln465 : 2
		zext_ln465_1 : 2
		icmp_ln477 : 3
		xor_ln477 : 4
		icmp_ln478 : 3
		and_ln476_2 : 4
		and_ln476_3 : 4
		store_ln440 : 3
	State 2
	State 3
		p_0_0_0_218_i : 1
		p_0_0_0_115_i : 1
		p_0_0_012_i : 1
		or_ln493_6_i : 2
		write_ln493 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |              icmp_ln465_fu_236              |    0    |    12   |
|   icmp   |              icmp_ln477_fu_256              |    0    |    16   |
|          |              icmp_ln478_fu_268              |    0    |    17   |
|----------|---------------------------------------------|---------|---------|
|    add   |               add_ln465_fu_242              |    0    |    12   |
|----------|---------------------------------------------|---------|---------|
|          |               and_ln476_fu_274              |    0    |    1    |
|    and   |              and_ln476_1_fu_280             |    0    |    1    |
|          |              and_ln476_2_fu_286             |    0    |    1    |
|          |              and_ln476_3_fu_292             |    0    |    1    |
|----------|---------------------------------------------|---------|---------|
|    xor   |               xor_ln477_fu_262              |    0    |    1    |
|----------|---------------------------------------------|---------|---------|
|          |                tmp_read_fu_92               |    0    |    0    |
|          |               tmp_3_read_fu_98              |    0    |    0    |
|          |            rev5_read_read_fu_104            |    0    |    0    |
|          |          notrhs_i_read_read_fu_110          |    0    |    0    |
|          |           add71_i_read_read_fu_116          |    0    |    0    |
|   read   |         layerStartX_read_read_fu_122        |    0    |    0    |
|          | HwReg_background_Y_R_val12_read_read_fu_128 |    0    |    0    |
|          | HwReg_background_U_G_val13_read_read_fu_134 |    0    |    0    |
|          | HwReg_background_V_B_val14_read_read_fu_140 |    0    |    0    |
|          |       HwReg_width_val_read_read_fu_146      |    0    |    0    |
|          |          outLayer0_read_read_fu_152         |    0    |    0    |
|          |         srcLayer1x_read_read_fu_158         |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |           write_ln493_write_fu_164          |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |              zext_ln465_fu_248              |    0    |    0    |
|          |             zext_ln465_1_fu_252             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln470_fu_303             |    0    |    0    |
|          |              trunc_ln482_fu_327             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |             trunc_ln470_4_fu_307            |    0    |    0    |
|partselect|             trunc_ln470_5_fu_317            |    0    |    0    |
|          |             trunc_ln482_2_fu_331            |    0    |    0    |
|          |             trunc_ln482_3_fu_341            |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|bitconcatenate|             or_ln493_6_i_fu_351             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |    62   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|HwReg_background_U_G_val13_read_reg_378|    8   |
|HwReg_background_V_B_val14_read_reg_383|    8   |
|HwReg_background_Y_R_val12_read_reg_373|    8   |
|          and_ln476_3_reg_392          |    1   |
|           icmp_ln465_reg_388          |    1   |
|          p_0_0_012_i_reg_218          |    8   |
|          p_0_0_014_i_reg_189          |    8   |
|         p_0_0_0_115_i_reg_208         |    8   |
|         p_0_0_0_117_i_reg_180         |    8   |
|         p_0_0_0_218_i_reg_198         |    8   |
|         p_0_0_0_220_i_reg_171         |    8   |
|              tmp_reg_369              |    1   |
|         trunc_ln470_4_reg_401         |    8   |
|         trunc_ln470_5_reg_406         |    8   |
|          trunc_ln470_reg_396          |    8   |
|         trunc_ln482_2_reg_416         |    8   |
|         trunc_ln482_3_reg_421         |    8   |
|          trunc_ln482_reg_411          |    8   |
|               x_reg_362               |   12   |
+---------------------------------------+--------+
|                 Total                 |   135  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   62   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   135  |    -   |
+-----------+--------+--------+
|   Total   |   135  |   62   |
+-----------+--------+--------+
