# VHDL-MIPS32-CPU
## Description

A basic pipelined MIPS 32bit CPU created in VHDL to reinfornce my knowledge of Computer Architecture, Digital System Design and VHDL.

![image](https://github.com/DylanChambo/VHDL-MIPS32-CPU/assets/40080579/d3ab0a1b-dbe1-4751-b3e3-81291fcbfc42)


## Instructions Implemented

### R-Type
- [ ] add 
- [ ] addu 
- [ ] sub
- [ ] subu
- [ ] and
- [ ] or
- [ ] slt (Set Less Than)
- [ ] sltu
      
### I-Type
- [ ] addi
- [ ] addiu
- [ ] andi
- [ ] ori
- [ ] lw (Load Word)
- [ ] sw (Save Word)
- [ ] beq
- [ ] slti 
- [ ] sltiu
