Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/wb_irq/debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <arch> of entity <debounce>.
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/wb_irq/rstgen_syscon.vhd" into library work
Parsing entity <rstgen_syscon>.
Parsing architecture <rstgen_syscon_1> of entity <rstgen_syscon>.
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/wb_irq/imx51_wb16_wrapper.vhd" into library work
Parsing entity <imx51_wb16_wrapper>.
Parsing architecture <RTL> of entity <imx51_wb16_wrapper>.
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/interface_mngr.vhd" into library work
Parsing entity <interface_mngr>.
Parsing architecture <arch> of entity <interface_mngr>.
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/wb_irq/irq_mngr.vhd" into library work
Parsing entity <irq_mngr>.
Parsing architecture <RTL> of entity <irq_mngr>.
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/dual_port_dual_clock.vhd" into library work
Parsing entity <dual_port_dual_clock>.
Parsing architecture <arch> of entity <dual_port_dual_clock>.
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/buffer_ctrl.vhd" into library work
Parsing entity <buffer_ctrl>.
Parsing architecture <arch> of entity <buffer_ctrl>.
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/rw_counter.vhd" into library work
Parsing entity <rw_counter>.
Parsing architecture <arch> of entity <rw_counter>.
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <RTL> of entity <top_level>.
Parsing VHDL file "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/wb_irq/button.vhd" into library work
Parsing entity <button>.
Parsing architecture <arch> of entity <button>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <RTL>) from library <work>.

Elaborating entity <debounce> (architecture <arch>) from library <work>.

Elaborating entity <rstgen_syscon> (architecture <rstgen_syscon_1>) with generics from library <work>.

Elaborating entity <imx51_wb16_wrapper> (architecture <RTL>) from library <work>.

Elaborating entity <interface_mngr> (architecture <arch>) from library <work>.

Elaborating entity <irq_mngr> (architecture <RTL>) with generics from library <work>.

Elaborating entity <buffer_ctrl> (architecture <arch>) from library <work>.

Elaborating entity <dual_port_dual_clock> (architecture <arch>) with generics from library <work>.

Elaborating entity <rw_counter> (architecture <arch>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/top_level.vhd".
INFO:Xst:3210 - "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/top_level.vhd" line 37: Output port <db_level> of the instance <debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/top_level.vhd" line 73: Output port <adv> of the instance <interface> is unconnected or connected to loadless signal.
    Summary:
	inferred   3 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/wb_irq/debounce.vhd".
    Found 21-bit register for signal <q_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero                                           |
    | Power Up State     | zero                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <GND_5_o_GND_5_o_sub_12_OUT<20:0>> created at line 1308.
    Found 21-bit 4-to-1 multiplexer for signal <q_next> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debounce> synthesized.

Synthesizing Unit <rstgen_syscon>.
    Related source file is "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/wb_irq/rstgen_syscon.vhd".
        invert_reset = '0'
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <dly>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rstgen_syscon> synthesized.

Synthesizing Unit <imx51_wb16_wrapper>.
    Related source file is "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/wb_irq/imx51_wb16_wrapper.vhd".
WARNING:Xst:647 - Input <wbm_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <address>.
    Found 16-bit register for signal <writedata>.
    Found 1-bit tristate buffer for signal <imx_da<15>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<14>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<13>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<12>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<11>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<10>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<9>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<8>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<7>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<6>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<5>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<4>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<3>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<2>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<1>> created at line 85
    Found 1-bit tristate buffer for signal <imx_da<0>> created at line 85
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <imx51_wb16_wrapper> synthesized.

Synthesizing Unit <interface_mngr>.
    Related source file is "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/interface_mngr.vhd".
WARNING:Xst:647 - Input <addr_in<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <slave_sel>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <interface_mngr> synthesized.

Synthesizing Unit <irq_mngr>.
    Related source file is "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/wb_irq/irq_mngr.vhd".
        id = 3
        irq_count = 16
        irq_level = '1'
    Found 1-bit register for signal <rd_ack>.
    Found 1-bit register for signal <wr_ack>.
    Found 16-bit register for signal <irq_old>.
    Found 16-bit register for signal <irq_pend>.
    Found 16-bit register for signal <readdata>.
    Found 16-bit register for signal <irq_ack>.
    Found 16-bit register for signal <irq_mask>.
    Found 16-bit register for signal <irq_r>.
    Found 16-bit 4-to-1 multiplexer for signal <GND_25_o_irq_mask[15]_mux_14_OUT> created at line 110.
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <irq_mngr> synthesized.

Synthesizing Unit <buffer_ctrl>.
    Related source file is "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/buffer_ctrl.vhd".
INFO:Xst:3210 - "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/buffer_ctrl.vhd" line 58: Output port <dout_b> of the instance <mem_ent> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ack_db>.
    Found 16-bit subtractor for signal <GND_26_o_GND_26_o_sub_1_OUT<15:0>> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <buffer_ctrl> synthesized.

Synthesizing Unit <dual_port_dual_clock>.
    Related source file is "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/dual_port_dual_clock.vhd".
        ADDR_WIDTH = 8
        DATA_WIDTH = 16
    Found 8-bit register for signal <addr_a_reg>.
    Found 256x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    WARNING:Xst:2404 -  FFs/Latches <addr_b_reg<7:0>> (without init value) have a constant value of 0 in block <dual_port_dual_clock>.
    Summary:
	inferred   2 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <dual_port_dual_clock> synthesized.

Synthesizing Unit <rw_counter>.
    Related source file is "/home/mrsang/ushare/fpgaws/apf51_ws/apf51-ov7670/APF51-0V7670/hardware/obtr_hdl/rw_counter.vhd".
    Found 16-bit register for signal <w_counter>.
    Found 16-bit register for signal <r_counter>.
    Found 16-bit register for signal <dout>.
    Found 16-bit adder for signal <w_counter[15]_GND_36_o_add_6_OUT> created at line 1241.
    Found 16-bit adder for signal <r_counter[15]_GND_36_o_add_7_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <rw_counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x16-bit dual-port RAM                              : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 21-bit subtractor                                     : 1
# Registers                                            : 19
 1-bit register                                        : 5
 16-bit register                                       : 11
 21-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 11
 16-bit 4-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <irq_r_15> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_14> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_13> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_12> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_11> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_10> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_9> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_8> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_7> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_6> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_5> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_4> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_3> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_2> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_r_1> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_15> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_14> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_13> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_12> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_11> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_10> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_9> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_8> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_7> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_6> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_5> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_4> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_3> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_2> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_1> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_1> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_2> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_3> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_4> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_5> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_6> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_7> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_8> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_9> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_10> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_11> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_12> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_13> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_14> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_15> (without init value) has a constant value of 0 in block <irq_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_1> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_2> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_3> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_4> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_5> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_6> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_7> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_8> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_9> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_10> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_11> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_12> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_13> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_14> is unconnected in block <irq_manager>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_15> is unconnected in block <irq_manager>.

Synthesizing (advanced) Unit <rw_counter>.
The following registers are absorbed into counter <w_counter>: 1 register on signal <w_counter>.
The following registers are absorbed into counter <r_counter>: 1 register on signal <r_counter>.
Unit <rw_counter> synthesized (advanced).

Synthesizing (advanced) Unit <top_level>.
INFO:Xst:3226 - The RAM <buffer_ent/mem_ent/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <buffer_ent/mem_ent/addr_a_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <gls_clk>       | rise     |
    |     weA            | connected to signal <buffer_ent/wr_op> | high     |
    |     addrA          | connected to signal <buffer_ent/mem_addr> |          |
    |     diA            | connected to signal <wbm_writedata> |          |
    |     doA            | connected to signal <buffer_dout>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x16-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 2
 16-bit subtractor                                     : 1
 21-bit subtractor                                     : 1
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 173
 Flip-Flops                                            : 173
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 9
 16-bit 4-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <irq_r_1> in Unit <irq_mngr> is equivalent to the following 14 FFs/Latches, which will be removed : <irq_r_2> <irq_r_3> <irq_r_4> <irq_r_5> <irq_r_6> <irq_r_7> <irq_r_8> <irq_r_9> <irq_r_10> <irq_r_11> <irq_r_12> <irq_r_13> <irq_r_14> <irq_r_15> 
WARNING:Xst:1710 - FF/Latch <irq_r_1> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_1> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_2> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_3> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_4> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_5> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_6> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_7> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_8> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_9> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_10> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_11> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_12> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_13> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_14> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_old_15> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pend_1> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_2> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_3> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_4> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_5> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_6> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_7> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_8> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_9> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_10> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_11> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_12> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_13> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_14> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pend_15> (without init value) has a constant value of 0 in block <irq_mngr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_1> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_2> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_3> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_4> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_5> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_6> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_7> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_8> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_9> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_10> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_11> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_12> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_13> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_14> is unconnected in block <irq_mngr>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irq_ack_15> is unconnected in block <irq_mngr>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_0> on signal <state_reg[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait1 | 01
 wait0 | 10
 one   | 11
-------------------
WARNING:Xst:2170 - Unit top_level : the following signal(s) form a combinatorial loop: buffer_ent/state.

Optimizing unit <top_level> ...

Optimizing unit <debounce> ...

Optimizing unit <interface_mngr> ...

Optimizing unit <irq_mngr> ...

Optimizing unit <rw_counter> ...
WARNING:Xst:2677 - Node <imx51_wb_16/address_0> of sequential type is unconnected in block <top_level>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 4.
FlipFlop debounce_unit/state_reg_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 147
 Flip-Flops                                            : 147

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 326
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 2
#      LUT2                        : 6
#      LUT3                        : 47
#      LUT4                        : 53
#      LUT5                        : 41
#      LUT6                        : 35
#      MUXCY                       : 55
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 147
#      FD                          : 2
#      FDC                         : 34
#      FDCE                        : 111
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 4
#      IOBUF                       : 16
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:             147  out of  11440     1%  
 Number of Slice LUTs:                  210  out of   5720     3%  
    Number used as Logic:               210  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    230
   Number with an unused Flip Flop:      83  out of    230    36%  
   Number with an unused LUT:            20  out of    230     8%  
   Number of fully used LUT-FF pairs:   127  out of    230    55%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    160    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ext_clk                            | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.141ns (Maximum Frequency: 194.524MHz)
   Minimum input arrival time before clock: 6.659ns
   Maximum output required time after clock: 8.094ns
   Maximum combinational path delay: 9.599ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ext_clk'
  Clock period: 5.141ns (frequency: 194.524MHz)
  Total number of paths / destination ports: 2343 / 366
-------------------------------------------------------------------------
Delay:               5.141ns (Levels of Logic = 16)
  Source:            debounce_unit/q_reg_0 (FF)
  Destination:       debounce_unit/state_reg_FSM_FFd1 (FF)
  Source Clock:      ext_clk rising
  Destination Clock: ext_clk rising

  Data Path: debounce_unit/q_reg_0 to debounce_unit/state_reg_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.766  debounce_unit/q_reg_0 (debounce_unit/q_reg_0)
     LUT1:I0->O            1   0.254   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<0>_rt (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<0> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<1> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<2> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<4> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<5> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<6> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<8> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<9> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<10> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11> (debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>)
     XORCY:CI->O           2   0.206   1.181  debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_xor<12> (debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<12>)
     LUT6:I0->O            2   0.254   1.156  debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW0 (N67)
     LUT6:I1->O            2   0.254   0.000  debounce_unit/state_reg_FSM_FFd1-In1 (debounce_unit/state_reg_FSM_FFd1-In)
     FDC:D                     0.074          debounce_unit/state_reg_FSM_FFd1
    ----------------------------------------
    Total                      5.141ns (2.038ns logic, 3.103ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ext_clk'
  Total number of paths / destination ports: 951 / 248
-------------------------------------------------------------------------
Offset:              6.659ns (Levels of Logic = 5)
  Source:            button (PAD)
  Destination:       debounce_unit/state_reg_FSM_FFd1 (FF)
  Destination Clock: ext_clk rising

  Data Path: button to debounce_unit/state_reg_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.875  button_IBUF (button_IBUF)
     LUT6:I0->O            2   0.254   1.002  debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>1 (debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>)
     LUT4:I0->O            1   0.254   0.682  debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>6 (debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>5)
     LUT6:I5->O            1   0.254   0.682  debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW3 (N72)
     LUT6:I5->O            2   0.254   0.000  debounce_unit/state_reg_FSM_FFd1-In1 (debounce_unit/state_reg_FSM_FFd1-In)
     FDC:D                     0.074          debounce_unit/state_reg_FSM_FFd1
    ----------------------------------------
    Total                      6.659ns (2.418ns logic, 4.241ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ext_clk'
  Total number of paths / destination ports: 162 / 17
-------------------------------------------------------------------------
Offset:              8.094ns (Levels of Logic = 3)
  Source:            interface/slave_sel_2 (FF)
  Destination:       imx_da<15> (PAD)
  Source Clock:      ext_clk rising

  Data Path: interface/slave_sel_2 to imx_da<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             53   0.525   1.844  interface/slave_sel_2 (interface/slave_sel_2)
     LUT5:I4->O           32   0.254   1.628  irq_manager/wbs_s1_strobe_wbs_s1_cycle_AND_47_o11 (irq_manager/wbs_s1_strobe_wbs_s1_cycle_AND_47_o)
     LUT6:I4->O            1   0.250   0.681  Mmux_wbm_readdata16 (wbm_readdata<9>)
     IOBUF:I->IO               2.912          imx_da_9_IOBUF (imx_da<9>)
    ----------------------------------------
    Total                      8.094ns (3.941ns logic, 4.153ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 96 / 16
-------------------------------------------------------------------------
Delay:               9.599ns (Levels of Logic = 4)
  Source:            imx_cs_n (PAD)
  Destination:       imx_da<15> (PAD)

  Data Path: imx_cs_n to imx_da<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            88   1.328   2.546  imx_cs_n_IBUF (imx_cs_n_IBUF)
     LUT5:I0->O           32   0.254   1.628  irq_manager/wbs_s1_strobe_wbs_s1_cycle_AND_47_o11 (irq_manager/wbs_s1_strobe_wbs_s1_cycle_AND_47_o)
     LUT6:I4->O            1   0.250   0.681  Mmux_wbm_readdata16 (wbm_readdata<9>)
     IOBUF:I->IO               2.912          imx_da_9_IOBUF (imx_da<9>)
    ----------------------------------------
    Total                      9.599ns (4.744ns logic, 4.855ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ext_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_clk        |    5.141|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 16.94 secs
 
--> 


Total memory usage is 122180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  111 (   0 filtered)
Number of infos    :    5 (   0 filtered)

