# MIT_6.175_6.375_Lab
MIT 6.004 6.175 6.375 course, notes, Lab and Project. digital design and computer architecture.

## 6.175_Lab1

Lab 1: [Multiplexers and Adders](http://csg.csail.mit.edu/6.175/archive/2016/labs/lab1-multiplexers-adders.html) 

```
å¤šè·¯å¤ç”¨å™¨å’ŒåŠ æ³•å™¨
å­¦ä¹ BSVæ•°æ®ç»“æ„ã€åŸºæœ¬è¯­æ³•å’Œfunction
RC = Ripple Carry ; CS = Carry Select
```

### ç±»å‹ç±»

| ç±»å‹ç±»         | è¯´æ˜                                                         |
| -------------- | ------------------------------------------------------------ |
| `Bits`         | æ´¾ç”Ÿå‡ºçš„ç±»å‹çš„å˜é‡å¯ä»¥ç”¨ `pack()` å‡½æ•°è½¬æ¢ä¸ºä½å‘é‡ï¼ˆ`Bit#(n)`ç±»å‹ï¼‰ï¼›åä¹‹ï¼Œä½å‘é‡ä¹Ÿå¯ä»¥ç”¨ `unpack()` å‡½æ•°è½¬æ¢ä¸ºè¯¥ç±»å‹çš„å˜é‡ã€‚ |
| `Eq`           | æ´¾ç”Ÿå‡ºçš„ç±»å‹çš„å˜é‡ä¹‹é—´å¯ä»¥åˆ¤æ–­æ˜¯å¦ç›¸ç­‰ã€‚        |
| `Bitwise`      | æ´¾ç”Ÿå‡ºçš„ç±»å‹çš„å˜é‡ä¹‹é—´å¯ä»¥è¿›è¡ŒæŒ‰ä½è¿ç®—ï¼ˆä¸ã€æˆ–ã€éç­‰ï¼‰ã€‚     |
| `BitReduction` | æ´¾ç”Ÿå‡ºçš„ç±»å‹çš„å˜é‡å¯ä»¥è¿›è¡Œé€ä½åˆå¹¶è¿ç®—æ¥äº§ç”Ÿ1ä½çš„ç»“æœï¼ˆç±»æ¯”Verilogä¸­çš„ \|a å†™æ³•ï¼‰ã€‚ |
| `BitExtend`    | æ´¾ç”Ÿå‡ºçš„ç±»å‹çš„å˜é‡å¯ä»¥è¿›è¡Œä½æ‰©å±•æ“ä½œã€‚                       |
|â€¦â€¦ 			 |â€¦â€¦ |


> ğŸ“Œ BSV çš„ç±»å‹ç±»å°±åƒ C++ ä¸­çš„è™šç±» (virtual class)ã€‚ç±»å¯ä»¥æ´¾ç”Ÿè‡ªå¤šä¸ªè™šç±»ï¼Œè¿™åœ¨C++ä¸­å«åšâ€œå¤šç»§æ‰¿/å¤šæ´¾ç”Ÿâ€ã€‚

ä¾‹å¦‚ï¼Œä»¥ä¸‹ä»£ç è‡ªå®šä¹‰äº†ä¸€ä¸ª**ç»“æ„ä½“** (stuct) ç±»å‹ï¼Œç”¨æ¥è¡¨ç¤ºä»¥å¤ªå¸§æŠ¥å¤´ï¼Œç±»å‹åä¸º `EthHeader`ï¼Œå®ƒæ´¾ç”Ÿè‡ª `Bits` å’Œ `Eq` ç±»å‹ç±»ã€‚

```
typedef struct {
   UInt#(48) dst_mac;     // æˆå‘˜å˜é‡1ï¼šç›®çš„åœ°å€
   UInt#(48) src_mac;     // æˆå‘˜å˜é‡2ï¼šæºåœ°å€
   UInt#(16) pkt_type;    // æˆå‘˜å˜é‡3ï¼šå¸§ç±»å‹
} EthHeader deriving(Bits, Eq);  // æ´¾ç”Ÿè‡ªçš„ç±»å‹ç±»æ˜¯ Bits å’Œ Eq
```



å¯¹äº `EthHeader` ç±»å‹çš„ä¸¤ä¸ªå˜é‡ï¼š

```
EthHeader hdr1 = EthHeader{dst_mac: 'h0123456789AB, src_mac: 'h456789ABCDEF, pkt_type: 'h0800};
EthHeader hdr2 = EthHeader{dst_mac: 'h0123456789AB, src_mac: 'h456789ABCDEF, pkt_type: 'h0860};
```



å› ä¸ºæ´¾ç”Ÿè‡ª `Eq` ç±»å‹ç±»ï¼Œå¯ä»¥ç”¨ `==` åˆ¤æ–­å®ƒä»¬æ˜¯å¦ç›¸ç­‰ï¼š

```
hdr1 == hdr2   // è‹¥ç›¸ç­‰ï¼Œè¯¥è¯­å¥è¿”å› Trueï¼Œå¦åˆ™è¿”å› False
               // åªæœ‰å½“3ä¸ªæˆå‘˜å˜é‡éƒ½ç›¸ç­‰æ—¶ï¼Œæ‰è¿”å› True
```



åˆå› ä¸ºæ´¾ç”Ÿè‡ª `Bits` ç±»å‹ç±»ï¼Œå¯ä»¥ç”¨ `pack()` å‡½æ•°æ¥æŠŠå®ƒè½¬æ¢ä¸º `Bit#(112)` ç±»å‹çš„å˜é‡ï¼Œä¹Ÿå³æŠŠä¸‰ä¸ªæˆå‘˜å˜é‡æ‹¼æ¥æˆä¸€ä¸ª 112 ä½çš„å‘é‡ï¼š

```
Bit#(112) bits = pack(hdr1);  //ç»“æ„ä½“çš„æˆå‘˜å˜é‡å…±å  48+48+16=112 ä½
```



> ğŸ“Œ `Bits` æ˜¯æœ€é‡è¦çš„ç±»å‹ç±»ï¼Œåªæœ‰æ´¾ç”Ÿè‡ª Bits çš„ç±»å‹çš„å˜é‡ä½œä¸ºå¯„å­˜å™¨ã€FIFOã€æˆ–å­˜å‚¨å™¨å†…çš„å€¼æ—¶ï¼Œæ‰æ˜¯**å¯ç»¼åˆ**çš„ã€‚å› ä¸ºç¡¬ä»¶ä¸­æœ¬è´¨ä¸Šéƒ½æ˜¯ä½å‘é‡çš„é€»è¾‘è¿ç®—ã€‚

BSV ä¸­å¸¸ç”¨çš„ç±»å‹è½¬æ¢å‡½æ•°å¦‚**è¡¨3**ã€‚æ³¨æ„ ï¼šå¦‚æœä»£ç ä¸­åŒ…å«è¿‡å¤šç±»å‹è½¬æ¢ï¼Œè¡¨æ˜ç±»å‹è®¾è®¡æˆ–é€‰æ‹©ä¸ä½³ï¼Œæˆ‘ä»¬åº”è¯¥ç²¾å¿ƒè®¾è®¡æ•°æ®ç±»å‹ï¼ˆä¾‹å¦‚æ•°æ®å‘é‡ç±»å‹ã€CANæ€»çº¿å¸§ç±»å‹ç­‰ï¼‰ï¼Œè®©ä»£ç å˜å¾—å¯è¯»ã€å¯ç»´æŠ¤ã€‚

 **è¡¨3**ï¼šBSV ä¸­çš„ç±»å‹è½¬æ¢å‡½æ•°ä¸€è§ˆã€‚

| å‡½æ•°å       | ç±»å‹ç±»      | è¯´æ˜                                                         |
| ------------ | ----------- | ------------------------------------------------------------ |
| `pack`       | `Bits`      | æŠŠæ´¾ç”Ÿè‡ª `Bits` ç±»å‹ç±»çš„ç±»å‹çš„å˜é‡è½¬åŒ–ä¸ºä½å‘é‡ï¼Œä¹Ÿå³`Bit#(n)`ç±»å‹ã€‚ |
| `unpack`     | `Bits`      | æŠŠä½å‘é‡è½¬åŒ–ä¸ºæ´¾ç”Ÿè‡ª `Bits` ç±»å‹ç±»çš„ç±»å‹ï¼Œå…·ä½“æ˜¯ä»€ä¹ˆç±»å‹ï¼Œå–å†³äº `=` å·¦å€¼çš„ç±»å‹ã€‚ |
| `truncate`   | `BitExtend` | é«˜ä½æˆªæ–­ï¼Œæ¯”å¦‚æŠŠ Int#(32) æˆªæ–­ä¸º Int#(16) ã€‚å…·ä½“æˆªæ–­ä¸ºå¤šå°‘ä½ï¼Œå–å†³äº `=` å·¦å€¼çš„ç±»å‹ã€‚ |
| `zeroExtend` | `BitExtend` | é«˜ä½è¡¥é›¶æ‰©å±•ï¼Œæ¯”å¦‚æŠŠ UInt#(16) æ‰©å±•ä¸º UInt#(32) ã€‚å…·ä½“æ‰©å±•ä¸ºå¤šå°‘ä½ï¼Œå–å†³äº `=` å·¦å€¼çš„ç±»å‹ã€‚ |
| `signExtend` | `BitExtend` | é«˜ä½ç¬¦å·æ‰©å±•ï¼Œæ¯”å¦‚æŠŠ Int#(16) æ‰©å±•ä¸º Int#(32) ã€‚å…·ä½“æ‰©å±•ä¸ºå¤šå°‘ä½ï¼Œå–å†³äº `=` å·¦å€¼çš„ç±»å‹ã€‚ |
| `extend`     | `BitExtend` | é«˜ä½æ‰©å±•ï¼Œæ ¹æ®ç±»å‹è‡ªåŠ¨é€‰æ‹©é‡‡ç”¨ `zeroExtend` è¿˜æ˜¯ `signExtend` |

### åŸºæœ¬æ•°æ®ç±»å‹

BSV é¢„å®šä¹‰çš„å‡ ç§ç±»å‹ã€‚å®ƒä»¬éƒ½æ´¾ç”Ÿè‡ª `Bits` ç±»å‹ç±»ï¼Œå› æ­¤å¯ä»¥ä½œä¸ºå¯„å­˜å™¨ã€FIFOã€æˆ–å­˜å‚¨å™¨å†…çš„å€¼ï¼Œæˆ‘ä»¬ç§°ä¹‹ä¸º**å¯ç»¼åˆæ•°æ®ç±»å‹**ã€‚

1. Bit#(n)ç±»å‹ï¼šnä½å‘é‡

   ğŸ“Œ Bit#(n) æ˜¯ä¸€ä¸ªå¤šæ€ç±»å‹ï¼ˆæ³›å‹ï¼‰ï¼Œè€Œ Bit#(7) å’Œ Bit#(4) å®Œå…¨ä¸æ˜¯ä¸€ç§æ•°æ®ç±»å‹ï¼Œè¿™ä¹Ÿè§£é‡Šäº†ä¸ºä»€ä¹ˆ BSV å¿…é¡»è¿›è¡Œæ˜¾å¼æˆªæ–­å’Œæ‰©å±•ã€‚

2. UInt#(n)ç±»å‹ï¼šnä½æ— ç¬¦å·æ•° `0~2^n-1` ;ä¸èƒ½è¿›è¡Œä½ä¸‹æ ‡é€‰æ‹©å’Œä½æ‹¼æ¥

3. Int#(n)ç±»å‹ï¼šnä½æœ‰ç¬¦å·æ•° `-2^(n-1) ~ 2^(n-1)`

4. Bool ç±»å‹ï¼š`True` å’Œ `False` 

### Intergerä¸Stringç±»å‹

ä¸æ´¾ç”Ÿè‡ª `Bits` ç±»å‹ç±»çš„ç±»å‹ï¼Œå®ƒä»¬ä¸èƒ½ä½œä¸ºå¯„å­˜å™¨ã€FIFO æˆ–å­˜å‚¨å™¨ä¸­çš„å–å€¼ã€‚

`Integer` ç±»å‹æ´¾ç”Ÿè‡ª `Arith` ç±»å‹ç±»ï¼Œæ˜¯æ•°å­¦ä¸Šçš„æ•´æ•°ï¼Œæ˜¯æ— ç•Œçš„ï¼Œå¯¹ä»–è¿›è¡Œç®—æœ¯è¿ç®—æ°¸è¿œä¸ä¼šæº¢å‡ºï¼Œä¸åƒ `UInt#(n)` å’Œ `Int#(n)` æ˜¯æœ‰ç•Œçš„ã€‚`Integer` å¯ä»¥ç”¨äºä»¿çœŸï¼Œä¹Ÿå¯åœ¨å¯ç»¼åˆç”µè·¯ä¸­ä½œä¸ºå¾ªç¯ä¸‹æ ‡ã€‚

`String` ç±»å‹è¡¨ç¤ºä¸€ä¸ªå­—ç¬¦ä¸²ï¼Œä¸€èˆ¬ç”¨ä½œä»¿çœŸæ‰“å°ã€æŒ‡å®šä»¿çœŸæ–‡ä»¶åç­‰ä½œç”¨ã€‚ `String` å…·æœ‰ä¸å®šçš„é•¿åº¦ï¼Œå¯ä»¥ä½¿ç”¨ `+` æ‹¼æ¥ï¼Œæ¯”å¦‚ï¼š

### å˜é‡å®šä¹‰ä¸èµ‹å€¼

- å˜é‡å®šä¹‰

```
ç±»å‹å å˜é‡å;
```

å¯ä»¥åœ¨å˜é‡å®šä¹‰æ—¶ä¸ºå®ƒèµ‹å€¼ï¼Œç§°ä½œâ€œåˆå§‹åŒ–â€

- èµ‹å€¼

- å€¼èµ‹å€¼ (`=`) ï¼šå·¦è¾¹çš„å˜é‡ï¼ˆå·¦å€¼ï¼‰è¢«ç»‘å®šåˆ°å³è¾¹çš„å€¼ï¼ˆå³å€¼ï¼‰ï¼Œæˆä¸ºå³å€¼çš„ä¸€ä¸ªå‰¯æœ¬ã€‚
- å‰¯ä½œç”¨èµ‹å€¼ (`<-`) ï¼šå³å€¼ä¼šå¼•èµ·å‰¯ä½œç”¨ï¼ŒåŒ…æ‹¬å®ä¾‹åŒ–äº†ä¸€ä¸ªç¡¬ä»¶å®ä½“ã€æˆ–å¼•èµ·äº†ç¡¬ä»¶çŠ¶æ€ï¼ˆå¯„å­˜å™¨ã€è§¦å‘å™¨ï¼‰çš„å˜åŒ–ã€‚ä¾‹å¦‚ï¼š
  - å®ä¾‹åŒ–äº†ä¸€ä¸ªæ¨¡å—å¹¶ç”¨ `<-` è·å¾—å…¶æ¥å£ï¼›
  - è°ƒç”¨ä¸€ä¸ªåŠ¨ä½œå€¼æ–¹æ³• (ActionValue method) å¹¶ç”¨ `<-` è·å¾—å…¶è¿”å›å€¼

ä¹‰å˜é‡å¹¶èµ‹åˆå§‹å€¼æ—¶ï¼Œå¦‚æœå³å€¼çš„ç±»å‹å¯ä»¥è¢«ç¼–è¯‘å™¨æ¨æ–­å‡ºæ¥ï¼Œåˆ™å·¦å€¼çš„ç±»å‹åå¯ä»¥çœç•¥ï¼Œç”¨ `let` å…³é”®å­—ä»£æ›¿ã€‚



### function

<img src="images/function_def.png" alt="function_def" style="zoom:60%;" />

## 6.175_Lab2

Lab 2: [Multipliers](http://csg.csail.mit.edu/6.175/archive/2016/labs/lab2-multipliers.html)

```
nä½ä¹˜æ³•å™¨ï¼ˆä½¿ç”¨åŠ æ³•å™¨çº¯ç»„åˆé€»è¾‘å®ç°ï¼‰
folded ä¹˜æ³•å™¨ï¼ˆä½¿ç”¨åŠ æ³•å™¨å’Œè§¦å‘å™¨å®ç°ï¼Œfoldä»¥æ—¶é—´æ¢ç©ºé—´ï¼‰
æ—¶åºç”µè·¯è®¾è®¡
rule è§„åˆ™ guard
Radix-4 Booth ä¹˜æ³•å™¨
```

### å¯„å­˜å™¨Reg

- æ¥å£`Reg#()` ä»¥åŠå…¶é…å¥—çš„æ¨¡å— `mkReg` ã€ `mkRegU` ã€ `mkDReg`

`mkReg` å’Œ `mkRegU` éƒ½æ˜¯æ¨¡å—åï¼Œç”¨æ¥å®ä¾‹åŒ–å¯„å­˜å™¨ï¼Œå”¯ä¸€çš„åŒºåˆ«æ˜¯ `mkRegU` çš„åˆå§‹å€¼æœªçŸ¥ï¼ˆdont-careï¼Œå¯èƒ½æ˜¯0æˆ–1ï¼‰ï¼Œè½¬åŒ–æˆ Verilog åï¼Œä½ ä¼šå‘ç° `mkReg` å®šä¹‰çš„å¯„å­˜å™¨ä¼šåœ¨åŒæ­¥å¤ä½ä¿¡å· `RST_N` çš„æ§åˆ¶ä¸‹æ¢å¤é»˜è®¤å€¼ï¼Œè€Œ `mkRegU` ä¸ä¼šã€‚

```
Reg#(int) x <- mkReg(23);  //åˆå€¼=23
Reg#(int) y <- mkRegU;     //åˆå€¼æœªçŸ¥
```



`Reg#()` æ˜¯ä¸ªå¤šæ€æ¥å£ï¼Œå…¶å®šä¹‰ä¸ºï¼š

```
interface Reg#(type td);         // å¯„å­˜å™¨ä¸­å­˜å‚¨çš„æ•°æ®çš„ç±»å‹åä¸º td ï¼Œå¯èƒ½æ˜¯ä»»ä½•ç±»å‹
   method Action _write (td x);  // è¯¥æ–¹æ³•ç”¨äºæŠŠ td ç±»å‹çš„å˜é‡ x å†™å…¥å¯„å­˜å™¨
   method td _read;              // è¯¥æ–¹æ³•ç”¨äºè¯»å‡ºå¯„å­˜å™¨çš„å€¼ï¼Œå¾—åˆ° td ç±»å‹çš„è¿”å›å€¼
endinterface
```

è€Œ `mkReg` çš„æ¨¡å—å®šä¹‰ä¸ºï¼š

```
module mkReg#(td v) (Reg#(td))  // ç¬¬ä¸€ä¸ªæ‹¬å·é‡Œæ˜¯æ¨¡å—å‚æ•°ï¼Œæ˜¯ä¸€ä¸ªç±»å‹ä¸º td çš„å˜é‡ v ï¼Œè¿™é‡Œæ˜¯ä½œä¸ºå¯„å­˜å™¨åˆå§‹å€¼ã€‚
                                // ç¬¬äºŒä¸ªæ‹¬å·é‡Œï¼Œè¡¨ç¤º mkReg å…·æœ‰ Reg#(td) ç±»å‹çš„æ¥å£
   provisos (Bits#(td, sz));    // è¦æ±‚ td æ´¾ç”Ÿè‡ª Bits ç±»å‹ç±»ï¼Œå³å¯„å­˜å™¨çš„å€¼å¿…é¡»æœ‰ç‰¹å®šçš„ä½å®½ï¼ˆä¿è¯å¯„å­˜å™¨å¯ç»¼åˆï¼‰
```



ä»¥ä¸Š `interface Reg#(type td)` çš„å®šä¹‰ä¸­æœ‰ä¸¤ä¸ªæ–¹æ³•ï¼š `_write` å’Œ `_read`ï¼Œå…¶ä¸­ `_write` æ–¹æ³•ç”¨äºå†™å…¥å¯„å­˜å™¨ï¼›`_read` æ–¹æ³•ç”¨äºè¯»å¯„å­˜å™¨ ã€‚

```
x <= x + 1;                // ç®€åŒ–å†™æ³•ï¼Œç­‰æ•ˆäº x._write( x._read + 1 );
$display ("x=%d", x );     // ç®€åŒ–å†™æ³•ï¼Œç­‰æ•ˆäº $display ("x=%d", x._read );
```

`mkDReg` åªåœ¨å†™å…¥åçš„ä¸‹ä¸€ä¸ªå‘¨æœŸè¯»å‡ºå†™å…¥çš„å€¼ï¼Œå…¶ä½™å‘¨æœŸéƒ½ä¼šè¯»å‡ºé»˜è®¤å€¼ã€‚ä¹Ÿå°±æ˜¯è¯´ï¼š `mkDReg` åªèƒ½ä¿ç•™ä¸€å‘¨æœŸçš„å†™å…¥ç»“æœã€‚



### è§„åˆ™rule

æ¿€æ´» fire

**ç¬æ—¶æ€§**ä¸€æ–¹é¢æ˜¯æŒ‡å•ä¸ªè§„åˆ™æ˜¯ç¬æ—¶å®Œæˆçš„ï¼›å¦ä¸€æ–¹é¢æ˜¯æŒ‡åœ¨åŒä¸€ä¸ªå‘¨æœŸæ‰§è¡Œçš„å¤šä¸ªè§„åˆ™åˆèµ·æ¥ä¹Ÿæ˜¯ç¬æ—¶å®Œæˆçš„ã€‚**ç¬æ—¶æ€§**æ˜¯åŒæ­¥æ•°å­—é€»è¾‘æ¨¡å‹æ‰€å¸¦æ¥çš„æŠ½è±¡ã€‚

è§„åˆ™è¿˜æœ‰**åŸå­æ€§**ï¼šå¦‚æœè§„åˆ™æ¿€æ´»ï¼Œåˆ™è§„åˆ™å†…çš„æ‰€æœ‰è¯­å¥éƒ½æ‰§è¡Œã€‚å¦‚æœè§„åˆ™ä¸æ¿€æ´»ï¼Œåˆ™æ•´ä¸ªè§„åˆ™çš„æ‰€æœ‰è¯­å¥éƒ½ä¸æ‰§è¡Œã€‚ä¸å­˜åœ¨ä¸€éƒ¨åˆ†è¯­å¥æ‰§è¡Œï¼Œå¦ä¸€éƒ¨åˆ†ä¸æ‰§è¡Œçš„æƒ…å†µã€‚



### Radix-4 Booth ä¹˜æ³•å™¨

|Current Bits | Previous Bit | Original Booth Encoding | Radix-4 Booth Encoding|
| ---- | ---- | ---- | ---- |
â€‹    00       |      0       |           00            |         00  
â€‹    00       |      1       |           0+            |         0+  
â€‹    01       |      0       |           +-             |         0+
â€‹    01       |      1       |           +0            |         +0  
â€‹    10       |      0       |           -0             |         -0  
â€‹    10       |      1       |           -+             |         0-  
â€‹    11       |      0       |           0-             |         0-  
â€‹    11       |      1       |           00            |         00  



## 6.175_Lab3

Lab 3: [FFT Pipeline](http://csg.csail.mit.edu/6.175/archive/2016/labs/lab3-fft.html) 

```
FFT(Combinational)
Folded FFT
InelasticPipeline FFT (Registers)
ElasticPipeline FFT (FIFOs)
```



## 6.175_Lab4

Lab 4: [N-Element FIFOs](http://csg.csail.mit.edu/6.175/archive/2016/labs/lab4-fifo.html) 

```
Conflict FIFO

Ehrå¯„å­˜å™¨

è§„åˆ™è°ƒåº¦

Pipeline FIFO ï¼ˆPipeline FIFO åœ¨ä¸ºæ»¡æ—¶æ”¯æŒå¹¶å‘ enq ä¸ deq ï¼‰
	 {notEmpty, first, deq} < {notFull, enq} < clear
	 
Bypass FIFOï¼ˆBypassFIFO åœ¨ä¸ºç©ºæ—¶æ”¯æŒå¹¶å‘ enq ä¸ deq ï¼‰
	 {notFull, enq} < {notEmpty, first, deq} < clear

Conflict free FIFO
	 {notFull, enq} CF {notEmpty, first, deq}
     {notFull, enq, notEmpty, first, deq} < clear

```







`Maybe#(td)` æ˜¯ BSV é¢„å®šä¹‰çš„ä¸€ç§å¤šæ€ç±»å‹ï¼Œä»–èƒ½ç»™ä»»æ„ç±»å‹ï¼ˆè®¾ç±»å‹åä¸º `td`ï¼‰çš„æ•°æ®é™„åŠ ä¸Šâ€œæ˜¯å¦æœ‰æ•ˆâ€çš„ä¿¡æ¯ã€‚

ä»¥ä¸‹ä»£ç ä¸­ï¼Œæˆ‘ä»¬å®šä¹‰ä¸¤ä¸ª Maybe ç±»å‹çš„å˜é‡ï¼Œå®ƒä»¬ä¸­çš„æ•°æ®ç±»å‹éƒ½æ˜¯ `Int#(9)` ï¼Œä¸€ä¸ªæ— æ•ˆï¼Œä¸€ä¸ªæœ‰æ•ˆï¼š

```
Maybe#(Int#(9)) value1 = tagged Invalid;    // æ— æ•ˆ
Maybe#(Int#(9)) value2 = tagged Valid 42;   // æœ‰æ•ˆï¼Œå–å€¼ä¸º 42
```



BSV é’ˆå¯¹ `Maybe#(td)` ç±»å‹æä¾›äº†ä¸¤ä¸ªå‡½æ•°ï¼š

- `isValid(x)` : æ¥å— `Maybe#(td)` ç±»å‹çš„å˜é‡ `x` ä½œä¸ºå‚æ•°ï¼š
  - `x` æ— æ•ˆåˆ™è¿”å› False
  - `x` æœ‰æ•ˆåˆ™è¿”å› True
- `fromMaybe(dv, x)` : æ¥å— `td` ç±»å‹çš„å˜é‡ `dv` å’Œ `Maybe#(td)` ç±»å‹çš„å˜é‡ `x` ä½œä¸ºå‚æ•°ï¼š
  - `x` æ— æ•ˆåˆ™è¿”å› `dv`
  - `x` æœ‰æ•ˆåˆ™è¿”å› `x` ä¸­çš„å–å€¼ã€‚

ä½¿ç”¨ä¾‹ï¼š

```
let v1 = isValid(value1);           // å¾—åˆ° v1 æ˜¯ Bool ç±»å‹çš„ False
let d1 = fromMaybe(-99, value1);    // å¾—åˆ° d1 æ˜¯ Int#(9) ç±»å‹çš„ -99
let v2 = isValid(value2);           // å¾—åˆ° v2 æ˜¯ Bool ç±»å‹çš„ True
let d2 = fromMaybe(-99, value2);    // å¾—åˆ° d2 æ˜¯ Int#(9) ç±»å‹çš„ 42
```





## 6.175_Lab5

Lab 5: [Riscv introduction](http://csg.csail.mit.edu/6.175/labs/lab5-riscv-intro.html)

```
Onecycle procesoor
Multi-Cycle procesoor
Two-Stage Pipeline procesoor
```



```verilog
IType {
	Unsupported,
	Alu,
	Ld,
	St,
	J,
	Jr,
	Br,
	Csrr,
	Csrw,
	Auipc
}

BrFunc{
    Eq,
    Neq,
    Lt,
    Ltu,
    Ge,
    Geu,
    AT,
    NT
}

AluFunc{
    Add,
    Sub,
    And,
    Or,
    Xor,
    Slt,
    Sltu,
    Sll,
    Sra,
    Srl
}

Redirect{
    Addr pc;
    Addr nextPc;
    IType brType;
    Bool taken;
    Bool mispredict;
}

DecodedInst{
    IType itype;
    AluFunc aluFunc;
    BrFunc brFunc;
    Maybe#(RIndx) dst;
    Maybe#(RIndx) src1;
    Maybe#(RIndx) src2;
    Maybe#(CsrIndx) csr;
    Maybe#(Data)  imm ;
}

ExecInst{
    IType           iType;
    Maybe#(RIndx)   dst;
    Maybe#(CsrIndx) csr;
    Data            data;
    Addr			addr;
    Bool			mispredict;
    Bool			brTaken;
}

```







pipline processor

_hazards_

- _Control Hazards_ : We do not really know the next instruction to fetch until we have at least decoded the current instruction. If the decoded instruction is not a branch instruction, the next instruction is likely to be at PC+4. If it is a branch instruction,we may not know the new PC until the end of the Execute stage. Even if it is not a branch instruction, it may raise an trap/exception later in the pipeline (such as divide by-zero, or page fault), requiring the next instruction to be from a trap/exception handler.
- _Structural Hazard_ : Two instructions in the pipeline may require the same resource at the same time. For example, in Princeton architectures, both the Fetch and the Execute stages need to access the same memory.
- _Data Hazard_ : For example, if one instruction writes into register 13, a later instruction that reads register 13 must wait until the data has been computed and is available. In general, when different stages of the pipeline read and write common state (the register file being just one example), we must be careful about the order of reads and writes.



_Distributed Systems_

1. There is no instantly visible or updatable global state. Entities only have local state, and they can only send and receive messages to other entities too query or update remote state.
2. Messages cannot be delivered instantaneously; there is a discernable latency, and this latency may be variable and unpredictable.
3. Even between the same two enties, messages may get reorderd, i.e., they may arrive in an order different from the order in which they were sent.
4. Messages may get dropped , spuriously generated, duplicated, or corrupted alone the way. 

> Modern chip designers also talk about \GALS" methodology (Globally Asynchronous, Locally Synchronous), and this is just another manifestation of the same observation. Modern system-level communication protocols, such as PCI Express and Intelâ€™s Quick Path Interconnect (QPI) even deal with the complexities of unreliable message delivery (bullet items 3 and 4 above).  



**Data Hazards**

- Read-after-write (RAW) Hazards and Scoreboards

<img src="images/pipeline_stall.png" alt="pipeline_stall" style="zoom:80%;" />


	- Keep a pending list of the names of those registers which will be written by instructions that are still ahead in the pipeline (in the Execute stage). When an instruction enters the Execute stage we enter its destination in this list; when the instruction completes, we remove this entry.
	- Stall the Decode stage when it has an instruction with a RAW hazard, i.e., whose source registers are in the pending list.



- Write-after-Write (WAW) hazard  
- Write-after-Read (WAR) Hazard

å¯„å­˜å™¨é‡å‘½å



## 6.175_Lab6

Lab 6: [Riscv pipelined](http://csg.csail.mit.edu/6.175/labs/lab6-riscv-pipeline.html)

```
Six-Stage Pipeline processer 
Branch Prediction
	BTB
	BHT
	RAS
```

- six stage

<img src="images/six_stage.png" alt="six_stage" style="zoom:80%;" />



Fetch -> Decode -> Reg Read -> Exec -> Memory -> WriteBack

å–æŒ‡ -> è¯‘ç  -> è¯»å¯„å­˜å™¨ -> æ‰§è¡Œ -> è®¿å­˜ -> å›å†™



- control flow prediction

<img src="images/control_flow prediction.png" alt="control_flow prediction" style="zoom: 67%;" />



- BTB(Branch Target Buffer)

k bits are used for the index table

store the remaining 32-k bits of the PC in the table as a tag

only update the table with entries for actual branch instructions

update an entry we set its valid bit to True

<img src="images/BTB.png" alt="BTB" style="zoom:80%;" />

- BHT(Branch History Table)

<img src="images/direction_predictors.png" alt="direction_predictors" style="zoom:80%;" />

2-bit saturating counter(ä¸¤ä½é¥±å’Œè®¡æ•°å™¨)



<img src="images/BHT.png" alt="BHT" style="zoom:80%;" />

use k bits of the PC to index the table

use tags(the remaining 32 - k bits of the PC) to disambiguate due to _aliasing_

(In practice a 4K-entry BHT, with 2 bits per entry, can produce 80%-90% correct predictions.)



- RAS(Return Address Stack)



push the RAS for JAL/JALR instruction with `rd=x1`

pop the RAS for JALR instruction with `rd=x0` and `rs1=x1`.





## 6.175_Lab7

Lab 7: [Riscv caches](http://csg.csail.mit.edu/6.175/labs/lab7-riscv-caches.html)

```
RISC-V Processor with DRAM and Caches
```



- memory_hierarchy

<img src="images/memory_hierarchy.png" alt="memory_hierarchy" style="zoom:80%;" />

it is infeasible to build a memory that is simultaneous large(capacity), fast(access time) and consumes low power.



```
spatial locality: if a program accesses an address A, it is likely to access nearby address(think of successive elements in an array, or fields in a struct, or sequences of instructions in instruction memory)

temporal locality : much data is accessed more than once within a short time window(think of an index variable in a loop)
```



- Write an address(is cached)

_Write-through_(å†™ç›´é€š) :  update it in the cache, also immediately send a message to the backing memory to update its original copy

_Writeback_(å†™å›) : postpone updating the original location in backing memory until this address must be ejected from the cache

- Write an address(is not cached)

_Write-allocate_ (å†™åˆ†é…): first bring the location into the cache and update it locally

_Write-no-allocate_ (å†™ä¸åˆ†é…) or _Write-around_ : just send the write to backing memory



ç›´æ¥æ˜ å°„ä¸Nè·¯ç»„ç›¸è”

- _Direct-Mapped caches_ only use direct addressing.
- _N-way Set-Associative caches_ use some of the address bits directly to access the cache memory. However, the addressed location is wide enough to hold N entries, which are searched associatively.



- direct-mapped cache

 <img src="images/direct-mapped_cache.png" alt="direct-mapped_cache" style="zoom:80%;" />

_k_ bits (called the Index field) of the original address directly to address $2^k$ locations of the cache memory.

In that entry, check the Valid bit (V) ; if invalid, the entry is empty, miss.

If full, compare the _t_ bits of the Tag field of the address.

If hit, use the _b_ bits of the Offset field of the original address to extract the relevant byte(s) of the cache line.



- 2-way set-associative cache

<img src="images/2-way_set-associative_cache.png" alt="2-way_set-associative_cache" style="zoom:80%;" />

 it is conceptually like two direct-mapped caches in parallel

the target may be found either side.

(4 way, 8-way, â€¦â€¦) costs more hardware: in particular, more comparators to test all k candidates in parallel.



- Replacement policies

For direct-mapped caches, there is no choice â€”â€” there is precisely one candidate entry.

For k-way set-associative caches, we must choose one of the _k_ candidates. 

LRU(Least Recently Used), MRU(Most Recently Used), Random, Round-Robin.



- Integrate caches into pipeline

<img src="images/cache_into_pipeline.png" alt="cache_into_pipeline" style="zoom:80%;" />



```verilog
typedef 32 CacheRows // 32è¡ŒCache
2  bit // ä½å¯¹é½ï¼Œpcä¸æ•°æ®ä¸º32ä½ 4 bytes
4  bit Offset // 16 * 32 = 512 æ¯è¡Œ512ä½æ•°æ® 16æ¡æŒ‡ä»¤æˆ–æ•°æ®
5  bit Index  // clog2(CacheRows) = 5
21 bit Tag    // 32 - 2 - 4 - 5 = 21 

ReqStatus{
    Ready			// å‘½ä¸­æ—¶é€å‡ºæ•°æ®ï¼ŒçŠ¶æ€ä¿æŒï¼›æœªå‘½ä¸­æ—¶ -> StartMiss
    StartMiss		// å†™æœªå‘½ä¸­æ—¶ï¼Œå¦‚æœè¯¥è¡Œdirtyï¼Œå°†è¯¥è¡Œæ•°æ®å†™å›
    SendFillReq		// å‘Memoryå‘é€è¯·æ±‚
    WaitFillResp	// ç­‰å¾…Memoryç›¸åº”å¹¶å†™å…¥Cacheline
}

MemReq{
    MemOp op   // Ld, St
    Addr  addr // typedef Bit#(32) Addr
    Date  data // typedef Bit#(32) Date
}
```



## 6.175_Lab8

Lab 8: [Riscv exceptions](http://csg.csail.mit.edu/6.175/labs/lab8-riscv-exceptions.html)

```
RISC-V Processor with Exceptions
```

- Synchronous exception occur due to some problem during a particular instruction's execution: undefined opcodes, privileged instructions attempted in user mode, arithmetic overflows, divide by zero, misaligned memory access, page faults, TLB misses, memory access protection violations, trap into the OS kernel, and so on.
- Asynchronous exception occur due to some external requiring the processor's attention: timer expiry, signal for an event of interest in an i/O device, hardware failures, power failures, and so on. 

```
åŒæ­¥å¼‚å¸¸æ˜¯ç”±äºæŸä¸ªæŒ‡ä»¤æ‰§è¡ŒæœŸé—´å‡ºç°é—®é¢˜è€Œå‘ç”Ÿçš„ï¼šæœªå®šä¹‰çš„æ“ä½œç ã€åœ¨ç”¨æˆ·æ¨¡å¼ä¸‹å°è¯•ç‰¹æƒæŒ‡ä»¤ã€ç®—æœ¯æº¢å‡ºã€é™¤é›¶æ“ä½œã€å†…å­˜è®¿é—®é”™è¯¯ã€é¡µé¢é”™è¯¯ã€TLB æœªå‘½ä¸­ã€å†…å­˜è®¿é—®ä¿æŠ¤è¿è§„ã€é™·å…¥æ“ä½œç³»ç»Ÿå†…æ ¸ç­‰ã€‚
å¼‚æ­¥å¼‚å¸¸æ˜¯ç”±äºå¤–éƒ¨äº‹ä»¶éœ€è¦å¤„ç†å™¨çš„æ³¨æ„åŠ›è€Œå‘ç”Ÿçš„ï¼šå®šæ—¶å™¨åˆ°æœŸã€å¯¹ I/O è®¾å¤‡ä¸­æ„Ÿå…´è¶£çš„äº‹ä»¶çš„ä¿¡å·ã€ç¡¬ä»¶æ•…éšœã€ç”µæºæ•…éšœç­‰ã€‚
```



_interrupt vetor_ at a known address

On handler completion, it executes a special indirect jump instruction ERET (return from exception) which:

- enables interrupts
- restores the processor to user mode from kernel mode, and
-  restores the hardware status and control state so that instruction resumes where it left off at the interrupted instruction.



- exception handle in pipeline

<img src="images/exception_handling.png" alt="exception_handling" style="zoom:80%;" />



> The low 12 bits of this register store a 4-element stack of privilege/user mode (PRV) and interrupt enable (IE) bits. Each stack element is 3 bits wide. For example, `mstatus[2:0]` corresponds to the top of the stack, and contains the current PRV and IE bits. Specifically, `mstatus[0]` is the IE bit, and interrupts are enabled if IE = 1. `mstatus[2:1]` contains the PRV bits. If the processor is in user mode, it should be set to `2'b00`. If the processor is in machine (privileged) mode, it should be set to `2'b11`. Other stack elements (i.e. `mstatus[5:3], ..., mstatus[11:9]`) have the same construction.
> When an exception is taken, the stack will be "pushed" by left-shifting 3 bits. As a result, the new PRV and IE bits (e.g. machine mode and interrupt disabled) are now stored into `mstatus[2:0]`.
> Conversely, when we return from an exception using the `eret` instruction, the stack is "popped" by right-shifting 3 bits. Bits `mstatus[2:0]` will contain their original values, and `mstatus[11:9]` is assigned to (user mode, interrupt enabled)



reference:

> https://github.com/WangXuan95/BSV_Tutorial_cn
>
> https://github.com/androny1012/MIT_LAB_6.175-6.375
>
> "Computer Architecture: A Constructive Approach"  Arvind  