Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Apr  7 09:06:24 2019
| Host         : A203-39 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1120 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3686 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.664        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.664        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.664ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.091ns (33.012%)  route 2.214ns (66.988%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 104.940 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.226    U_7SEG/clk_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  U_7SEG/i_data_store_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U_7SEG/i_data_store_reg[11]/Q
                         net (fo=1, routed)           1.215     6.896    U_7SEG/i_data_store[11]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.020 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.020    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X41Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     7.232 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.999     8.232    U_7SEG/sel0[3]
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.299     8.531 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.531    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.517   104.940    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X37Y89         FDPE (Setup_fdpe_C_D)        0.031   105.194    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.194    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 96.664    

Slack (MET) :             96.678ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.121ns (33.614%)  route 2.214ns (66.386%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 104.940 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.226    U_7SEG/clk_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  U_7SEG/i_data_store_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U_7SEG/i_data_store_reg[11]/Q
                         net (fo=1, routed)           1.215     6.896    U_7SEG/i_data_store[11]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.020 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.020    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X41Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     7.232 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.999     8.232    U_7SEG/sel0[3]
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.329     8.561 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.561    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.517   104.940    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X37Y89         FDPE (Setup_fdpe_C_D)        0.075   105.238    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.238    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                 96.678    

Slack (MET) :             96.807ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.148ns (36.415%)  route 2.005ns (63.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 104.940 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.630     5.233    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y82         FDCE                                         r  U_7SEG/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  U_7SEG/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.151     6.902    U_7SEG/i_data_store[6]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  U_7SEG/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.026    U_7SEG/o_seg_r[6]_i_10_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209     7.235 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.854     8.088    U_7SEG/sel0[2]
    SLICE_X37Y89         LUT4 (Prop_lut4_I1_O)        0.297     8.385 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.385    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.517   104.940    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X37Y89         FDPE (Setup_fdpe_C_D)        0.029   105.192    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.192    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 96.807    

Slack (MET) :             96.810ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 1.148ns (36.426%)  route 2.004ns (63.574%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 104.940 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.630     5.233    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y82         FDCE                                         r  U_7SEG/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  U_7SEG/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.151     6.902    U_7SEG/i_data_store[6]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  U_7SEG/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.026    U_7SEG/o_seg_r[6]_i_10_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209     7.235 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.853     8.087    U_7SEG/sel0[2]
    SLICE_X37Y89         LUT4 (Prop_lut4_I1_O)        0.297     8.384 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.384    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.517   104.940    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X37Y89         FDPE (Setup_fdpe_C_D)        0.031   105.194    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.194    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 96.810    

Slack (MET) :             96.825ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.176ns (36.975%)  route 2.005ns (63.025%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 104.940 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.630     5.233    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y82         FDCE                                         r  U_7SEG/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  U_7SEG/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.151     6.902    U_7SEG/i_data_store[6]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  U_7SEG/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.026    U_7SEG/o_seg_r[6]_i_10_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209     7.235 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.854     8.088    U_7SEG/sel0[2]
    SLICE_X37Y89         LUT4 (Prop_lut4_I1_O)        0.325     8.413 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.413    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.517   104.940    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X37Y89         FDPE (Setup_fdpe_C_D)        0.075   105.238    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.238    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 96.825    

Slack (MET) :             96.826ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.176ns (36.986%)  route 2.004ns (63.014%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 104.940 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.630     5.233    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y82         FDCE                                         r  U_7SEG/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDCE (Prop_fdce_C_Q)         0.518     5.751 r  U_7SEG/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.151     6.902    U_7SEG/i_data_store[6]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  U_7SEG/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.026    U_7SEG/o_seg_r[6]_i_10_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I0_O)      0.209     7.235 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.853     8.087    U_7SEG/sel0[2]
    SLICE_X37Y89         LUT4 (Prop_lut4_I1_O)        0.325     8.412 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.412    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.517   104.940    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X37Y89         FDPE (Setup_fdpe_C_D)        0.075   105.238    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.238    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                 96.826    

Slack (MET) :             97.043ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 1.091ns (37.409%)  route 1.825ns (62.591%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.630     5.233    U_Multi/CLK
    SLICE_X43Y85         FDCE                                         r  U_Multi/disp_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U_Multi/disp_data_reg[19]/Q
                         net (fo=1, routed)           0.856     6.545    U_SCPU/U_PC/disp_data_reg[31]_0[19]
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.669 r  U_SCPU/U_PC/i_data_store[19]_i_8/O
                         net (fo=1, routed)           0.000     6.669    U_SCPU/U_PC/i_data_store[19]_i_8_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     6.881 r  U_SCPU/U_PC/i_data_store_reg[19]_i_3/O
                         net (fo=1, routed)           0.969     7.850    U_SCPU/U_RF/PC_reg[19]
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.299     8.149 r  U_SCPU/U_RF/i_data_store[19]_i_1/O
                         net (fo=1, routed)           0.000     8.149    U_7SEG/D[19]
    SLICE_X41Y88         FDCE                                         r  U_7SEG/i_data_store_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515   104.938    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y88         FDCE                                         r  U_7SEG/i_data_store_reg[19]/C
                         clock pessimism              0.259   105.197    
                         clock uncertainty           -0.035   105.161    
    SLICE_X41Y88         FDCE (Setup_fdce_C_D)        0.031   105.192    U_7SEG/i_data_store_reg[19]
  -------------------------------------------------------------------
                         required time                        105.192    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                 97.043    

Slack (MET) :             97.077ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 1.091ns (37.835%)  route 1.793ns (62.165%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.627     5.230    U_Multi/CLK
    SLICE_X49Y84         FDCE                                         r  U_Multi/disp_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  U_Multi/disp_data_reg[17]/Q
                         net (fo=1, routed)           0.805     6.491    U_SCPU/U_PC/disp_data_reg[31]_0[17]
    SLICE_X47Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.615 r  U_SCPU/U_PC/i_data_store[17]_i_8/O
                         net (fo=1, routed)           0.000     6.615    U_SCPU/U_PC/i_data_store[17]_i_8_n_0
    SLICE_X47Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     6.827 r  U_SCPU/U_PC/i_data_store_reg[17]_i_3/O
                         net (fo=1, routed)           0.987     7.814    U_SCPU/U_RF/PC_reg[17]
    SLICE_X45Y89         LUT6 (Prop_lut6_I5_O)        0.299     8.113 r  U_SCPU/U_RF/i_data_store[17]_i_1/O
                         net (fo=1, routed)           0.000     8.113    U_7SEG/D[17]
    SLICE_X45Y89         FDCE                                         r  U_7SEG/i_data_store_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513   104.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X45Y89         FDCE                                         r  U_7SEG/i_data_store_reg[17]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X45Y89         FDCE (Setup_fdce_C_D)        0.031   105.190    U_7SEG/i_data_store_reg[17]
  -------------------------------------------------------------------
                         required time                        105.190    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                 97.077    

Slack (MET) :             97.092ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.091ns (37.339%)  route 1.831ns (62.661%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.226    U_7SEG/clk_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  U_7SEG/i_data_store_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.456     5.682 f  U_7SEG/i_data_store_reg[11]/Q
                         net (fo=1, routed)           1.215     6.896    U_7SEG/i_data_store[11]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.020 f  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     7.020    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X41Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     7.232 f  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.616     7.849    U_7SEG/sel0[3]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.299     8.148 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.148    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X38Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516   104.939    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y89         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.198    
                         clock uncertainty           -0.035   105.162    
    SLICE_X38Y89         FDPE (Setup_fdpe_C_D)        0.077   105.239    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 97.092    

Slack (MET) :             97.107ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 1.148ns (40.072%)  route 1.717ns (59.928%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.226    U_Multi/CLK
    SLICE_X50Y82         FDCE                                         r  U_Multi/disp_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  U_Multi/disp_data_reg[11]/Q
                         net (fo=1, routed)           0.859     6.603    U_SCPU/U_PC/disp_data_reg[31]_0[11]
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  U_SCPU/U_PC/i_data_store[11]_i_8/O
                         net (fo=1, routed)           0.000     6.727    U_SCPU/U_PC/i_data_store[11]_i_8_n_0
    SLICE_X50Y82         MUXF7 (Prop_muxf7_I0_O)      0.209     6.936 r  U_SCPU/U_PC/i_data_store_reg[11]_i_3/O
                         net (fo=1, routed)           0.857     7.794    U_SCPU/U_RF/PC_reg[11]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.297     8.091 r  U_SCPU/U_RF/i_data_store[11]_i_1/O
                         net (fo=1, routed)           0.000     8.091    U_7SEG/D[11]
    SLICE_X51Y82         FDCE                                         r  U_7SEG/i_data_store_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.503   104.926    U_7SEG/clk_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  U_7SEG/i_data_store_reg[11]/C
                         clock pessimism              0.278   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X51Y82         FDCE (Setup_fdce_C_D)        0.029   105.197    U_7SEG/i_data_store_reg[11]
  -------------------------------------------------------------------
                         required time                        105.197    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                 97.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y87         FDCE                                         r  U_7SEG/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_7SEG/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.737    U_7SEG/cnt_reg_n_0_[11]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X31Y87         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y87         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X31Y87         FDCE (Hold_fdce_C_D)         0.105     1.592    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.736    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  U_7SEG/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    U_7SEG/cnt_reg[0]_i_1_n_4
    SLICE_X31Y85         FDCE                                         r  U_7SEG/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  U_7SEG/cnt_reg[3]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X31Y85         FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  U_7SEG/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.736    U_7SEG/cnt_reg_n_0_[7]
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  U_7SEG/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    U_7SEG/cnt_reg[4]_i_1_n_4
    SLICE_X31Y86         FDCE                                         r  U_7SEG/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  U_7SEG/cnt_reg[7]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X31Y86         FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.569     1.488    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  U_7SEG/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_7SEG/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.735    U_7SEG/cnt_reg_n_0_[12]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X31Y88         FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.840     2.005    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X31Y88         FDCE (Hold_fdce_C_D)         0.105     1.593    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  U_7SEG/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.733    U_7SEG/cnt_reg_n_0_[4]
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  U_7SEG/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    U_7SEG/cnt_reg[4]_i_1_n_7
    SLICE_X31Y86         FDCE                                         r  U_7SEG/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  U_7SEG/cnt_reg[4]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X31Y86         FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y87         FDCE                                         r  U_7SEG/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_7SEG/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.734    U_7SEG/cnt_reg_n_0_[8]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  U_7SEG/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X31Y87         FDCE                                         r  U_7SEG/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y87         FDCE                                         r  U_7SEG/cnt_reg[8]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X31Y87         FDCE (Hold_fdce_C_D)         0.105     1.592    U_7SEG/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X48Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121     1.747    U_CLKDIV/clkdiv_reg_n_0_[14]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    U_CLKDIV/clkdiv_reg[12]_i_1_n_5
    SLICE_X48Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_CLKDIV/CLK
    SLICE_X48Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y91         FDCE (Hold_fdce_C_D)         0.105     1.589    U_CLKDIV/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X48Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.747    U_CLKDIV/clkdiv_reg_n_0_[18]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    U_CLKDIV/clkdiv_reg[16]_i_1_n_5
    SLICE_X48Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_CLKDIV/CLK
    SLICE_X48Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.105     1.589    U_CLKDIV/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X48Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.121     1.748    U_CLKDIV/clkdiv_reg_n_0_[22]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    U_CLKDIV/clkdiv_reg[20]_i_1_n_5
    SLICE_X48Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_CLKDIV/CLK
    SLICE_X48Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.105     1.590    U_CLKDIV/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.483    U_CLKDIV/CLK
    SLICE_X48Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_CLKDIV/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.746    U_CLKDIV/clkdiv_reg_n_0_[6]
    SLICE_X48Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  U_CLKDIV/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    U_CLKDIV/clkdiv_reg[4]_i_1_n_5
    SLICE_X48Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.835     2.000    U_CLKDIV/CLK
    SLICE_X48Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X48Y89         FDCE (Hold_fdce_C_D)         0.105     1.588    U_CLKDIV/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y85    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y87    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y87    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y88    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y88    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y88    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y85    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y85    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y85    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y82    U_7SEG/i_data_store_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X40Y82    U_Multi/disp_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y82    U_7SEG/i_data_store_reg[6]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X40Y82    U_Multi/disp_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y85    U_Multi/disp_data_reg[21]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X49Y85    U_Multi/disp_data_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y86    U_Multi/disp_data_reg[26]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X39Y82    U_Multi/disp_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y85    U_7SEG/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y85    U_7SEG/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y82    U_7SEG/i_data_store_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y82    U_Multi/disp_data_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X49Y82    U_Multi/disp_data_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X48Y84    U_Multi/disp_data_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y83    U_7SEG/i_data_store_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y84    U_Multi/disp_data_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X50Y84    U_Multi/disp_data_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y84    U_Multi/disp_data_reg[17]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X49Y84    U_Multi/disp_data_reg[18]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X49Y88    U_Multi/disp_data_reg[20]/C



