{
  "basics": {
    "name": "Louis Ledoux",
    "label": "Philosophiae Doctor",
    "email": "i.f.lledoux[at]gmail.com",
    "phone": "+33 [seven] 70 49 11 98",
    "url": "https://bynaryman.github.io/",
    "summary": "A Computer Architect with a focus on Arithmetic and Floating-Points.",
    "location": {
      "address": "",
      "postalCode": "69100",
      "city": "Lyon",
      "countryCode": "FRA",
      "region": "Auvergne-Rhône-Alpes"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "ledoux-louis",
        "url": "https://www.linkedin.com/in/ledoux-louis/"
      },
      {
        "network": "Twitter",
        "username": "@L0u1s73doux",
        "url": "https://twitter.com/L0u1s73doux"
      },
      {
        "network": "GitHub",
        "username": "Bynaryman",
        "url": "https://github.com/Bynaryman"
      },
      {
        "network": "ORCID",
        "username": "0009-0006-3643-2157",
        "url": "https://orcid.org/0009-0006-3643-2157"
      },
      {
        "network": "Google Scholar",
        "username": "JWBIqG8AAAAJ",
        "url": "https://scholar.google.com/citations?user=JWBIqG8AAAAJ"
      }
    ]
  },
  "work": [
    {
      "name": "INSA/INRIA – Emeraude",
      "position": "Postdoctoral Researcher",
      "url": "https://www.citi-lab.fr/",
      "startDate": "2025-01-01",
      "endDate": "Now",
      "summary": "Postdoctoral research on arithmetic-aware compilation integrating MLIR and FloPoCo.",
      "highlights": [
        "Multi-level arithmetic transformations from real to fixed-point approximations for ASIC/FPGA.",
        "Custom MLIR dialects for arithmetic abstraction, reasoning, and approximation.",
        "Automated generation of hardware architectures from DSP-oriented code (e.g., Faust).",
        "Presented results at DSD 2025, EuroLLVM 2025, and EuroLLVM 2026."
      ]
    },
    {
      "name": "Barcelona Supercomputing Center (BSC) - RoMoL/CAOS/SONAR",
      "position": "Researcher",
      "url": "https://www.bsc.es/ledoux-louis",
      "startDate": "2018-08-16",
      "endDate": "2024-12-31",
      "summary": "Conducting research in computer architecture, arithmetic, and HPC. Exploring co-designed hardware/software acceleration of posit arithmetic, developing Kulisch/Quire accumulators, and designing Systolic Array architecture for HPC workloads.",
      "highlights": [
        "Thesis: Floating-Point Arithmetic Paradigms for High-Performance Computing: Software Algorithms and Hardware Designs.",
        "Co-designed hardware/software acceleration of posit arithmetic.",
        "Developed Kulisch/Quire accumulators for any floating-point representation.",
        "Designed Systolic Array architecture for HPC workloads.",
        "Explored very slow but very little floating-point division designs for SIMD/Vector paradigms."
      ]
    },
    {
      "name": "b<>com",
      "position": "Hardware Engineer",
      "url": "https://b-com.com/",
      "startDate": "2017-08-01",
      "endDate": "2018-07-01",
      "summary": "Engaged in R&D focused on FPGA acceleration in the cloud. Successfully integrated an IP for real-time SDR to HDR video conversion, developed the IP integration using HDLs, and tweaked PCI-e drivers to maximize bandwidth.",
      "highlights": [
        "Deployed a custom IP core for real-time SDR to HDR video conversion on cloud-based FPGAs.",
        "Optimized PCI-e drivers, achieving sustained data transfer rates of up to 15.8 GB/s, maximizing hardware utilization and performance.",
        "Evaluated nascent FPGA cloud platforms such as Amazon AWS f1 with a focus on virtualization and partial reconfiguration.",
        "Integrated with OpenCL with pipelining of nvme writing/reading, FPGA writing/reading with multithreaded FIFOs."
      ]
    },
    {
      "name": "WaryMe",
      "position": "Back End Developer",
      "url": "https://www.waryme.com/",
      "startDate": "2017-07-01",
      "endDate": "2017-08-31",
      "summary": "Developed the entire back end of a people security application. Ensured secure data transmission and deployed the application on AWS.",
      "highlights": [
        "Developed backend services and APIs.",
        "Deployed and managed the application on AWS."
      ]
    },
    {
      "name": "ASKIA",
      "position": "Back End Developer",
      "url": "",
      "startDate": "2016-07-01",
      "endDate": "2016-07-31",
      "summary": "During this summer internship, I developed an automated CLI tool for publishing surveys on popular platforms.",
      "highlights": [
        "Designed a REST API in Node.js to handle event-driven, asynchronous processes efficiently.",
        "Implemented Test-Driven Development (TDD) using frameworks like Jasmine, ensuring flow verification in an environment-agnostic manner with a focus on mock and stub methodologies.",
        "Enhanced security by deploying HTTPS with Let's Encrypt for secure data transmission."
      ]
    },
    {
      "name": "Radio Electronique Rennaise (R.E.R)",
      "position": "Electronics Technician",
      "url": "https://rer-electronic.fr/",
      "startDate": "2014-07-01",
      "endDate": "2014-07-31",
      "summary": "Responsible for repairing various electronic devices, with an emphasis on audio equipment.",
      "highlights": [
        "Repaired various electronic devices, focusing on audio equipmenters.",
        "Soldered and reverse engineered amplifier circuits."
      ]
    }
  ],
  "teaching": [
    {
      "name": "INSA Lyon",
      "position": "Computer Architecture (ARC)",
      "url": "https://moodle.insa-lyon.fr/course/view.php?id=5227",
      "startDate": "2026-01-01",
      "endDate": "2026-12-31",
      "location": "Lyon, France",
      "summary": "Practical sessions in computer architecture for the Telecommunications curriculum, covering instruction execution, pipelining, cache memories, performance evaluation, and RISC-V assembly programming.",
      "highlights": [
        "Level: 1st year of engineering school (Telecommunications track, 3TC).",
        "Teaching load: 24h."
      ]
    },
    {
      "name": "INSA Lyon",
      "position": "Operating Systems (SYS)",
      "url": "https://moodle.insa-lyon.fr/course/view.php?id=4045",
      "startDate": "2026-01-01",
      "endDate": "2026-12-31",
      "location": "Lyon, France",
      "summary": "Core operating system mechanisms, including kernel and system calls, process scheduling, virtual memory, concurrency, and file systems.",
      "highlights": [
        "Level: 1st year of engineering school / Bachelor equivalent (Computer Science, INSA 3IF).",
        "Teaching load: 16h."
      ]
    },
    {
      "name": "INSA Lyon",
      "position": "Long-Term Project in Compilation (PLD-COMP)",
      "url": "https://moodle.insa-lyon.fr/course/view.php?id=4073",
      "startDate": "2026-01-01",
      "endDate": "2026-12-31",
      "location": "Lyon, France",
      "summary": "Supervision of long-term group projects on compiler design and implementation, covering intermediate representations, program analysis, and backend code generation.",
      "highlights": [
        "Level: 2nd year of engineering school / Master 1 (Computer Science, INSA 4IF).",
        "Teaching load: 32h."
      ]
    },
    {
      "name": "INSA Lyon",
      "position": "Computer Architecture (AO)",
      "url": "https://www.insa-lyon.fr/fr/module-formation/architectures-des-ordinateurs-1",
      "startDate": "2025-09-01",
      "endDate": "2026-06-30",
      "location": "Lyon, France",
      "summary": "Problem-solving and practical sessions on processor organization and instruction set architectures, based on the MSP430 microcontroller, including instruction execution, addressing modes, and memory hierarchy.",
      "highlights": [
        "Level: 1st year of engineering school / Bachelor equivalent (Computer Science, INSA 3IF).",
        "Teaching load: 12h."
      ]
    },
    {
      "name": "INSA Lyon",
      "position": "Digital Design (AC)",
      "url": "https://www.insa-lyon.fr/en/module-formation/architecture-des-circuits-numeriques-1",
      "startDate": "2025-09-01",
      "endDate": "2026-06-30",
      "location": "Lyon, France",
      "summary": "Exercises and guided sessions on digital circuit design, including combinational and sequential logic, finite state machines, and introductory hardware description languages.",
      "highlights": [
        "Level: 1st year of engineering school / Bachelor equivalent (Computer Science, INSA 3IF).",
        "Teaching load: 12h."
      ]
    }
  ],
  "education": [
    {
      "institution": "Universitat Politècnica de Catalunya (UPC)",
      "location": "Barcelona, Spain",
      "url": "https://futur.upc.edu/LuisEduardoLedouxPardo",
      "area": "Computer Architecture",
      "studyType": "PhD",
      "startDate": "2018-08-16",
      "endDate": "2024-08-03",
      "summary": "Thesis: Floating-Point Arithmetic Paradigms for High-Performance Computing: Software Algorithms and Hardware Designs. Thesis tutor: Marc Casas. Jury attributed the grade of excellent."
    },
    {
      "institution": "Université de Rennes",
      "location": "Rennes, France",
      "url": "https://esir.univ-rennes.fr/en/esir-preparatory-cycle",
      "area": "Computer Science",
      "studyType": "Engineer diploma and Master's degree",
      "startDate": "2015-09-01",
      "endDate": "2018-06-01",
      "summary": "Completed a three-year program culminating in an Engineer diploma and a Master's degree."
    },
    {
      "institution": "Université de Rennes",
      "location": "Rennes, France",
      "url": "https://esir.univ-rennes.fr/en/esir-preparatory-cycle",
      "area": "Mathematics and Computer Sciences",
      "studyType": "Classe Préparatoire",
      "startDate": "2013-09-01",
      "endDate": "2015-06-01",
      "summary": "Intensive program with a strong emphasis on Mathematics and Computer Sciences."
    }
  ],
  "publications": [
    {
      "name": "Reconfigurable constant multipliers: hardware models, optimization algorithm and applications",
      "publisher": "International Peer-reviewed Journal - Microprocessors and Microsystems (under review)",
      "releaseDate": "2026",
      "url": "https://www.sciencedirect.com/journal/microprocessors-and-microsystems",
      "summary": "B. Barbe, L. Ledoux, A. Volkova, and F. de Dinechin."
    },
    {
      "name": "Frugality and circuit design for digital audio signal processing",
      "publisher": "International Peer-reviewed Journal - Revue Francophone d'Informatique et Musique (vol. 11, 2025)",
      "releaseDate": "2025",
      "url": "https://doi.org/10.56698/rfim.961",
      "summary": "M. Popoff, R. Michon, T. Risset, P. Cochard, L. Ledoux, et al. DOI:10.56698/rfim.961; HAL:05489376."
    },
    {
      "name": "Towards optimized arithmetic circuits with MLIR",
      "publisher": "International Peer-reviewed Journal - WiPiEC Journal (vol. 11, no. 1, 2025)",
      "releaseDate": "2025",
      "url": "https://doi.org/10.64552/wipiec.v11i1.90",
      "summary": "L. Ledoux, P. Cochard, and F. de Dinechin. Associated conference presentation at DSD 2025; HAL:04277512."
    },
    {
      "name": "Design-space exploration of serialized floating-point division for DLP architectures",
      "publisher": "International Peer-reviewed Conference Paper - 28th Euromicro DSD 2025 (Salerno, Italy)",
      "releaseDate": "2025",
      "url": "https://dsd-seaa.com/dsd2025/",
      "summary": "L. Ledoux."
    },
    {
      "name": "An open-source framework for efficient numerically-tailored computations",
      "publisher": "International Peer-reviewed Conference Paper - FPL 2023 (Gothenburg, Sweden)",
      "releaseDate": "2023-09",
      "url": "https://doi.org/10.1109/FPL60245.2023.00011",
      "summary": "L. Ledoux and M. Casas. DOI:10.1109/FPL60245.2023.00011; arXiv:2406.02579; HAL:04277512."
    },
    {
      "name": "A generator of numerically-tailored and high-throughput accelerators for batched GEMMs",
      "publisher": "International Peer-reviewed Conference Paper - FCCM 2022 (New York, USA)",
      "releaseDate": "2022-05",
      "url": "https://doi.org/10.1109/FCCM53951.2022.9786164",
      "summary": "L. Ledoux and M. Casas. DOI:10.1109/FCCM53951.2022.9786164; HAL:04103774."
    },
    {
      "name": "Tiny Tapeout: a shared silicon tapeout platform accessible to everyone",
      "publisher": "Contribution to Publication - IEEE Solid-State Circuits Magazine (2024)",
      "releaseDate": "2024",
      "url": "https://ieeexplore.ieee.org/document/10584359",
      "summary": "Significant contributor (not listed author): manuscript drafting, academic formatting, and revisions. Evidence: github.com/mattvenn/tt-ieee-paper."
    },
    {
      "name": "Floating-point datapaths in CIRCT via FloPoCo AST export and flopoco-arith-to-comb lowering",
      "publisher": "Poster Presentation - EuroLLVM Developers' Meeting 2026 (Dublin, Ireland)",
      "releaseDate": "2026",
      "url": "https://llvm.org/devmtg/2026-04/",
      "summary": "L. Ledoux, P. Cochard, and F. de Dinechin."
    },
    {
      "name": "Arithmetic lowering with Emeraude-MLIR: bridging tensor and DSP kernels to silicon datapaths",
      "publisher": "Poster Presentation - Aussois, France",
      "releaseDate": "2026",
      "url": "https://hal.science/hal-05489427",
      "summary": "L. Ledoux, P. Cochard, and F. de Dinechin. HAL:05489427."
    },
    {
      "name": "Towards multi-level arithmetic optimizations",
      "publisher": "Poster Presentation - EuroLLVM 2025 (Berlin, Germany)",
      "releaseDate": "2025",
      "url": "https://hal.science/hal-05063466",
      "summary": "L. Ledoux, P. Cochard, L. Forget, and F. de Dinechin. HAL:05063466."
    },
    {
      "name": "LLMMMM: large language models matrix-matrix multiplications characterization on open silicon",
      "publisher": "Poster Presentation - 11th BSC Severo Ochoa Doctoral Symposium 2024 (Barcelona, Spain)",
      "releaseDate": "2024-05",
      "url": "https://hal.science/hal-04592229",
      "summary": "L. Ledoux and M. Casas. HAL:04592229."
    },
    {
      "name": "The grafted superset approach: bridging Python to silicon with asynchronous compilation and beyond",
      "publisher": "Poster Presentation - OSDA 2024 (hosted at DATE, Valencia, Spain)",
      "releaseDate": "2024-03-25",
      "url": "https://hal.science/hal-04587458",
      "summary": "L. Ledoux and M. Casas. HAL:04587458."
    },
    {
      "name": "Open-source GEMM hardware kernels generator: toward numerically-tailored computations",
      "publisher": "Poster Presentation - 10th BSC Severo Ochoa Doctoral Symposium 2023 (Barcelona, Spain)",
      "releaseDate": "2023-05",
      "url": "https://arxiv.org/abs/2305.18328",
      "summary": "L. Ledoux and M. Casas. arXiv:2305.18328; HAL:04094835."
    },
    {
      "name": "FloPoCo and MLIR: a multi-level compilation framework for many intents",
      "publisher": "Invited Talk / Seminar - Holigrail Seminar, Sorbonne University (Paris, France)",
      "releaseDate": "2025-09-18",
      "url": "https://www.sorbonne-universite.fr/",
      "summary": "L. Ledoux and P. Cochard."
    },
    {
      "name": "The walls and the dark silicon era: an arithmetic perspective",
      "publisher": "Invited Talk / Seminar - Inria Rennes (Team TARAN)",
      "releaseDate": "2024-12-02",
      "url": "https://www.inria.fr/en/taran",
      "summary": "L. Ledoux."
    },
    {
      "name": "Accelerating DL inference with (Open)CAPI and posit numbers",
      "publisher": "Invited Talk / Seminar - OpenPOWER Summit Europe 2019 (Lyon, France)",
      "releaseDate": "2019-10",
      "url": "https://hal.science/hal-04094850",
      "summary": "L. Ledoux and M. Casas. HAL:04094850."
    }
  ],
  "projects": [
    {
      "name": "Tapeouts",
      "summary": "Tapeouts across TinyTapeout and Sky130 MPW programs, including arithmetic-focused silicon demonstrators.",
      "highlights": [
        "TinyTapeout GF0P2: Faust -> MLIR data path with tanh saturation.",
        "TinyTapeout Sky130: modified placement flow and visual experimentation.",
        "MPW5 Sky130: posit/quire systolic array for matrix multiplication.",
        "Contributions to MPW1 bring-up and MPW4 re-tapeout."
      ],
      "url": "https://www.zerotoasiccourse.com/post/mpw5_submitted/"
    },
    {
      "name": "Toolchains",
      "summary": "Open-source hardware/software toolchains for numerically-tailored computation and ASIC generation.",
      "highlights": [
        "OSFNTC: numerically-tailored GEMM generator with PyTorch/OpenBLAS/OpenCAPI integration.",
        "SUF: Python -> ASIC design-space exploration flow.",
        "VH2V: VHDL -> Verilog translation for OpenLane/OpenROAD.",
        "POF: SystemVerilog posit operators framework.",
        "gdsiistl: GDSII -> STL conversion tooling."
      ],
      "url": "https://github.com/Bynaryman/OSFNTC"
    },
    {
      "name": "Open-Source Contributions",
      "summary": "Upstream and ecosystem contributions spanning compiler IRs, arithmetic generation, and acceleration stacks.",
      "highlights": [
        "CIRCT/LLVM: arithmetic dialect and HDL lowering contributions.",
        "OpenCAPI ecosystem: oc-accel and capi2-bsp support improvements.",
        "OpenROAD global placer experiments and visualization work.",
        "FloPoCo: Virtex UltraScale+ timing model contribution."
      ],
      "url": "https://github.com/Bynaryman/circt"
    }
  ],
  "volunteer": [
    {
      "organization": "Linux Audio Conference",
      "location": "Lyon, France",
      "position": "Technician",
      "url": "https://jimlac25.inria.fr/lac/",
      "startDate": "2025-05",
      "endDate": "2025-05",
      "summary": "Responsible for sound, YouTube streaming, and microphone management.",
      "highlights": [
        "Conference organization support."
      ]
    },
    {
      "organization": "Journees de l'Informatique Musicale",
      "location": "Lyon, France",
      "position": "Technician",
      "url": "https://jimlac25.inria.fr/jim/",
      "startDate": "2025-05",
      "endDate": "2025-05",
      "summary": "Responsible for sound, YouTube streaming, and microphone management.",
      "highlights": [
        "Conference organization support."
      ]
    },
    {
      "organization": "HotChips 32nd",
      "location": "Remote (Digital), SARS-CoV-2 period",
      "position": "Remote Assistant",
      "url": "https://hc32.hotchips.org/",
      "startDate": "2020-04-16",
      "endDate": "2020-04-18",
      "summary": "Assisted with digital entrance management, conference link distribution, and attendee support during the event.",
      "highlights": [
        "Conference operations support."
      ]
    },
    {
      "organization": "Field-Programmable Logic Conference 29th",
      "location": "Barcelona, Spain",
      "position": "Reception and Entrance Coordinator",
      "url": "https://fpl2019.bsc.es/",
      "startDate": "2019-09-09",
      "endDate": "2019-09-13",
      "summary": "Managed reception desk activities, including badge distribution and providing microphones for speakers during presentations.",
      "highlights": [
        "Conference operations support."
      ]
    }
  ],
  "certificates": [
    {
      "name": "ACM Europe Summer School on High Performance Computing",
      "issuer": "ACM Europe",
      "date": "2021",
      "url": "https://europe.acm.org/summer-school",
      "items": [
        "Participant"
      ]
    },
    {
      "name": "Yale Patt Computer Architecture Summer School",
      "issuer": "Academic Summer School",
      "date": "2019",
      "url": "https://www.cs.utexas.edu/~patt/",
      "items": [
        "Participant"
      ]
    },
    {
      "name": "Xilinx Machine Learning and Artificial Intelligence Seminar",
      "issuer": "Xilinx",
      "date": "2019",
      "url": "https://www.xilinx.com/",
      "items": [
        "Participant"
      ]
    },
    {
      "name": "PRACE Summer School on Heterogeneous Programming with OmpSs@FPGA",
      "issuer": "PRACE",
      "date": "2019",
      "url": "https://prace-ri.eu/",
      "items": [
        "Participant"
      ]
    }
  ],
  "skills": [
    {
      "name": "Programming and Computer Science",
      "keywords": [
        "C",
        "C++",
        "Java",
        "Scala",
        "Algorithm Complexity",
        "Pipeline Overlapping",
        "Parallel Computing",
        "Hardware Acceleration",
        "Performance Optimization",
        "Numerical Methods",
        "High-Performance Computing (HPC)",
        "Low-Level Programming"
      ]
    },
    {
      "name": "Computer Architecture",
      "keywords": [
        "Execution Stage",
        "Floating-Point Unit",
        "Kulisch Accumulators",
        "Design-Specific Architecture",
        "Power/energy Budgeting",
        "Data-Aware Designs",
        "Workload-Accuracy tailored circuits",
        "SIMD",
        "Vector",
        "VLIW",
        "Systolic Arrays",
        "Near-/In-Memory Computing",
        "Processor Design",
        "Out-of-Order",
        "RISC-V"
      ]
    },
    {
      "name": "Scripting",
      "keywords": [
        "Python",
        "Bash",
        "Shell",
        "Linux",
        "Tcl"
      ]
    },
    {
      "name": "Dissemination",
      "keywords": [
        "LaTeX",
        "Matplotlib",
        "Inkscape",
        "Top-tier conferences article"
      ]
    },
    {
      "name": "FPGA",
      "keywords": [
        "AMD",
        "Altera",
        "VHDL",
        "Verilog",
        "SystemVerilog",
        "Manual Floorplaning",
        "AmaranthHDL",
        "Automated Pipeline",
        "Automated circuit generation",
        "FloPoCo",
        "SDAccel",
        "AWS F1",
        "PCIe"
      ]
    },
    {
      "name": "GPU",
      "keywords": [
        "CUDA 8",
        "CUDA 9",
        "OpenCL",
        "Warp",
        "MIMD",
        "SIMT",
        "Branch divergence",
        "Coalesced Access Patterns",
        "PTX",
        "Tensor Cores"
      ]
    },
    {
      "name": "Version Control",
      "keywords": [
        "Git",
        "GitHub",
        "GitLab",
        "SVN",
        "Pull Requests",
        "branches",
        "rebases"
      ]
    }
  ],
  "languages": [
    {
      "language": "French",
      "fluency": "Native speaker"
    },
    {
      "language": "Spanish",
      "fluency": "Native speaker (with an honest French accent)"
    },
    {
      "language": "English",
      "fluency": "Full Proficiency"
    }
  ]
}
