
E:\VCP TIM1 Template\Debug\VCP TIM1 Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b44  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d4  08007cd8  08007cd8  00017cd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007fac  08007fac  00017fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007fb4  08007fb4  00017fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007fb8  08007fb8  00017fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000568  20000000  08007fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000170  20000568  08008524  00020568  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200006d8  08008524  000206d8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020568  2**0
                  CONTENTS, READONLY
 10 .debug_info   000107c2  00000000  00000000  00020598  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002570  00000000  00000000  00030d5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000081e3  00000000  00000000  000332ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000b90  00000000  00000000  0003b4b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000e40  00000000  00000000  0003c040  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000059f4  00000000  00000000  0003ce80  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000045c4  00000000  00000000  00042874  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  00046e38  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002ef0  00000000  00000000  00046eb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000568 	.word	0x20000568
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007cbc 	.word	0x08007cbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000056c 	.word	0x2000056c
 80001cc:	08007cbc 	.word	0x08007cbc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97e 	b.w	8000eb4 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460e      	mov	r6, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9d08      	ldr	r5, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d150      	bne.n	8000c82 <__udivmoddi4+0xb2>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96c      	bls.n	8000cc0 <__udivmoddi4+0xf0>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0420 	rsb	r4, lr, #32
 8000bf4:	fa20 f404 	lsr.w	r4, r0, r4
 8000bf8:	fa01 f60e 	lsl.w	r6, r1, lr
 8000bfc:	ea44 0c06 	orr.w	ip, r4, r6
 8000c00:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c0c:	0c22      	lsrs	r2, r4, #16
 8000c0e:	fbbc f0f9 	udiv	r0, ip, r9
 8000c12:	fa1f f887 	uxth.w	r8, r7
 8000c16:	fb09 c610 	mls	r6, r9, r0, ip
 8000c1a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000c1e:	fb00 f308 	mul.w	r3, r0, r8
 8000c22:	42b3      	cmp	r3, r6
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x6a>
 8000c26:	19f6      	adds	r6, r6, r7
 8000c28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c2c:	f080 8122 	bcs.w	8000e74 <__udivmoddi4+0x2a4>
 8000c30:	42b3      	cmp	r3, r6
 8000c32:	f240 811f 	bls.w	8000e74 <__udivmoddi4+0x2a4>
 8000c36:	3802      	subs	r0, #2
 8000c38:	443e      	add	r6, r7
 8000c3a:	1af6      	subs	r6, r6, r3
 8000c3c:	b2a2      	uxth	r2, r4
 8000c3e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000c42:	fb09 6613 	mls	r6, r9, r3, r6
 8000c46:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000c4a:	fb03 f808 	mul.w	r8, r3, r8
 8000c4e:	45a0      	cmp	r8, r4
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x96>
 8000c52:	19e4      	adds	r4, r4, r7
 8000c54:	f103 32ff 	add.w	r2, r3, #4294967295
 8000c58:	f080 810a 	bcs.w	8000e70 <__udivmoddi4+0x2a0>
 8000c5c:	45a0      	cmp	r8, r4
 8000c5e:	f240 8107 	bls.w	8000e70 <__udivmoddi4+0x2a0>
 8000c62:	3b02      	subs	r3, #2
 8000c64:	443c      	add	r4, r7
 8000c66:	ebc8 0404 	rsb	r4, r8, r4
 8000c6a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2d00      	cmp	r5, #0
 8000c72:	d062      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c74:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c78:	2300      	movs	r3, #0
 8000c7a:	602c      	str	r4, [r5, #0]
 8000c7c:	606b      	str	r3, [r5, #4]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d907      	bls.n	8000c96 <__udivmoddi4+0xc6>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	d055      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c90:	4608      	mov	r0, r1
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	f040 8090 	bne.w	8000dc0 <__udivmoddi4+0x1f0>
 8000ca0:	42b3      	cmp	r3, r6
 8000ca2:	d302      	bcc.n	8000caa <__udivmoddi4+0xda>
 8000ca4:	4282      	cmp	r2, r0
 8000ca6:	f200 80f8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000caa:	1a84      	subs	r4, r0, r2
 8000cac:	eb66 0603 	sbc.w	r6, r6, r3
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	46b4      	mov	ip, r6
 8000cb4:	2d00      	cmp	r5, #0
 8000cb6:	d040      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cb8:	e885 1010 	stmia.w	r5, {r4, ip}
 8000cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc0:	b912      	cbnz	r2, 8000cc8 <__udivmoddi4+0xf8>
 8000cc2:	2701      	movs	r7, #1
 8000cc4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cc8:	fab7 fe87 	clz	lr, r7
 8000ccc:	f1be 0f00 	cmp.w	lr, #0
 8000cd0:	d135      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd2:	1bf3      	subs	r3, r6, r7
 8000cd4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce2:	0c22      	lsrs	r2, r4, #16
 8000ce4:	fb08 3610 	mls	r6, r8, r0, r3
 8000ce8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000cec:	fb0c f300 	mul.w	r3, ip, r0
 8000cf0:	42b3      	cmp	r3, r6
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19f6      	adds	r6, r6, r7
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42b3      	cmp	r3, r6
 8000cfe:	f200 80ce 	bhi.w	8000e9e <__udivmoddi4+0x2ce>
 8000d02:	4610      	mov	r0, r2
 8000d04:	1af6      	subs	r6, r6, r3
 8000d06:	b2a2      	uxth	r2, r4
 8000d08:	fbb6 f3f8 	udiv	r3, r6, r8
 8000d0c:	fb08 6613 	mls	r6, r8, r3, r6
 8000d10:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d14:	fb0c fc03 	mul.w	ip, ip, r3
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b5 	bhi.w	8000e94 <__udivmoddi4+0x2c4>
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	ebcc 0404 	rsb	r4, ip, r4
 8000d30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d34:	e79c      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000d36:	4629      	mov	r1, r5
 8000d38:	4628      	mov	r0, r5
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0120 	rsb	r1, lr, #32
 8000d42:	fa06 f30e 	lsl.w	r3, r6, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f901 	lsr.w	r9, r0, r1
 8000d4e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d52:	40ce      	lsrs	r6, r1
 8000d54:	ea49 0903 	orr.w	r9, r9, r3
 8000d58:	fbb6 faf8 	udiv	sl, r6, r8
 8000d5c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000d60:	fb08 661a 	mls	r6, r8, sl, r6
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000d6c:	fb0a f20c 	mul.w	r2, sl, ip
 8000d70:	429a      	cmp	r2, r3
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1be>
 8000d78:	19db      	adds	r3, r3, r7
 8000d7a:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000d7e:	f080 8087 	bcs.w	8000e90 <__udivmoddi4+0x2c0>
 8000d82:	429a      	cmp	r2, r3
 8000d84:	f240 8084 	bls.w	8000e90 <__udivmoddi4+0x2c0>
 8000d88:	f1aa 0a02 	sub.w	sl, sl, #2
 8000d8c:	443b      	add	r3, r7
 8000d8e:	1a9b      	subs	r3, r3, r2
 8000d90:	fa1f f989 	uxth.w	r9, r9
 8000d94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d98:	fb08 3311 	mls	r3, r8, r1, r3
 8000d9c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000da0:	fb01 f60c 	mul.w	r6, r1, ip
 8000da4:	429e      	cmp	r6, r3
 8000da6:	d907      	bls.n	8000db8 <__udivmoddi4+0x1e8>
 8000da8:	19db      	adds	r3, r3, r7
 8000daa:	f101 32ff 	add.w	r2, r1, #4294967295
 8000dae:	d26b      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000db0:	429e      	cmp	r6, r3
 8000db2:	d969      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000db4:	3902      	subs	r1, #2
 8000db6:	443b      	add	r3, r7
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000dbe:	e78e      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dc0:	f1c1 0e20 	rsb	lr, r1, #32
 8000dc4:	fa22 f40e 	lsr.w	r4, r2, lr
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	4323      	orrs	r3, r4
 8000dcc:	fa20 f70e 	lsr.w	r7, r0, lr
 8000dd0:	fa06 f401 	lsl.w	r4, r6, r1
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	fa26 f60e 	lsr.w	r6, r6, lr
 8000ddc:	433c      	orrs	r4, r7
 8000dde:	fbb6 f9fc 	udiv	r9, r6, ip
 8000de2:	0c27      	lsrs	r7, r4, #16
 8000de4:	fb0c 6619 	mls	r6, ip, r9, r6
 8000de8:	fa1f f883 	uxth.w	r8, r3
 8000dec:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000df0:	fb09 f708 	mul.w	r7, r9, r8
 8000df4:	42b7      	cmp	r7, r6
 8000df6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfa:	fa00 fa01 	lsl.w	sl, r0, r1
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x242>
 8000e00:	18f6      	adds	r6, r6, r3
 8000e02:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e06:	d241      	bcs.n	8000e8c <__udivmoddi4+0x2bc>
 8000e08:	42b7      	cmp	r7, r6
 8000e0a:	d93f      	bls.n	8000e8c <__udivmoddi4+0x2bc>
 8000e0c:	f1a9 0902 	sub.w	r9, r9, #2
 8000e10:	441e      	add	r6, r3
 8000e12:	1bf6      	subs	r6, r6, r7
 8000e14:	b2a0      	uxth	r0, r4
 8000e16:	fbb6 f4fc 	udiv	r4, r6, ip
 8000e1a:	fb0c 6614 	mls	r6, ip, r4, r6
 8000e1e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000e22:	fb04 f808 	mul.w	r8, r4, r8
 8000e26:	45b8      	cmp	r8, r7
 8000e28:	d907      	bls.n	8000e3a <__udivmoddi4+0x26a>
 8000e2a:	18ff      	adds	r7, r7, r3
 8000e2c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e30:	d228      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000e32:	45b8      	cmp	r8, r7
 8000e34:	d926      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000e36:	3c02      	subs	r4, #2
 8000e38:	441f      	add	r7, r3
 8000e3a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000e3e:	ebc8 0707 	rsb	r7, r8, r7
 8000e42:	fba0 8902 	umull	r8, r9, r0, r2
 8000e46:	454f      	cmp	r7, r9
 8000e48:	4644      	mov	r4, r8
 8000e4a:	464e      	mov	r6, r9
 8000e4c:	d314      	bcc.n	8000e78 <__udivmoddi4+0x2a8>
 8000e4e:	d029      	beq.n	8000ea4 <__udivmoddi4+0x2d4>
 8000e50:	b365      	cbz	r5, 8000eac <__udivmoddi4+0x2dc>
 8000e52:	ebba 0304 	subs.w	r3, sl, r4
 8000e56:	eb67 0706 	sbc.w	r7, r7, r6
 8000e5a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000e5e:	40cb      	lsrs	r3, r1
 8000e60:	40cf      	lsrs	r7, r1
 8000e62:	ea4e 0303 	orr.w	r3, lr, r3
 8000e66:	e885 0088 	stmia.w	r5, {r3, r7}
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e70:	4613      	mov	r3, r2
 8000e72:	e6f8      	b.n	8000c66 <__udivmoddi4+0x96>
 8000e74:	4610      	mov	r0, r2
 8000e76:	e6e0      	b.n	8000c3a <__udivmoddi4+0x6a>
 8000e78:	ebb8 0402 	subs.w	r4, r8, r2
 8000e7c:	eb69 0603 	sbc.w	r6, r9, r3
 8000e80:	3801      	subs	r0, #1
 8000e82:	e7e5      	b.n	8000e50 <__udivmoddi4+0x280>
 8000e84:	4604      	mov	r4, r0
 8000e86:	e7d8      	b.n	8000e3a <__udivmoddi4+0x26a>
 8000e88:	4611      	mov	r1, r2
 8000e8a:	e795      	b.n	8000db8 <__udivmoddi4+0x1e8>
 8000e8c:	4681      	mov	r9, r0
 8000e8e:	e7c0      	b.n	8000e12 <__udivmoddi4+0x242>
 8000e90:	468a      	mov	sl, r1
 8000e92:	e77c      	b.n	8000d8e <__udivmoddi4+0x1be>
 8000e94:	3b02      	subs	r3, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e748      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e70a      	b.n	8000cb4 <__udivmoddi4+0xe4>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	443e      	add	r6, r7
 8000ea2:	e72f      	b.n	8000d04 <__udivmoddi4+0x134>
 8000ea4:	45c2      	cmp	sl, r8
 8000ea6:	d3e7      	bcc.n	8000e78 <__udivmoddi4+0x2a8>
 8000ea8:	463e      	mov	r6, r7
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x280>
 8000eac:	4629      	mov	r1, r5
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb8:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ebc:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000ebe:	6818      	ldr	r0, [r3, #0]
 8000ec0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ec4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec8:	f000 f876 	bl	8000fb8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	4621      	mov	r1, r4
 8000ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed4:	f000 f83c 	bl	8000f50 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000ed8:	2000      	movs	r0, #0
 8000eda:	bd10      	pop	{r4, pc}
 8000edc:	20000000 	.word	0x20000000

08000ee0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee0:	b508      	push	{r3, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee2:	2003      	movs	r0, #3
 8000ee4:	f000 f822 	bl	8000f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f7ff ffe5 	bl	8000eb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eee:	f002 f87b 	bl	8002fe8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	bd08      	pop	{r3, pc}
	...

08000ef8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ef8:	4a02      	ldr	r2, [pc, #8]	; (8000f04 <HAL_IncTick+0xc>)
 8000efa:	6813      	ldr	r3, [r2, #0]
 8000efc:	3301      	adds	r3, #1
 8000efe:	6013      	str	r3, [r2, #0]
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	200005bc 	.word	0x200005bc

08000f08 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f08:	4b01      	ldr	r3, [pc, #4]	; (8000f10 <HAL_GetTick+0x8>)
 8000f0a:	6818      	ldr	r0, [r3, #0]
}
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	200005bc 	.word	0x200005bc

08000f14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f14:	b538      	push	{r3, r4, r5, lr}
 8000f16:	4604      	mov	r4, r0
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8000f18:	f7ff fff6 	bl	8000f08 <HAL_GetTick>
 8000f1c:	4605      	mov	r5, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000f1e:	f7ff fff3 	bl	8000f08 <HAL_GetTick>
 8000f22:	1b40      	subs	r0, r0, r5
 8000f24:	42a0      	cmp	r0, r4
 8000f26:	d3fa      	bcc.n	8000f1e <HAL_Delay+0xa>
  {
  }
}
 8000f28:	bd38      	pop	{r3, r4, r5, pc}
	...

08000f2c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f2c:	4a07      	ldr	r2, [pc, #28]	; (8000f4c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000f2e:	68d3      	ldr	r3, [r2, #12]
 8000f30:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f34:	041b      	lsls	r3, r3, #16
 8000f36:	0c1b      	lsrs	r3, r3, #16
 8000f38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000f3c:	0200      	lsls	r0, r0, #8
 8000f3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f42:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000f46:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000f48:	60d3      	str	r3, [r2, #12]
 8000f4a:	4770      	bx	lr
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f50:	4b17      	ldr	r3, [pc, #92]	; (8000fb0 <HAL_NVIC_SetPriority+0x60>)
 8000f52:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f54:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f58:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f5a:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f60:	2c04      	cmp	r4, #4
 8000f62:	bf28      	it	cs
 8000f64:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f66:	2d06      	cmp	r5, #6

  return (
 8000f68:	f04f 0501 	mov.w	r5, #1
 8000f6c:	fa05 f404 	lsl.w	r4, r5, r4
 8000f70:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f74:	bf8c      	ite	hi
 8000f76:	3b03      	subhi	r3, #3
 8000f78:	2300      	movls	r3, #0

  return (
 8000f7a:	400c      	ands	r4, r1
 8000f7c:	409c      	lsls	r4, r3
 8000f7e:	fa05 f303 	lsl.w	r3, r5, r3
 8000f82:	3b01      	subs	r3, #1
 8000f84:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000f86:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000f88:	ea42 0204 	orr.w	r2, r2, r4
 8000f8c:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f90:	bfaf      	iteee	ge
 8000f92:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f96:	f000 000f 	andlt.w	r0, r0, #15
 8000f9a:	4b06      	ldrlt	r3, [pc, #24]	; (8000fb4 <HAL_NVIC_SetPriority+0x64>)
 8000f9c:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9e:	bfa5      	ittet	ge
 8000fa0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000fa4:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa6:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000fac:	bd30      	pop	{r4, r5, pc}
 8000fae:	bf00      	nop
 8000fb0:	e000ed00 	.word	0xe000ed00
 8000fb4:	e000ed14 	.word	0xe000ed14

08000fb8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fb8:	3801      	subs	r0, #1
 8000fba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000fbe:	d20a      	bcs.n	8000fd6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fc0:	4b06      	ldr	r3, [pc, #24]	; (8000fdc <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc2:	4a07      	ldr	r2, [pc, #28]	; (8000fe0 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fc4:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc6:	21f0      	movs	r1, #240	; 0xf0
 8000fc8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fcc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fce:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fd0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fd6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000e010 	.word	0xe000e010
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000fe4:	4b04      	ldr	r3, [pc, #16]	; (8000ff8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000fe6:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000fe8:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000fea:	bf0c      	ite	eq
 8000fec:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000ff0:	f022 0204 	bicne.w	r2, r2, #4
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	4770      	bx	lr
 8000ff8:	e000e010 	.word	0xe000e010

08000ffc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000ffc:	4770      	bx	lr

08000ffe <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000ffe:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001000:	f7ff fffc 	bl	8000ffc <HAL_SYSTICK_Callback>
 8001004:	bd08      	pop	{r3, pc}
	...

08001008 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800100c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800100e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001010:	f8df c168 	ldr.w	ip, [pc, #360]	; 800117c <HAL_GPIO_Init+0x174>
 8001014:	4c57      	ldr	r4, [pc, #348]	; (8001174 <HAL_GPIO_Init+0x16c>)
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001016:	9301      	str	r3, [sp, #4]
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001018:	f04f 080f 	mov.w	r8, #15
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00;
 800101c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800101e:	9a01      	ldr	r2, [sp, #4]
 8001020:	40da      	lsrs	r2, r3
 8001022:	f000 80a4 	beq.w	800116e <HAL_GPIO_Init+0x166>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001026:	2201      	movs	r2, #1
 8001028:	fa02 f903 	lsl.w	r9, r2, r3

    if(iocurrent)
 800102c:	9a01      	ldr	r2, [sp, #4]
 800102e:	ea12 0509 	ands.w	r5, r2, r9
 8001032:	f000 809a 	beq.w	800116a <HAL_GPIO_Init+0x162>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001036:	684a      	ldr	r2, [r1, #4]
 8001038:	f022 0a10 	bic.w	sl, r2, #16
 800103c:	f1ba 0f02 	cmp.w	sl, #2
 8001040:	d113      	bne.n	800106a <HAL_GPIO_Init+0x62>
 8001042:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8001046:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800104a:	f003 0b07 	and.w	fp, r3, #7
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800104e:	f8de 7020 	ldr.w	r7, [lr, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001052:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001056:	fa08 f60b 	lsl.w	r6, r8, fp
 800105a:	ea27 0706 	bic.w	r7, r7, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800105e:	690e      	ldr	r6, [r1, #16]
 8001060:	fa06 f60b 	lsl.w	r6, r6, fp
 8001064:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3] = temp;
 8001066:	f8ce 6020 	str.w	r6, [lr, #32]
 800106a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800106e:	2603      	movs	r6, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001070:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001072:	fa06 f60e 	lsl.w	r6, r6, lr
 8001076:	43f6      	mvns	r6, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001078:	f002 0b03 	and.w	fp, r2, #3
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800107c:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800107e:	fa0b fb0e 	lsl.w	fp, fp, lr
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001082:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001086:	ea4b 0707 	orr.w	r7, fp, r7
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800108a:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 800108e:	6007      	str	r7, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001090:	d811      	bhi.n	80010b6 <HAL_GPIO_Init+0xae>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001092:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8001094:	ea06 0a07 	and.w	sl, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 8001098:	68cf      	ldr	r7, [r1, #12]
 800109a:	fa07 f70e 	lsl.w	r7, r7, lr
 800109e:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 80010a2:	6087      	str	r7, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010a4:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010a6:	ea27 0909 	bic.w	r9, r7, r9
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80010aa:	f3c2 1700 	ubfx	r7, r2, #4, #1
 80010ae:	409f      	lsls	r7, r3
 80010b0:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 80010b4:	6047      	str	r7, [r0, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010b6:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80010b8:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80010ba:	688f      	ldr	r7, [r1, #8]
 80010bc:	fa07 f70e 	lsl.w	r7, r7, lr
 80010c0:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 80010c2:	60c6      	str	r6, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010c4:	00d6      	lsls	r6, r2, #3
 80010c6:	d550      	bpl.n	800116a <HAL_GPIO_Init+0x162>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c8:	f8dc 6060 	ldr.w	r6, [ip, #96]	; 0x60
 80010cc:	f046 0601 	orr.w	r6, r6, #1
 80010d0:	f8cc 6060 	str.w	r6, [ip, #96]	; 0x60
 80010d4:	f8dc 6060 	ldr.w	r6, [ip, #96]	; 0x60
 80010d8:	f006 0601 	and.w	r6, r6, #1
 80010dc:	9603      	str	r6, [sp, #12]
 80010de:	9e03      	ldr	r6, [sp, #12]
 80010e0:	f023 0603 	bic.w	r6, r3, #3
 80010e4:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80010e8:	f506 3680 	add.w	r6, r6, #65536	; 0x10000

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010ec:	f003 0903 	and.w	r9, r3, #3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
 80010f0:	68b7      	ldr	r7, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010f2:	ea4f 0989 	mov.w	r9, r9, lsl #2
 80010f6:	fa08 fe09 	lsl.w	lr, r8, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80010fa:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010fe:	ea27 0a0e 	bic.w	sl, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001102:	d00b      	beq.n	800111c <HAL_GPIO_Init+0x114>
 8001104:	4f1c      	ldr	r7, [pc, #112]	; (8001178 <HAL_GPIO_Init+0x170>)
 8001106:	42b8      	cmp	r0, r7
 8001108:	d00b      	beq.n	8001122 <HAL_GPIO_Init+0x11a>
 800110a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800110e:	42b8      	cmp	r0, r7
 8001110:	bf14      	ite	ne
 8001112:	f04f 0e07 	movne.w	lr, #7
 8001116:	f04f 0e02 	moveq.w	lr, #2
 800111a:	e004      	b.n	8001126 <HAL_GPIO_Init+0x11e>
 800111c:	f04f 0e00 	mov.w	lr, #0
 8001120:	e001      	b.n	8001126 <HAL_GPIO_Init+0x11e>
 8001122:	f04f 0e01 	mov.w	lr, #1
 8001126:	fa0e f909 	lsl.w	r9, lr, r9
 800112a:	ea49 070a 	orr.w	r7, r9, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 800112e:	60b7      	str	r7, [r6, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001130:	4e10      	ldr	r6, [pc, #64]	; (8001174 <HAL_GPIO_Init+0x16c>)
 8001132:	6836      	ldr	r6, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 8001134:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001136:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
        temp &= ~((uint32_t)iocurrent);
 800113a:	bf0c      	ite	eq
 800113c:	403e      	andeq	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 800113e:	432e      	orrne	r6, r5
        }
        EXTI->IMR1 = temp;
 8001140:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR1;
 8001142:	6866      	ldr	r6, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001144:	f412 3f00 	tst.w	r2, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;

        temp = EXTI->EMR1;
        temp &= ~((uint32_t)iocurrent);
 8001148:	bf0c      	ite	eq
 800114a:	403e      	andeq	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 800114c:	432e      	orrne	r6, r5
        }
        EXTI->EMR1 = temp;
 800114e:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001150:	68a6      	ldr	r6, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001152:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        }
        EXTI->EMR1 = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
        temp &= ~((uint32_t)iocurrent);
 8001156:	bf0c      	ite	eq
 8001158:	403e      	andeq	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 800115a:	432e      	orrne	r6, r5
        }
        EXTI->RTSR1 = temp;
 800115c:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR1;
 800115e:	68e6      	ldr	r6, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001160:	0292      	lsls	r2, r2, #10
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~((uint32_t)iocurrent);
 8001162:	bf54      	ite	pl
 8001164:	403e      	andpl	r6, r7
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8001166:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR1 = temp;
 8001168:	60e6      	str	r6, [r4, #12]
      }
    }
    
    position++;
 800116a:	3301      	adds	r3, #1
 800116c:	e757      	b.n	800101e <HAL_GPIO_Init+0x16>
  }
}
 800116e:	b005      	add	sp, #20
 8001170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001174:	40010400 	.word	0x40010400
 8001178:	48000400 	.word	0x48000400
 800117c:	40021000 	.word	0x40021000

08001180 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001180:	6903      	ldr	r3, [r0, #16]
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8001182:	4219      	tst	r1, r3
}
 8001184:	bf14      	ite	ne
 8001186:	2001      	movne	r0, #1
 8001188:	2000      	moveq	r0, #0
 800118a:	4770      	bx	lr

0800118c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800118c:	b10a      	cbz	r2, 8001192 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800118e:	6181      	str	r1, [r0, #24]
 8001190:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001192:	6281      	str	r1, [r0, #40]	; 0x28
 8001194:	4770      	bx	lr

08001196 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001196:	6943      	ldr	r3, [r0, #20]
 8001198:	4059      	eors	r1, r3
 800119a:	6141      	str	r1, [r0, #20]
 800119c:	4770      	bx	lr
	...

080011a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011a0:	4b02      	ldr	r3, [pc, #8]	; (80011ac <HAL_PWREx_GetVoltageRange+0xc>)
 80011a2:	6818      	ldr	r0, [r3, #0]
}
 80011a4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40007000 	.word	0x40007000

080011b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011b0:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_PWREx_ControlVoltageScaling+0x60>)
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011b2:	681a      	ldr	r2, [r3, #0]
  uint32_t wait_loop_index = 0;  

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011b4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011b8:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  uint32_t wait_loop_index = 0;  

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011bc:	d11a      	bne.n	80011f4 <HAL_PWREx_ControlVoltageScaling+0x44>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011be:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80011c2:	d020      	beq.n	8001206 <HAL_PWREx_ControlVoltageScaling+0x56>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c4:	681a      	ldr	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 80011c6:	4913      	ldr	r1, [pc, #76]	; (8001214 <HAL_PWREx_ControlVoltageScaling+0x64>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c8:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80011cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011d0:	601a      	str	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 80011d2:	4a11      	ldr	r2, [pc, #68]	; (8001218 <HAL_PWREx_ControlVoltageScaling+0x68>)
 80011d4:	6812      	ldr	r2, [r2, #0]
 80011d6:	fbb2 f1f1 	udiv	r1, r2, r1
 80011da:	2232      	movs	r2, #50	; 0x32
 80011dc:	434a      	muls	r2, r1
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80011de:	b122      	cbz	r2, 80011ea <HAL_PWREx_ControlVoltageScaling+0x3a>
 80011e0:	6959      	ldr	r1, [r3, #20]
 80011e2:	0549      	lsls	r1, r1, #21
 80011e4:	d501      	bpl.n	80011ea <HAL_PWREx_ControlVoltageScaling+0x3a>
      {
        wait_loop_index--;
 80011e6:	3a01      	subs	r2, #1
 80011e8:	e7f9      	b.n	80011de <HAL_PWREx_ControlVoltageScaling+0x2e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <HAL_PWREx_ControlVoltageScaling+0x60>)
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	055b      	lsls	r3, r3, #21
 80011f0:	d40b      	bmi.n	800120a <HAL_PWREx_ControlVoltageScaling+0x5a>
 80011f2:	e008      	b.n	8001206 <HAL_PWREx_ControlVoltageScaling+0x56>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80011f4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011f8:	bf1f      	itttt	ne
 80011fa:	681a      	ldrne	r2, [r3, #0]
 80011fc:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001200:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001204:	601a      	strne	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  
  return HAL_OK;
 8001206:	2000      	movs	r0, #0
 8001208:	4770      	bx	lr
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
      {
        return HAL_TIMEOUT;
 800120a:	2003      	movs	r0, #3
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  
  return HAL_OK;
}  
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	40007000 	.word	0x40007000
 8001214:	000f4240 	.word	0x000f4240
 8001218:	20000000 	.word	0x20000000

0800121c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800121c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800121e:	4d1e      	ldr	r5, [pc, #120]	; (8001298 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001220:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001222:	00d9      	lsls	r1, r3, #3
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001224:	4604      	mov	r4, r0
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001226:	d502      	bpl.n	800122e <RCC_SetFlashLatencyFromMSIRange+0x12>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001228:	f7ff ffba 	bl	80011a0 <HAL_PWREx_GetVoltageRange>
 800122c:	e00e      	b.n	800124c <RCC_SetFlashLatencyFromMSIRange+0x30>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800122e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001234:	65ab      	str	r3, [r5, #88]	; 0x58
 8001236:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001240:	f7ff ffae 	bl	80011a0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001244:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001246:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800124a:	65ab      	str	r3, [r5, #88]	; 0x58
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800124c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001250:	d106      	bne.n	8001260 <RCC_SetFlashLatencyFromMSIRange+0x44>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001252:	2c80      	cmp	r4, #128	; 0x80
 8001254:	d90c      	bls.n	8001270 <RCC_SetFlashLatencyFromMSIRange+0x54>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001256:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001258:	bf8c      	ite	hi
 800125a:	2302      	movhi	r3, #2
 800125c:	2301      	movls	r3, #1
 800125e:	e00c      	b.n	800127a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if(msirange > RCC_MSIRANGE_8)
 8001260:	2c80      	cmp	r4, #128	; 0x80
 8001262:	d807      	bhi.n	8001274 <RCC_SetFlashLatencyFromMSIRange+0x58>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001264:	d008      	beq.n	8001278 <RCC_SetFlashLatencyFromMSIRange+0x5c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001266:	f1a4 0270 	sub.w	r2, r4, #112	; 0x70
 800126a:	4253      	negs	r3, r2
 800126c:	4153      	adcs	r3, r2
 800126e:	e004      	b.n	800127a <RCC_SetFlashLatencyFromMSIRange+0x5e>
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001270:	2300      	movs	r3, #0
 8001272:	e002      	b.n	800127a <RCC_SetFlashLatencyFromMSIRange+0x5e>
  else
  {
    if(msirange > RCC_MSIRANGE_8)
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001274:	2303      	movs	r3, #3
 8001276:	e000      	b.n	800127a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001278:	2302      	movs	r3, #2
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 800127a:	4908      	ldr	r1, [pc, #32]	; (800129c <RCC_SetFlashLatencyFromMSIRange+0x80>)
 800127c:	680a      	ldr	r2, [r1, #0]
 800127e:	f022 0207 	bic.w	r2, r2, #7
 8001282:	431a      	orrs	r2, r3
 8001284:	600a      	str	r2, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8001286:	6808      	ldr	r0, [r1, #0]
 8001288:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 800128c:	1ac0      	subs	r0, r0, r3
 800128e:	bf18      	it	ne
 8001290:	2001      	movne	r0, #1
 8001292:	b003      	add	sp, #12
 8001294:	bd30      	pop	{r4, r5, pc}
 8001296:	bf00      	nop
 8001298:	40021000 	.word	0x40021000
 800129c:	40022000 	.word	0x40022000

080012a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012a0:	b570      	push	{r4, r5, r6, lr}
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
  uint32_t sysclockfreq = 0U;

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80012a2:	4c4a      	ldr	r4, [pc, #296]	; (80013cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80012a4:	68a3      	ldr	r3, [r4, #8]
 80012a6:	f013 0f0c 	tst.w	r3, #12
 80012aa:	d009      	beq.n	80012c0 <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80012ac:	68a3      	ldr	r3, [r4, #8]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
  uint32_t sysclockfreq = 0U;

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b0c      	cmp	r3, #12
 80012b4:	d126      	bne.n	8001304 <HAL_RCC_GetSysClockFreq+0x64>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80012b6:	68e3      	ldr	r3, [r4, #12]
 80012b8:	f003 0303 	and.w	r3, r3, #3
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d121      	bne.n	8001304 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 80012c0:	6822      	ldr	r2, [r4, #0]
 80012c2:	4b42      	ldr	r3, [pc, #264]	; (80013cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80012c4:	0712      	lsls	r2, r2, #28
 80012c6:	d40a      	bmi.n	80012de <HAL_RCC_GetSysClockFreq+0x3e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> POSITION_VAL(RCC_CSR_MSISRANGE);
 80012c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012cc:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80012d0:	fa92 f2a2 	rbit	r2, r2
 80012d4:	fab2 f282 	clz	r2, r2
 80012d8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80012dc:	e007      	b.n	80012ee <HAL_RCC_GetSysClockFreq+0x4e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	22f0      	movs	r2, #240	; 0xf0
 80012e2:	fa92 f2a2 	rbit	r2, r2
 80012e6:	fab2 f282 	clz	r2, r2
 80012ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012ee:	40d3      	lsrs	r3, r2
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80012f0:	4a37      	ldr	r2, [pc, #220]	; (80013d0 <HAL_RCC_GetSysClockFreq+0x130>)
 80012f2:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80012f6:	68a3      	ldr	r3, [r4, #8]
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80012f8:	f013 0f0c 	tst.w	r3, #12
 80012fc:	bf0c      	ite	eq
 80012fe:	4630      	moveq	r0, r6
 8001300:	2000      	movne	r0, #0
 8001302:	e011      	b.n	8001328 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001304:	68a3      	ldr	r3, [r4, #8]
 8001306:	f003 030c 	and.w	r3, r3, #12
 800130a:	2b04      	cmp	r3, #4
 800130c:	d007      	beq.n	800131e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800130e:	4b2f      	ldr	r3, [pc, #188]	; (80013cc <HAL_RCC_GetSysClockFreq+0x12c>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 030c 	and.w	r3, r3, #12
 8001316:	2b08      	cmp	r3, #8
 8001318:	d104      	bne.n	8001324 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800131a:	482e      	ldr	r0, [pc, #184]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x134>)
 800131c:	e000      	b.n	8001320 <HAL_RCC_GetSysClockFreq+0x80>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800131e:	482e      	ldr	r0, [pc, #184]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x138>)
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8001320:	2600      	movs	r6, #0
 8001322:	e001      	b.n	8001328 <HAL_RCC_GetSysClockFreq+0x88>
  uint32_t sysclockfreq = 0U;
 8001324:	2000      	movs	r0, #0
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8001326:	4606      	mov	r6, r0
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001328:	68a3      	ldr	r3, [r4, #8]
 800132a:	4a28      	ldr	r2, [pc, #160]	; (80013cc <HAL_RCC_GetSysClockFreq+0x12c>)
 800132c:	f003 030c 	and.w	r3, r3, #12
 8001330:	2b0c      	cmp	r3, #12
 8001332:	d149      	bne.n	80013c8 <HAL_RCC_GetSysClockFreq+0x128>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001334:	68d1      	ldr	r1, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 8001336:	68d3      	ldr	r3, [r2, #12]
 8001338:	2070      	movs	r0, #112	; 0x70
 800133a:	fa90 f0a0 	rbit	r0, r0
 800133e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001342:	fab0 f080 	clz	r0, r0
 8001346:	fa23 f000 	lsr.w	r0, r3, r0

    switch (pllsource)
 800134a:	f001 0303 	and.w	r3, r1, #3
 800134e:	2b02      	cmp	r3, #2

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 8001350:	f100 0501 	add.w	r5, r0, #1
 8001354:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00

    switch (pllsource)
 8001358:	d00c      	beq.n	8001374 <HAL_RCC_GetSysClockFreq+0xd4>
 800135a:	2b03      	cmp	r3, #3
 800135c:	d119      	bne.n	8001392 <HAL_RCC_GetSysClockFreq+0xf2>
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
      break;

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 800135e:	68d3      	ldr	r3, [r2, #12]
 8001360:	fa91 f1a1 	rbit	r1, r1
 8001364:	fab1 f181 	clz	r1, r1
 8001368:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800136c:	fa23 f101 	lsr.w	r1, r3, r1
 8001370:	4a18      	ldr	r2, [pc, #96]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001372:	e009      	b.n	8001388 <HAL_RCC_GetSysClockFreq+0xe8>
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;

    switch (pllsource)
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8001374:	68d3      	ldr	r3, [r2, #12]
 8001376:	fa91 f1a1 	rbit	r1, r1
 800137a:	4a17      	ldr	r2, [pc, #92]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x138>)
 800137c:	fab1 f181 	clz	r1, r1
 8001380:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8001384:	fa23 f101 	lsr.w	r1, r3, r1
      break;

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8001388:	fbb2 f0f5 	udiv	r0, r2, r5
 800138c:	fb00 f301 	mul.w	r3, r0, r1
      break;
 8001390:	e00b      	b.n	80013aa <HAL_RCC_GetSysClockFreq+0x10a>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8001392:	68d2      	ldr	r2, [r2, #12]
 8001394:	fa91 f1a1 	rbit	r1, r1
 8001398:	fab1 f181 	clz	r1, r1
 800139c:	f402 42fe 	and.w	r2, r2, #32512	; 0x7f00
 80013a0:	40ca      	lsrs	r2, r1
 80013a2:	fbb6 f0f5 	udiv	r0, r6, r5
 80013a6:	fb00 f302 	mul.w	r3, r0, r2
      break;
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR)) + 1U ) * 2U;
 80013aa:	68e2      	ldr	r2, [r4, #12]
 80013ac:	f04f 60c0 	mov.w	r0, #100663296	; 0x6000000
 80013b0:	fa90 f0a0 	rbit	r0, r0
 80013b4:	fab0 f080 	clz	r0, r0
    sysclockfreq = pllvco/pllr;
 80013b8:	f002 62c0 	and.w	r2, r2, #100663296	; 0x6000000
 80013bc:	fa22 f000 	lsr.w	r0, r2, r0
 80013c0:	3001      	adds	r0, #1
 80013c2:	0040      	lsls	r0, r0, #1
 80013c4:	fbb3 f0f0 	udiv	r0, r3, r0
  }

  return sysclockfreq;
}
 80013c8:	bd70      	pop	{r4, r5, r6, pc}
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000
 80013d0:	08007d88 	.word	0x08007d88
 80013d4:	007a1200 	.word	0x007a1200
 80013d8:	00f42400 	.word	0x00f42400

080013dc <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013dc:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013de:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013e2:	06dd      	lsls	r5, r3, #27
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e4:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013e6:	f140 808f 	bpl.w	8001508 <HAL_RCC_OscConfig+0x12c>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80013ea:	4d9e      	ldr	r5, [pc, #632]	; (8001664 <HAL_RCC_OscConfig+0x288>)
 80013ec:	68ab      	ldr	r3, [r5, #8]
 80013ee:	f013 0f0c 	tst.w	r3, #12
 80013f2:	d153      	bne.n	800149c <HAL_RCC_OscConfig+0xc0>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013f4:	682b      	ldr	r3, [r5, #0]
 80013f6:	0798      	lsls	r0, r3, #30
 80013f8:	d503      	bpl.n	8001402 <HAL_RCC_OscConfig+0x26>
 80013fa:	69a3      	ldr	r3, [r4, #24]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f000 8256 	beq.w	80018ae <HAL_RCC_OscConfig+0x4d2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001402:	682a      	ldr	r2, [r5, #0]
 8001404:	4b97      	ldr	r3, [pc, #604]	; (8001664 <HAL_RCC_OscConfig+0x288>)
 8001406:	6a20      	ldr	r0, [r4, #32]
 8001408:	0711      	lsls	r1, r2, #28
 800140a:	bf56      	itet	pl
 800140c:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 8001410:	681b      	ldrmi	r3, [r3, #0]
 8001412:	091b      	lsrpl	r3, r3, #4
 8001414:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001418:	4283      	cmp	r3, r0
 800141a:	d216      	bcs.n	800144a <HAL_RCC_OscConfig+0x6e>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800141c:	f7ff fefe 	bl	800121c <RCC_SetFlashLatencyFromMSIRange>
 8001420:	2800      	cmp	r0, #0
 8001422:	f040 8244 	bne.w	80018ae <HAL_RCC_OscConfig+0x4d2>
          {
            return HAL_ERROR;
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001426:	682b      	ldr	r3, [r5, #0]
 8001428:	f043 0308 	orr.w	r3, r3, #8
 800142c:	602b      	str	r3, [r5, #0]
 800142e:	682b      	ldr	r3, [r5, #0]
 8001430:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001434:	6a23      	ldr	r3, [r4, #32]
 8001436:	4313      	orrs	r3, r2
 8001438:	602b      	str	r3, [r5, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800143a:	686b      	ldr	r3, [r5, #4]
 800143c:	69e2      	ldr	r2, [r4, #28]
 800143e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001442:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001446:	606b      	str	r3, [r5, #4]
 8001448:	e014      	b.n	8001474 <HAL_RCC_OscConfig+0x98>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800144a:	682b      	ldr	r3, [r5, #0]
 800144c:	f043 0308 	orr.w	r3, r3, #8
 8001450:	602b      	str	r3, [r5, #0]
 8001452:	682b      	ldr	r3, [r5, #0]
 8001454:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001458:	4303      	orrs	r3, r0
 800145a:	602b      	str	r3, [r5, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800145c:	686b      	ldr	r3, [r5, #4]
 800145e:	69e2      	ldr	r2, [r4, #28]
 8001460:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001464:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001468:	606b      	str	r3, [r5, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800146a:	f7ff fed7 	bl	800121c <RCC_SetFlashLatencyFromMSIRange>
 800146e:	2800      	cmp	r0, #0
 8001470:	f040 821d 	bne.w	80018ae <HAL_RCC_OscConfig+0x4d2>
            return HAL_ERROR;
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001474:	f7ff ff14 	bl	80012a0 <HAL_RCC_GetSysClockFreq>
 8001478:	68ab      	ldr	r3, [r5, #8]
 800147a:	22f0      	movs	r2, #240	; 0xf0
 800147c:	fa92 f2a2 	rbit	r2, r2
 8001480:	fab2 f282 	clz	r2, r2
 8001484:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001488:	40d3      	lsrs	r3, r2
 800148a:	4a77      	ldr	r2, [pc, #476]	; (8001668 <HAL_RCC_OscConfig+0x28c>)
 800148c:	5cd3      	ldrb	r3, [r2, r3]
 800148e:	40d8      	lsrs	r0, r3
 8001490:	4b76      	ldr	r3, [pc, #472]	; (800166c <HAL_RCC_OscConfig+0x290>)
 8001492:	6018      	str	r0, [r3, #0]
        
        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff fd0f 	bl	8000eb8 <HAL_InitTick>
 800149a:	e035      	b.n	8001508 <HAL_RCC_OscConfig+0x12c>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800149c:	6983      	ldr	r3, [r0, #24]
 800149e:	b31b      	cbz	r3, 80014e8 <HAL_RCC_OscConfig+0x10c>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80014a0:	682b      	ldr	r3, [r5, #0]
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	602b      	str	r3, [r5, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014a8:	f7ff fd2e 	bl	8000f08 <HAL_GetTick>
 80014ac:	4606      	mov	r6, r0

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80014ae:	682a      	ldr	r2, [r5, #0]
 80014b0:	4b6c      	ldr	r3, [pc, #432]	; (8001664 <HAL_RCC_OscConfig+0x288>)
 80014b2:	0792      	lsls	r2, r2, #30
 80014b4:	d406      	bmi.n	80014c4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014b6:	f7ff fd27 	bl	8000f08 <HAL_GetTick>
 80014ba:	1b80      	subs	r0, r0, r6
 80014bc:	2802      	cmp	r0, #2
 80014be:	d9f6      	bls.n	80014ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014c0:	2003      	movs	r0, #3
 80014c2:	e1f5      	b.n	80018b0 <HAL_RCC_OscConfig+0x4d4>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	f042 0208 	orr.w	r2, r2, #8
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	f022 01f0 	bic.w	r1, r2, #240	; 0xf0
 80014d2:	6a22      	ldr	r2, [r4, #32]
 80014d4:	430a      	orrs	r2, r1
 80014d6:	601a      	str	r2, [r3, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	69e1      	ldr	r1, [r4, #28]
 80014dc:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80014e0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	e00f      	b.n	8001508 <HAL_RCC_OscConfig+0x12c>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014e8:	682b      	ldr	r3, [r5, #0]
 80014ea:	f023 0301 	bic.w	r3, r3, #1
 80014ee:	602b      	str	r3, [r5, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014f0:	f7ff fd0a 	bl	8000f08 <HAL_GetTick>
 80014f4:	4606      	mov	r6, r0

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 80014f6:	682b      	ldr	r3, [r5, #0]
 80014f8:	079f      	lsls	r7, r3, #30
 80014fa:	d505      	bpl.n	8001508 <HAL_RCC_OscConfig+0x12c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014fc:	f7ff fd04 	bl	8000f08 <HAL_GetTick>
 8001500:	1b80      	subs	r0, r0, r6
 8001502:	2802      	cmp	r0, #2
 8001504:	d9f7      	bls.n	80014f6 <HAL_RCC_OscConfig+0x11a>
 8001506:	e7db      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001508:	6823      	ldr	r3, [r4, #0]
 800150a:	07de      	lsls	r6, r3, #31
 800150c:	d403      	bmi.n	8001516 <HAL_RCC_OscConfig+0x13a>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800150e:	6823      	ldr	r3, [r4, #0]
 8001510:	079d      	lsls	r5, r3, #30
 8001512:	d448      	bmi.n	80015a6 <HAL_RCC_OscConfig+0x1ca>
 8001514:	e09f      	b.n	8001656 <HAL_RCC_OscConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8001516:	4d53      	ldr	r5, [pc, #332]	; (8001664 <HAL_RCC_OscConfig+0x288>)
 8001518:	68ab      	ldr	r3, [r5, #8]
 800151a:	f003 030c 	and.w	r3, r3, #12
 800151e:	2b08      	cmp	r3, #8
 8001520:	d009      	beq.n	8001536 <HAL_RCC_OscConfig+0x15a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001522:	68ab      	ldr	r3, [r5, #8]
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8001524:	f003 030c 	and.w	r3, r3, #12
 8001528:	2b0c      	cmp	r3, #12
 800152a:	d10b      	bne.n	8001544 <HAL_RCC_OscConfig+0x168>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800152c:	68eb      	ldr	r3, [r5, #12]
 800152e:	f003 0303 	and.w	r3, r3, #3
 8001532:	2b03      	cmp	r3, #3
 8001534:	d106      	bne.n	8001544 <HAL_RCC_OscConfig+0x168>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001536:	682b      	ldr	r3, [r5, #0]
 8001538:	0398      	lsls	r0, r3, #14
 800153a:	d5e8      	bpl.n	800150e <HAL_RCC_OscConfig+0x132>
 800153c:	6863      	ldr	r3, [r4, #4]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d1e5      	bne.n	800150e <HAL_RCC_OscConfig+0x132>
 8001542:	e1b4      	b.n	80018ae <HAL_RCC_OscConfig+0x4d2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001544:	6863      	ldr	r3, [r4, #4]
 8001546:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800154a:	d006      	beq.n	800155a <HAL_RCC_OscConfig+0x17e>
 800154c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001550:	d108      	bne.n	8001564 <HAL_RCC_OscConfig+0x188>
 8001552:	682b      	ldr	r3, [r5, #0]
 8001554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001558:	602b      	str	r3, [r5, #0]
 800155a:	682b      	ldr	r3, [r5, #0]
 800155c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001560:	602b      	str	r3, [r5, #0]
 8001562:	e008      	b.n	8001576 <HAL_RCC_OscConfig+0x19a>
 8001564:	682a      	ldr	r2, [r5, #0]
 8001566:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800156a:	602a      	str	r2, [r5, #0]
 800156c:	682a      	ldr	r2, [r5, #0]
 800156e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001572:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001574:	b15b      	cbz	r3, 800158e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001576:	f7ff fcc7 	bl	8000f08 <HAL_GetTick>
 800157a:	4606      	mov	r6, r0

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800157c:	682b      	ldr	r3, [r5, #0]
 800157e:	0399      	lsls	r1, r3, #14
 8001580:	d4c5      	bmi.n	800150e <HAL_RCC_OscConfig+0x132>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001582:	f7ff fcc1 	bl	8000f08 <HAL_GetTick>
 8001586:	1b80      	subs	r0, r0, r6
 8001588:	2864      	cmp	r0, #100	; 0x64
 800158a:	d9f7      	bls.n	800157c <HAL_RCC_OscConfig+0x1a0>
 800158c:	e798      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158e:	f7ff fcbb 	bl	8000f08 <HAL_GetTick>
 8001592:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001594:	682b      	ldr	r3, [r5, #0]
 8001596:	039a      	lsls	r2, r3, #14
 8001598:	d5b9      	bpl.n	800150e <HAL_RCC_OscConfig+0x132>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800159a:	f7ff fcb5 	bl	8000f08 <HAL_GetTick>
 800159e:	1b80      	subs	r0, r0, r6
 80015a0:	2864      	cmp	r0, #100	; 0x64
 80015a2:	d9f7      	bls.n	8001594 <HAL_RCC_OscConfig+0x1b8>
 80015a4:	e78c      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80015a6:	4d2f      	ldr	r5, [pc, #188]	; (8001664 <HAL_RCC_OscConfig+0x288>)
 80015a8:	68ab      	ldr	r3, [r5, #8]
 80015aa:	f003 030c 	and.w	r3, r3, #12
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	d009      	beq.n	80015c6 <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80015b2:	68ab      	ldr	r3, [r5, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80015b4:	f003 030c 	and.w	r3, r3, #12
 80015b8:	2b0c      	cmp	r3, #12
 80015ba:	d11a      	bne.n	80015f2 <HAL_RCC_OscConfig+0x216>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80015bc:	68eb      	ldr	r3, [r5, #12]
 80015be:	f003 0303 	and.w	r3, r3, #3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d115      	bne.n	80015f2 <HAL_RCC_OscConfig+0x216>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015c6:	682b      	ldr	r3, [r5, #0]
 80015c8:	055b      	lsls	r3, r3, #21
 80015ca:	d503      	bpl.n	80015d4 <HAL_RCC_OscConfig+0x1f8>
 80015cc:	68e3      	ldr	r3, [r4, #12]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f000 816d 	beq.w	80018ae <HAL_RCC_OscConfig+0x4d2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d4:	686b      	ldr	r3, [r5, #4]
 80015d6:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 80015da:	fa92 f2a2 	rbit	r2, r2
 80015de:	6921      	ldr	r1, [r4, #16]
 80015e0:	fab2 f282 	clz	r2, r2
 80015e4:	fa01 f202 	lsl.w	r2, r1, r2
 80015e8:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80015ec:	4313      	orrs	r3, r2
 80015ee:	606b      	str	r3, [r5, #4]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015f0:	e031      	b.n	8001656 <HAL_RCC_OscConfig+0x27a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015f2:	68e3      	ldr	r3, [r4, #12]
 80015f4:	b1fb      	cbz	r3, 8001636 <HAL_RCC_OscConfig+0x25a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f6:	682b      	ldr	r3, [r5, #0]
 80015f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015fc:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fe:	f7ff fc83 	bl	8000f08 <HAL_GetTick>
 8001602:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001604:	682b      	ldr	r3, [r5, #0]
 8001606:	4817      	ldr	r0, [pc, #92]	; (8001664 <HAL_RCC_OscConfig+0x288>)
 8001608:	055f      	lsls	r7, r3, #21
 800160a:	d405      	bmi.n	8001618 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800160c:	f7ff fc7c 	bl	8000f08 <HAL_GetTick>
 8001610:	1b80      	subs	r0, r0, r6
 8001612:	2802      	cmp	r0, #2
 8001614:	d9f6      	bls.n	8001604 <HAL_RCC_OscConfig+0x228>
 8001616:	e753      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001618:	6843      	ldr	r3, [r0, #4]
 800161a:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 800161e:	fa92 f2a2 	rbit	r2, r2
 8001622:	6921      	ldr	r1, [r4, #16]
 8001624:	fab2 f282 	clz	r2, r2
 8001628:	fa01 f202 	lsl.w	r2, r1, r2
 800162c:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001630:	4313      	orrs	r3, r2
 8001632:	6043      	str	r3, [r0, #4]
 8001634:	e00f      	b.n	8001656 <HAL_RCC_OscConfig+0x27a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001636:	682b      	ldr	r3, [r5, #0]
 8001638:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800163c:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163e:	f7ff fc63 	bl	8000f08 <HAL_GetTick>
 8001642:	4606      	mov	r6, r0

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8001644:	682b      	ldr	r3, [r5, #0]
 8001646:	0558      	lsls	r0, r3, #21
 8001648:	d505      	bpl.n	8001656 <HAL_RCC_OscConfig+0x27a>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800164a:	f7ff fc5d 	bl	8000f08 <HAL_GetTick>
 800164e:	1b80      	subs	r0, r0, r6
 8001650:	2802      	cmp	r0, #2
 8001652:	d9f7      	bls.n	8001644 <HAL_RCC_OscConfig+0x268>
 8001654:	e734      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001656:	6823      	ldr	r3, [r4, #0]
 8001658:	0719      	lsls	r1, r3, #28
 800165a:	d409      	bmi.n	8001670 <HAL_RCC_OscConfig+0x294>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800165c:	6823      	ldr	r3, [r4, #0]
 800165e:	075a      	lsls	r2, r3, #29
 8001660:	d42f      	bmi.n	80016c2 <HAL_RCC_OscConfig+0x2e6>
 8001662:	e097      	b.n	8001794 <HAL_RCC_OscConfig+0x3b8>
 8001664:	40021000 	.word	0x40021000
 8001668:	08007d70 	.word	0x08007d70
 800166c:	20000000 	.word	0x20000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001670:	6963      	ldr	r3, [r4, #20]
 8001672:	4d91      	ldr	r5, [pc, #580]	; (80018b8 <HAL_RCC_OscConfig+0x4dc>)
 8001674:	b193      	cbz	r3, 800169c <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001676:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800167a:	f043 0301 	orr.w	r3, r3, #1
 800167e:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001682:	f7ff fc41 	bl	8000f08 <HAL_GetTick>
 8001686:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8001688:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800168c:	079b      	lsls	r3, r3, #30
 800168e:	d4e5      	bmi.n	800165c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001690:	f7ff fc3a 	bl	8000f08 <HAL_GetTick>
 8001694:	1b80      	subs	r0, r0, r6
 8001696:	2802      	cmp	r0, #2
 8001698:	d9f6      	bls.n	8001688 <HAL_RCC_OscConfig+0x2ac>
 800169a:	e711      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800169c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80016a0:	f023 0301 	bic.w	r3, r3, #1
 80016a4:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a8:	f7ff fc2e 	bl	8000f08 <HAL_GetTick>
 80016ac:	4606      	mov	r6, r0

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 80016ae:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80016b2:	079f      	lsls	r7, r3, #30
 80016b4:	d5d2      	bpl.n	800165c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016b6:	f7ff fc27 	bl	8000f08 <HAL_GetTick>
 80016ba:	1b80      	subs	r0, r0, r6
 80016bc:	2802      	cmp	r0, #2
 80016be:	d9f6      	bls.n	80016ae <HAL_RCC_OscConfig+0x2d2>
 80016c0:	e6fe      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80016c2:	4d7d      	ldr	r5, [pc, #500]	; (80018b8 <HAL_RCC_OscConfig+0x4dc>)
 80016c4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80016c6:	00d8      	lsls	r0, r3, #3
 80016c8:	d40a      	bmi.n	80016e0 <HAL_RCC_OscConfig+0x304>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ca:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80016cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d0:	65ab      	str	r3, [r5, #88]	; 0x58
 80016d2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80016d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016d8:	9301      	str	r3, [sp, #4]
 80016da:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80016dc:	2701      	movs	r7, #1
 80016de:	e000      	b.n	80016e2 <HAL_RCC_OscConfig+0x306>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 80016e0:	2700      	movs	r7, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016e2:	4e76      	ldr	r6, [pc, #472]	; (80018bc <HAL_RCC_OscConfig+0x4e0>)
 80016e4:	6833      	ldr	r3, [r6, #0]
 80016e6:	05d9      	lsls	r1, r3, #23
 80016e8:	d503      	bpl.n	80016f2 <HAL_RCC_OscConfig+0x316>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016ea:	68a3      	ldr	r3, [r4, #8]
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d111      	bne.n	8001714 <HAL_RCC_OscConfig+0x338>
 80016f0:	e018      	b.n	8001724 <HAL_RCC_OscConfig+0x348>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016f2:	6833      	ldr	r3, [r6, #0]
 80016f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016f8:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016fa:	f7ff fc05 	bl	8000f08 <HAL_GetTick>
 80016fe:	4680      	mov	r8, r0

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001700:	6833      	ldr	r3, [r6, #0]
 8001702:	05da      	lsls	r2, r3, #23
 8001704:	d4f1      	bmi.n	80016ea <HAL_RCC_OscConfig+0x30e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001706:	f7ff fbff 	bl	8000f08 <HAL_GetTick>
 800170a:	ebc8 0000 	rsb	r0, r8, r0
 800170e:	2802      	cmp	r0, #2
 8001710:	d9f6      	bls.n	8001700 <HAL_RCC_OscConfig+0x324>
 8001712:	e6d5      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001714:	2b05      	cmp	r3, #5
 8001716:	d10c      	bne.n	8001732 <HAL_RCC_OscConfig+0x356>
 8001718:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800171c:	f043 0304 	orr.w	r3, r3, #4
 8001720:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 8001724:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 8001730:	e00c      	b.n	800174c <HAL_RCC_OscConfig+0x370>
 8001732:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8001736:	f022 0201 	bic.w	r2, r2, #1
 800173a:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
 800173e:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8001742:	f022 0204 	bic.w	r2, r2, #4
 8001746:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800174a:	b173      	cbz	r3, 800176a <HAL_RCC_OscConfig+0x38e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174c:	f7ff fbdc 	bl	8000f08 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001750:	f241 3888 	movw	r8, #5000	; 0x1388

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001754:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8001756:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800175a:	079b      	lsls	r3, r3, #30
 800175c:	d40e      	bmi.n	800177c <HAL_RCC_OscConfig+0x3a0>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800175e:	f7ff fbd3 	bl	8000f08 <HAL_GetTick>
 8001762:	1b80      	subs	r0, r0, r6
 8001764:	4540      	cmp	r0, r8
 8001766:	d9f6      	bls.n	8001756 <HAL_RCC_OscConfig+0x37a>
 8001768:	e6aa      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800176a:	f7ff fbcd 	bl	8000f08 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800176e:	f241 3888 	movw	r8, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001772:	4606      	mov	r6, r0

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8001774:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001778:	0798      	lsls	r0, r3, #30
 800177a:	d405      	bmi.n	8001788 <HAL_RCC_OscConfig+0x3ac>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800177c:	b157      	cbz	r7, 8001794 <HAL_RCC_OscConfig+0x3b8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800177e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001780:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001784:	65ab      	str	r3, [r5, #88]	; 0x58
 8001786:	e005      	b.n	8001794 <HAL_RCC_OscConfig+0x3b8>
      tickstart = HAL_GetTick();

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001788:	f7ff fbbe 	bl	8000f08 <HAL_GetTick>
 800178c:	1b80      	subs	r0, r0, r6
 800178e:	4540      	cmp	r0, r8
 8001790:	d9f0      	bls.n	8001774 <HAL_RCC_OscConfig+0x398>
 8001792:	e695      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001794:	6823      	ldr	r3, [r4, #0]
 8001796:	0699      	lsls	r1, r3, #26
 8001798:	d402      	bmi.n	80017a0 <HAL_RCC_OscConfig+0x3c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800179a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800179c:	bb4a      	cbnz	r2, 80017f2 <HAL_RCC_OscConfig+0x416>
 800179e:	e05f      	b.n	8001860 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017a2:	4d45      	ldr	r5, [pc, #276]	; (80018b8 <HAL_RCC_OscConfig+0x4dc>)
 80017a4:	b193      	cbz	r3, 80017cc <HAL_RCC_OscConfig+0x3f0>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017a6:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80017aa:	f043 0301 	orr.w	r3, r3, #1
 80017ae:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017b2:	f7ff fba9 	bl	8000f08 <HAL_GetTick>
 80017b6:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RESET)
 80017b8:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80017bc:	079a      	lsls	r2, r3, #30
 80017be:	d4ec      	bmi.n	800179a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017c0:	f7ff fba2 	bl	8000f08 <HAL_GetTick>
 80017c4:	1b80      	subs	r0, r0, r6
 80017c6:	2802      	cmp	r0, #2
 80017c8:	d9f6      	bls.n	80017b8 <HAL_RCC_OscConfig+0x3dc>
 80017ca:	e679      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80017cc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80017d0:	f023 0301 	bic.w	r3, r3, #1
 80017d4:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d8:	f7ff fb96 	bl	8000f08 <HAL_GetTick>
 80017dc:	4606      	mov	r6, r0

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != RESET)
 80017de:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80017e2:	079b      	lsls	r3, r3, #30
 80017e4:	d5d9      	bpl.n	800179a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017e6:	f7ff fb8f 	bl	8000f08 <HAL_GetTick>
 80017ea:	1b80      	subs	r0, r0, r6
 80017ec:	2802      	cmp	r0, #2
 80017ee:	d9f6      	bls.n	80017de <HAL_RCC_OscConfig+0x402>
 80017f0:	e666      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017f2:	4d31      	ldr	r5, [pc, #196]	; (80018b8 <HAL_RCC_OscConfig+0x4dc>)
 80017f4:	68ab      	ldr	r3, [r5, #8]
 80017f6:	f003 030c 	and.w	r3, r3, #12
 80017fa:	2b0c      	cmp	r3, #12
 80017fc:	d057      	beq.n	80018ae <HAL_RCC_OscConfig+0x4d2>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017fe:	682b      	ldr	r3, [r5, #0]
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001800:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001802:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001806:	602b      	str	r3, [r5, #0]
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001808:	d138      	bne.n	800187c <HAL_RCC_OscConfig+0x4a0>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180a:	f7ff fb7d 	bl	8000f08 <HAL_GetTick>
 800180e:	4606      	mov	r6, r0

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001810:	682b      	ldr	r3, [r5, #0]
 8001812:	4829      	ldr	r0, [pc, #164]	; (80018b8 <HAL_RCC_OscConfig+0x4dc>)
 8001814:	019f      	lsls	r7, r3, #6
 8001816:	d425      	bmi.n	8001864 <HAL_RCC_OscConfig+0x488>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001818:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800181a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800181c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800181e:	06f6      	lsls	r6, r6, #27
 8001820:	ea46 2103 	orr.w	r1, r6, r3, lsl #8
 8001824:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001826:	3a01      	subs	r2, #1
 8001828:	430b      	orrs	r3, r1
 800182a:	ea43 1102 	orr.w	r1, r3, r2, lsl #4
 800182e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001830:	085b      	lsrs	r3, r3, #1
 8001832:	3b01      	subs	r3, #1
 8001834:	ea41 5243 	orr.w	r2, r1, r3, lsl #21
 8001838:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800183a:	085b      	lsrs	r3, r3, #1
 800183c:	3b01      	subs	r3, #1
 800183e:	ea42 6343 	orr.w	r3, r2, r3, lsl #25
 8001842:	60c3      	str	r3, [r0, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001844:	6803      	ldr	r3, [r0, #0]
 8001846:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800184a:	6003      	str	r3, [r0, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800184c:	68c3      	ldr	r3, [r0, #12]
 800184e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001852:	60c3      	str	r3, [r0, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001854:	f7ff fb58 	bl	8000f08 <HAL_GetTick>
 8001858:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800185a:	682b      	ldr	r3, [r5, #0]
 800185c:	0199      	lsls	r1, r3, #6
 800185e:	d507      	bpl.n	8001870 <HAL_RCC_OscConfig+0x494>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001860:	2000      	movs	r0, #0
 8001862:	e025      	b.n	80018b0 <HAL_RCC_OscConfig+0x4d4>
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001864:	f7ff fb50 	bl	8000f08 <HAL_GetTick>
 8001868:	1b80      	subs	r0, r0, r6
 800186a:	2802      	cmp	r0, #2
 800186c:	d9d0      	bls.n	8001810 <HAL_RCC_OscConfig+0x434>
 800186e:	e627      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001870:	f7ff fb4a 	bl	8000f08 <HAL_GetTick>
 8001874:	1b00      	subs	r0, r0, r4
 8001876:	2802      	cmp	r0, #2
 8001878:	d9ef      	bls.n	800185a <HAL_RCC_OscConfig+0x47e>
 800187a:	e621      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800187c:	682b      	ldr	r3, [r5, #0]
 800187e:	011a      	lsls	r2, r3, #4
           && 
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {  
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001880:	bf5e      	ittt	pl
 8001882:	68eb      	ldrpl	r3, [r5, #12]
 8001884:	f023 0303 	bicpl.w	r3, r3, #3
 8001888:	60eb      	strpl	r3, [r5, #12]
        }
        
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800188a:	68eb      	ldr	r3, [r5, #12]
 800188c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001890:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001894:	60eb      	str	r3, [r5, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001896:	f7ff fb37 	bl	8000f08 <HAL_GetTick>
 800189a:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800189c:	682b      	ldr	r3, [r5, #0]
 800189e:	019b      	lsls	r3, r3, #6
 80018a0:	d5de      	bpl.n	8001860 <HAL_RCC_OscConfig+0x484>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018a2:	f7ff fb31 	bl	8000f08 <HAL_GetTick>
 80018a6:	1b00      	subs	r0, r0, r4
 80018a8:	2802      	cmp	r0, #2
 80018aa:	d9f7      	bls.n	800189c <HAL_RCC_OscConfig+0x4c0>
 80018ac:	e608      	b.n	80014c0 <HAL_RCC_OscConfig+0xe4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80018ae:	2001      	movs	r0, #1
    }
  }
  return HAL_OK;
}
 80018b0:	b002      	add	sp, #8
 80018b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018b6:	bf00      	nop
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40007000 	.word	0x40007000

080018c0 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018c0:	4a57      	ldr	r2, [pc, #348]	; (8001a20 <HAL_RCC_ClockConfig+0x160>)
 80018c2:	6813      	ldr	r3, [r2, #0]
 80018c4:	f003 0307 	and.w	r3, r3, #7
 80018c8:	428b      	cmp	r3, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018ce:	4605      	mov	r5, r0
 80018d0:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018d2:	d30a      	bcc.n	80018ea <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d4:	6829      	ldr	r1, [r5, #0]
 80018d6:	0788      	lsls	r0, r1, #30
 80018d8:	d514      	bpl.n	8001904 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018da:	4852      	ldr	r0, [pc, #328]	; (8001a24 <HAL_RCC_ClockConfig+0x164>)
 80018dc:	6883      	ldr	r3, [r0, #8]
 80018de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018e2:	68ab      	ldr	r3, [r5, #8]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	6083      	str	r3, [r0, #8]
 80018e8:	e00c      	b.n	8001904 <HAL_RCC_ClockConfig+0x44>

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ea:	6813      	ldr	r3, [r2, #0]
 80018ec:	f023 0307 	bic.w	r3, r3, #7
 80018f0:	430b      	orrs	r3, r1
 80018f2:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018f4:	6813      	ldr	r3, [r2, #0]
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	4299      	cmp	r1, r3
 80018fc:	d0ea      	beq.n	80018d4 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 80018fe:	2001      	movs	r0, #1
 8001900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001904:	07ca      	lsls	r2, r1, #31
 8001906:	d406      	bmi.n	8001916 <HAL_RCC_ClockConfig+0x56>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001908:	4a45      	ldr	r2, [pc, #276]	; (8001a20 <HAL_RCC_ClockConfig+0x160>)
 800190a:	6813      	ldr	r3, [r2, #0]
 800190c:	f003 0307 	and.w	r3, r3, #7
 8001910:	429e      	cmp	r6, r3
 8001912:	d351      	bcc.n	80019b8 <HAL_RCC_ClockConfig+0xf8>
 8001914:	e05a      	b.n	80019cc <HAL_RCC_ClockConfig+0x10c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001916:	686b      	ldr	r3, [r5, #4]
 8001918:	4c42      	ldr	r4, [pc, #264]	; (8001a24 <HAL_RCC_ClockConfig+0x164>)
 800191a:	2b02      	cmp	r3, #2
    {
      /* Check the HSE ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800191c:	6822      	ldr	r2, [r4, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800191e:	d102      	bne.n	8001926 <HAL_RCC_ClockConfig+0x66>
    {
      /* Check the HSE ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001920:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001924:	e00a      	b.n	800193c <HAL_RCC_ClockConfig+0x7c>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001926:	2b03      	cmp	r3, #3
 8001928:	d102      	bne.n	8001930 <HAL_RCC_ClockConfig+0x70>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800192a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800192e:	e005      	b.n	800193c <HAL_RCC_ClockConfig+0x7c>
      {
        return HAL_ERROR;
      }
    }
    /* MSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001930:	b913      	cbnz	r3, 8001938 <HAL_RCC_ClockConfig+0x78>
    {
      /* Check the MSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001932:	f012 0f02 	tst.w	r2, #2
 8001936:	e001      	b.n	800193c <HAL_RCC_ClockConfig+0x7c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001938:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800193c:	d0df      	beq.n	80018fe <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800193e:	68a2      	ldr	r2, [r4, #8]
 8001940:	f022 0203 	bic.w	r2, r2, #3
 8001944:	4313      	orrs	r3, r2
 8001946:	60a3      	str	r3, [r4, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001948:	f7ff fade 	bl	8000f08 <HAL_GetTick>

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800194c:	686b      	ldr	r3, [r5, #4]
 800194e:	2b02      	cmp	r3, #2
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001950:	4607      	mov	r7, r0

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001952:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001956:	d10c      	bne.n	8001972 <HAL_RCC_ClockConfig+0xb2>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8001958:	68a3      	ldr	r3, [r4, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	2b08      	cmp	r3, #8
 8001960:	d0d2      	beq.n	8001908 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001962:	f7ff fad1 	bl	8000f08 <HAL_GetTick>
 8001966:	1bc0      	subs	r0, r0, r7
 8001968:	4540      	cmp	r0, r8
 800196a:	d9f5      	bls.n	8001958 <HAL_RCC_ClockConfig+0x98>
        {
          return HAL_TIMEOUT;
 800196c:	2003      	movs	r0, #3
 800196e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001972:	2b03      	cmp	r3, #3
 8001974:	d10a      	bne.n	800198c <HAL_RCC_ClockConfig+0xcc>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001976:	68a3      	ldr	r3, [r4, #8]
 8001978:	f003 030c 	and.w	r3, r3, #12
 800197c:	2b0c      	cmp	r3, #12
 800197e:	d0c3      	beq.n	8001908 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001980:	f7ff fac2 	bl	8000f08 <HAL_GetTick>
 8001984:	1bc0      	subs	r0, r0, r7
 8001986:	4540      	cmp	r0, r8
 8001988:	d9f5      	bls.n	8001976 <HAL_RCC_ClockConfig+0xb6>
 800198a:	e7ef      	b.n	800196c <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800198c:	b973      	cbnz	r3, 80019ac <HAL_RCC_ClockConfig+0xec>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 800198e:	68a3      	ldr	r3, [r4, #8]
 8001990:	f013 0f0c 	tst.w	r3, #12
 8001994:	d0b8      	beq.n	8001908 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001996:	f7ff fab7 	bl	8000f08 <HAL_GetTick>
 800199a:	1bc0      	subs	r0, r0, r7
 800199c:	4540      	cmp	r0, r8
 800199e:	d9f6      	bls.n	800198e <HAL_RCC_ClockConfig+0xce>
 80019a0:	e7e4      	b.n	800196c <HAL_RCC_ClockConfig+0xac>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019a2:	f7ff fab1 	bl	8000f08 <HAL_GetTick>
 80019a6:	1bc0      	subs	r0, r0, r7
 80019a8:	4540      	cmp	r0, r8
 80019aa:	d8df      	bhi.n	800196c <HAL_RCC_ClockConfig+0xac>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 80019ac:	68a3      	ldr	r3, [r4, #8]
 80019ae:	f003 030c 	and.w	r3, r3, #12
 80019b2:	2b04      	cmp	r3, #4
 80019b4:	d1f5      	bne.n	80019a2 <HAL_RCC_ClockConfig+0xe2>
 80019b6:	e7a7      	b.n	8001908 <HAL_RCC_ClockConfig+0x48>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b8:	6813      	ldr	r3, [r2, #0]
 80019ba:	f023 0307 	bic.w	r3, r3, #7
 80019be:	4333      	orrs	r3, r6
 80019c0:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019c2:	6813      	ldr	r3, [r2, #0]
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	429e      	cmp	r6, r3
 80019ca:	d198      	bne.n	80018fe <HAL_RCC_ClockConfig+0x3e>
      return HAL_ERROR;
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019cc:	6829      	ldr	r1, [r5, #0]
 80019ce:	4c15      	ldr	r4, [pc, #84]	; (8001a24 <HAL_RCC_ClockConfig+0x164>)
 80019d0:	f011 0f04 	tst.w	r1, #4
 80019d4:	d005      	beq.n	80019e2 <HAL_RCC_ClockConfig+0x122>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019d6:	68a3      	ldr	r3, [r4, #8]
 80019d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019dc:	68eb      	ldr	r3, [r5, #12]
 80019de:	4313      	orrs	r3, r2
 80019e0:	60a3      	str	r3, [r4, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e2:	070b      	lsls	r3, r1, #28
 80019e4:	d506      	bpl.n	80019f4 <HAL_RCC_ClockConfig+0x134>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019e6:	68a3      	ldr	r3, [r4, #8]
 80019e8:	692a      	ldr	r2, [r5, #16]
 80019ea:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80019ee:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80019f2:	60a3      	str	r3, [r4, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80019f4:	f7ff fc54 	bl	80012a0 <HAL_RCC_GetSysClockFreq>
 80019f8:	68a3      	ldr	r3, [r4, #8]
 80019fa:	22f0      	movs	r2, #240	; 0xf0
 80019fc:	fa92 f2a2 	rbit	r2, r2
 8001a00:	fab2 f282 	clz	r2, r2
 8001a04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a08:	40d3      	lsrs	r3, r2
 8001a0a:	4a07      	ldr	r2, [pc, #28]	; (8001a28 <HAL_RCC_ClockConfig+0x168>)
 8001a0c:	5cd3      	ldrb	r3, [r2, r3]
 8001a0e:	40d8      	lsrs	r0, r3
 8001a10:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <HAL_RCC_ClockConfig+0x16c>)
 8001a12:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a14:	2000      	movs	r0, #0
 8001a16:	f7ff fa4f 	bl	8000eb8 <HAL_InitTick>

  return HAL_OK;
 8001a1a:	2000      	movs	r0, #0
}
 8001a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a20:	40022000 	.word	0x40022000
 8001a24:	40021000 	.word	0x40021000
 8001a28:	08007d70 	.word	0x08007d70
 8001a2c:	20000000 	.word	0x20000000

08001a30 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001a30:	4b01      	ldr	r3, [pc, #4]	; (8001a38 <HAL_RCC_GetHCLKFreq+0x8>)
 8001a32:	6818      	ldr	r0, [r3, #0]
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	20000000 	.word	0x20000000

08001a3c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8001a3c:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a3e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	fa92 f2a2 	rbit	r2, r2
 8001a48:	fab2 f282 	clz	r2, r2
 8001a4c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001a50:	40d3      	lsrs	r3, r2
 8001a52:	4a04      	ldr	r2, [pc, #16]	; (8001a64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a54:	5cd3      	ldrb	r3, [r2, r3]
 8001a56:	4a04      	ldr	r2, [pc, #16]	; (8001a68 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001a58:	6810      	ldr	r0, [r2, #0]
}
 8001a5a:	40d8      	lsrs	r0, r3
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	40021000 	.word	0x40021000
 8001a64:	08007d80 	.word	0x08007d80
 8001a68:	20000000 	.word	0x20000000

08001a6c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8001a6c:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a6e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	fa92 f2a2 	rbit	r2, r2
 8001a78:	fab2 f282 	clz	r2, r2
 8001a7c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001a80:	40d3      	lsrs	r3, r2
 8001a82:	4a04      	ldr	r2, [pc, #16]	; (8001a94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a84:	5cd3      	ldrb	r3, [r2, r3]
 8001a86:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001a88:	6810      	ldr	r0, [r2, #0]
}
 8001a8a:	40d8      	lsrs	r0, r3
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	40021000 	.word	0x40021000
 8001a94:	08007d80 	.word	0x08007d80
 8001a98:	20000000 	.word	0x20000000

08001a9c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001a9e:	4b5a      	ldr	r3, [pc, #360]	; (8001c08 <RCCEx_PLLSAI1_Config+0x16c>)
 8001aa0:	68da      	ldr	r2, [r3, #12]
 8001aa2:	f012 0f03 	tst.w	r2, #3
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001aa6:	4604      	mov	r4, r0
 8001aa8:	460e      	mov	r6, r1
 8001aaa:	461d      	mov	r5, r3
 8001aac:	6800      	ldr	r0, [r0, #0]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001aae:	d013      	beq.n	8001ad8 <RCCEx_PLLSAI1_Config+0x3c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001ab0:	68da      	ldr	r2, [r3, #12]
 8001ab2:	f002 0203 	and.w	r2, r2, #3
 8001ab6:	4282      	cmp	r2, r0
 8001ab8:	d124      	bne.n	8001b04 <RCCEx_PLLSAI1_Config+0x68>
       || 
 8001aba:	b31a      	cbz	r2, 8001b04 <RCCEx_PLLSAI1_Config+0x68>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllSai1->PLLSAI1M)
 8001abc:	68da      	ldr	r2, [r3, #12]
 8001abe:	2370      	movs	r3, #112	; 0x70
 8001ac0:	fa93 f3a3 	rbit	r3, r3
 8001ac4:	fab3 f183 	clz	r1, r3
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
       || 
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
       || 
 8001ac8:	f002 0370 	and.w	r3, r2, #112	; 0x70
 8001acc:	40cb      	lsrs	r3, r1
 8001ace:	6862      	ldr	r2, [r4, #4]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d116      	bne.n	8001b04 <RCCEx_PLLSAI1_Config+0x68>
 8001ad6:	e025      	b.n	8001b24 <RCCEx_PLLSAI1_Config+0x88>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8001ad8:	2802      	cmp	r0, #2
 8001ada:	d008      	beq.n	8001aee <RCCEx_PLLSAI1_Config+0x52>
 8001adc:	2803      	cmp	r0, #3
 8001ade:	d00a      	beq.n	8001af6 <RCCEx_PLLSAI1_Config+0x5a>
 8001ae0:	2801      	cmp	r0, #1
 8001ae2:	d10f      	bne.n	8001b04 <RCCEx_PLLSAI1_Config+0x68>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	079f      	lsls	r7, r3, #30
 8001ae8:	f140 808d 	bpl.w	8001c06 <RCCEx_PLLSAI1_Config+0x16a>
 8001aec:	e00c      	b.n	8001b08 <RCCEx_PLLSAI1_Config+0x6c>
      {
        status = HAL_ERROR;
      }
      break;
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001af4:	e005      	b.n	8001b02 <RCCEx_PLLSAI1_Config+0x66>
      {
        status = HAL_ERROR;
      }
      break;
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	0391      	lsls	r1, r2, #14
 8001afa:	d405      	bmi.n	8001b08 <RCCEx_PLLSAI1_Config+0x6c>
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001b02:	d101      	bne.n	8001b08 <RCCEx_PLLSAI1_Config+0x6c>
 8001b04:	2001      	movs	r0, #1
 8001b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    
    if(status == HAL_OK)
    {
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLM));
 8001b08:	68e9      	ldr	r1, [r5, #12]
 8001b0a:	2370      	movs	r3, #112	; 0x70
 8001b0c:	fa93 f3a3 	rbit	r3, r3
 8001b10:	fab3 f283 	clz	r2, r3
 8001b14:	6863      	ldr	r3, [r4, #4]
 8001b16:	3b01      	subs	r3, #1
 8001b18:	4093      	lsls	r3, r2
 8001b1a:	f021 0273 	bic.w	r2, r1, #115	; 0x73
 8001b1e:	4310      	orrs	r0, r2
 8001b20:	4318      	orrs	r0, r3
 8001b22:	60e8      	str	r0, [r5, #12]
  }
  
  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001b24:	682b      	ldr	r3, [r5, #0]
 8001b26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001b2a:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b2c:	f7ff f9ec 	bl	8000f08 <HAL_GetTick>
 8001b30:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8001b32:	682b      	ldr	r3, [r5, #0]
 8001b34:	4934      	ldr	r1, [pc, #208]	; (8001c08 <RCCEx_PLLSAI1_Config+0x16c>)
 8001b36:	011a      	lsls	r2, r3, #4
 8001b38:	d506      	bpl.n	8001b48 <RCCEx_PLLSAI1_Config+0xac>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001b3a:	f7ff f9e5 	bl	8000f08 <HAL_GetTick>
 8001b3e:	1bc0      	subs	r0, r0, r7
 8001b40:	2802      	cmp	r0, #2
 8001b42:	d9f6      	bls.n	8001b32 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_TIMEOUT;
 8001b44:	2003      	movs	r0, #3
 8001b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b48:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 8001b4c:	68a7      	ldr	r7, [r4, #8]
      }
    }

    if(status == HAL_OK)    
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001b4e:	b9b6      	cbnz	r6, 8001b7e <RCCEx_PLLSAI1_Config+0xe2>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8001b50:	6908      	ldr	r0, [r1, #16]
 8001b52:	fa93 f2a3 	rbit	r2, r3
 8001b56:	f04f 4678 	mov.w	r6, #4160749568	; 0xf8000000
 8001b5a:	fab2 f282 	clz	r2, r2
 8001b5e:	fa96 f6a6 	rbit	r6, r6
 8001b62:	fa07 f302 	lsl.w	r3, r7, r2
 8001b66:	68e2      	ldr	r2, [r4, #12]
 8001b68:	fab6 f686 	clz	r6, r6
 8001b6c:	40b2      	lsls	r2, r6
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	f020 4278 	bic.w	r2, r0, #4160749568	; 0xf8000000
 8001b74:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	610a      	str	r2, [r1, #16]
 8001b7c:	e02d      	b.n	8001bda <RCCEx_PLLSAI1_Config+0x13e>
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   ((PllSai1->PLLSAI1P >> 4U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1P)));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001b7e:	2e01      	cmp	r6, #1
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8001b80:	6908      	ldr	r0, [r1, #16]
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   ((PllSai1->PLLSAI1P >> 4U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1P)));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001b82:	d113      	bne.n	8001bac <RCCEx_PLLSAI1_Config+0x110>
 8001b84:	fa93 f2a3 	rbit	r2, r3
 8001b88:	f44f 03c0 	mov.w	r3, #6291456	; 0x600000
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8001b8c:	fab2 f282 	clz	r2, r2
 8001b90:	fa93 f3a3 	rbit	r3, r3
 8001b94:	6926      	ldr	r6, [r4, #16]
 8001b96:	0876      	lsrs	r6, r6, #1
 8001b98:	fab3 f383 	clz	r3, r3
 8001b9c:	3e01      	subs	r6, #1
 8001b9e:	409e      	lsls	r6, r3
 8001ba0:	fa07 f302 	lsl.w	r3, r7, r2
 8001ba4:	4333      	orrs	r3, r6
 8001ba6:	f420 02c0 	bic.w	r2, r0, #6291456	; 0x600000
 8001baa:	e012      	b.n	8001bd2 <RCCEx_PLLSAI1_Config+0x136>
 8001bac:	fa93 f2a3 	rbit	r2, r3
 8001bb0:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8001bb4:	fab2 f282 	clz	r2, r2
 8001bb8:	fa93 f3a3 	rbit	r3, r3
 8001bbc:	6966      	ldr	r6, [r4, #20]
 8001bbe:	0876      	lsrs	r6, r6, #1
 8001bc0:	fab3 f383 	clz	r3, r3
 8001bc4:	3e01      	subs	r6, #1
 8001bc6:	409e      	lsls	r6, r3
 8001bc8:	fa07 f302 	lsl.w	r3, r7, r2
 8001bcc:	4333      	orrs	r3, r6
 8001bce:	f020 62c0 	bic.w	r2, r0, #100663296	; 0x6000000
 8001bd2:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	610b      	str	r3, [r1, #16]
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1R)));
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001bda:	682b      	ldr	r3, [r5, #0]
 8001bdc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001be0:	602b      	str	r3, [r5, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be2:	f7ff f991 	bl	8000f08 <HAL_GetTick>
 8001be6:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8001be8:	682b      	ldr	r3, [r5, #0]
 8001bea:	4a07      	ldr	r2, [pc, #28]	; (8001c08 <RCCEx_PLLSAI1_Config+0x16c>)
 8001bec:	011b      	lsls	r3, r3, #4
 8001bee:	d405      	bmi.n	8001bfc <RCCEx_PLLSAI1_Config+0x160>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001bf0:	f7ff f98a 	bl	8000f08 <HAL_GetTick>
 8001bf4:	1b80      	subs	r0, r0, r6
 8001bf6:	2802      	cmp	r0, #2
 8001bf8:	d9f6      	bls.n	8001be8 <RCCEx_PLLSAI1_Config+0x14c>
 8001bfa:	e7a3      	b.n	8001b44 <RCCEx_PLLSAI1_Config+0xa8>
      }

      if(status == HAL_OK)    
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001bfc:	6911      	ldr	r1, [r2, #16]
 8001bfe:	69a3      	ldr	r3, [r4, #24]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	6113      	str	r3, [r2, #16]
 8001c04:	2000      	movs	r0, #0
      }
    }
  }
  
  return status;
}
 8001c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c08:	40021000 	.word	0x40021000

08001c0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001c10:	6805      	ldr	r5, [r0, #0]
 8001c12:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c16:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001c18:	d01f      	beq.n	8001c5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001c1a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001c1c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001c20:	d004      	beq.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x20>
 8001c22:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8001c26:	d00c      	beq.n	8001c42 <HAL_RCCEx_PeriphCLKConfig+0x36>
 8001c28:	b9b1      	cbnz	r1, 8001c58 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 8001c2a:	e005      	b.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001c2c:	4a96      	ldr	r2, [pc, #600]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001c2e:	68d3      	ldr	r3, [r2, #12]
 8001c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c34:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001c36:	e004      	b.n	8001c42 <HAL_RCCEx_PeriphCLKConfig+0x36>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001c38:	3004      	adds	r0, #4
 8001c3a:	f7ff ff2f 	bl	8001a9c <RCCEx_PLLSAI1_Config>
    default:
      ret = HAL_ERROR;
      break;
    }

    if(ret == HAL_OK)
 8001c3e:	4605      	mov	r5, r0
 8001c40:	b958      	cbnz	r0, 8001c5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001c42:	4991      	ldr	r1, [pc, #580]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001c44:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001c48:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001c4c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001c54:	2500      	movs	r5, #0
 8001c56:	e000      	b.n	8001c5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001c58:	2501      	movs	r5, #1
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c5a:	6823      	ldr	r3, [r4, #0]
 8001c5c:	039e      	lsls	r6, r3, #14
 8001c5e:	d55a      	bpl.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c60:	4e89      	ldr	r6, [pc, #548]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001c62:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001c64:	00d8      	lsls	r0, r3, #3
 8001c66:	d40a      	bmi.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c68:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001c6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6e:	65b3      	str	r3, [r6, #88]	; 0x58
 8001c70:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c76:	9301      	str	r3, [sp, #4]
 8001c78:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001c7a:	2701      	movs	r7, #1
 8001c7c:	e000      	b.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x74>
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c7e:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c80:	f8df 8208 	ldr.w	r8, [pc, #520]	; 8001e8c <HAL_RCCEx_PeriphCLKConfig+0x280>
 8001c84:	f8d8 3000 	ldr.w	r3, [r8]
 8001c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c8c:	f8c8 3000 	str.w	r3, [r8]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c90:	f7ff f93a 	bl	8000f08 <HAL_GetTick>
 8001c94:	4681      	mov	r9, r0

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001c96:	f8d8 3000 	ldr.w	r3, [r8]
 8001c9a:	05d9      	lsls	r1, r3, #23
 8001c9c:	d406      	bmi.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c9e:	f7ff f933 	bl	8000f08 <HAL_GetTick>
 8001ca2:	ebc9 0000 	rsb	r0, r9, r0
 8001ca6:	2802      	cmp	r0, #2
 8001ca8:	d9f5      	bls.n	8001c96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8001caa:	e02e      	b.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        ret = HAL_TIMEOUT;
        break;
      }
    }

    if(ret == HAL_OK)
 8001cac:	bb75      	cbnz	r5, 8001d0c <HAL_RCCEx_PeriphCLKConfig+0x100>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001cae:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001cb2:	4a75      	ldr	r2, [pc, #468]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001cb4:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001cb8:	d014      	beq.n	8001ce4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8001cba:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001cbc:	428b      	cmp	r3, r1
 8001cbe:	d011      	beq.n	8001ce4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001cc0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001cc4:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8001cc8:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8001ccc:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cd0:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001cd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cd8:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001cdc:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ce0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ce4:	07da      	lsls	r2, r3, #31
 8001ce6:	f140 80c2 	bpl.w	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cea:	f7ff f90d 	bl	8000f08 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cee:	f241 3988 	movw	r9, #5000	; 0x1388

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf2:	4680      	mov	r8, r0

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8001cf4:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001cf8:	079b      	lsls	r3, r3, #30
 8001cfa:	f100 80b8 	bmi.w	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x262>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cfe:	f7ff f903 	bl	8000f08 <HAL_GetTick>
 8001d02:	ebc8 0000 	rsb	r0, r8, r0
 8001d06:	4548      	cmp	r0, r9
 8001d08:	d9f4      	bls.n	8001cf4 <HAL_RCCEx_PeriphCLKConfig+0xe8>

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
      {
        ret = HAL_TIMEOUT;
 8001d0a:	2503      	movs	r5, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d0c:	b11f      	cbz	r7, 8001d16 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d0e:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001d10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d14:	65b3      	str	r3, [r6, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d16:	6823      	ldr	r3, [r4, #0]
 8001d18:	07df      	lsls	r7, r3, #31
 8001d1a:	d508      	bpl.n	8001d2e <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d1c:	485a      	ldr	r0, [pc, #360]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001d1e:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001d22:	f022 0103 	bic.w	r1, r2, #3
 8001d26:	6a22      	ldr	r2, [r4, #32]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d2e:	079e      	lsls	r6, r3, #30
 8001d30:	d508      	bpl.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d32:	4855      	ldr	r0, [pc, #340]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001d34:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001d38:	f022 010c 	bic.w	r1, r2, #12
 8001d3c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001d44:	0698      	lsls	r0, r3, #26
 8001d46:	d508      	bpl.n	8001d5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001d48:	484f      	ldr	r0, [pc, #316]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001d4a:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001d4e:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
 8001d52:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001d54:	430a      	orrs	r2, r1
 8001d56:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001d5a:	0599      	lsls	r1, r3, #22
 8001d5c:	d508      	bpl.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001d5e:	484a      	ldr	r0, [pc, #296]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001d60:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001d64:	f422 2140 	bic.w	r1, r2, #786432	; 0xc0000
 8001d68:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001d70:	055a      	lsls	r2, r3, #21
 8001d72:	d508      	bpl.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001d74:	4844      	ldr	r0, [pc, #272]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001d76:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001d7a:	f422 1140 	bic.w	r1, r2, #3145728	; 0x300000
 8001d7e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001d80:	430a      	orrs	r2, r1
 8001d82:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d86:	065f      	lsls	r7, r3, #25
 8001d88:	d508      	bpl.n	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x190>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d8a:	483f      	ldr	r0, [pc, #252]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001d8c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001d90:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8001d94:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001d96:	430a      	orrs	r2, r1
 8001d98:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001d9c:	05de      	lsls	r6, r3, #23
 8001d9e:	d508      	bpl.n	8001db2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001da0:	4839      	ldr	r0, [pc, #228]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001da2:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001da6:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 8001daa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001dac:	430a      	orrs	r2, r1
 8001dae:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001db2:	0498      	lsls	r0, r3, #18
 8001db4:	d51a      	bpl.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001db6:	4a34      	ldr	r2, [pc, #208]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001db8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001dba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001dbe:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001dc2:	430b      	orrs	r3, r1

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001dc4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001dc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001dcc:	d104      	bne.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001dce:	68d3      	ldr	r3, [r2, #12]
 8001dd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001dd4:	60d3      	str	r3, [r2, #12]
 8001dd6:	e009      	b.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001dd8:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001ddc:	d106      	bne.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001dde:	2101      	movs	r1, #1
 8001de0:	1d20      	adds	r0, r4, #4
 8001de2:	f7ff fe5b 	bl	8001a9c <RCCEx_PLLSAI1_Config>
      
        if(ret != HAL_OK)
 8001de6:	2800      	cmp	r0, #0
 8001de8:	bf18      	it	ne
 8001dea:	4605      	movne	r5, r0
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001dec:	6823      	ldr	r3, [r4, #0]
 8001dee:	0359      	lsls	r1, r3, #13
 8001df0:	d51a      	bpl.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001df2:	4a25      	ldr	r2, [pc, #148]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001df4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001df6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001dfa:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001dfe:	430b      	orrs	r3, r1

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001e00:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001e04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001e08:	d104      	bne.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x208>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001e0a:	68d3      	ldr	r3, [r2, #12]
 8001e0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001e10:	60d3      	str	r3, [r2, #12]
 8001e12:	e009      	b.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001e14:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001e18:	d106      	bne.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001e1a:	2101      	movs	r1, #1
 8001e1c:	1d20      	adds	r0, r4, #4
 8001e1e:	f7ff fe3d 	bl	8001a9c <RCCEx_PLLSAI1_Config>
      
      if(ret != HAL_OK)
 8001e22:	2800      	cmp	r0, #0
 8001e24:	bf18      	it	ne
 8001e26:	4605      	movne	r5, r0
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001e28:	6823      	ldr	r3, [r4, #0]
 8001e2a:	045a      	lsls	r2, r3, #17
 8001e2c:	d512      	bpl.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e2e:	4916      	ldr	r1, [pc, #88]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001e30:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001e32:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001e36:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001e3a:	4313      	orrs	r3, r2
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001e3c:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001e44:	d106      	bne.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001e46:	2102      	movs	r1, #2
 8001e48:	1d20      	adds	r0, r4, #4
 8001e4a:	f7ff fe27 	bl	8001a9c <RCCEx_PLLSAI1_Config>

      if(ret != HAL_OK)
 8001e4e:	2800      	cmp	r0, #0
 8001e50:	bf18      	it	ne
 8001e52:	4605      	movne	r5, r0
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001e54:	6823      	ldr	r3, [r4, #0]
 8001e56:	041b      	lsls	r3, r3, #16
 8001e58:	d512      	bpl.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001e5a:	490b      	ldr	r1, [pc, #44]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001e5c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001e60:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8001e64:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001e66:	4313      	orrs	r3, r2
 8001e68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
  }

#endif /* DFSDM1_Filter0 */

  return status;
 8001e6c:	e008      	b.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e6e:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001e72:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001e76:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 8001e7e:	e745      	b.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x100>
  }

#endif /* DFSDM1_Filter0 */

  return status;
}
 8001e80:	4628      	mov	r0, r5
 8001e82:	b003      	add	sp, #12
 8001e84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40007000 	.word	0x40007000

08001e90 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e90:	6a03      	ldr	r3, [r0, #32]
 8001e92:	f023 0301 	bic.w	r3, r3, #1
 8001e96:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e98:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e9a:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001e9c:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001e9e:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ea0:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001ea2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8001ea6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001eaa:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001eac:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001eae:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001eb2:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001eb4:	4d12      	ldr	r5, [pc, #72]	; (8001f00 <TIM_OC1_SetConfig+0x70>)
 8001eb6:	42a8      	cmp	r0, r5
 8001eb8:	d006      	beq.n	8001ec8 <TIM_OC1_SetConfig+0x38>
 8001eba:	4e12      	ldr	r6, [pc, #72]	; (8001f04 <TIM_OC1_SetConfig+0x74>)
 8001ebc:	42b0      	cmp	r0, r6
 8001ebe:	d003      	beq.n	8001ec8 <TIM_OC1_SetConfig+0x38>
 8001ec0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001ec4:	42b0      	cmp	r0, r6
 8001ec6:	d114      	bne.n	8001ef2 <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001ec8:	68ce      	ldr	r6, [r1, #12]
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001eca:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001ece:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001ed0:	42a8      	cmp	r0, r5
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001ed2:	f023 0304 	bic.w	r3, r3, #4
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001ed6:	d006      	beq.n	8001ee6 <TIM_OC1_SetConfig+0x56>
 8001ed8:	4d0a      	ldr	r5, [pc, #40]	; (8001f04 <TIM_OC1_SetConfig+0x74>)
 8001eda:	42a8      	cmp	r0, r5
 8001edc:	d003      	beq.n	8001ee6 <TIM_OC1_SetConfig+0x56>
 8001ede:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ee2:	42a8      	cmp	r0, r5
 8001ee4:	d105      	bne.n	8001ef2 <TIM_OC1_SetConfig+0x62>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001ee6:	694e      	ldr	r6, [r1, #20]
 8001ee8:	698d      	ldr	r5, [r1, #24]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001eea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001eee:	4335      	orrs	r5, r6
 8001ef0:	432a      	orrs	r2, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ef2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001ef4:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ef6:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001ef8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001efa:	6203      	str	r3, [r0, #32]
 8001efc:	bd70      	pop	{r4, r5, r6, pc}
 8001efe:	bf00      	nop
 8001f00:	40012c00 	.word	0x40012c00
 8001f04:	40014000 	.word	0x40014000

08001f08 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f08:	6a03      	ldr	r3, [r0, #32]
 8001f0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f0e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f10:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f12:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001f14:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f16:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f18:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001f1a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8001f1e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f22:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8001f24:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001f26:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8001f2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001f2e:	4d0f      	ldr	r5, [pc, #60]	; (8001f6c <TIM_OC3_SetConfig+0x64>)
 8001f30:	42a8      	cmp	r0, r5
 8001f32:	d107      	bne.n	8001f44 <TIM_OC3_SetConfig+0x3c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8001f34:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001f36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8001f3a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001f3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f42:	e005      	b.n	8001f50 <TIM_OC3_SetConfig+0x48>
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001f44:	4d0a      	ldr	r5, [pc, #40]	; (8001f70 <TIM_OC3_SetConfig+0x68>)
 8001f46:	42a8      	cmp	r0, r5
 8001f48:	d002      	beq.n	8001f50 <TIM_OC3_SetConfig+0x48>
 8001f4a:	4d0a      	ldr	r5, [pc, #40]	; (8001f74 <TIM_OC3_SetConfig+0x6c>)
 8001f4c:	42a8      	cmp	r0, r5
 8001f4e:	d107      	bne.n	8001f60 <TIM_OC3_SetConfig+0x58>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8001f50:	694d      	ldr	r5, [r1, #20]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001f52:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8001f56:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8001f5a:	698d      	ldr	r5, [r1, #24]
 8001f5c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f60:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001f62:	684a      	ldr	r2, [r1, #4]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001f64:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001f66:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f68:	6203      	str	r3, [r0, #32]
}
 8001f6a:	bd30      	pop	{r4, r5, pc}
 8001f6c:	40012c00 	.word	0x40012c00
 8001f70:	40014000 	.word	0x40014000
 8001f74:	40014400 	.word	0x40014400

08001f78 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001f78:	6a03      	ldr	r3, [r0, #32]
 8001f7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f7e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f80:	6a02      	ldr	r2, [r0, #32]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001f82:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f84:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f86:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001f88:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001f8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f8e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001f92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8001f96:	688d      	ldr	r5, [r1, #8]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001f98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8001f9c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001fa0:	4d0a      	ldr	r5, [pc, #40]	; (8001fcc <TIM_OC4_SetConfig+0x54>)
 8001fa2:	42a8      	cmp	r0, r5
 8001fa4:	d007      	beq.n	8001fb6 <TIM_OC4_SetConfig+0x3e>
 8001fa6:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001faa:	42a8      	cmp	r0, r5
 8001fac:	d003      	beq.n	8001fb6 <TIM_OC4_SetConfig+0x3e>
 8001fae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001fb2:	42a8      	cmp	r0, r5
 8001fb4:	d104      	bne.n	8001fc0 <TIM_OC4_SetConfig+0x48>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001fb6:	694d      	ldr	r5, [r1, #20]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001fb8:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001fbc:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fc0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fc2:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001fc4:	684b      	ldr	r3, [r1, #4]
 8001fc6:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fc8:	6202      	str	r2, [r0, #32]
 8001fca:	bd30      	pop	{r4, r5, pc}
 8001fcc:	40012c00 	.word	0x40012c00

08001fd0 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001fd0:	6a03      	ldr	r3, [r0, #32]
 8001fd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fd6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fd8:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fda:	6842      	ldr	r2, [r0, #4]
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8001fdc:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001fde:	6d44      	ldr	r4, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fe0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001fe2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8001fe6:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fea:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8001fec:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8001fee:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8001ff2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001ff6:	4d0b      	ldr	r5, [pc, #44]	; (8002024 <TIM_OC5_SetConfig+0x54>)
 8001ff8:	42a8      	cmp	r0, r5
 8001ffa:	d007      	beq.n	800200c <TIM_OC5_SetConfig+0x3c>
 8001ffc:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002000:	42a8      	cmp	r0, r5
 8002002:	d003      	beq.n	800200c <TIM_OC5_SetConfig+0x3c>
 8002004:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002008:	42a8      	cmp	r0, r5
 800200a:	d104      	bne.n	8002016 <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 800200c:	694d      	ldr	r5, [r1, #20]
  tmpccer |= (OC_Config->OCPolarity << 16);

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800200e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8002012:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002016:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002018:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800201a:	6544      	str	r4, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800201c:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800201e:	6203      	str	r3, [r0, #32]
 8002020:	bd30      	pop	{r4, r5, pc}
 8002022:	bf00      	nop
 8002024:	40012c00 	.word	0x40012c00

08002028 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002028:	6a03      	ldr	r3, [r0, #32]
 800202a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800202e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002030:	6a02      	ldr	r2, [r0, #32]
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002032:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002034:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002036:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002038:	680d      	ldr	r5, [r1, #0]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800203a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800203e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002042:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8002046:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002048:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 800204c:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002050:	4d0a      	ldr	r5, [pc, #40]	; (800207c <TIM_OC6_SetConfig+0x54>)
 8002052:	42a8      	cmp	r0, r5
 8002054:	d007      	beq.n	8002066 <TIM_OC6_SetConfig+0x3e>
 8002056:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800205a:	42a8      	cmp	r0, r5
 800205c:	d003      	beq.n	8002066 <TIM_OC6_SetConfig+0x3e>
 800205e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002062:	42a8      	cmp	r0, r5
 8002064:	d104      	bne.n	8002070 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8002066:	694d      	ldr	r5, [r1, #20]
  tmpccer |= (OC_Config->OCPolarity << 20);

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002068:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 800206c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002070:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002072:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002074:	684b      	ldr	r3, [r1, #4]
 8002076:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002078:	6202      	str	r2, [r0, #32]
 800207a:	bd30      	pop	{r4, r5, pc}
 800207c:	40012c00 	.word	0x40012c00

08002080 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002080:	4a18      	ldr	r2, [pc, #96]	; (80020e4 <TIM_Base_SetConfig+0x64>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 8002082:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002084:	4290      	cmp	r0, r2
  * @param  TIMx: TIM peripheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002086:	b510      	push	{r4, lr}
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002088:	d002      	beq.n	8002090 <TIM_Base_SetConfig+0x10>
 800208a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800208e:	d109      	bne.n	80020a4 <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002090:	684c      	ldr	r4, [r1, #4]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002096:	4290      	cmp	r0, r2
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002098:	ea43 0304 	orr.w	r3, r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800209c:	d009      	beq.n	80020b2 <TIM_Base_SetConfig+0x32>
 800209e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80020a2:	d006      	beq.n	80020b2 <TIM_Base_SetConfig+0x32>
 80020a4:	4a10      	ldr	r2, [pc, #64]	; (80020e8 <TIM_Base_SetConfig+0x68>)
 80020a6:	4290      	cmp	r0, r2
 80020a8:	d003      	beq.n	80020b2 <TIM_Base_SetConfig+0x32>
 80020aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020ae:	4290      	cmp	r0, r2
 80020b0:	d103      	bne.n	80020ba <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020b2:	68ca      	ldr	r2, [r1, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020b8:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 80020ba:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020bc:	688b      	ldr	r3, [r1, #8]
 80020be:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80020c0:	680b      	ldr	r3, [r1, #0]
 80020c2:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020c4:	4b07      	ldr	r3, [pc, #28]	; (80020e4 <TIM_Base_SetConfig+0x64>)
 80020c6:	4298      	cmp	r0, r3
 80020c8:	d007      	beq.n	80020da <TIM_Base_SetConfig+0x5a>
 80020ca:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80020ce:	4298      	cmp	r0, r3
 80020d0:	d003      	beq.n	80020da <TIM_Base_SetConfig+0x5a>
 80020d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80020d6:	4298      	cmp	r0, r3
 80020d8:	d101      	bne.n	80020de <TIM_Base_SetConfig+0x5e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020da:	690b      	ldr	r3, [r1, #16]
 80020dc:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020de:	2301      	movs	r3, #1
 80020e0:	6143      	str	r3, [r0, #20]
 80020e2:	bd10      	pop	{r4, pc}
 80020e4:	40012c00 	.word	0x40012c00
 80020e8:	40014000 	.word	0x40014000

080020ec <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
  * @param  htim: TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80020ec:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80020ee:	4604      	mov	r4, r0
 80020f0:	b1a0      	cbz	r0, 800211c <HAL_TIM_PWM_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 80020f2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80020f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020fa:	b91b      	cbnz	r3, 8002104 <HAL_TIM_PWM_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020fc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002100:	f000 ffb8 	bl	8003074 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002104:	2302      	movs	r3, #2
 8002106:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800210a:	6820      	ldr	r0, [r4, #0]
 800210c:	1d21      	adds	r1, r4, #4
 800210e:	f7ff ffb7 	bl	8002080 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002112:	2301      	movs	r3, #1
 8002114:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
 8002118:	2000      	movs	r0, #0
 800211a:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 800211c:	2001      	movs	r0, #1

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;

  return HAL_OK;
}
 800211e:	bd10      	pop	{r4, pc}

08002120 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002120:	6a03      	ldr	r3, [r0, #32]
 8002122:	f023 0310 	bic.w	r3, r3, #16
 8002126:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002128:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800212a:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800212c:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800212e:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002130:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002132:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8002136:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800213a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 800213e:	688d      	ldr	r5, [r1, #8]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002140:	f023 0320 	bic.w	r3, r3, #32
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8002144:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002148:	4d0f      	ldr	r5, [pc, #60]	; (8002188 <TIM_OC2_SetConfig+0x68>)
 800214a:	42a8      	cmp	r0, r5
 800214c:	d107      	bne.n	800215e <TIM_OC2_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800214e:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002150:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002154:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002158:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800215c:	e005      	b.n	800216a <TIM_OC2_SetConfig+0x4a>

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800215e:	4d0b      	ldr	r5, [pc, #44]	; (800218c <TIM_OC2_SetConfig+0x6c>)
 8002160:	42a8      	cmp	r0, r5
 8002162:	d002      	beq.n	800216a <TIM_OC2_SetConfig+0x4a>
 8002164:	4d0a      	ldr	r5, [pc, #40]	; (8002190 <TIM_OC2_SetConfig+0x70>)
 8002166:	42a8      	cmp	r0, r5
 8002168:	d107      	bne.n	800217a <TIM_OC2_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800216a:	694d      	ldr	r5, [r1, #20]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800216c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002170:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002174:	698d      	ldr	r5, [r1, #24]
 8002176:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800217a:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800217c:	684a      	ldr	r2, [r1, #4]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800217e:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002180:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002182:	6203      	str	r3, [r0, #32]
}
 8002184:	bd30      	pop	{r4, r5, pc}
 8002186:	bf00      	nop
 8002188:	40012c00 	.word	0x40012c00
 800218c:	40014000 	.word	0x40014000
 8002190:	40014400 	.word	0x40014400

08002194 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef* sConfig,
                                            uint32_t Channel)
{
 8002194:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002196:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800219a:	2b01      	cmp	r3, #1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef* sConfig,
                                            uint32_t Channel)
{
 800219c:	4604      	mov	r4, r0
 800219e:	460d      	mov	r5, r1
 80021a0:	f04f 0002 	mov.w	r0, #2
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021a4:	d07b      	beq.n	800229e <HAL_TIM_PWM_ConfigChannel+0x10a>
 80021a6:	2301      	movs	r3, #1

  htim->State = HAL_TIM_STATE_BUSY;

  switch (Channel)
 80021a8:	2a08      	cmp	r2, #8
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021aa:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 80021ae:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39

  switch (Channel)
 80021b2:	d03c      	beq.n	800222e <HAL_TIM_PWM_ConfigChannel+0x9a>
 80021b4:	d813      	bhi.n	80021de <HAL_TIM_PWM_ConfigChannel+0x4a>
 80021b6:	b34a      	cbz	r2, 800220c <HAL_TIM_PWM_ConfigChannel+0x78>
 80021b8:	2a04      	cmp	r2, #4
 80021ba:	d16a      	bne.n	8002292 <HAL_TIM_PWM_ConfigChannel+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80021bc:	6820      	ldr	r0, [r4, #0]
 80021be:	f7ff ffaf 	bl	8002120 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80021c2:	6823      	ldr	r3, [r4, #0]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80021c4:	6909      	ldr	r1, [r1, #16]

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80021c6:	699a      	ldr	r2, [r3, #24]
 80021c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021cc:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80021ce:	699a      	ldr	r2, [r3, #24]
 80021d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021d4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80021d6:	699a      	ldr	r2, [r3, #24]
 80021d8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80021dc:	e025      	b.n	800222a <HAL_TIM_PWM_ConfigChannel+0x96>
  /* Process Locked */
  __HAL_LOCK(htim);

  htim->State = HAL_TIM_STATE_BUSY;

  switch (Channel)
 80021de:	2a10      	cmp	r2, #16
 80021e0:	d036      	beq.n	8002250 <HAL_TIM_PWM_ConfigChannel+0xbc>
 80021e2:	2a14      	cmp	r2, #20
 80021e4:	d044      	beq.n	8002270 <HAL_TIM_PWM_ConfigChannel+0xdc>
 80021e6:	2a0c      	cmp	r2, #12
 80021e8:	d153      	bne.n	8002292 <HAL_TIM_PWM_ConfigChannel+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80021ea:	6820      	ldr	r0, [r4, #0]
 80021ec:	f7ff fec4 	bl	8001f78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021f0:	6823      	ldr	r3, [r4, #0]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80021f2:	6909      	ldr	r1, [r1, #16]

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021f4:	69da      	ldr	r2, [r3, #28]
 80021f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021fa:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80021fc:	69da      	ldr	r2, [r3, #28]
 80021fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002202:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002204:	69da      	ldr	r2, [r3, #28]
 8002206:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800220a:	e01f      	b.n	800224c <HAL_TIM_PWM_ConfigChannel+0xb8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800220c:	6820      	ldr	r0, [r4, #0]
 800220e:	f7ff fe3f 	bl	8001e90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002212:	6823      	ldr	r3, [r4, #0]
 8002214:	699a      	ldr	r2, [r3, #24]
 8002216:	f042 0208 	orr.w	r2, r2, #8
 800221a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800221c:	699a      	ldr	r2, [r3, #24]
 800221e:	f022 0204 	bic.w	r2, r2, #4
 8002222:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002224:	6999      	ldr	r1, [r3, #24]
 8002226:	692a      	ldr	r2, [r5, #16]
 8002228:	430a      	orrs	r2, r1
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800222a:	619a      	str	r2, [r3, #24]
    }
    break;
 800222c:	e031      	b.n	8002292 <HAL_TIM_PWM_ConfigChannel+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800222e:	6820      	ldr	r0, [r4, #0]
 8002230:	f7ff fe6a 	bl	8001f08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002234:	6823      	ldr	r3, [r4, #0]
 8002236:	69da      	ldr	r2, [r3, #28]
 8002238:	f042 0208 	orr.w	r2, r2, #8
 800223c:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800223e:	69da      	ldr	r2, [r3, #28]
 8002240:	f022 0204 	bic.w	r2, r2, #4
 8002244:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002246:	69d9      	ldr	r1, [r3, #28]
 8002248:	692a      	ldr	r2, [r5, #16]
 800224a:	430a      	orrs	r2, r1
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800224c:	61da      	str	r2, [r3, #28]
    }
    break;
 800224e:	e020      	b.n	8002292 <HAL_TIM_PWM_ConfigChannel+0xfe>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002250:	6820      	ldr	r0, [r4, #0]
 8002252:	f7ff febd 	bl	8001fd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800225a:	f042 0208 	orr.w	r2, r2, #8
 800225e:	655a      	str	r2, [r3, #84]	; 0x54

     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002260:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002262:	f022 0204 	bic.w	r2, r2, #4
 8002266:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002268:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800226a:	692a      	ldr	r2, [r5, #16]
 800226c:	430a      	orrs	r2, r1
 800226e:	e00f      	b.n	8002290 <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002270:	6820      	ldr	r0, [r4, #0]
 8002272:	f7ff fed9 	bl	8002028 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002276:	6823      	ldr	r3, [r4, #0]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;
 8002278:	6909      	ldr	r1, [r1, #16]

     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800227a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800227c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002280:	655a      	str	r2, [r3, #84]	; 0x54

     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002282:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002284:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002288:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;
 800228a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800228c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002290:	655a      	str	r2, [r3, #84]	; 0x54

    default:
    break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8002292:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8002294:	2000      	movs	r0, #0

    default:
    break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8002296:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800229a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38

  return HAL_OK;
}
 800229e:	bd38      	pop	{r3, r4, r5, pc}

080022a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80022a0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80022a2:	2301      	movs	r3, #1
 80022a4:	6a04      	ldr	r4, [r0, #32]
 80022a6:	408b      	lsls	r3, r1
 80022a8:	ea24 0303 	bic.w	r3, r4, r3
 80022ac:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80022ae:	6a03      	ldr	r3, [r0, #32]
 80022b0:	408a      	lsls	r2, r1
 80022b2:	ea42 0103 	orr.w	r1, r2, r3
 80022b6:	6201      	str	r1, [r0, #32]
 80022b8:	bd10      	pop	{r4, pc}
	...

080022bc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80022bc:	b510      	push	{r4, lr}
 80022be:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80022c0:	2200      	movs	r2, #0
 80022c2:	6800      	ldr	r0, [r0, #0]
 80022c4:	f7ff ffec 	bl	80022a0 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80022c8:	6823      	ldr	r3, [r4, #0]
 80022ca:	4a16      	ldr	r2, [pc, #88]	; (8002324 <HAL_TIM_PWM_Stop+0x68>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d007      	beq.n	80022e0 <HAL_TIM_PWM_Stop+0x24>
 80022d0:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d003      	beq.n	80022e0 <HAL_TIM_PWM_Stop+0x24>
 80022d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022dc:	4293      	cmp	r3, r2
 80022de:	d10d      	bne.n	80022fc <HAL_TIM_PWM_Stop+0x40>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 80022e0:	6a19      	ldr	r1, [r3, #32]
 80022e2:	f241 1211 	movw	r2, #4369	; 0x1111
 80022e6:	400a      	ands	r2, r1
 80022e8:	b942      	cbnz	r2, 80022fc <HAL_TIM_PWM_Stop+0x40>
 80022ea:	6a19      	ldr	r1, [r3, #32]
 80022ec:	f240 4244 	movw	r2, #1092	; 0x444
 80022f0:	400a      	ands	r2, r1
 80022f2:	b91a      	cbnz	r2, 80022fc <HAL_TIM_PWM_Stop+0x40>
 80022f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022fa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80022fc:	6a19      	ldr	r1, [r3, #32]
 80022fe:	f241 1211 	movw	r2, #4369	; 0x1111
 8002302:	400a      	ands	r2, r1
 8002304:	b942      	cbnz	r2, 8002318 <HAL_TIM_PWM_Stop+0x5c>
 8002306:	6a19      	ldr	r1, [r3, #32]
 8002308:	f240 4244 	movw	r2, #1092	; 0x444
 800230c:	400a      	ands	r2, r1
 800230e:	b91a      	cbnz	r2, 8002318 <HAL_TIM_PWM_Stop+0x5c>
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	f022 0201 	bic.w	r2, r2, #1
 8002316:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002318:	2301      	movs	r3, #1
 800231a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
}
 800231e:	2000      	movs	r0, #0
 8002320:	bd10      	pop	{r4, pc}
 8002322:	bf00      	nop
 8002324:	40012c00 	.word	0x40012c00

08002328 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002328:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800232c:	2b01      	cmp	r3, #1
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 800232e:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002330:	d018      	beq.n	8002364 <HAL_TIMEx_MasterConfigSynchronization+0x3c>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002332:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002334:	4c0c      	ldr	r4, [pc, #48]	; (8002368 <HAL_TIMEx_MasterConfigSynchronization+0x40>)

  /* Check input state */
  __HAL_LOCK(htim);

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002336:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002338:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800233a:	42a2      	cmp	r2, r4
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800233c:	bf02      	ittt	eq
 800233e:	684c      	ldreq	r4, [r1, #4]
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002340:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002344:	4323      	orreq	r3, r4
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002346:	680c      	ldr	r4, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002348:	6889      	ldr	r1, [r1, #8]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800234a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800234e:	4323      	orrs	r3, r4

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002350:	f025 0480 	bic.w	r4, r5, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002354:	6053      	str	r3, [r2, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002356:	4321      	orrs	r1, r4
  htim->Instance->CR2 = tmpcr2;

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8002358:	2300      	movs	r3, #0

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800235a:	6091      	str	r1, [r2, #8]

  __HAL_UNLOCK(htim);
 800235c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8002360:	4618      	mov	r0, r3
 8002362:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002364:	2002      	movs	r0, #2
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8002366:	bd30      	pop	{r4, r5, pc}
 8002368:	40012c00 	.word	0x40012c00

0800236c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800236c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002370:	2b01      	cmp	r3, #1
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 8002372:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002374:	d034      	beq.n	80023e0 <HAL_TIMEx_ConfigBreakDeadTime+0x74>
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002376:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
  
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002378:	6804      	ldr	r4, [r0, #0]
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800237a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800237e:	688b      	ldr	r3, [r1, #8]
 8002380:	4313      	orrs	r3, r2
 8002382:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002386:	684b      	ldr	r3, [r1, #4]
 8002388:	4313      	orrs	r3, r2
 800238a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800238e:	680b      	ldr	r3, [r1, #0]
 8002390:	4313      	orrs	r3, r2
 8002392:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002396:	690b      	ldr	r3, [r1, #16]
 8002398:	4313      	orrs	r3, r2
 800239a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800239e:	694b      	ldr	r3, [r1, #20]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80023a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 80023a8:	431a      	orrs	r2, r3
 80023aa:	698b      	ldr	r3, [r1, #24]
 80023ac:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80023b0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80023b4:	4a0b      	ldr	r2, [pc, #44]	; (80023e4 <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
 80023b6:	4294      	cmp	r4, r2
 80023b8:	d10c      	bne.n	80023d4 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    
    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80023ba:	6a4a      	ldr	r2, [r1, #36]	; 0x24
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    
    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 80023bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80023c0:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80023c4:	69ca      	ldr	r2, [r1, #28]
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    
    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80023c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80023ca:	4313      	orrs	r3, r2
 80023cc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80023d0:	6a0b      	ldr	r3, [r1, #32]
 80023d2:	4313      	orrs	r3, r2
  }
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80023d4:	6463      	str	r3, [r4, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 80023d6:	2300      	movs	r3, #0
 80023d8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 80023dc:	4618      	mov	r0, r3
 80023de:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80023e0:	2002      	movs	r0, #2
  htim->Instance->BDTR = tmpbdtr;
  
  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 80023e2:	bd10      	pop	{r4, pc}
 80023e4:	40012c00 	.word	0x40012c00

080023e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ea:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80023ec:	6805      	ldr	r5, [r0, #0]
 80023ee:	6923      	ldr	r3, [r4, #16]
 80023f0:	68a2      	ldr	r2, [r4, #8]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023f2:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80023f4:	6828      	ldr	r0, [r5, #0]
 80023f6:	431a      	orrs	r2, r3
 80023f8:	6963      	ldr	r3, [r4, #20]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	ea43 0201 	orr.w	r2, r3, r1
 8002400:	4b7d      	ldr	r3, [pc, #500]	; (80025f8 <UART_SetConfig+0x210>)
 8002402:	4003      	ands	r3, r0
 8002404:	4313      	orrs	r3, r2
 8002406:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002408:	686b      	ldr	r3, [r5, #4]
 800240a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800240e:	68e3      	ldr	r3, [r4, #12]
 8002410:	4313      	orrs	r3, r2
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002412:	4a7a      	ldr	r2, [pc, #488]	; (80025fc <UART_SetConfig+0x214>)
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002414:	606b      	str	r3, [r5, #4]
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002416:	4295      	cmp	r5, r2
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002418:	bf18      	it	ne
 800241a:	6a22      	ldrne	r2, [r4, #32]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800241c:	69a3      	ldr	r3, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800241e:	bf18      	it	ne
 8002420:	4313      	orrne	r3, r2
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002422:	68aa      	ldr	r2, [r5, #8]
 8002424:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8002428:	4313      	orrs	r3, r2
 800242a:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800242c:	4b74      	ldr	r3, [pc, #464]	; (8002600 <UART_SetConfig+0x218>)
 800242e:	429d      	cmp	r5, r3
 8002430:	d107      	bne.n	8002442 <UART_SetConfig+0x5a>
 8002432:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002436:	4a73      	ldr	r2, [pc, #460]	; (8002604 <UART_SetConfig+0x21c>)
 8002438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	e009      	b.n	8002456 <UART_SetConfig+0x6e>
 8002442:	4b71      	ldr	r3, [pc, #452]	; (8002608 <UART_SetConfig+0x220>)
 8002444:	429d      	cmp	r5, r3
 8002446:	d10b      	bne.n	8002460 <UART_SetConfig+0x78>
 8002448:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800244c:	4a6f      	ldr	r2, [pc, #444]	; (800260c <UART_SetConfig+0x224>)
 800244e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002452:	f003 030c 	and.w	r3, r3, #12
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002456:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800245a:	5cd3      	ldrb	r3, [r2, r3]
 800245c:	d065      	beq.n	800252a <UART_SetConfig+0x142>
 800245e:	e099      	b.n	8002594 <UART_SetConfig+0x1ac>
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002460:	4b66      	ldr	r3, [pc, #408]	; (80025fc <UART_SetConfig+0x214>)
 8002462:	429d      	cmp	r5, r3
 8002464:	f040 8089 	bne.w	800257a <UART_SetConfig+0x192>
 8002468:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 800246c:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 8002470:	f405 6540 	and.w	r5, r5, #3072	; 0xc00
 8002474:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8002478:	d014      	beq.n	80024a4 <UART_SetConfig+0xbc>
 800247a:	d805      	bhi.n	8002488 <UART_SetConfig+0xa0>
 800247c:	2d00      	cmp	r5, #0
 800247e:	f040 80b7 	bne.w	80025f0 <UART_SetConfig+0x208>
    tmpreg = 0;

    switch (clocksource)
    {
    case UART_CLOCKSOURCE_PCLK1:
      tmpreg = HAL_RCC_GetPCLK1Freq();
 8002482:	f7ff fadb 	bl	8001a3c <HAL_RCC_GetPCLK1Freq>
      break;
 8002486:	e010      	b.n	80024aa <UART_SetConfig+0xc2>
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002488:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800248c:	d007      	beq.n	800249e <UART_SetConfig+0xb6>
 800248e:	f5b5 6f40 	cmp.w	r5, #3072	; 0xc00
 8002492:	f040 80ad 	bne.w	80025f0 <UART_SetConfig+0x208>
 8002496:	2508      	movs	r5, #8
      break;
    case UART_CLOCKSOURCE_SYSCLK:
      tmpreg = HAL_RCC_GetSysClockFreq();
      break;
    case UART_CLOCKSOURCE_LSE:
      tmpreg = (uint32_t) LSE_VALUE;
 8002498:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800249c:	e008      	b.n	80024b0 <UART_SetConfig+0xc8>
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800249e:	2502      	movs	r5, #2
    {
    case UART_CLOCKSOURCE_PCLK1:
      tmpreg = HAL_RCC_GetPCLK1Freq();
      break;
    case UART_CLOCKSOURCE_HSI:
      tmpreg = (uint32_t) HSI_VALUE;
 80024a0:	485b      	ldr	r0, [pc, #364]	; (8002610 <UART_SetConfig+0x228>)
 80024a2:	e005      	b.n	80024b0 <UART_SetConfig+0xc8>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
      tmpreg = HAL_RCC_GetSysClockFreq();
 80024a4:	f7fe fefc 	bl	80012a0 <HAL_RCC_GetSysClockFreq>
      break;
 80024a8:	2504      	movs	r5, #4
        ret = HAL_ERROR;
      break;
    }

    /* if proper clock source reported */
    if (tmpreg != 0)
 80024aa:	2800      	cmp	r0, #0
 80024ac:	f000 809e 	beq.w	80025ec <UART_SetConfig+0x204>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80024b0:	6862      	ldr	r2, [r4, #4]
 80024b2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80024b6:	4283      	cmp	r3, r0
 80024b8:	f200 809a 	bhi.w	80025f0 <UART_SetConfig+0x208>
 80024bc:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80024c0:	f200 8096 	bhi.w	80025f0 <UART_SetConfig+0x208>
      {
        ret = HAL_ERROR;
      }
      else
      {
        switch (clocksource)
 80024c4:	2d08      	cmp	r5, #8
 80024c6:	d827      	bhi.n	8002518 <UART_SetConfig+0x130>
 80024c8:	e8df f005 	tbb	[pc, r5]
 80024cc:	26082605 	.word	0x26082605
 80024d0:	2626260e 	.word	0x2626260e
 80024d4:	1b          	.byte	0x1b
 80024d5:	00          	.byte	0x00
        {
        case UART_CLOCKSOURCE_PCLK1:
            tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80024d6:	f7ff fab1 	bl	8001a3c <HAL_RCC_GetPCLK1Freq>
 80024da:	e007      	b.n	80024ec <UART_SetConfig+0x104>
          break;
        case UART_CLOCKSOURCE_HSI:
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80024dc:	484d      	ldr	r0, [pc, #308]	; (8002614 <UART_SetConfig+0x22c>)
 80024de:	0855      	lsrs	r5, r2, #1
 80024e0:	2300      	movs	r3, #0
 80024e2:	2100      	movs	r1, #0
 80024e4:	1940      	adds	r0, r0, r5
 80024e6:	e011      	b.n	800250c <UART_SetConfig+0x124>
          break;
        case UART_CLOCKSOURCE_SYSCLK:
            tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80024e8:	f7fe feda 	bl	80012a0 <HAL_RCC_GetSysClockFreq>
 80024ec:	6862      	ldr	r2, [r4, #4]
 80024ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024f2:	0856      	lsrs	r6, r2, #1
 80024f4:	2700      	movs	r7, #0
 80024f6:	fbe1 6700 	umlal	r6, r7, r1, r0
 80024fa:	2300      	movs	r3, #0
 80024fc:	4630      	mov	r0, r6
 80024fe:	4639      	mov	r1, r7
 8002500:	e006      	b.n	8002510 <UART_SetConfig+0x128>
          break;
        case UART_CLOCKSOURCE_LSE:
            tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002502:	0850      	lsrs	r0, r2, #1
 8002504:	2100      	movs	r1, #0
 8002506:	2300      	movs	r3, #0
 8002508:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 800250c:	f141 0100 	adc.w	r1, r1, #0
 8002510:	f7fe fb46 	bl	8000ba0 <__aeabi_uldivmod>
          break;
 8002514:	2200      	movs	r2, #0
 8002516:	e000      	b.n	800251a <UART_SetConfig+0x132>
        case UART_CLOCKSOURCE_UNDEFINED:
        default:
            ret = HAL_ERROR;
 8002518:	2201      	movs	r2, #1
          break;
        }
   
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 800251a:	4b3f      	ldr	r3, [pc, #252]	; (8002618 <UART_SetConfig+0x230>)
 800251c:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002520:	4299      	cmp	r1, r3
 8002522:	d865      	bhi.n	80025f0 <UART_SetConfig+0x208>
        {
           huart->Instance->BRR = tmpreg;
 8002524:	6823      	ldr	r3, [r4, #0]
 8002526:	60d8      	str	r0, [r3, #12]
 8002528:	e063      	b.n	80025f2 <UART_SetConfig+0x20a>
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    switch (clocksource)
 800252a:	2b08      	cmp	r3, #8
 800252c:	d828      	bhi.n	8002580 <UART_SetConfig+0x198>
 800252e:	e8df f003 	tbb	[pc, r3]
 8002532:	0805      	.short	0x0805
 8002534:	2712270b 	.word	0x2712270b
 8002538:	2727      	.short	0x2727
 800253a:	1b          	.byte	0x1b
 800253b:	00          	.byte	0x00
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800253c:	f7ff fa7e 	bl	8001a3c <HAL_RCC_GetPCLK1Freq>
 8002540:	e00b      	b.n	800255a <UART_SetConfig+0x172>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002542:	f7ff fa93 	bl	8001a6c <HAL_RCC_GetPCLK2Freq>
 8002546:	e008      	b.n	800255a <UART_SetConfig+0x172>
      break;
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002548:	6860      	ldr	r0, [r4, #4]
 800254a:	0842      	lsrs	r2, r0, #1
 800254c:	f102 73f4 	add.w	r3, r2, #31981568	; 0x1e80000
 8002550:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8002554:	e00c      	b.n	8002570 <UART_SetConfig+0x188>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002556:	f7fe fea3 	bl	80012a0 <HAL_RCC_GetSysClockFreq>
 800255a:	6863      	ldr	r3, [r4, #4]
 800255c:	085a      	lsrs	r2, r3, #1
 800255e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8002562:	fbb0 f3f3 	udiv	r3, r0, r3
 8002566:	e005      	b.n	8002574 <UART_SetConfig+0x18c>
      break;
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002568:	6860      	ldr	r0, [r4, #4]
 800256a:	0843      	lsrs	r3, r0, #1
 800256c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002570:	fbb3 f3f0 	udiv	r3, r3, r0
 8002574:	b29b      	uxth	r3, r3
{
  uint32_t tmpreg                     = 0x00000000;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000;
  uint16_t usartdiv                   = 0x0000;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002576:	2200      	movs	r2, #0
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
 8002578:	e004      	b.n	8002584 <UART_SetConfig+0x19c>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800257a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800257e:	d137      	bne.n	80025f0 <UART_SetConfig+0x208>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002580:	2201      	movs	r2, #1
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg                     = 0x00000000;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000;
  uint16_t usartdiv                   = 0x0000;
 8002582:	2300      	movs	r3, #0
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 8002584:	f3c3 0042 	ubfx	r0, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8002588:	6821      	ldr	r1, [r4, #0]
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 800258a:	f023 030f 	bic.w	r3, r3, #15
    huart->Instance->BRR = brrtemp;
 800258e:	4303      	orrs	r3, r0
 8002590:	60cb      	str	r3, [r1, #12]
 8002592:	e02e      	b.n	80025f2 <UART_SetConfig+0x20a>
  }
  else
  {
    switch (clocksource)
 8002594:	2b08      	cmp	r3, #8
 8002596:	d82b      	bhi.n	80025f0 <UART_SetConfig+0x208>
 8002598:	e8df f003 	tbb	[pc, r3]
 800259c:	2a0b0805 	.word	0x2a0b0805
 80025a0:	2a2a2a14 	.word	0x2a2a2a14
 80025a4:	1e          	.byte	0x1e
 80025a5:	00          	.byte	0x00
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80025a6:	f7ff fa49 	bl	8001a3c <HAL_RCC_GetPCLK1Freq>
 80025aa:	e00d      	b.n	80025c8 <UART_SetConfig+0x1e0>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80025ac:	f7ff fa5e 	bl	8001a6c <HAL_RCC_GetPCLK2Freq>
 80025b0:	e00a      	b.n	80025c8 <UART_SetConfig+0x1e0>
      break;
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80025b2:	6861      	ldr	r1, [r4, #4]
 80025b4:	084a      	lsrs	r2, r1, #1
 80025b6:	f502 0374 	add.w	r3, r2, #15990784	; 0xf40000
 80025ba:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80025be:	fbb3 f3f1 	udiv	r3, r3, r1
 80025c2:	e00f      	b.n	80025e4 <UART_SetConfig+0x1fc>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80025c4:	f7fe fe6c 	bl	80012a0 <HAL_RCC_GetSysClockFreq>
 80025c8:	6863      	ldr	r3, [r4, #4]
 80025ca:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80025ce:	fbb0 f0f3 	udiv	r0, r0, r3
 80025d2:	b280      	uxth	r0, r0
 80025d4:	60e8      	str	r0, [r5, #12]
 80025d6:	e007      	b.n	80025e8 <UART_SetConfig+0x200>
      break;
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80025d8:	6862      	ldr	r2, [r4, #4]
 80025da:	0853      	lsrs	r3, r2, #1
 80025dc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80025e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	60eb      	str	r3, [r5, #12]
{
  uint32_t tmpreg                     = 0x00000000;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000;
  uint16_t usartdiv                   = 0x0000;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025e8:	2200      	movs	r2, #0
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
 80025ea:	e002      	b.n	80025f2 <UART_SetConfig+0x20a>
 80025ec:	4602      	mov	r2, r0
 80025ee:	e000      	b.n	80025f2 <UART_SetConfig+0x20a>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80025f0:	2201      	movs	r2, #1
    }
  }

  return ret;

}
 80025f2:	4610      	mov	r0, r2
 80025f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025f6:	bf00      	nop
 80025f8:	efff69f3 	.word	0xefff69f3
 80025fc:	40008000 	.word	0x40008000
 8002600:	40013800 	.word	0x40013800
 8002604:	08007cd8 	.word	0x08007cd8
 8002608:	40004400 	.word	0x40004400
 800260c:	08007cdc 	.word	0x08007cdc
 8002610:	00f42400 	.word	0x00f42400
 8002614:	f4240000 	.word	0xf4240000
 8002618:	000ffcff 	.word	0x000ffcff

0800261c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800261c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800261e:	07da      	lsls	r2, r3, #31
  * @brief Configure the UART peripheral advanced features.
  * @param huart: UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002620:	b510      	push	{r4, lr}
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002622:	d506      	bpl.n	8002632 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002624:	6804      	ldr	r4, [r0, #0]
 8002626:	6862      	ldr	r2, [r4, #4]
 8002628:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800262c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800262e:	430a      	orrs	r2, r1
 8002630:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002632:	079c      	lsls	r4, r3, #30
 8002634:	d506      	bpl.n	8002644 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002636:	6804      	ldr	r4, [r0, #0]
 8002638:	6862      	ldr	r2, [r4, #4]
 800263a:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800263e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002640:	430a      	orrs	r2, r1
 8002642:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002644:	0759      	lsls	r1, r3, #29
 8002646:	d506      	bpl.n	8002656 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002648:	6804      	ldr	r4, [r0, #0]
 800264a:	6862      	ldr	r2, [r4, #4]
 800264c:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8002650:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8002652:	430a      	orrs	r2, r1
 8002654:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002656:	071a      	lsls	r2, r3, #28
 8002658:	d506      	bpl.n	8002668 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800265a:	6804      	ldr	r4, [r0, #0]
 800265c:	6862      	ldr	r2, [r4, #4]
 800265e:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8002662:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002664:	430a      	orrs	r2, r1
 8002666:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002668:	06dc      	lsls	r4, r3, #27
 800266a:	d506      	bpl.n	800267a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800266c:	6804      	ldr	r4, [r0, #0]
 800266e:	68a2      	ldr	r2, [r4, #8]
 8002670:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8002674:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002676:	430a      	orrs	r2, r1
 8002678:	60a2      	str	r2, [r4, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800267a:	0699      	lsls	r1, r3, #26
 800267c:	d506      	bpl.n	800268c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800267e:	6804      	ldr	r4, [r0, #0]
 8002680:	68a2      	ldr	r2, [r4, #8]
 8002682:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8002686:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002688:	430a      	orrs	r2, r1
 800268a:	60a2      	str	r2, [r4, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800268c:	065a      	lsls	r2, r3, #25
 800268e:	d50f      	bpl.n	80026b0 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002690:	6801      	ldr	r1, [r0, #0]
 8002692:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002694:	684a      	ldr	r2, [r1, #4]
 8002696:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800269a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800269c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026a0:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026a2:	d105      	bne.n	80026b0 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026a4:	684a      	ldr	r2, [r1, #4]
 80026a6:	f422 04c0 	bic.w	r4, r2, #6291456	; 0x600000
 80026aa:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80026ac:	4322      	orrs	r2, r4
 80026ae:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026b0:	061b      	lsls	r3, r3, #24
 80026b2:	d506      	bpl.n	80026c2 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026b4:	6801      	ldr	r1, [r0, #0]
 80026b6:	684b      	ldr	r3, [r1, #4]
 80026b8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80026bc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80026be:	4313      	orrs	r3, r2
 80026c0:	604b      	str	r3, [r1, #4]
 80026c2:	bd10      	pop	{r4, pc}

080026c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80026c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026c8:	9d06      	ldr	r5, [sp, #24]
 80026ca:	4604      	mov	r4, r0
 80026cc:	460f      	mov	r7, r1
 80026ce:	4616      	mov	r6, r2
 80026d0:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026d2:	6821      	ldr	r1, [r4, #0]
 80026d4:	69ca      	ldr	r2, [r1, #28]
 80026d6:	ea37 0302 	bics.w	r3, r7, r2
 80026da:	bf0c      	ite	eq
 80026dc:	2201      	moveq	r2, #1
 80026de:	2200      	movne	r2, #0
 80026e0:	42b2      	cmp	r2, r6
 80026e2:	d11d      	bne.n	8002720 <UART_WaitOnFlagUntilTimeout+0x5c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80026e4:	1c6b      	adds	r3, r5, #1
 80026e6:	d0f5      	beq.n	80026d4 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 80026e8:	b99d      	cbnz	r5, 8002712 <UART_WaitOnFlagUntilTimeout+0x4e>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026ea:	6823      	ldr	r3, [r4, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80026f2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026f4:	689a      	ldr	r2, [r3, #8]
 80026f6:	f022 0201 	bic.w	r2, r2, #1
 80026fa:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80026fc:	2320      	movs	r3, #32
 80026fe:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002702:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002706:	2300      	movs	r3, #0
 8002708:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 800270c:	2003      	movs	r0, #3
 800270e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002712:	f7fe fbf9 	bl	8000f08 <HAL_GetTick>
 8002716:	ebc8 0000 	rsb	r0, r8, r0
 800271a:	4285      	cmp	r5, r0
 800271c:	d2d9      	bcs.n	80026d2 <UART_WaitOnFlagUntilTimeout+0xe>
 800271e:	e7e4      	b.n	80026ea <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002720:	2000      	movs	r0, #0
}
 8002722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002726 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002726:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800272a:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800272c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002730:	2b20      	cmp	r3, #32
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002732:	4604      	mov	r4, r0
 8002734:	460d      	mov	r5, r1
 8002736:	4690      	mov	r8, r2
  uint16_t* tmp;
  uint32_t tickstart = 0;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002738:	d14b      	bne.n	80027d2 <HAL_UART_Transmit+0xac>
  {
    if((pData == NULL ) || (Size == 0))
 800273a:	2900      	cmp	r1, #0
 800273c:	d047      	beq.n	80027ce <HAL_UART_Transmit+0xa8>
 800273e:	2a00      	cmp	r2, #0
 8002740:	d045      	beq.n	80027ce <HAL_UART_Transmit+0xa8>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002742:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002746:	2b01      	cmp	r3, #1
 8002748:	d043      	beq.n	80027d2 <HAL_UART_Transmit+0xac>
 800274a:	2301      	movs	r3, #1
 800274c:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002750:	2300      	movs	r3, #0
 8002752:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002754:	2321      	movs	r3, #33	; 0x21
 8002756:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800275a:	f7fe fbd5 	bl	8000f08 <HAL_GetTick>

    huart->TxXferSize = Size;
 800275e:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002762:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8002764:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0)
 8002768:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 800276c:	b292      	uxth	r2, r2
 800276e:	b302      	cbz	r2, 80027b2 <HAL_UART_Transmit+0x8c>
    {
      huart->TxXferCount--;
 8002770:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002774:	9700      	str	r7, [sp, #0]

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
 8002776:	3b01      	subs	r3, #1
 8002778:	b29b      	uxth	r3, r3
 800277a:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800277e:	2200      	movs	r2, #0
 8002780:	4633      	mov	r3, r6
 8002782:	2180      	movs	r1, #128	; 0x80
 8002784:	4620      	mov	r0, r4
 8002786:	f7ff ff9d 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 800278a:	b108      	cbz	r0, 8002790 <HAL_UART_Transmit+0x6a>
      {
        return HAL_TIMEOUT;
 800278c:	2003      	movs	r0, #3
 800278e:	e021      	b.n	80027d4 <HAL_UART_Transmit+0xae>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002790:	68a3      	ldr	r3, [r4, #8]
 8002792:	6822      	ldr	r2, [r4, #0]
 8002794:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002798:	d107      	bne.n	80027aa <HAL_UART_Transmit+0x84>
 800279a:	6923      	ldr	r3, [r4, #16]
 800279c:	b92b      	cbnz	r3, 80027aa <HAL_UART_Transmit+0x84>
      {
        tmp = (uint16_t*) pData;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
 800279e:	f835 3b02 	ldrh.w	r3, [r5], #2
 80027a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027a6:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 80027a8:	e7de      	b.n	8002768 <HAL_UART_Transmit+0x42>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFF);
 80027aa:	782b      	ldrb	r3, [r5, #0]
 80027ac:	8513      	strh	r3, [r2, #40]	; 0x28
 80027ae:	3501      	adds	r5, #1
 80027b0:	e7da      	b.n	8002768 <HAL_UART_Transmit+0x42>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027b2:	9700      	str	r7, [sp, #0]
 80027b4:	4633      	mov	r3, r6
 80027b6:	2140      	movs	r1, #64	; 0x40
 80027b8:	4620      	mov	r0, r4
 80027ba:	f7ff ff83 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 80027be:	2800      	cmp	r0, #0
 80027c0:	d1e4      	bne.n	800278c <HAL_UART_Transmit+0x66>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027c2:	2320      	movs	r3, #32
 80027c4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027c8:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

    return HAL_OK;
 80027cc:	e002      	b.n	80027d4 <HAL_UART_Transmit+0xae>
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0))
    {
      return  HAL_ERROR;
 80027ce:	2001      	movs	r0, #1
 80027d0:	e000      	b.n	80027d4 <HAL_UART_Transmit+0xae>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80027d2:	2002      	movs	r0, #2
  }
}
 80027d4:	b002      	add	sp, #8
 80027d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080027da <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027da:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80027de:	4698      	mov	r8, r3
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80027e0:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80027e4:	2b20      	cmp	r3, #32
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027e6:	4604      	mov	r4, r0
 80027e8:	460d      	mov	r5, r1
 80027ea:	4616      	mov	r6, r2
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80027ec:	d15d      	bne.n	80028aa <HAL_UART_Receive+0xd0>
  {
    if((pData == NULL ) || (Size == 0))
 80027ee:	2900      	cmp	r1, #0
 80027f0:	d059      	beq.n	80028a6 <HAL_UART_Receive+0xcc>
 80027f2:	2a00      	cmp	r2, #0
 80027f4:	d057      	beq.n	80028a6 <HAL_UART_Receive+0xcc>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027f6:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d055      	beq.n	80028aa <HAL_UART_Receive+0xd0>
 80027fe:	2301      	movs	r3, #1
 8002800:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002804:	2300      	movs	r3, #0
 8002806:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002808:	2322      	movs	r3, #34	; 0x22
 800280a:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800280e:	f7fe fb7b 	bl	8000f08 <HAL_GetTick>

    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002812:	68a3      	ldr	r3, [r4, #8]
    huart->RxState = HAL_UART_STATE_BUSY_RX;

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();

    huart->RxXferSize = Size;
 8002814:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800281c:	4607      	mov	r7, r0

    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
 800281e:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002822:	d104      	bne.n	800282e <HAL_UART_Receive+0x54>
 8002824:	6923      	ldr	r3, [r4, #16]
 8002826:	b92b      	cbnz	r3, 8002834 <HAL_UART_Receive+0x5a>
 8002828:	f240 13ff 	movw	r3, #511	; 0x1ff
 800282c:	e00d      	b.n	800284a <HAL_UART_Receive+0x70>
 800282e:	b92b      	cbnz	r3, 800283c <HAL_UART_Receive+0x62>
 8002830:	6923      	ldr	r3, [r4, #16]
 8002832:	b90b      	cbnz	r3, 8002838 <HAL_UART_Receive+0x5e>
 8002834:	23ff      	movs	r3, #255	; 0xff
 8002836:	e008      	b.n	800284a <HAL_UART_Receive+0x70>
 8002838:	237f      	movs	r3, #127	; 0x7f
 800283a:	e006      	b.n	800284a <HAL_UART_Receive+0x70>
 800283c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002840:	d105      	bne.n	800284e <HAL_UART_Receive+0x74>
 8002842:	6923      	ldr	r3, [r4, #16]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d0f7      	beq.n	8002838 <HAL_UART_Receive+0x5e>
 8002848:	233f      	movs	r3, #63	; 0x3f
 800284a:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 800284e:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c

    /* as long as data have to be received */
    while(huart->RxXferCount > 0)
 8002852:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8002856:	b280      	uxth	r0, r0
 8002858:	b1f8      	cbz	r0, 800289a <HAL_UART_Receive+0xc0>
    {
      huart->RxXferCount--;
 800285a:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800285e:	f8cd 8000 	str.w	r8, [sp]
    uhMask = huart->Mask;

    /* as long as data have to be received */
    while(huart->RxXferCount > 0)
    {
      huart->RxXferCount--;
 8002862:	3b01      	subs	r3, #1
 8002864:	b29b      	uxth	r3, r3
 8002866:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800286a:	2200      	movs	r2, #0
 800286c:	463b      	mov	r3, r7
 800286e:	2120      	movs	r1, #32
 8002870:	4620      	mov	r0, r4
 8002872:	f7ff ff27 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 8002876:	b9d0      	cbnz	r0, 80028ae <HAL_UART_Receive+0xd4>
      {
        return HAL_TIMEOUT;
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002878:	68a3      	ldr	r3, [r4, #8]
 800287a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800287e:	6823      	ldr	r3, [r4, #0]
 8002880:	d106      	bne.n	8002890 <HAL_UART_Receive+0xb6>
 8002882:	6922      	ldr	r2, [r4, #16]
 8002884:	b922      	cbnz	r2, 8002890 <HAL_UART_Receive+0xb6>
      {
        tmp = (uint16_t*) pData ;
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002886:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002888:	4033      	ands	r3, r6
 800288a:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2;
 800288e:	e7e0      	b.n	8002852 <HAL_UART_Receive+0x78>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002890:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002892:	4033      	ands	r3, r6
 8002894:	702b      	strb	r3, [r5, #0]
 8002896:	3501      	adds	r5, #1
 8002898:	e7db      	b.n	8002852 <HAL_UART_Receive+0x78>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800289a:	2320      	movs	r3, #32
 800289c:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80028a0:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

    return HAL_OK;
 80028a4:	e004      	b.n	80028b0 <HAL_UART_Receive+0xd6>
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0))
    {
      return  HAL_ERROR;
 80028a6:	2001      	movs	r0, #1
 80028a8:	e002      	b.n	80028b0 <HAL_UART_Receive+0xd6>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80028aa:	2002      	movs	r0, #2
 80028ac:	e000      	b.n	80028b0 <HAL_UART_Receive+0xd6>
    while(huart->RxXferCount > 0)
    {
      huart->RxXferCount--;
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
      {
        return HAL_TIMEOUT;
 80028ae:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80028b0:	b002      	add	sp, #8
 80028b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080028b6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80028b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80028b8:	4604      	mov	r4, r0
  uint32_t tickstart = 0;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ba:	2600      	movs	r6, #0
 80028bc:	66c6      	str	r6, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80028be:	f7fe fb23 	bl	8000f08 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028c2:	6823      	ldr	r3, [r4, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	071a      	lsls	r2, r3, #28

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80028c8:	4605      	mov	r5, r0

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028ca:	d404      	bmi.n	80028d6 <UART_CheckIdleState+0x20>
      /* Timeout occurred */
      return HAL_TIMEOUT;
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80028cc:	6823      	ldr	r3, [r4, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	075b      	lsls	r3, r3, #29
 80028d2:	d51a      	bpl.n	800290a <UART_CheckIdleState+0x54>
 80028d4:	e00d      	b.n	80028f2 <UART_CheckIdleState+0x3c>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	4632      	mov	r2, r6
 80028de:	4603      	mov	r3, r0
 80028e0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80028e4:	4620      	mov	r0, r4
 80028e6:	f7ff feed 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 80028ea:	2800      	cmp	r0, #0
 80028ec:	d0ee      	beq.n	80028cc <UART_CheckIdleState+0x16>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028ee:	2003      	movs	r0, #3
 80028f0:	e013      	b.n	800291a <UART_CheckIdleState+0x64>
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	2200      	movs	r2, #0
 80028fa:	462b      	mov	r3, r5
 80028fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002900:	4620      	mov	r0, r4
 8002902:	f7ff fedf 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 8002906:	2800      	cmp	r0, #0
 8002908:	d1f1      	bne.n	80028ee <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800290a:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800290c:	2000      	movs	r0, #0
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800290e:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002912:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 8002916:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 800291a:	b002      	add	sp, #8
 800291c:	bd70      	pop	{r4, r5, r6, pc}

0800291e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800291e:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002920:	4604      	mov	r4, r0
 8002922:	b360      	cbz	r0, 800297e <HAL_UART_Init+0x60>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002924:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002928:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800292c:	b91b      	cbnz	r3, 8002936 <HAL_UART_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800292e:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002932:	f000 fbcb 	bl	80030cc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002936:	6822      	ldr	r2, [r4, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002938:	2324      	movs	r3, #36	; 0x24
 800293a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800293e:	6813      	ldr	r3, [r2, #0]
 8002940:	f023 0301 	bic.w	r3, r3, #1
 8002944:	6013      	str	r3, [r2, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002946:	4620      	mov	r0, r4
 8002948:	f7ff fd4e 	bl	80023e8 <UART_SetConfig>
 800294c:	2801      	cmp	r0, #1
 800294e:	d016      	beq.n	800297e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002950:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002952:	b113      	cbz	r3, 800295a <HAL_UART_Init+0x3c>
  {
    UART_AdvFeatureConfig(huart);
 8002954:	4620      	mov	r0, r4
 8002956:	f7ff fe61 	bl	800261c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800295a:	6823      	ldr	r3, [r4, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002962:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002964:	689a      	ldr	r2, [r3, #8]
 8002966:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800296a:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	f042 0201 	orr.w	r2, r2, #1

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002972:	4620      	mov	r0, r4
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002974:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
}
 8002976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800297a:	f7ff bf9c 	b.w	80028b6 <UART_CheckIdleState>
}
 800297e:	2001      	movs	r0, #1
 8002980:	bd10      	pop	{r4, pc}

08002982 <GPIO_SetBits>:
void HD44780_GotoXY(unsigned char x, unsigned char y);
void HD44780_PutStr(char *str);
void HD44780_ClrScr(void);

void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8002982:	2201      	movs	r2, #1
 8002984:	f7fe bc02 	b.w	800118c <HAL_GPIO_WritePin>

08002988 <GPIO_ResetBits>:
}

void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8002988:	2200      	movs	r2, #0
 800298a:	f7fe bbff 	b.w	800118c <HAL_GPIO_WritePin>
	...

08002990 <hd44780_wr_hi_nibble>:
}

/* Function used from the CooCox HD44780 library */
/********************************************************************************************/
void hd44780_wr_hi_nibble(unsigned char data) {
 8002990:	b510      	push	{r4, lr}
 8002992:	4604      	mov	r4, r0
	if (data & 0x10) {
 8002994:	06e2      	lsls	r2, r4, #27
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8002996:	f04f 0110 	mov.w	r1, #16
 800299a:	481a      	ldr	r0, [pc, #104]	; (8002a04 <hd44780_wr_hi_nibble+0x74>)
}

/* Function used from the CooCox HD44780 library */
/********************************************************************************************/
void hd44780_wr_hi_nibble(unsigned char data) {
	if (data & 0x10) {
 800299c:	d502      	bpl.n	80029a4 <hd44780_wr_hi_nibble+0x14>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 800299e:	f7ff fff0 	bl	8002982 <GPIO_SetBits>
 80029a2:	e001      	b.n	80029a8 <hd44780_wr_hi_nibble+0x18>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 80029a4:	f7ff fff0 	bl	8002988 <GPIO_ResetBits>
	}
	if (data & 0x20) {
 80029a8:	06a3      	lsls	r3, r4, #26
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 80029aa:	f04f 0120 	mov.w	r1, #32
 80029ae:	4815      	ldr	r0, [pc, #84]	; (8002a04 <hd44780_wr_hi_nibble+0x74>)
	if (data & 0x10) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	}
	if (data & 0x20) {
 80029b0:	d502      	bpl.n	80029b8 <hd44780_wr_hi_nibble+0x28>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 80029b2:	f7ff ffe6 	bl	8002982 <GPIO_SetBits>
 80029b6:	e001      	b.n	80029bc <hd44780_wr_hi_nibble+0x2c>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 80029b8:	f7ff ffe6 	bl	8002988 <GPIO_ResetBits>
	}
	if (data & 0x40) {
 80029bc:	0662      	lsls	r2, r4, #25
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 80029be:	f04f 0140 	mov.w	r1, #64	; 0x40
 80029c2:	4810      	ldr	r0, [pc, #64]	; (8002a04 <hd44780_wr_hi_nibble+0x74>)
	if (data & 0x20) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	}
	if (data & 0x40) {
 80029c4:	d502      	bpl.n	80029cc <hd44780_wr_hi_nibble+0x3c>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 80029c6:	f7ff ffdc 	bl	8002982 <GPIO_SetBits>
 80029ca:	e001      	b.n	80029d0 <hd44780_wr_hi_nibble+0x40>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 80029cc:	f7ff ffdc 	bl	8002988 <GPIO_ResetBits>
	}
	if (data & 0x80) {
 80029d0:	0623      	lsls	r3, r4, #24
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 80029d2:	f04f 0180 	mov.w	r1, #128	; 0x80
 80029d6:	480b      	ldr	r0, [pc, #44]	; (8002a04 <hd44780_wr_hi_nibble+0x74>)
	if (data & 0x40) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	}
	if (data & 0x80) {
 80029d8:	d502      	bpl.n	80029e0 <hd44780_wr_hi_nibble+0x50>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 80029da:	f7ff ffd2 	bl	8002982 <GPIO_SetBits>
 80029de:	e001      	b.n	80029e4 <hd44780_wr_hi_nibble+0x54>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 80029e0:	f7ff ffd2 	bl	8002988 <GPIO_ResetBits>
	}

	/* set the EN signal */
	hd44780_EN_On();
 80029e4:	2201      	movs	r2, #1
 80029e6:	2102      	movs	r1, #2
 80029e8:	4806      	ldr	r0, [pc, #24]	; (8002a04 <hd44780_wr_hi_nibble+0x74>)
 80029ea:	f7fe fbcf 	bl	800118c <HAL_GPIO_WritePin>

	/* wait */
	hd44780_EN_high_delay()
 80029ee:	2002      	movs	r0, #2
 80029f0:	f7fe fa90 	bl	8000f14 <HAL_Delay>
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 80029f4:	2200      	movs	r2, #0
 80029f6:	2102      	movs	r1, #2
 80029f8:	4802      	ldr	r0, [pc, #8]	; (8002a04 <hd44780_wr_hi_nibble+0x74>)
}
 80029fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	/* wait */
	hd44780_EN_high_delay()
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 80029fe:	f7fe bbc5 	b.w	800118c <HAL_GPIO_WritePin>
 8002a02:	bf00      	nop
 8002a04:	48000400 	.word	0x48000400

08002a08 <hd44780_wr_lo_nibble>:
}

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT

void hd44780_wr_lo_nibble(unsigned char data) {
 8002a08:	b510      	push	{r4, lr}
 8002a0a:	4604      	mov	r4, r0
	if (data & 0x01) {
 8002a0c:	07e2      	lsls	r2, r4, #31
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8002a0e:	f04f 0110 	mov.w	r1, #16
 8002a12:	481a      	ldr	r0, [pc, #104]	; (8002a7c <hd44780_wr_lo_nibble+0x74>)
}

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT

void hd44780_wr_lo_nibble(unsigned char data) {
	if (data & 0x01) {
 8002a14:	d502      	bpl.n	8002a1c <hd44780_wr_lo_nibble+0x14>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8002a16:	f7ff ffb4 	bl	8002982 <GPIO_SetBits>
 8002a1a:	e001      	b.n	8002a20 <hd44780_wr_lo_nibble+0x18>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8002a1c:	f7ff ffb4 	bl	8002988 <GPIO_ResetBits>
	}
	if (data & 0x02) {
 8002a20:	07a3      	lsls	r3, r4, #30
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8002a22:	f04f 0120 	mov.w	r1, #32
 8002a26:	4815      	ldr	r0, [pc, #84]	; (8002a7c <hd44780_wr_lo_nibble+0x74>)
	if (data & 0x01) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	}
	if (data & 0x02) {
 8002a28:	d502      	bpl.n	8002a30 <hd44780_wr_lo_nibble+0x28>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8002a2a:	f7ff ffaa 	bl	8002982 <GPIO_SetBits>
 8002a2e:	e001      	b.n	8002a34 <hd44780_wr_lo_nibble+0x2c>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8002a30:	f7ff ffaa 	bl	8002988 <GPIO_ResetBits>
	}
	if (data & 0x04) {
 8002a34:	0762      	lsls	r2, r4, #29
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8002a36:	f04f 0140 	mov.w	r1, #64	; 0x40
 8002a3a:	4810      	ldr	r0, [pc, #64]	; (8002a7c <hd44780_wr_lo_nibble+0x74>)
	if (data & 0x02) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	}
	if (data & 0x04) {
 8002a3c:	d502      	bpl.n	8002a44 <hd44780_wr_lo_nibble+0x3c>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8002a3e:	f7ff ffa0 	bl	8002982 <GPIO_SetBits>
 8002a42:	e001      	b.n	8002a48 <hd44780_wr_lo_nibble+0x40>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8002a44:	f7ff ffa0 	bl	8002988 <GPIO_ResetBits>
	}
	if (data & 0x08) {
 8002a48:	0723      	lsls	r3, r4, #28
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8002a4a:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002a4e:	480b      	ldr	r0, [pc, #44]	; (8002a7c <hd44780_wr_lo_nibble+0x74>)
	if (data & 0x04) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	}
	if (data & 0x08) {
 8002a50:	d502      	bpl.n	8002a58 <hd44780_wr_lo_nibble+0x50>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8002a52:	f7ff ff96 	bl	8002982 <GPIO_SetBits>
 8002a56:	e001      	b.n	8002a5c <hd44780_wr_lo_nibble+0x54>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8002a58:	f7ff ff96 	bl	8002988 <GPIO_ResetBits>
	}

	/* set the EN signal */
	hd44780_EN_On();
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	2102      	movs	r1, #2
 8002a60:	4806      	ldr	r0, [pc, #24]	; (8002a7c <hd44780_wr_lo_nibble+0x74>)
 8002a62:	f7fe fb93 	bl	800118c <HAL_GPIO_WritePin>

	/* wait */
	hd44780_EN_high_delay()
 8002a66:	2002      	movs	r0, #2
 8002a68:	f7fe fa54 	bl	8000f14 <HAL_Delay>
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2102      	movs	r1, #2
 8002a70:	4802      	ldr	r0, [pc, #8]	; (8002a7c <hd44780_wr_lo_nibble+0x74>)
}
 8002a72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	/* wait */
	hd44780_EN_high_delay()
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 8002a76:	f7fe bb89 	b.w	800118c <HAL_GPIO_WritePin>
 8002a7a:	bf00      	nop
 8002a7c:	48000400 	.word	0x48000400

08002a80 <hd44780_write>:
}

/* 4bit bus version */
void hd44780_write(unsigned char data) {
 8002a80:	b510      	push	{r4, lr}
 8002a82:	4604      	mov	r4, r0
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble(data);
 8002a84:	f7ff ff84 	bl	8002990 <hd44780_wr_hi_nibble>
	hd44780_wr_lo_nibble(data);
 8002a88:	4620      	mov	r0, r4
}
 8002a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

/* 4bit bus version */
void hd44780_write(unsigned char data) {
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble(data);
	hd44780_wr_lo_nibble(data);
 8002a8e:	f7ff bfbb 	b.w	8002a08 <hd44780_wr_lo_nibble>
	...

08002a94 <hd44780_wr_cmd>:
	hd44780_init_end_delay();

}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
 8002a94:	b510      	push	{r4, lr}
	hd44780_RS_Off();
 8002a96:	2200      	movs	r2, #0
	hd44780_init_end_delay();

}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
 8002a98:	4604      	mov	r4, r0
	hd44780_RS_Off();
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	4803      	ldr	r0, [pc, #12]	; (8002aac <hd44780_wr_cmd+0x18>)
 8002a9e:	f7fe fb75 	bl	800118c <HAL_GPIO_WritePin>
	hd44780_write(cmd);
 8002aa2:	4620      	mov	r0, r4
}
 8002aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
	hd44780_RS_Off();
	hd44780_write(cmd);
 8002aa8:	f7ff bfea 	b.w	8002a80 <hd44780_write>
 8002aac:	48000400 	.word	0x48000400

08002ab0 <hd44780_wr_data>:
}

void hd44780_wr_data(unsigned char data) {
 8002ab0:	b510      	push	{r4, lr}
	hd44780_RS_On();
 8002ab2:	2201      	movs	r2, #1
void hd44780_wr_cmd(unsigned char cmd) {
	hd44780_RS_Off();
	hd44780_write(cmd);
}

void hd44780_wr_data(unsigned char data) {
 8002ab4:	4604      	mov	r4, r0
	hd44780_RS_On();
 8002ab6:	4611      	mov	r1, r2
 8002ab8:	4803      	ldr	r0, [pc, #12]	; (8002ac8 <hd44780_wr_data+0x18>)
 8002aba:	f7fe fb67 	bl	800118c <HAL_GPIO_WritePin>
	hd44780_write(data);
 8002abe:	4620      	mov	r0, r4
}
 8002ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hd44780_write(cmd);
}

void hd44780_wr_data(unsigned char data) {
	hd44780_RS_On();
	hd44780_write(data);
 8002ac4:	f7ff bfdc 	b.w	8002a80 <hd44780_write>
 8002ac8:	48000400 	.word	0x48000400

08002acc <HD44780_Init>:
void HD44780_Init(void) {
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 8002acc:	4b29      	ldr	r3, [pc, #164]	; (8002b74 <HD44780_Init+0xa8>)
 Special Note(s) : NONE

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_Init(void) {
 8002ace:	b570      	push	{r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 8002ad0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8002ad2:	4d29      	ldr	r5, [pc, #164]	; (8002b78 <HD44780_Init+0xac>)
void HD44780_Init(void) {
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 8002ad4:	f042 0202 	orr.w	r2, r2, #2
 8002ad8:	64da      	str	r2, [r3, #76]	; 0x4c
 8002ada:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 Special Note(s) : NONE

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_Init(void) {
 8002adc:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	9300      	str	r3, [sp, #0]
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae4:	2401      	movs	r4, #1
void HD44780_Init(void) {
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 8002ae6:	9b00      	ldr	r3, [sp, #0]
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae8:	9402      	str	r4, [sp, #8]
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
 8002aea:	23f0      	movs	r3, #240	; 0xf0
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8002aec:	2603      	movs	r6, #3

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8002aee:	a901      	add	r1, sp, #4
 8002af0:	4628      	mov	r0, r5
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
 8002af2:	9301      	str	r3, [sp, #4]
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8002af4:	9403      	str	r4, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8002af6:	9604      	str	r6, [sp, #16]

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8002af8:	f7fe fa86 	bl	8001008 <HAL_GPIO_Init>

	/* Configure the HD44780 Control lines (RS, RW, EN) as outputs*/
	/* removed HD44780_RW_BIT from this declaration as we don't use
	 * R/~W on the LCD is grounded.
	 */
	GPIO_InitStructure.Pin = HD44780_RS_BIT |HD44780_RW_BIT| HD44780_EN_BIT;
 8002afc:	230b      	movs	r3, #11
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;

	HAL_GPIO_Init(HD44780_CONTROLPORT, &GPIO_InitStructure);
 8002afe:	a901      	add	r1, sp, #4
 8002b00:	4628      	mov	r0, r5

	/* Configure the HD44780 Control lines (RS, RW, EN) as outputs*/
	/* removed HD44780_RW_BIT from this declaration as we don't use
	 * R/~W on the LCD is grounded.
	 */
	GPIO_InitStructure.Pin = HD44780_RS_BIT |HD44780_RW_BIT| HD44780_EN_BIT;
 8002b02:	9301      	str	r3, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002b04:	9402      	str	r4, [sp, #8]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8002b06:	9403      	str	r4, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8002b08:	9604      	str	r6, [sp, #16]

	HAL_GPIO_Init(HD44780_CONTROLPORT, &GPIO_InitStructure);
 8002b0a:	f7fe fa7d 	bl	8001008 <HAL_GPIO_Init>

	/* clear control bits */
	hd44780_EN_Off();
 8002b0e:	4628      	mov	r0, r5
 8002b10:	2200      	movs	r2, #0
 8002b12:	2102      	movs	r1, #2
 8002b14:	f7fe fb3a 	bl	800118c <HAL_GPIO_WritePin>
	hd44780_RS_Off();
 8002b18:	4621      	mov	r1, r4
 8002b1a:	4628      	mov	r0, r5
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f7fe fb35 	bl	800118c <HAL_GPIO_WritePin>
	hd44780_RW_Off();
 8002b22:	2200      	movs	r2, #0
 8002b24:	2108      	movs	r1, #8
 8002b26:	4628      	mov	r0, r5
 8002b28:	f7fe fb30 	bl	800118c <HAL_GPIO_WritePin>

	/* wait initial delay for LCD to settle */
	//HAL_Delay(100);		//added as nothing here and spec'd as 100ms after power-on. R. Hofer
	/* reset procedure - 3 function calls resets the device */
	hd44780_init_delay();
 8002b2c:	2010      	movs	r0, #16
 8002b2e:	f7fe f9f1 	bl	8000f14 <HAL_Delay>
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 8002b32:	2030      	movs	r0, #48	; 0x30
 8002b34:	f7ff ff2c 	bl	8002990 <hd44780_wr_hi_nibble>
	hd44780_init_delay2();
 8002b38:	2005      	movs	r0, #5
 8002b3a:	f7fe f9eb 	bl	8000f14 <HAL_Delay>
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 8002b3e:	2030      	movs	r0, #48	; 0x30
 8002b40:	f7ff ff26 	bl	8002990 <hd44780_wr_hi_nibble>
	hd44780_init_delay3();
 8002b44:	4620      	mov	r0, r4
 8002b46:	f7fe f9e5 	bl	8000f14 <HAL_Delay>
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 8002b4a:	2030      	movs	r0, #48	; 0x30
 8002b4c:	f7ff ff20 	bl	8002990 <hd44780_wr_hi_nibble>

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT
	/* 4bit interface */
	hd44780_wr_hi_nibble( HD44780_CMD_FUNCTION);
 8002b50:	2020      	movs	r0, #32
 8002b52:	f7ff ff1d 	bl	8002990 <hd44780_wr_hi_nibble>
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT */

	/* sets the configured values - can be set again only after reset */
	hd44780_function(HD44780_CONF_BUS, HD44780_CONF_LINES, HD44780_CONF_FONT);
 8002b56:	2028      	movs	r0, #40	; 0x28
 8002b58:	f7ff ff9c 	bl	8002a94 <hd44780_wr_cmd>

	/* turn the display on with no cursor or blinking */
	hd44780_display(HD44780_DISP_ON, HD44780_DISP_CURS_OFF,
 8002b5c:	200c      	movs	r0, #12
 8002b5e:	f7ff ff99 	bl	8002a94 <hd44780_wr_cmd>
			HD44780_DISP_BLINK_OFF);

	/* clear the display */
	hd44780_clear();
 8002b62:	4620      	mov	r0, r4
 8002b64:	f7ff ff96 	bl	8002a94 <hd44780_wr_cmd>

	/* addr increment, shift cursor */
	hd44780_entry(HD44780_ENTRY_ADDR_INC, HD44780_ENTRY_SHIFT_CURS);
 8002b68:	2006      	movs	r0, #6
 8002b6a:	f7ff ff93 	bl	8002a94 <hd44780_wr_cmd>

}
 8002b6e:	b006      	add	sp, #24
 8002b70:	bd70      	pop	{r4, r5, r6, pc}
 8002b72:	bf00      	nop
 8002b74:	40021000 	.word	0x40021000
 8002b78:	48000400 	.word	0x48000400

08002b7c <HD44780_GotoXY>:

	if (x > (HD44780_DISP_LENGTH - 1))
		x = 0;

	if (y > (HD44780_DISP_ROWS - 1))
		y = 0;
 8002b7c:	2901      	cmp	r1, #1
 8002b7e:	bf88      	it	hi
 8002b80:	2100      	movhi	r1, #0
 8002b82:	4b04      	ldr	r3, [pc, #16]	; (8002b94 <HD44780_GotoXY+0x18>)
		break;
	case 3:
		copy_y = 0xd4;
		break;
	}
	hd44780_wr_cmd(x + copy_y);
 8002b84:	5c5b      	ldrb	r3, [r3, r1]
 *********************************************************************************************/
void HD44780_GotoXY(unsigned char x, unsigned char y) {
	unsigned char copy_y = 0;

	if (x > (HD44780_DISP_LENGTH - 1))
		x = 0;
 8002b86:	280f      	cmp	r0, #15
 8002b88:	bf88      	it	hi
 8002b8a:	2000      	movhi	r0, #0
		break;
	case 3:
		copy_y = 0xd4;
		break;
	}
	hd44780_wr_cmd(x + copy_y);
 8002b8c:	4418      	add	r0, r3
 8002b8e:	b2c0      	uxtb	r0, r0
 8002b90:	f7ff bf80 	b.w	8002a94 <hd44780_wr_cmd>
 8002b94:	08007ce9 	.word	0x08007ce9

08002b98 <HD44780_PutStr>:

 Parameters			: str			-	string (char array) to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutStr(char *str) {
 8002b98:	b513      	push	{r0, r1, r4, lr}
	__IO unsigned int i = 0;
 8002b9a:	2300      	movs	r3, #0

 Parameters			: str			-	string (char array) to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutStr(char *str) {
 8002b9c:	4604      	mov	r4, r0
	__IO unsigned int i = 0;
 8002b9e:	9301      	str	r3, [sp, #4]

	do {
		HD44780_PutChar(str[i]);
 8002ba0:	9b01      	ldr	r3, [sp, #4]
 Parameters			: c				-	character to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutChar(unsigned char c) {
	hd44780_wr_data(c & 0xff);
 8002ba2:	5ce0      	ldrb	r0, [r4, r3]
 8002ba4:	f7ff ff84 	bl	8002ab0 <hd44780_wr_data>
void HD44780_PutStr(char *str) {
	__IO unsigned int i = 0;

	do {
		HD44780_PutChar(str[i]);
		i++;
 8002ba8:	9b01      	ldr	r3, [sp, #4]
 8002baa:	3301      	adds	r3, #1
 8002bac:	9301      	str	r3, [sp, #4]
	} while (str[i] != '\0');
 8002bae:	9b01      	ldr	r3, [sp, #4]
 8002bb0:	5ce3      	ldrb	r3, [r4, r3]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1f4      	bne.n	8002ba0 <HD44780_PutStr+0x8>
}
 8002bb6:	b002      	add	sp, #8
 8002bb8:	bd10      	pop	{r4, pc}

08002bba <HD44780_ClrScr>:

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_ClrScr(void) {
	hd44780_wr_cmd(HD44780_CMD_CLEAR);
 8002bba:	2001      	movs	r0, #1
 8002bbc:	f7ff bf6a 	b.w	8002a94 <hd44780_wr_cmd>

08002bc0 <deBounceInit>:
#include <stdint.h>
#include "stm32l4xx_hal.h"
#include "stm32l4xx_hal_gpio.h"

void deBounceInit(int16_t pin, char port, int8_t mode)
{
 8002bc0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStruct;
	/*Configure GPIO pin : */
	switch(pin)
 8002bc2:	280f      	cmp	r0, #15
 8002bc4:	d831      	bhi.n	8002c2a <deBounceInit+0x6a>
 8002bc6:	e8df f000 	tbb	[pc, r0]
 8002bca:	0a08      	.short	0x0a08
 8002bcc:	12100e0c 	.word	0x12100e0c
 8002bd0:	1b181614 	.word	0x1b181614
 8002bd4:	2724211e 	.word	0x2724211e
 8002bd8:	2d2a      	.short	0x2d2a
	{
		case 0: GPIO_InitStruct.Pin = GPIO_PIN_0; break;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e024      	b.n	8002c28 <deBounceInit+0x68>
		case 1: GPIO_InitStruct.Pin = GPIO_PIN_1; break;
 8002bde:	2302      	movs	r3, #2
 8002be0:	e022      	b.n	8002c28 <deBounceInit+0x68>
		case 2: GPIO_InitStruct.Pin = GPIO_PIN_2; break;
 8002be2:	2304      	movs	r3, #4
 8002be4:	e020      	b.n	8002c28 <deBounceInit+0x68>
		case 3: GPIO_InitStruct.Pin = GPIO_PIN_3; break;
 8002be6:	2308      	movs	r3, #8
 8002be8:	e01e      	b.n	8002c28 <deBounceInit+0x68>
		case 4: GPIO_InitStruct.Pin = GPIO_PIN_4; break;
 8002bea:	2310      	movs	r3, #16
 8002bec:	e01c      	b.n	8002c28 <deBounceInit+0x68>
		case 5: GPIO_InitStruct.Pin = GPIO_PIN_5; break;
 8002bee:	2320      	movs	r3, #32
 8002bf0:	e01a      	b.n	8002c28 <deBounceInit+0x68>
		case 6: GPIO_InitStruct.Pin = GPIO_PIN_6; break;
 8002bf2:	2340      	movs	r3, #64	; 0x40
 8002bf4:	e018      	b.n	8002c28 <deBounceInit+0x68>
		case 7: GPIO_InitStruct.Pin = GPIO_PIN_7; break;
 8002bf6:	2380      	movs	r3, #128	; 0x80
 8002bf8:	e016      	b.n	8002c28 <deBounceInit+0x68>
		case 8: GPIO_InitStruct.Pin = GPIO_PIN_8; break;
 8002bfa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bfe:	e013      	b.n	8002c28 <deBounceInit+0x68>
		case 9: GPIO_InitStruct.Pin = GPIO_PIN_9; break;
 8002c00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c04:	e010      	b.n	8002c28 <deBounceInit+0x68>
		case 10: GPIO_InitStruct.Pin = GPIO_PIN_10; break;
 8002c06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c0a:	e00d      	b.n	8002c28 <deBounceInit+0x68>
		case 11: GPIO_InitStruct.Pin = GPIO_PIN_11; break;
 8002c0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c10:	e00a      	b.n	8002c28 <deBounceInit+0x68>
		case 12: GPIO_InitStruct.Pin = GPIO_PIN_12; break;
 8002c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c16:	e007      	b.n	8002c28 <deBounceInit+0x68>
		case 13: GPIO_InitStruct.Pin = GPIO_PIN_13; break;
 8002c18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c1c:	e004      	b.n	8002c28 <deBounceInit+0x68>
		case 14: GPIO_InitStruct.Pin = GPIO_PIN_14; break;
 8002c1e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c22:	e001      	b.n	8002c28 <deBounceInit+0x68>
		case 15: GPIO_InitStruct.Pin = GPIO_PIN_15; break;
 8002c24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c28:	9301      	str	r3, [sp, #4]
	}
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	9302      	str	r3, [sp, #8]
	switch (mode)
 8002c2e:	b11a      	cbz	r2, 8002c38 <deBounceInit+0x78>
 8002c30:	2a01      	cmp	r2, #1
 8002c32:	d103      	bne.n	8002c3c <deBounceInit+0x7c>
	{
		case 0: GPIO_InitStruct.Pull = GPIO_PULLDOWN; break;
		case 1: GPIO_InitStruct.Pull = GPIO_PULLUP; break;
 8002c34:	9203      	str	r2, [sp, #12]
 8002c36:	e001      	b.n	8002c3c <deBounceInit+0x7c>
		case 15: GPIO_InitStruct.Pin = GPIO_PIN_15; break;
	}
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	switch (mode)
	{
		case 0: GPIO_InitStruct.Pull = GPIO_PULLDOWN; break;
 8002c38:	2302      	movs	r3, #2
 8002c3a:	9303      	str	r3, [sp, #12]
		case 1: GPIO_InitStruct.Pull = GPIO_PULLUP; break;
	}
	switch (port)
 8002c3c:	2942      	cmp	r1, #66	; 0x42
 8002c3e:	d007      	beq.n	8002c50 <deBounceInit+0x90>
 8002c40:	2943      	cmp	r1, #67	; 0x43
 8002c42:	d008      	beq.n	8002c56 <deBounceInit+0x96>
 8002c44:	2941      	cmp	r1, #65	; 0x41
 8002c46:	d10a      	bne.n	8002c5e <deBounceInit+0x9e>
	{
		case 'A': HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); break;
 8002c48:	a901      	add	r1, sp, #4
 8002c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c4e:	e004      	b.n	8002c5a <deBounceInit+0x9a>
		case 'B': HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); break;
 8002c50:	a901      	add	r1, sp, #4
 8002c52:	4807      	ldr	r0, [pc, #28]	; (8002c70 <deBounceInit+0xb0>)
 8002c54:	e001      	b.n	8002c5a <deBounceInit+0x9a>
		case 'C': HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); break;
 8002c56:	4807      	ldr	r0, [pc, #28]	; (8002c74 <deBounceInit+0xb4>)
 8002c58:	a901      	add	r1, sp, #4
 8002c5a:	f7fe f9d5 	bl	8001008 <HAL_GPIO_Init>
	}
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c5e:	a901      	add	r1, sp, #4
 8002c60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c64:	f7fe f9d0 	bl	8001008 <HAL_GPIO_Init>
}
 8002c68:	b007      	add	sp, #28
 8002c6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c6e:	bf00      	nop
 8002c70:	48000400 	.word	0x48000400
 8002c74:	48000800 	.word	0x48000800

08002c78 <deBounceReadPin>:

int32_t deBounceReadPin(int16_t pin, char port, int8_t stableInterval)
{
 8002c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c7c:	460e      	mov	r6, r1
 8002c7e:	4692      	mov	sl, r2
 8002c80:	4605      	mov	r5, r0
	//get the timeIn
	int32_t pulseTimeIn = HAL_GetTick();
 8002c82:	f7fe f941 	bl	8000f08 <HAL_GetTick>
 8002c86:	4681      	mov	r9, r0
	GPIO_PinState pinState = GPIO_PIN_RESET;	//remember variables should be initialized
	int8_t pinStateWeAreLookingFor = 0;
	int32_t msTimeStamp = HAL_GetTick();		//get a timeStamp in ms
 8002c88:	f7fe f93e 	bl	8000f08 <HAL_GetTick>
 8002c8c:	4680      	mov	r8, r0

	GPIO_InitTypeDef GPIO_InitStruct;
		/*Configure GPIO pin : */
		switch(pin)
 8002c8e:	2d0f      	cmp	r5, #15
 8002c90:	d830      	bhi.n	8002cf4 <deBounceReadPin+0x7c>
 8002c92:	e8df f005 	tbb	[pc, r5]
 8002c96:	0a08      	.short	0x0a08
 8002c98:	12100e0c 	.word	0x12100e0c
 8002c9c:	1b181614 	.word	0x1b181614
 8002ca0:	2724211e 	.word	0x2724211e
 8002ca4:	2d2a      	.short	0x2d2a
		{
			case 0: GPIO_InitStruct.Pin = GPIO_PIN_0; break;
 8002ca6:	2401      	movs	r4, #1
 8002ca8:	e024      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 1: GPIO_InitStruct.Pin = GPIO_PIN_1; break;
 8002caa:	2402      	movs	r4, #2
 8002cac:	e022      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 2: GPIO_InitStruct.Pin = GPIO_PIN_2; break;
 8002cae:	2404      	movs	r4, #4
 8002cb0:	e020      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 3: GPIO_InitStruct.Pin = GPIO_PIN_3; break;
 8002cb2:	2408      	movs	r4, #8
 8002cb4:	e01e      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 4: GPIO_InitStruct.Pin = GPIO_PIN_4; break;
 8002cb6:	2410      	movs	r4, #16
 8002cb8:	e01c      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 5: GPIO_InitStruct.Pin = GPIO_PIN_5; break;
 8002cba:	2420      	movs	r4, #32
 8002cbc:	e01a      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 6: GPIO_InitStruct.Pin = GPIO_PIN_6; break;
 8002cbe:	2440      	movs	r4, #64	; 0x40
 8002cc0:	e018      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 7: GPIO_InitStruct.Pin = GPIO_PIN_7; break;
 8002cc2:	2480      	movs	r4, #128	; 0x80
 8002cc4:	e016      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 8: GPIO_InitStruct.Pin = GPIO_PIN_8; break;
 8002cc6:	f44f 7480 	mov.w	r4, #256	; 0x100
 8002cca:	e013      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 9: GPIO_InitStruct.Pin = GPIO_PIN_9; break;
 8002ccc:	f44f 7400 	mov.w	r4, #512	; 0x200
 8002cd0:	e010      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 10: GPIO_InitStruct.Pin = GPIO_PIN_10; break;
 8002cd2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002cd6:	e00d      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 11: GPIO_InitStruct.Pin = GPIO_PIN_11; break;
 8002cd8:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8002cdc:	e00a      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 12: GPIO_InitStruct.Pin = GPIO_PIN_12; break;
 8002cde:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8002ce2:	e007      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 13: GPIO_InitStruct.Pin = GPIO_PIN_13; break;
 8002ce4:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8002ce8:	e004      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 14: GPIO_InitStruct.Pin = GPIO_PIN_14; break;
 8002cea:	f44f 4480 	mov.w	r4, #16384	; 0x4000
 8002cee:	e001      	b.n	8002cf4 <deBounceReadPin+0x7c>
			case 15: GPIO_InitStruct.Pin = GPIO_PIN_15; break;
 8002cf0:	f44f 4400 	mov.w	r4, #32768	; 0x8000
		}


	/* let's do our first read of the pin
	 * and to do that we need to incorporate the port we're going to read*/
	switch (port)
 8002cf4:	2e42      	cmp	r6, #66	; 0x42
 8002cf6:	d007      	beq.n	8002d08 <deBounceReadPin+0x90>
 8002cf8:	2e43      	cmp	r6, #67	; 0x43
 8002cfa:	d008      	beq.n	8002d0e <deBounceReadPin+0x96>
 8002cfc:	2e41      	cmp	r6, #65	; 0x41
 8002cfe:	d10c      	bne.n	8002d1a <deBounceReadPin+0xa2>
	{
		case 'A': pinState = HAL_GPIO_ReadPin(GPIOA, GPIO_InitStruct.Pin); break;
 8002d00:	b2a1      	uxth	r1, r4
 8002d02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d06:	e004      	b.n	8002d12 <deBounceReadPin+0x9a>
		case 'B': pinState = HAL_GPIO_ReadPin(GPIOB, GPIO_InitStruct.Pin); break;
 8002d08:	b2a1      	uxth	r1, r4
 8002d0a:	4819      	ldr	r0, [pc, #100]	; (8002d70 <deBounceReadPin+0xf8>)
 8002d0c:	e001      	b.n	8002d12 <deBounceReadPin+0x9a>
		case 'C': pinState = HAL_GPIO_ReadPin(GPIOC, GPIO_InitStruct.Pin); break;
 8002d0e:	4819      	ldr	r0, [pc, #100]	; (8002d74 <deBounceReadPin+0xfc>)
 8002d10:	b2a1      	uxth	r1, r4
 8002d12:	f7fe fa35 	bl	8001180 <HAL_GPIO_ReadPin>
 8002d16:	4605      	mov	r5, r0
	}
	/* is the GPIO pin high or low 	 */
	if(pinState == GPIO_PIN_RESET )		// if low we're looking for more 0's
 8002d18:	b910      	cbnz	r0, 8002d20 <deBounceReadPin+0xa8>
	{
		pinStateWeAreLookingFor = 0;
 8002d1a:	2700      	movs	r7, #0
 8002d1c:	463d      	mov	r5, r7
 8002d1e:	e000      	b.n	8002d22 <deBounceReadPin+0xaa>
	}
	else
	{//we're looking for more 1's
		pinStateWeAreLookingFor = 1;
 8002d20:	2701      	movs	r7, #1
	{

		switch (port)
		{
			case 'A': pinState = HAL_GPIO_ReadPin(GPIOA, GPIO_InitStruct.Pin); break;
			case 'B': pinState = HAL_GPIO_ReadPin(GPIOB, GPIO_InitStruct.Pin); break;
 8002d22:	b2a4      	uxth	r4, r4
	{//we're looking for more 1's
		pinStateWeAreLookingFor = 1;
	}

	/* now, let's read the pin again until x stable ms have elapsed */
	while (HAL_GetTick() < (msTimeStamp + stableInterval))
 8002d24:	f7fe f8f0 	bl	8000f08 <HAL_GetTick>
 8002d28:	eb0a 0308 	add.w	r3, sl, r8
 8002d2c:	4298      	cmp	r0, r3
 8002d2e:	d219      	bcs.n	8002d64 <deBounceReadPin+0xec>
	{

		switch (port)
 8002d30:	2e42      	cmp	r6, #66	; 0x42
 8002d32:	d007      	beq.n	8002d44 <deBounceReadPin+0xcc>
 8002d34:	2e43      	cmp	r6, #67	; 0x43
 8002d36:	d008      	beq.n	8002d4a <deBounceReadPin+0xd2>
 8002d38:	2e41      	cmp	r6, #65	; 0x41
 8002d3a:	d10b      	bne.n	8002d54 <deBounceReadPin+0xdc>
		{
			case 'A': pinState = HAL_GPIO_ReadPin(GPIOA, GPIO_InitStruct.Pin); break;
 8002d3c:	4621      	mov	r1, r4
 8002d3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d42:	e004      	b.n	8002d4e <deBounceReadPin+0xd6>
			case 'B': pinState = HAL_GPIO_ReadPin(GPIOB, GPIO_InitStruct.Pin); break;
 8002d44:	4621      	mov	r1, r4
 8002d46:	480a      	ldr	r0, [pc, #40]	; (8002d70 <deBounceReadPin+0xf8>)
 8002d48:	e001      	b.n	8002d4e <deBounceReadPin+0xd6>
			case 'C': pinState = HAL_GPIO_ReadPin(GPIOC, GPIO_InitStruct.Pin); break;
 8002d4a:	480a      	ldr	r0, [pc, #40]	; (8002d74 <deBounceReadPin+0xfc>)
 8002d4c:	4621      	mov	r1, r4
 8002d4e:	f7fe fa17 	bl	8001180 <HAL_GPIO_ReadPin>
 8002d52:	4605      	mov	r5, r0
		}
		if(pinState != pinStateWeAreLookingFor)
 8002d54:	42bd      	cmp	r5, r7
 8002d56:	d0e5      	beq.n	8002d24 <deBounceReadPin+0xac>
		{
			pinStateWeAreLookingFor = !pinStateWeAreLookingFor;
			/* reset the timeStamp as we've had a change in state			 */
			msTimeStamp = HAL_GetTick();
 8002d58:	f7fe f8d6 	bl	8000f08 <HAL_GetTick>
 8002d5c:	f087 0701 	eor.w	r7, r7, #1
 8002d60:	4680      	mov	r8, r0
 8002d62:	e7df      	b.n	8002d24 <deBounceReadPin+0xac>
		}
	}
	int32_t pulseTimeOut = HAL_GetTick();
 8002d64:	f7fe f8d0 	bl	8000f08 <HAL_GetTick>
    int32_t whistleTime = pulseTimeOut - pulseTimeIn;
	return (whistleTime);
}
 8002d68:	ebc9 0000 	rsb	r0, r9, r0
 8002d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d70:	48000400 	.word	0x48000400
 8002d74:	48000800 	.word	0x48000800

08002d78 <pushButtonInit>:
//                   Note: Don't use PA2 as it is connected to VCP TX and you'll
//                   lose printf output ability.
//   PARAMETERS    : None
//   RETURNS       : nothing
void pushButtonInit()
{
 8002d78:	b508      	push	{r3, lr}
	deBounceInit(0, 'A', 1); 		//1 = pullup resistor enabled
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	2141      	movs	r1, #65	; 0x41
 8002d7e:	2000      	movs	r0, #0
 8002d80:	f7ff ff1e 	bl	8002bc0 <deBounceInit>
	deBounceInit(savingsPbPin, 'A', 1); 		//1 = pullup resistor enabled
 8002d84:	2201      	movs	r2, #1
 8002d86:	4610      	mov	r0, r2
 8002d88:	2141      	movs	r1, #65	; 0x41
 8002d8a:	f7ff ff19 	bl	8002bc0 <deBounceInit>
	deBounceInit(okPbPin, 'A', 1); 			//1 = pullup resistor enabled
 8002d8e:	2201      	movs	r2, #1
 8002d90:	2141      	movs	r1, #65	; 0x41
 8002d92:	2004      	movs	r0, #4
 8002d94:	f7ff ff14 	bl	8002bc0 <deBounceInit>
	deBounceInit(cancelPbPin, 'A', 1); 		//1 = pullup resistor enabled
 8002d98:	2201      	movs	r2, #1
 8002d9a:	2141      	movs	r1, #65	; 0x41
 8002d9c:	2003      	movs	r0, #3
}
 8002d9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void pushButtonInit()
{
	deBounceInit(0, 'A', 1); 		//1 = pullup resistor enabled
	deBounceInit(savingsPbPin, 'A', 1); 		//1 = pullup resistor enabled
	deBounceInit(okPbPin, 'A', 1); 			//1 = pullup resistor enabled
	deBounceInit(cancelPbPin, 'A', 1); 		//1 = pullup resistor enabled
 8002da2:	f7ff bf0d 	b.w	8002bc0 <deBounceInit>
	...

08002da8 <displayWelcome>:
// DESCRIPTION   : clears the LCD display and displays
//                 Welcome on line 1 of the display
// PARAMETERS    : None
// RETURNS       : nothing
void displayWelcome()
{
 8002da8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char stringBuffer[16] =
 8002daa:	2210      	movs	r2, #16
 8002dac:	2100      	movs	r1, #0
 8002dae:	4668      	mov	r0, sp
 8002db0:	f000 fdd0 	bl	8003954 <memset>
	{ 0 };
	HD44780_ClrScr();
 8002db4:	f7ff ff01 	bl	8002bba <HD44780_ClrScr>
	snprintf(stringBuffer, 16, "Welcome ");
 8002db8:	4904      	ldr	r1, [pc, #16]	; (8002dcc <displayWelcome+0x24>)
 8002dba:	4668      	mov	r0, sp
 8002dbc:	f000 fe2e 	bl	8003a1c <strcpy>
	HD44780_PutStr(stringBuffer);
 8002dc0:	4668      	mov	r0, sp
 8002dc2:	f7ff fee9 	bl	8002b98 <HD44780_PutStr>

}
 8002dc6:	b005      	add	sp, #20
 8002dc8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002dcc:	08007cfb 	.word	0x08007cfb

08002dd0 <SystemClock_Config>:
	/* USER CODE END 3 */
}//closing brace for main

/** System Clock Configuration **/
void SystemClock_Config(void)
{
 8002dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dd2:	b0ad      	sub	sp, #180	; 0xb4

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8002dd4:	2300      	movs	r3, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002dd6:	2401      	movs	r4, #1
	RCC_OscInitStruct.MSICalibrationValue = 0;
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dd8:	2502      	movs	r5, #2
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002dda:	2610      	movs	r6, #16
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8002ddc:	930d      	str	r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
	RCC_OscInitStruct.PLL.PLLM = 1;
	RCC_OscInitStruct.PLL.PLLN = 16;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002dde:	2707      	movs	r7, #7
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
	RCC_OscInitStruct.MSICalibrationValue = 0;
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002de0:	2360      	movs	r3, #96	; 0x60
	RCC_OscInitStruct.PLL.PLLM = 1;
	RCC_OscInitStruct.PLL.PLLN = 16;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002de2:	a806      	add	r0, sp, #24
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002de4:	9606      	str	r6, [sp, #24]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002de6:	940c      	str	r4, [sp, #48]	; 0x30
	RCC_OscInitStruct.MSICalibrationValue = 0;
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002de8:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dea:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002dec:	9411      	str	r4, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLM = 1;
 8002dee:	9412      	str	r4, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLN = 16;
 8002df0:	9613      	str	r6, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002df2:	9714      	str	r7, [sp, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002df4:	9515      	str	r5, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002df6:	9516      	str	r5, [sp, #88]	; 0x58
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002df8:	f7fe faf0 	bl	80013dc <HAL_RCC_OscConfig>
 8002dfc:	b100      	cbz	r0, 8002e00 <SystemClock_Config+0x30>
 8002dfe:	e7fe      	b.n	8002dfe <SystemClock_Config+0x2e>
		Error_Handler();
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002e00:	230f      	movs	r3, #15
 8002e02:	9301      	str	r3, [sp, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e04:	2303      	movs	r3, #3
 8002e06:	9302      	str	r3, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e08:	9003      	str	r0, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e0a:	9004      	str	r0, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8002e0c:	f44f 63e0 	mov.w	r3, #1792	; 0x700

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002e10:	4621      	mov	r1, r4
 8002e12:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8002e14:	9305      	str	r3, [sp, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002e16:	f7fe fd53 	bl	80018c0 <HAL_RCC_ClockConfig>
 8002e1a:	b100      	cbz	r0, 8002e1e <SystemClock_Config+0x4e>
 8002e1c:	e7fe      	b.n	8002e1c <SystemClock_Config+0x4c>
	{
		Error_Handler();
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8002e1e:	f244 0302 	movw	r3, #16386	; 0x4002
 8002e22:	9317      	str	r3, [sp, #92]	; 0x5c
			| RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002e24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
		Error_Handler();
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
			| RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e28:	9020      	str	r0, [sp, #128]	; 0x80
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002e2a:	9329      	str	r3, [sp, #164]	; 0xa4
	PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e2c:	a817      	add	r0, sp, #92	; 0x5c
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
	PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002e2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
			| RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002e32:	9418      	str	r4, [sp, #96]	; 0x60
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002e34:	9419      	str	r4, [sp, #100]	; 0x64
	PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002e36:	961a      	str	r6, [sp, #104]	; 0x68
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002e38:	971b      	str	r7, [sp, #108]	; 0x6c
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002e3a:	951c      	str	r5, [sp, #112]	; 0x70
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002e3c:	951d      	str	r5, [sp, #116]	; 0x74
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002e3e:	931e      	str	r3, [sp, #120]	; 0x78
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e40:	f7fe fee4 	bl	8001c0c <HAL_RCCEx_PeriphCLKConfig>
 8002e44:	b100      	cbz	r0, 8002e48 <SystemClock_Config+0x78>
 8002e46:	e7fe      	b.n	8002e46 <SystemClock_Config+0x76>
		Error_Handler();
	}

	/**Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002e48:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002e4c:	f7fe f9b0 	bl	80011b0 <HAL_PWREx_ControlVoltageScaling>
 8002e50:	4604      	mov	r4, r0
 8002e52:	b100      	cbz	r0, 8002e56 <SystemClock_Config+0x86>
 8002e54:	e7fe      	b.n	8002e54 <SystemClock_Config+0x84>
		Error_Handler();
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8002e56:	f7fe fdeb 	bl	8001a30 <HAL_RCC_GetHCLKFreq>
 8002e5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e5e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e62:	f7fe f8a9 	bl	8000fb8 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002e66:	2004      	movs	r0, #4
 8002e68:	f7fe f8bc 	bl	8000fe4 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002e6c:	4622      	mov	r2, r4
 8002e6e:	4621      	mov	r1, r4
 8002e70:	f04f 30ff 	mov.w	r0, #4294967295
 8002e74:	f7fe f86c 	bl	8000f50 <HAL_NVIC_SetPriority>
}
 8002e78:	b02d      	add	sp, #180	; 0xb4
 8002e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e7c <main>:
	HD44780_PutStr(stringBuffer);
}

/* USER CODE END 0 */
int main(void)
{
 8002e7c:	b530      	push	{r4, r5, lr}
 8002e7e:	b099      	sub	sp, #100	; 0x64
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002e80:	f7fe f82e 	bl	8000ee0 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8002e84:	f7ff ffa4 	bl	8002dd0 <SystemClock_Config>
{

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002e88:	4b4f      	ldr	r3, [pc, #316]	; (8002fc8 <main+0x14c>)
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002e8a:	4850      	ldr	r0, [pc, #320]	; (8002fcc <main+0x150>)
{

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002e8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e8e:	f042 0204 	orr.w	r2, r2, #4
 8002e92:	64da      	str	r2, [r3, #76]	; 0x4c
 8002e94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e96:	f002 0204 	and.w	r2, r2, #4
 8002e9a:	9200      	str	r2, [sp, #0]
 8002e9c:	9a00      	ldr	r2, [sp, #0]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8002e9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ea0:	f042 0201 	orr.w	r2, r2, #1
 8002ea4:	64da      	str	r2, [r3, #76]	; 0x4c
 8002ea6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ea8:	f002 0201 	and.w	r2, r2, #1
 8002eac:	9201      	str	r2, [sp, #4]
 8002eae:	9a01      	ldr	r2, [sp, #4]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002eb0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002eb2:	f042 0202 	orr.w	r2, r2, #2
 8002eb6:	64da      	str	r2, [r3, #76]	; 0x4c
 8002eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eba:	f003 0302 	and.w	r3, r3, #2
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002ebe:	2200      	movs	r2, #0
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002ec0:	9302      	str	r3, [sp, #8]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002ec2:	2108      	movs	r1, #8
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002ec4:	9b02      	ldr	r3, [sp, #8]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002ec6:	f7fe f961 	bl	800118c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PB3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002eca:	2308      	movs	r3, #8
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ecc:	2400      	movs	r4, #0

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);

	/*Configure GPIO pin : PB3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ece:	930d      	str	r3, [sp, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed0:	483e      	ldr	r0, [pc, #248]	; (8002fcc <main+0x150>)
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);

	/*Configure GPIO pin : PB3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed2:	940f      	str	r4, [sp, #60]	; 0x3c
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);

	/*Configure GPIO pin : PB3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed4:	2301      	movs	r3, #1
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed6:	a90d      	add	r1, sp, #52	; 0x34
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);

	/*Configure GPIO pin : PB3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed8:	930e      	str	r3, [sp, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eda:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002edc:	f7fe f894 	bl	8001008 <HAL_GPIO_Init>

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

	huart2.Instance = USART2;
 8002ee0:	483b      	ldr	r0, [pc, #236]	; (8002fd0 <main+0x154>)
	huart2.Init.BaudRate = 9600;
 8002ee2:	4a3c      	ldr	r2, [pc, #240]	; (8002fd4 <main+0x158>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ee4:	6084      	str	r4, [r0, #8]
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

	huart2.Instance = USART2;
	huart2.Init.BaudRate = 9600;
 8002ee6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002eea:	e880 000c 	stmia.w	r0, {r2, r3}
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002eee:	230c      	movs	r3, #12
{

	huart2.Instance = USART2;
	huart2.Init.BaudRate = 9600;
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002ef0:	60c4      	str	r4, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002ef2:	6104      	str	r4, [r0, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002ef4:	6143      	str	r3, [r0, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ef6:	6184      	str	r4, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ef8:	61c4      	str	r4, [r0, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002efa:	6204      	str	r4, [r0, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002efc:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8002efe:	f7ff fd0e 	bl	800291e <HAL_UART_Init>
 8002f02:	b100      	cbz	r0, 8002f06 <main+0x8a>
 8002f04:	e7fe      	b.n	8002f04 <main+0x88>

	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

	htim1.Instance = TIM1;
 8002f06:	4c34      	ldr	r4, [pc, #208]	; (8002fd8 <main+0x15c>)
 8002f08:	4b34      	ldr	r3, [pc, #208]	; (8002fdc <main+0x160>)
 8002f0a:	6023      	str	r3, [r4, #0]
	htim1.Init.Prescaler = 0;
 8002f0c:	6060      	str	r0, [r4, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f0e:	60a0      	str	r0, [r4, #8]
	htim1.Init.Period = 9090;
 8002f10:	f242 3382 	movw	r3, #9090	; 0x2382
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f14:	6120      	str	r0, [r4, #16]
	htim1.Init.RepetitionCounter = 0;
 8002f16:	6160      	str	r0, [r4, #20]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002f18:	4620      	mov	r0, r4
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

	htim1.Instance = TIM1;
	htim1.Init.Prescaler = 0;
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim1.Init.Period = 9090;
 8002f1a:	60e3      	str	r3, [r4, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim1.Init.RepetitionCounter = 0;
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002f1c:	f7ff f8e6 	bl	80020ec <HAL_TIM_PWM_Init>
 8002f20:	b100      	cbz	r0, 8002f24 <main+0xa8>
 8002f22:	e7fe      	b.n	8002f22 <main+0xa6>
	{
		Error_Handler();
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f24:	9003      	str	r0, [sp, #12]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002f26:	9004      	str	r0, [sp, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f28:	9005      	str	r0, [sp, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f2a:	a903      	add	r1, sp, #12
 8002f2c:	4620      	mov	r0, r4
 8002f2e:	f7ff f9fb 	bl	8002328 <HAL_TIMEx_MasterConfigSynchronization>
 8002f32:	4605      	mov	r5, r0
 8002f34:	b100      	cbz	r0, 8002f38 <main+0xbc>
 8002f36:	e7fe      	b.n	8002f36 <main+0xba>
	{
		Error_Handler();
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f38:	2360      	movs	r3, #96	; 0x60
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
	/* adding this as ST Tech Support said PWM should be stopped before
	 * calling HAL_TIM_PWM_ConfigChannel and I've been getting flakey start-up
	 * i.e.: sometime PWM starts up, other times the line remains stuck high.
	 **************************************/
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002f3a:	4601      	mov	r1, r0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
	{
		Error_Handler();
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f3c:	9306      	str	r3, [sp, #24]
	sConfigOC.Pulse = 4045;
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f3e:	9008      	str	r0, [sp, #32]
	{
		Error_Handler();
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
	sConfigOC.Pulse = 4045;
 8002f40:	f640 73cd 	movw	r3, #4045	; 0xfcd
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002f44:	9009      	str	r0, [sp, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f46:	900a      	str	r0, [sp, #40]	; 0x28
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002f48:	900b      	str	r0, [sp, #44]	; 0x2c
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002f4a:	900c      	str	r0, [sp, #48]	; 0x30
	/* adding this as ST Tech Support said PWM should be stopped before
	 * calling HAL_TIM_PWM_ConfigChannel and I've been getting flakey start-up
	 * i.e.: sometime PWM starts up, other times the line remains stuck high.
	 **************************************/
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002f4c:	4620      	mov	r0, r4
	{
		Error_Handler();
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
	sConfigOC.Pulse = 4045;
 8002f4e:	9307      	str	r3, [sp, #28]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
	/* adding this as ST Tech Support said PWM should be stopped before
	 * calling HAL_TIM_PWM_ConfigChannel and I've been getting flakey start-up
	 * i.e.: sometime PWM starts up, other times the line remains stuck high.
	 **************************************/
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002f50:	f7ff f9b4 	bl	80022bc <HAL_TIM_PWM_Stop>
	/*************************************/
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f54:	462a      	mov	r2, r5
 8002f56:	a906      	add	r1, sp, #24
 8002f58:	4620      	mov	r0, r4
 8002f5a:	f7ff f91b 	bl	8002194 <HAL_TIM_PWM_ConfigChannel>
 8002f5e:	b100      	cbz	r0, 8002f62 <main+0xe6>
 8002f60:	e7fe      	b.n	8002f60 <main+0xe4>
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
	sBreakDeadTimeConfig.DeadTime = 0;
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
	{
		Error_Handler();
	}

	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002f66:	900d      	str	r0, [sp, #52]	; 0x34
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002f68:	900e      	str	r0, [sp, #56]	; 0x38
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002f6a:	900f      	str	r0, [sp, #60]	; 0x3c
	sBreakDeadTimeConfig.DeadTime = 0;
 8002f6c:	9010      	str	r0, [sp, #64]	; 0x40
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002f6e:	9011      	str	r0, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f70:	9312      	str	r3, [sp, #72]	; 0x48
	sBreakDeadTimeConfig.BreakFilter = 0;
 8002f72:	9013      	str	r0, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002f74:	9014      	str	r0, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002f76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	sBreakDeadTimeConfig.Break2Filter = 0;
 8002f7a:	9016      	str	r0, [sp, #88]	; 0x58
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002f7c:	9017      	str	r0, [sp, #92]	; 0x5c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002f7e:	a90d      	add	r1, sp, #52	; 0x34
 8002f80:	4620      	mov	r0, r4
	sBreakDeadTimeConfig.DeadTime = 0;
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
	sBreakDeadTimeConfig.BreakFilter = 0;
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002f82:	9315      	str	r3, [sp, #84]	; 0x54
	sBreakDeadTimeConfig.Break2Filter = 0;
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002f84:	f7ff f9f2 	bl	800236c <HAL_TIMEx_ConfigBreakDeadTime>
 8002f88:	b100      	cbz	r0, 8002f8c <main+0x110>
 8002f8a:	e7fe      	b.n	8002f8a <main+0x10e>
	{
		Error_Handler();
	}

	HAL_TIM_MspPostInit(&htim1);
 8002f8c:	4620      	mov	r0, r4
 8002f8e:	f000 f885 	bl	800309c <HAL_TIM_MspPostInit>
	MX_GPIO_Init();
	MX_USART2_UART_Init();
	MX_TIM1_Init();

	/* USER CODE BEGIN 2 */
	HD44780_Init();
 8002f92:	f7ff fd9b 	bl	8002acc <HD44780_Init>
	/* setup Port A bits 0,1,2 and 3, i.e.: PA0-PA3 for input */
	pushButtonInit();
 8002f96:	f7ff feef 	bl	8002d78 <pushButtonInit>
	displayWelcome();
 8002f9a:	f7ff ff05 	bl	8002da8 <displayWelcome>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	 {
	   int bounceTime = deBounceReadPin(0, 'A' , 10);
 8002f9e:	220a      	movs	r2, #10
 8002fa0:	2141      	movs	r1, #65	; 0x41
 8002fa2:	2000      	movs	r0, #0
 8002fa4:	f7ff fe68 	bl	8002c78 <deBounceReadPin>
	   printf("output time : %i \r\n",bounceTime);
 8002fa8:	4601      	mov	r1, r0

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	 {
	   int bounceTime = deBounceReadPin(0, 'A' , 10);
 8002faa:	4604      	mov	r4, r0
	   printf("output time : %i \r\n",bounceTime);
 8002fac:	480c      	ldr	r0, [pc, #48]	; (8002fe0 <main+0x164>)
 8002fae:	f000 fcdb 	bl	8003968 <printf>
	   HAL_Delay(100);
 8002fb2:	2064      	movs	r0, #100	; 0x64
 8002fb4:	f7fd ffae 	bl	8000f14 <HAL_Delay>
	   if(bounceTime >= 150) {
 8002fb8:	2c95      	cmp	r4, #149	; 0x95
 8002fba:	ddf0      	ble.n	8002f9e <main+0x122>
	   HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_3);
 8002fbc:	2108      	movs	r1, #8
 8002fbe:	4803      	ldr	r0, [pc, #12]	; (8002fcc <main+0x150>)
 8002fc0:	f7fe f8e9 	bl	8001196 <HAL_GPIO_TogglePin>
 8002fc4:	e7eb      	b.n	8002f9e <main+0x122>
 8002fc6:	bf00      	nop
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	48000400 	.word	0x48000400
 8002fd0:	20000664 	.word	0x20000664
 8002fd4:	40004400 	.word	0x40004400
 8002fd8:	20000628 	.word	0x20000628
 8002fdc:	40012c00 	.word	0x40012c00
 8002fe0:	08007d52 	.word	0x08007d52

08002fe4 <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void Error_Handler(void)
{
 8002fe4:	e7fe      	b.n	8002fe4 <Error_Handler>
	...

08002fe8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe8:	4b21      	ldr	r3, [pc, #132]	; (8003070 <HAL_MspInit+0x88>)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fea:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002fee:	f042 0201 	orr.w	r2, r2, #1
 8002ff2:	661a      	str	r2, [r3, #96]	; 0x60
 8002ff4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ff6:	f002 0201 	and.w	r2, r2, #1
 8002ffa:	9200      	str	r2, [sp, #0]
 8002ffc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ffe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003000:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003004:	659a      	str	r2, [r3, #88]	; 0x58
 8003006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800300c:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800300e:	2003      	movs	r0, #3
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();
 8003010:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003012:	f7fd ff8b 	bl	8000f2c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003016:	2200      	movs	r2, #0
 8003018:	4611      	mov	r1, r2
 800301a:	f06f 000b 	mvn.w	r0, #11
 800301e:	f7fd ff97 	bl	8000f50 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003022:	2200      	movs	r2, #0
 8003024:	4611      	mov	r1, r2
 8003026:	f06f 000a 	mvn.w	r0, #10
 800302a:	f7fd ff91 	bl	8000f50 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800302e:	2200      	movs	r2, #0
 8003030:	4611      	mov	r1, r2
 8003032:	f06f 0009 	mvn.w	r0, #9
 8003036:	f7fd ff8b 	bl	8000f50 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800303a:	2200      	movs	r2, #0
 800303c:	4611      	mov	r1, r2
 800303e:	f06f 0004 	mvn.w	r0, #4
 8003042:	f7fd ff85 	bl	8000f50 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003046:	2200      	movs	r2, #0
 8003048:	4611      	mov	r1, r2
 800304a:	f06f 0003 	mvn.w	r0, #3
 800304e:	f7fd ff7f 	bl	8000f50 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003052:	2200      	movs	r2, #0
 8003054:	4611      	mov	r1, r2
 8003056:	f06f 0001 	mvn.w	r0, #1
 800305a:	f7fd ff79 	bl	8000f50 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800305e:	2200      	movs	r2, #0
 8003060:	4611      	mov	r1, r2
 8003062:	f04f 30ff 	mov.w	r0, #4294967295
 8003066:	f7fd ff73 	bl	8000f50 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800306a:	b003      	add	sp, #12
 800306c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003070:	40021000 	.word	0x40021000

08003074 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{

  if(htim_pwm->Instance==TIM1)
 8003074:	6802      	ldr	r2, [r0, #0]
 8003076:	4b08      	ldr	r3, [pc, #32]	; (8003098 <HAL_TIM_PWM_MspInit+0x24>)
 8003078:	429a      	cmp	r2, r3
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800307a:	b082      	sub	sp, #8

  if(htim_pwm->Instance==TIM1)
 800307c:	d10a      	bne.n	8003094 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800307e:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8003082:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003084:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003088:	661a      	str	r2, [r3, #96]	; 0x60
 800308a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800308c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003090:	9301      	str	r3, [sp, #4]
 8003092:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003094:	b002      	add	sp, #8
 8003096:	4770      	bx	lr
 8003098:	40012c00 	.word	0x40012c00

0800309c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800309c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 800309e:	6802      	ldr	r2, [r0, #0]
 80030a0:	4b09      	ldr	r3, [pc, #36]	; (80030c8 <HAL_TIM_MspPostInit+0x2c>)
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d10d      	bne.n	80030c2 <HAL_TIM_MspPostInit+0x26>
  /* USER CODE END TIM1_MspPostInit 0 */
  
    /**TIM1 GPIO Configuration    
    PA7     ------> TIM1_CH1N 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80030a6:	2380      	movs	r3, #128	; 0x80
 80030a8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030aa:	2302      	movs	r3, #2
 80030ac:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b4:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80030b6:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80030bc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030be:	f7fd ffa3 	bl	8001008 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80030c2:	b007      	add	sp, #28
 80030c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80030c8:	40012c00 	.word	0x40012c00

080030cc <HAL_UART_MspInit>:
  /* USER CODE END TIM1_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030cc:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80030ce:	6802      	ldr	r2, [r0, #0]
 80030d0:	4b15      	ldr	r3, [pc, #84]	; (8003128 <HAL_UART_MspInit+0x5c>)
 80030d2:	429a      	cmp	r2, r3
  /* USER CODE END TIM1_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030d4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80030d6:	d125      	bne.n	8003124 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030d8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030dc:	2403      	movs	r4, #3
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030de:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80030e0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80030e4:	659a      	str	r2, [r3, #88]	; 0x58
 80030e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030e8:	9404      	str	r4, [sp, #16]
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	9b00      	ldr	r3, [sp, #0]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80030f2:	2304      	movs	r3, #4
 80030f4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f6:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030f8:	2307      	movs	r3, #7
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030fa:	2501      	movs	r5, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80030fc:	a901      	add	r1, sp, #4
 80030fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003102:	9305      	str	r3, [sp, #20]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003104:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003106:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8003108:	f7fd ff7e 	bl	8001008 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800310c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003110:	a901      	add	r1, sp, #4
 8003112:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003116:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003118:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800311a:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800311c:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800311e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003120:	f7fd ff72 	bl	8001008 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003124:	b006      	add	sp, #24
 8003126:	bd70      	pop	{r4, r5, r6, pc}
 8003128:	40004400 	.word	0x40004400

0800312c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800312c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800312e:	f7fd fee3 	bl	8000ef8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003132:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8003136:	f7fd bf62 	b.w	8000ffe <HAL_SYSTICK_IRQHandler>
	...

0800313c <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 800313c:	b530      	push	{r4, r5, lr}
	HAL_StatusTypeDef result = HAL_OK;
	result = HAL_UART_Transmit(&huart2,ptr,len,500);
 800313e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8003142:	b085      	sub	sp, #20
 8003144:	4614      	mov	r4, r2
	HAL_StatusTypeDef result = HAL_OK;
	result = HAL_UART_Transmit(&huart2,ptr,len,500);
 8003146:	4810      	ldr	r0, [pc, #64]	; (8003188 <_write+0x4c>)
 8003148:	b292      	uxth	r2, r2
 800314a:	f7ff faec 	bl	8002726 <HAL_UART_Transmit>
	if(result == HAL_ERROR|| result == HAL_BUSY || result == HAL_TIMEOUT )
 800314e:	1e42      	subs	r2, r0, #1
 8003150:	b2d2      	uxtb	r2, r2
 8003152:	2a02      	cmp	r2, #2
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
	HAL_StatusTypeDef result = HAL_OK;
	result = HAL_UART_Transmit(&huart2,ptr,len,500);
 8003154:	4605      	mov	r5, r0
	if(result == HAL_ERROR|| result == HAL_BUSY || result == HAL_TIMEOUT )
 8003156:	d813      	bhi.n	8003180 <_write+0x44>
	{
		char stringBuffer[16] = {0};
 8003158:	2210      	movs	r2, #16
 800315a:	2100      	movs	r1, #0
 800315c:	4668      	mov	r0, sp
 800315e:	f000 fbf9 	bl	8003954 <memset>
		HD44780_GotoXY(1,0); //move to second line first position
 8003162:	2100      	movs	r1, #0
 8003164:	2001      	movs	r0, #1
 8003166:	f7ff fd09 	bl	8002b7c <HD44780_GotoXY>
		snprintf(stringBuffer,16,"Error: %i",result);
 800316a:	462b      	mov	r3, r5
 800316c:	4a07      	ldr	r2, [pc, #28]	; (800318c <_write+0x50>)
 800316e:	2110      	movs	r1, #16
 8003170:	4668      	mov	r0, sp
 8003172:	f000 fc21 	bl	80039b8 <snprintf>
		HD44780_PutStr(stringBuffer);
 8003176:	4668      	mov	r0, sp
 8003178:	f7ff fd0e 	bl	8002b98 <HD44780_PutStr>

		Error_Handler();
 800317c:	f7ff ff32 	bl	8002fe4 <Error_Handler>
	}
	return len;
}
 8003180:	4620      	mov	r0, r4
 8003182:	b005      	add	sp, #20
 8003184:	bd30      	pop	{r4, r5, pc}
 8003186:	bf00      	nop
 8003188:	20000664 	.word	0x20000664
 800318c:	08007d66 	.word	0x08007d66

08003190 <_sbrk>:
{
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8003190:	4b04      	ldr	r3, [pc, #16]	; (80031a4 <_sbrk+0x14>)
 8003192:	6819      	ldr	r1, [r3, #0]
	}
	return len;
}

void * _sbrk(int32_t incr)
{
 8003194:	4602      	mov	r2, r0
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8003196:	b909      	cbnz	r1, 800319c <_sbrk+0xc>
		heap_end = & end;
 8003198:	4903      	ldr	r1, [pc, #12]	; (80031a8 <_sbrk+0x18>)
 800319a:	6019      	str	r1, [r3, #0]
	}

	prev_heap_end = heap_end;
 800319c:	6818      	ldr	r0, [r3, #0]
	heap_end += incr;
 800319e:	4402      	add	r2, r0
 80031a0:	601a      	str	r2, [r3, #0]

	return (void *) prev_heap_end;
}
 80031a2:	4770      	bx	lr
 80031a4:	20000584 	.word	0x20000584
 80031a8:	200006d8 	.word	0x200006d8

080031ac <_close>:

int _close(int32_t file)
{
	errno = ENOSYS;
 80031ac:	4b02      	ldr	r3, [pc, #8]	; (80031b8 <_close+0xc>)
 80031ae:	2258      	movs	r2, #88	; 0x58
 80031b0:	601a      	str	r2, [r3, #0]
	return -1;
}
 80031b2:	f04f 30ff 	mov.w	r0, #4294967295
 80031b6:	4770      	bx	lr
 80031b8:	200006d4 	.word	0x200006d4

080031bc <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
	errno = ENOSYS;
 80031bc:	4b02      	ldr	r3, [pc, #8]	; (80031c8 <_fstat+0xc>)
 80031be:	2258      	movs	r2, #88	; 0x58
 80031c0:	601a      	str	r2, [r3, #0]
	return -1;
}
 80031c2:	f04f 30ff 	mov.w	r0, #4294967295
 80031c6:	4770      	bx	lr
 80031c8:	200006d4 	.word	0x200006d4

080031cc <_isatty>:

int _isatty(int32_t file)
{
	errno = ENOSYS;
 80031cc:	4b02      	ldr	r3, [pc, #8]	; (80031d8 <_isatty+0xc>)
 80031ce:	2258      	movs	r2, #88	; 0x58
 80031d0:	601a      	str	r2, [r3, #0]
	return 0;
}
 80031d2:	2000      	movs	r0, #0
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	200006d4 	.word	0x200006d4

080031dc <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
	errno = ENOSYS;
 80031dc:	4b02      	ldr	r3, [pc, #8]	; (80031e8 <_lseek+0xc>)
 80031de:	2258      	movs	r2, #88	; 0x58
 80031e0:	601a      	str	r2, [r3, #0]
	return -1;
}
 80031e2:	f04f 30ff 	mov.w	r0, #4294967295
 80031e6:	4770      	bx	lr
 80031e8:	200006d4 	.word	0x200006d4

080031ec <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 80031ec:	b508      	push	{r3, lr}
	HAL_UART_Receive(&huart2,ptr,1,HAL_MAX_DELAY);
 80031ee:	2201      	movs	r2, #1
 80031f0:	f04f 33ff 	mov.w	r3, #4294967295
 80031f4:	4802      	ldr	r0, [pc, #8]	; (8003200 <_read+0x14>)
 80031f6:	f7ff faf0 	bl	80027da <HAL_UART_Receive>
	return 1;
}
 80031fa:	2001      	movs	r0, #1
 80031fc:	bd08      	pop	{r3, pc}
 80031fe:	bf00      	nop
 8003200:	20000664 	.word	0x20000664

08003204 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003204:	490f      	ldr	r1, [pc, #60]	; (8003244 <SystemInit+0x40>)
 8003206:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800320a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800320e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003212:	4b0d      	ldr	r3, [pc, #52]	; (8003248 <SystemInit+0x44>)
 8003214:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003216:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003218:	f042 0201 	orr.w	r2, r2, #1
 800321c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800321e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8003226:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800322a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 800322c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003230:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003238:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800323a:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800323c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003240:	608b      	str	r3, [r1, #8]
 8003242:	4770      	bx	lr
 8003244:	e000ed00 	.word	0xe000ed00
 8003248:	40021000 	.word	0x40021000

0800324c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800324c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003284 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003250:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003252:	e003      	b.n	800325c <LoopCopyDataInit>

08003254 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003254:	4b0c      	ldr	r3, [pc, #48]	; (8003288 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003256:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003258:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800325a:	3104      	adds	r1, #4

0800325c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800325c:	480b      	ldr	r0, [pc, #44]	; (800328c <LoopForever+0xa>)
	ldr	r3, =_edata
 800325e:	4b0c      	ldr	r3, [pc, #48]	; (8003290 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003260:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003262:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003264:	d3f6      	bcc.n	8003254 <CopyDataInit>
	ldr	r2, =_sbss
 8003266:	4a0b      	ldr	r2, [pc, #44]	; (8003294 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003268:	e002      	b.n	8003270 <LoopFillZerobss>

0800326a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800326a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800326c:	f842 3b04 	str.w	r3, [r2], #4

08003270 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003270:	4b09      	ldr	r3, [pc, #36]	; (8003298 <LoopForever+0x16>)
	cmp	r2, r3
 8003272:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003274:	d3f9      	bcc.n	800326a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003276:	f7ff ffc5 	bl	8003204 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800327a:	f000 f925 	bl	80034c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800327e:	f7ff fdfd 	bl	8002e7c <main>

08003282 <LoopForever>:

LoopForever:
    b LoopForever
 8003282:	e7fe      	b.n	8003282 <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003284:	2000c000 	.word	0x2000c000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8003288:	08007fbc 	.word	0x08007fbc
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 800328c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003290:	20000568 	.word	0x20000568
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8003294:	20000568 	.word	0x20000568
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8003298:	200006d8 	.word	0x200006d8

0800329c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800329c:	e7fe      	b.n	800329c <ADC1_IRQHandler>
	...

080032a0 <_malloc_trim_r>:
 80032a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032a4:	4f25      	ldr	r7, [pc, #148]	; (800333c <_malloc_trim_r+0x9c>)
 80032a6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8003348 <_malloc_trim_r+0xa8>
 80032aa:	4689      	mov	r9, r1
 80032ac:	4606      	mov	r6, r0
 80032ae:	f000 fb59 	bl	8003964 <__malloc_lock>
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	685d      	ldr	r5, [r3, #4]
 80032b6:	f1a8 0411 	sub.w	r4, r8, #17
 80032ba:	f025 0503 	bic.w	r5, r5, #3
 80032be:	442c      	add	r4, r5
 80032c0:	ebc9 0404 	rsb	r4, r9, r4
 80032c4:	fbb4 f4f8 	udiv	r4, r4, r8
 80032c8:	3c01      	subs	r4, #1
 80032ca:	fb08 f404 	mul.w	r4, r8, r4
 80032ce:	4544      	cmp	r4, r8
 80032d0:	da05      	bge.n	80032de <_malloc_trim_r+0x3e>
 80032d2:	4630      	mov	r0, r6
 80032d4:	f000 fb47 	bl	8003966 <__malloc_unlock>
 80032d8:	2000      	movs	r0, #0
 80032da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032de:	2100      	movs	r1, #0
 80032e0:	4630      	mov	r0, r6
 80032e2:	f000 fb59 	bl	8003998 <_sbrk_r>
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	442b      	add	r3, r5
 80032ea:	4298      	cmp	r0, r3
 80032ec:	d1f1      	bne.n	80032d2 <_malloc_trim_r+0x32>
 80032ee:	4261      	negs	r1, r4
 80032f0:	4630      	mov	r0, r6
 80032f2:	f000 fb51 	bl	8003998 <_sbrk_r>
 80032f6:	3001      	adds	r0, #1
 80032f8:	d110      	bne.n	800331c <_malloc_trim_r+0x7c>
 80032fa:	2100      	movs	r1, #0
 80032fc:	4630      	mov	r0, r6
 80032fe:	f000 fb4b 	bl	8003998 <_sbrk_r>
 8003302:	68ba      	ldr	r2, [r7, #8]
 8003304:	1a83      	subs	r3, r0, r2
 8003306:	2b0f      	cmp	r3, #15
 8003308:	dde3      	ble.n	80032d2 <_malloc_trim_r+0x32>
 800330a:	490d      	ldr	r1, [pc, #52]	; (8003340 <_malloc_trim_r+0xa0>)
 800330c:	6809      	ldr	r1, [r1, #0]
 800330e:	1a40      	subs	r0, r0, r1
 8003310:	490c      	ldr	r1, [pc, #48]	; (8003344 <_malloc_trim_r+0xa4>)
 8003312:	f043 0301 	orr.w	r3, r3, #1
 8003316:	6008      	str	r0, [r1, #0]
 8003318:	6053      	str	r3, [r2, #4]
 800331a:	e7da      	b.n	80032d2 <_malloc_trim_r+0x32>
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	4a09      	ldr	r2, [pc, #36]	; (8003344 <_malloc_trim_r+0xa4>)
 8003320:	1b2d      	subs	r5, r5, r4
 8003322:	f045 0501 	orr.w	r5, r5, #1
 8003326:	605d      	str	r5, [r3, #4]
 8003328:	6813      	ldr	r3, [r2, #0]
 800332a:	4630      	mov	r0, r6
 800332c:	1b1c      	subs	r4, r3, r4
 800332e:	6014      	str	r4, [r2, #0]
 8003330:	f000 fb19 	bl	8003966 <__malloc_unlock>
 8003334:	2001      	movs	r0, #1
 8003336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800333a:	bf00      	nop
 800333c:	200000f8 	.word	0x200000f8
 8003340:	20000504 	.word	0x20000504
 8003344:	20000594 	.word	0x20000594
 8003348:	00000080 	.word	0x00000080

0800334c <_free_r>:
 800334c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003350:	4604      	mov	r4, r0
 8003352:	4688      	mov	r8, r1
 8003354:	2900      	cmp	r1, #0
 8003356:	f000 80ad 	beq.w	80034b4 <_free_r+0x168>
 800335a:	f000 fb03 	bl	8003964 <__malloc_lock>
 800335e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8003362:	4d55      	ldr	r5, [pc, #340]	; (80034b8 <_free_r+0x16c>)
 8003364:	f022 0001 	bic.w	r0, r2, #1
 8003368:	f1a8 0308 	sub.w	r3, r8, #8
 800336c:	181f      	adds	r7, r3, r0
 800336e:	68a9      	ldr	r1, [r5, #8]
 8003370:	687e      	ldr	r6, [r7, #4]
 8003372:	428f      	cmp	r7, r1
 8003374:	f026 0603 	bic.w	r6, r6, #3
 8003378:	f002 0201 	and.w	r2, r2, #1
 800337c:	d11b      	bne.n	80033b6 <_free_r+0x6a>
 800337e:	4430      	add	r0, r6
 8003380:	b93a      	cbnz	r2, 8003392 <_free_r+0x46>
 8003382:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8003386:	1a9b      	subs	r3, r3, r2
 8003388:	4410      	add	r0, r2
 800338a:	6899      	ldr	r1, [r3, #8]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	60ca      	str	r2, [r1, #12]
 8003390:	6091      	str	r1, [r2, #8]
 8003392:	f040 0201 	orr.w	r2, r0, #1
 8003396:	605a      	str	r2, [r3, #4]
 8003398:	60ab      	str	r3, [r5, #8]
 800339a:	4b48      	ldr	r3, [pc, #288]	; (80034bc <_free_r+0x170>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4298      	cmp	r0, r3
 80033a0:	d304      	bcc.n	80033ac <_free_r+0x60>
 80033a2:	4b47      	ldr	r3, [pc, #284]	; (80034c0 <_free_r+0x174>)
 80033a4:	4620      	mov	r0, r4
 80033a6:	6819      	ldr	r1, [r3, #0]
 80033a8:	f7ff ff7a 	bl	80032a0 <_malloc_trim_r>
 80033ac:	4620      	mov	r0, r4
 80033ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033b2:	f000 bad8 	b.w	8003966 <__malloc_unlock>
 80033b6:	607e      	str	r6, [r7, #4]
 80033b8:	b97a      	cbnz	r2, 80033da <_free_r+0x8e>
 80033ba:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80033be:	1a5b      	subs	r3, r3, r1
 80033c0:	4408      	add	r0, r1
 80033c2:	6899      	ldr	r1, [r3, #8]
 80033c4:	f105 0e08 	add.w	lr, r5, #8
 80033c8:	4571      	cmp	r1, lr
 80033ca:	d008      	beq.n	80033de <_free_r+0x92>
 80033cc:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80033d0:	f8c1 e00c 	str.w	lr, [r1, #12]
 80033d4:	f8ce 1008 	str.w	r1, [lr, #8]
 80033d8:	e002      	b.n	80033e0 <_free_r+0x94>
 80033da:	2200      	movs	r2, #0
 80033dc:	e000      	b.n	80033e0 <_free_r+0x94>
 80033de:	2201      	movs	r2, #1
 80033e0:	19b9      	adds	r1, r7, r6
 80033e2:	6849      	ldr	r1, [r1, #4]
 80033e4:	07c9      	lsls	r1, r1, #31
 80033e6:	d40e      	bmi.n	8003406 <_free_r+0xba>
 80033e8:	4430      	add	r0, r6
 80033ea:	68b9      	ldr	r1, [r7, #8]
 80033ec:	b942      	cbnz	r2, 8003400 <_free_r+0xb4>
 80033ee:	4e35      	ldr	r6, [pc, #212]	; (80034c4 <_free_r+0x178>)
 80033f0:	42b1      	cmp	r1, r6
 80033f2:	d105      	bne.n	8003400 <_free_r+0xb4>
 80033f4:	616b      	str	r3, [r5, #20]
 80033f6:	612b      	str	r3, [r5, #16]
 80033f8:	2201      	movs	r2, #1
 80033fa:	60d9      	str	r1, [r3, #12]
 80033fc:	6099      	str	r1, [r3, #8]
 80033fe:	e002      	b.n	8003406 <_free_r+0xba>
 8003400:	68fe      	ldr	r6, [r7, #12]
 8003402:	60ce      	str	r6, [r1, #12]
 8003404:	60b1      	str	r1, [r6, #8]
 8003406:	f040 0101 	orr.w	r1, r0, #1
 800340a:	6059      	str	r1, [r3, #4]
 800340c:	5018      	str	r0, [r3, r0]
 800340e:	2a00      	cmp	r2, #0
 8003410:	d1cc      	bne.n	80033ac <_free_r+0x60>
 8003412:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003416:	d212      	bcs.n	800343e <_free_r+0xf2>
 8003418:	08c0      	lsrs	r0, r0, #3
 800341a:	1081      	asrs	r1, r0, #2
 800341c:	2201      	movs	r2, #1
 800341e:	fa02 f101 	lsl.w	r1, r2, r1
 8003422:	686a      	ldr	r2, [r5, #4]
 8003424:	3001      	adds	r0, #1
 8003426:	430a      	orrs	r2, r1
 8003428:	606a      	str	r2, [r5, #4]
 800342a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800342e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8003432:	6099      	str	r1, [r3, #8]
 8003434:	3a08      	subs	r2, #8
 8003436:	60da      	str	r2, [r3, #12]
 8003438:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800343c:	e038      	b.n	80034b0 <_free_r+0x164>
 800343e:	0a42      	lsrs	r2, r0, #9
 8003440:	2a04      	cmp	r2, #4
 8003442:	d802      	bhi.n	800344a <_free_r+0xfe>
 8003444:	0982      	lsrs	r2, r0, #6
 8003446:	3238      	adds	r2, #56	; 0x38
 8003448:	e015      	b.n	8003476 <_free_r+0x12a>
 800344a:	2a14      	cmp	r2, #20
 800344c:	d801      	bhi.n	8003452 <_free_r+0x106>
 800344e:	325b      	adds	r2, #91	; 0x5b
 8003450:	e011      	b.n	8003476 <_free_r+0x12a>
 8003452:	2a54      	cmp	r2, #84	; 0x54
 8003454:	d802      	bhi.n	800345c <_free_r+0x110>
 8003456:	0b02      	lsrs	r2, r0, #12
 8003458:	326e      	adds	r2, #110	; 0x6e
 800345a:	e00c      	b.n	8003476 <_free_r+0x12a>
 800345c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003460:	d802      	bhi.n	8003468 <_free_r+0x11c>
 8003462:	0bc2      	lsrs	r2, r0, #15
 8003464:	3277      	adds	r2, #119	; 0x77
 8003466:	e006      	b.n	8003476 <_free_r+0x12a>
 8003468:	f240 5154 	movw	r1, #1364	; 0x554
 800346c:	428a      	cmp	r2, r1
 800346e:	bf9a      	itte	ls
 8003470:	0c82      	lsrls	r2, r0, #18
 8003472:	327c      	addls	r2, #124	; 0x7c
 8003474:	227e      	movhi	r2, #126	; 0x7e
 8003476:	1c51      	adds	r1, r2, #1
 8003478:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800347c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8003480:	4f0d      	ldr	r7, [pc, #52]	; (80034b8 <_free_r+0x16c>)
 8003482:	428e      	cmp	r6, r1
 8003484:	d10b      	bne.n	800349e <_free_r+0x152>
 8003486:	2101      	movs	r1, #1
 8003488:	1092      	asrs	r2, r2, #2
 800348a:	fa01 f202 	lsl.w	r2, r1, r2
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	4311      	orrs	r1, r2
 8003492:	6079      	str	r1, [r7, #4]
 8003494:	4631      	mov	r1, r6
 8003496:	e008      	b.n	80034aa <_free_r+0x15e>
 8003498:	6889      	ldr	r1, [r1, #8]
 800349a:	428e      	cmp	r6, r1
 800349c:	d004      	beq.n	80034a8 <_free_r+0x15c>
 800349e:	684a      	ldr	r2, [r1, #4]
 80034a0:	f022 0203 	bic.w	r2, r2, #3
 80034a4:	4290      	cmp	r0, r2
 80034a6:	d3f7      	bcc.n	8003498 <_free_r+0x14c>
 80034a8:	68ce      	ldr	r6, [r1, #12]
 80034aa:	60de      	str	r6, [r3, #12]
 80034ac:	6099      	str	r1, [r3, #8]
 80034ae:	60b3      	str	r3, [r6, #8]
 80034b0:	60cb      	str	r3, [r1, #12]
 80034b2:	e77b      	b.n	80033ac <_free_r+0x60>
 80034b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034b8:	200000f8 	.word	0x200000f8
 80034bc:	20000500 	.word	0x20000500
 80034c0:	20000590 	.word	0x20000590
 80034c4:	20000100 	.word	0x20000100

080034c8 <__libc_init_array>:
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	4b0e      	ldr	r3, [pc, #56]	; (8003504 <__libc_init_array+0x3c>)
 80034cc:	4c0e      	ldr	r4, [pc, #56]	; (8003508 <__libc_init_array+0x40>)
 80034ce:	1ae4      	subs	r4, r4, r3
 80034d0:	10a4      	asrs	r4, r4, #2
 80034d2:	2500      	movs	r5, #0
 80034d4:	461e      	mov	r6, r3
 80034d6:	42a5      	cmp	r5, r4
 80034d8:	d004      	beq.n	80034e4 <__libc_init_array+0x1c>
 80034da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034de:	4798      	blx	r3
 80034e0:	3501      	adds	r5, #1
 80034e2:	e7f8      	b.n	80034d6 <__libc_init_array+0xe>
 80034e4:	f004 fbea 	bl	8007cbc <_init>
 80034e8:	4c08      	ldr	r4, [pc, #32]	; (800350c <__libc_init_array+0x44>)
 80034ea:	4b09      	ldr	r3, [pc, #36]	; (8003510 <__libc_init_array+0x48>)
 80034ec:	1ae4      	subs	r4, r4, r3
 80034ee:	10a4      	asrs	r4, r4, #2
 80034f0:	2500      	movs	r5, #0
 80034f2:	461e      	mov	r6, r3
 80034f4:	42a5      	cmp	r5, r4
 80034f6:	d004      	beq.n	8003502 <__libc_init_array+0x3a>
 80034f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034fc:	4798      	blx	r3
 80034fe:	3501      	adds	r5, #1
 8003500:	e7f8      	b.n	80034f4 <__libc_init_array+0x2c>
 8003502:	bd70      	pop	{r4, r5, r6, pc}
 8003504:	08007fb4 	.word	0x08007fb4
 8003508:	08007fb4 	.word	0x08007fb4
 800350c:	08007fb8 	.word	0x08007fb8
 8003510:	08007fb4 	.word	0x08007fb4

08003514 <_malloc_r>:
 8003514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003518:	f101 040b 	add.w	r4, r1, #11
 800351c:	2c16      	cmp	r4, #22
 800351e:	b085      	sub	sp, #20
 8003520:	4681      	mov	r9, r0
 8003522:	d903      	bls.n	800352c <_malloc_r+0x18>
 8003524:	f034 0407 	bics.w	r4, r4, #7
 8003528:	d501      	bpl.n	800352e <_malloc_r+0x1a>
 800352a:	e002      	b.n	8003532 <_malloc_r+0x1e>
 800352c:	2410      	movs	r4, #16
 800352e:	428c      	cmp	r4, r1
 8003530:	d203      	bcs.n	800353a <_malloc_r+0x26>
 8003532:	230c      	movs	r3, #12
 8003534:	f8c9 3000 	str.w	r3, [r9]
 8003538:	e1ea      	b.n	8003910 <_malloc_r+0x3fc>
 800353a:	4648      	mov	r0, r9
 800353c:	f000 fa12 	bl	8003964 <__malloc_lock>
 8003540:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003544:	4d9e      	ldr	r5, [pc, #632]	; (80037c0 <_malloc_r+0x2ac>)
 8003546:	d217      	bcs.n	8003578 <_malloc_r+0x64>
 8003548:	f104 0208 	add.w	r2, r4, #8
 800354c:	442a      	add	r2, r5
 800354e:	f1a2 0108 	sub.w	r1, r2, #8
 8003552:	6856      	ldr	r6, [r2, #4]
 8003554:	428e      	cmp	r6, r1
 8003556:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800355a:	d102      	bne.n	8003562 <_malloc_r+0x4e>
 800355c:	68d6      	ldr	r6, [r2, #12]
 800355e:	42b2      	cmp	r2, r6
 8003560:	d008      	beq.n	8003574 <_malloc_r+0x60>
 8003562:	6873      	ldr	r3, [r6, #4]
 8003564:	68f2      	ldr	r2, [r6, #12]
 8003566:	68b1      	ldr	r1, [r6, #8]
 8003568:	f023 0303 	bic.w	r3, r3, #3
 800356c:	60ca      	str	r2, [r1, #12]
 800356e:	4433      	add	r3, r6
 8003570:	6091      	str	r1, [r2, #8]
 8003572:	e02f      	b.n	80035d4 <_malloc_r+0xc0>
 8003574:	3302      	adds	r3, #2
 8003576:	e03d      	b.n	80035f4 <_malloc_r+0xe0>
 8003578:	0a63      	lsrs	r3, r4, #9
 800357a:	d01a      	beq.n	80035b2 <_malloc_r+0x9e>
 800357c:	2b04      	cmp	r3, #4
 800357e:	d802      	bhi.n	8003586 <_malloc_r+0x72>
 8003580:	09a3      	lsrs	r3, r4, #6
 8003582:	3338      	adds	r3, #56	; 0x38
 8003584:	e018      	b.n	80035b8 <_malloc_r+0xa4>
 8003586:	2b14      	cmp	r3, #20
 8003588:	d801      	bhi.n	800358e <_malloc_r+0x7a>
 800358a:	335b      	adds	r3, #91	; 0x5b
 800358c:	e014      	b.n	80035b8 <_malloc_r+0xa4>
 800358e:	2b54      	cmp	r3, #84	; 0x54
 8003590:	d802      	bhi.n	8003598 <_malloc_r+0x84>
 8003592:	0b23      	lsrs	r3, r4, #12
 8003594:	336e      	adds	r3, #110	; 0x6e
 8003596:	e00f      	b.n	80035b8 <_malloc_r+0xa4>
 8003598:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800359c:	d802      	bhi.n	80035a4 <_malloc_r+0x90>
 800359e:	0be3      	lsrs	r3, r4, #15
 80035a0:	3377      	adds	r3, #119	; 0x77
 80035a2:	e009      	b.n	80035b8 <_malloc_r+0xa4>
 80035a4:	f240 5254 	movw	r2, #1364	; 0x554
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d804      	bhi.n	80035b6 <_malloc_r+0xa2>
 80035ac:	0ca3      	lsrs	r3, r4, #18
 80035ae:	337c      	adds	r3, #124	; 0x7c
 80035b0:	e002      	b.n	80035b8 <_malloc_r+0xa4>
 80035b2:	233f      	movs	r3, #63	; 0x3f
 80035b4:	e000      	b.n	80035b8 <_malloc_r+0xa4>
 80035b6:	237e      	movs	r3, #126	; 0x7e
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80035be:	f1a2 0008 	sub.w	r0, r2, #8
 80035c2:	6856      	ldr	r6, [r2, #4]
 80035c4:	e00c      	b.n	80035e0 <_malloc_r+0xcc>
 80035c6:	2900      	cmp	r1, #0
 80035c8:	68f1      	ldr	r1, [r6, #12]
 80035ca:	db08      	blt.n	80035de <_malloc_r+0xca>
 80035cc:	68b3      	ldr	r3, [r6, #8]
 80035ce:	60d9      	str	r1, [r3, #12]
 80035d0:	608b      	str	r3, [r1, #8]
 80035d2:	18b3      	adds	r3, r6, r2
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	f042 0201 	orr.w	r2, r2, #1
 80035da:	605a      	str	r2, [r3, #4]
 80035dc:	e1a3      	b.n	8003926 <_malloc_r+0x412>
 80035de:	460e      	mov	r6, r1
 80035e0:	4286      	cmp	r6, r0
 80035e2:	d006      	beq.n	80035f2 <_malloc_r+0xde>
 80035e4:	6872      	ldr	r2, [r6, #4]
 80035e6:	f022 0203 	bic.w	r2, r2, #3
 80035ea:	1b11      	subs	r1, r2, r4
 80035ec:	290f      	cmp	r1, #15
 80035ee:	ddea      	ble.n	80035c6 <_malloc_r+0xb2>
 80035f0:	3b01      	subs	r3, #1
 80035f2:	3301      	adds	r3, #1
 80035f4:	4a72      	ldr	r2, [pc, #456]	; (80037c0 <_malloc_r+0x2ac>)
 80035f6:	692e      	ldr	r6, [r5, #16]
 80035f8:	f102 0708 	add.w	r7, r2, #8
 80035fc:	42be      	cmp	r6, r7
 80035fe:	4639      	mov	r1, r7
 8003600:	d079      	beq.n	80036f6 <_malloc_r+0x1e2>
 8003602:	6870      	ldr	r0, [r6, #4]
 8003604:	f020 0003 	bic.w	r0, r0, #3
 8003608:	ebc4 0e00 	rsb	lr, r4, r0
 800360c:	f1be 0f0f 	cmp.w	lr, #15
 8003610:	dd0d      	ble.n	800362e <_malloc_r+0x11a>
 8003612:	1933      	adds	r3, r6, r4
 8003614:	f044 0401 	orr.w	r4, r4, #1
 8003618:	6074      	str	r4, [r6, #4]
 800361a:	6153      	str	r3, [r2, #20]
 800361c:	6113      	str	r3, [r2, #16]
 800361e:	f04e 0201 	orr.w	r2, lr, #1
 8003622:	60df      	str	r7, [r3, #12]
 8003624:	609f      	str	r7, [r3, #8]
 8003626:	605a      	str	r2, [r3, #4]
 8003628:	f843 e00e 	str.w	lr, [r3, lr]
 800362c:	e17b      	b.n	8003926 <_malloc_r+0x412>
 800362e:	f1be 0f00 	cmp.w	lr, #0
 8003632:	6157      	str	r7, [r2, #20]
 8003634:	6117      	str	r7, [r2, #16]
 8003636:	db05      	blt.n	8003644 <_malloc_r+0x130>
 8003638:	4430      	add	r0, r6
 800363a:	6843      	ldr	r3, [r0, #4]
 800363c:	f043 0301 	orr.w	r3, r3, #1
 8003640:	6043      	str	r3, [r0, #4]
 8003642:	e170      	b.n	8003926 <_malloc_r+0x412>
 8003644:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003648:	d215      	bcs.n	8003676 <_malloc_r+0x162>
 800364a:	08c0      	lsrs	r0, r0, #3
 800364c:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8003650:	2701      	movs	r7, #1
 8003652:	fa07 fe0e 	lsl.w	lr, r7, lr
 8003656:	6857      	ldr	r7, [r2, #4]
 8003658:	3001      	adds	r0, #1
 800365a:	ea4e 0707 	orr.w	r7, lr, r7
 800365e:	6057      	str	r7, [r2, #4]
 8003660:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8003664:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8003668:	f8c6 e008 	str.w	lr, [r6, #8]
 800366c:	3f08      	subs	r7, #8
 800366e:	60f7      	str	r7, [r6, #12]
 8003670:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8003674:	e03d      	b.n	80036f2 <_malloc_r+0x1de>
 8003676:	0a42      	lsrs	r2, r0, #9
 8003678:	2a04      	cmp	r2, #4
 800367a:	d802      	bhi.n	8003682 <_malloc_r+0x16e>
 800367c:	0982      	lsrs	r2, r0, #6
 800367e:	3238      	adds	r2, #56	; 0x38
 8003680:	e015      	b.n	80036ae <_malloc_r+0x19a>
 8003682:	2a14      	cmp	r2, #20
 8003684:	d801      	bhi.n	800368a <_malloc_r+0x176>
 8003686:	325b      	adds	r2, #91	; 0x5b
 8003688:	e011      	b.n	80036ae <_malloc_r+0x19a>
 800368a:	2a54      	cmp	r2, #84	; 0x54
 800368c:	d802      	bhi.n	8003694 <_malloc_r+0x180>
 800368e:	0b02      	lsrs	r2, r0, #12
 8003690:	326e      	adds	r2, #110	; 0x6e
 8003692:	e00c      	b.n	80036ae <_malloc_r+0x19a>
 8003694:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003698:	d802      	bhi.n	80036a0 <_malloc_r+0x18c>
 800369a:	0bc2      	lsrs	r2, r0, #15
 800369c:	3277      	adds	r2, #119	; 0x77
 800369e:	e006      	b.n	80036ae <_malloc_r+0x19a>
 80036a0:	f240 5754 	movw	r7, #1364	; 0x554
 80036a4:	42ba      	cmp	r2, r7
 80036a6:	bf9a      	itte	ls
 80036a8:	0c82      	lsrls	r2, r0, #18
 80036aa:	327c      	addls	r2, #124	; 0x7c
 80036ac:	227e      	movhi	r2, #126	; 0x7e
 80036ae:	1c57      	adds	r7, r2, #1
 80036b0:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80036b4:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80036b8:	f8df c104 	ldr.w	ip, [pc, #260]	; 80037c0 <_malloc_r+0x2ac>
 80036bc:	45be      	cmp	lr, r7
 80036be:	d10d      	bne.n	80036dc <_malloc_r+0x1c8>
 80036c0:	2001      	movs	r0, #1
 80036c2:	1092      	asrs	r2, r2, #2
 80036c4:	fa00 f202 	lsl.w	r2, r0, r2
 80036c8:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80036cc:	4310      	orrs	r0, r2
 80036ce:	f8cc 0004 	str.w	r0, [ip, #4]
 80036d2:	4672      	mov	r2, lr
 80036d4:	e009      	b.n	80036ea <_malloc_r+0x1d6>
 80036d6:	68bf      	ldr	r7, [r7, #8]
 80036d8:	45be      	cmp	lr, r7
 80036da:	d004      	beq.n	80036e6 <_malloc_r+0x1d2>
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	f022 0203 	bic.w	r2, r2, #3
 80036e2:	4290      	cmp	r0, r2
 80036e4:	d3f7      	bcc.n	80036d6 <_malloc_r+0x1c2>
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	46be      	mov	lr, r7
 80036ea:	60f2      	str	r2, [r6, #12]
 80036ec:	f8c6 e008 	str.w	lr, [r6, #8]
 80036f0:	6096      	str	r6, [r2, #8]
 80036f2:	f8ce 600c 	str.w	r6, [lr, #12]
 80036f6:	2001      	movs	r0, #1
 80036f8:	109a      	asrs	r2, r3, #2
 80036fa:	fa00 f202 	lsl.w	r2, r0, r2
 80036fe:	6868      	ldr	r0, [r5, #4]
 8003700:	4282      	cmp	r2, r0
 8003702:	d85f      	bhi.n	80037c4 <_malloc_r+0x2b0>
 8003704:	4202      	tst	r2, r0
 8003706:	d106      	bne.n	8003716 <_malloc_r+0x202>
 8003708:	f023 0303 	bic.w	r3, r3, #3
 800370c:	0052      	lsls	r2, r2, #1
 800370e:	4202      	tst	r2, r0
 8003710:	f103 0304 	add.w	r3, r3, #4
 8003714:	d0fa      	beq.n	800370c <_malloc_r+0x1f8>
 8003716:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 800371a:	46c2      	mov	sl, r8
 800371c:	469c      	mov	ip, r3
 800371e:	f8da 600c 	ldr.w	r6, [sl, #12]
 8003722:	4556      	cmp	r6, sl
 8003724:	d02c      	beq.n	8003780 <_malloc_r+0x26c>
 8003726:	6870      	ldr	r0, [r6, #4]
 8003728:	68f7      	ldr	r7, [r6, #12]
 800372a:	f020 0003 	bic.w	r0, r0, #3
 800372e:	ebc4 0e00 	rsb	lr, r4, r0
 8003732:	f1be 0f0f 	cmp.w	lr, #15
 8003736:	dd11      	ble.n	800375c <_malloc_r+0x248>
 8003738:	1933      	adds	r3, r6, r4
 800373a:	f044 0401 	orr.w	r4, r4, #1
 800373e:	6074      	str	r4, [r6, #4]
 8003740:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8003744:	60d7      	str	r7, [r2, #12]
 8003746:	60ba      	str	r2, [r7, #8]
 8003748:	f04e 0201 	orr.w	r2, lr, #1
 800374c:	616b      	str	r3, [r5, #20]
 800374e:	612b      	str	r3, [r5, #16]
 8003750:	60d9      	str	r1, [r3, #12]
 8003752:	6099      	str	r1, [r3, #8]
 8003754:	605a      	str	r2, [r3, #4]
 8003756:	f843 e00e 	str.w	lr, [r3, lr]
 800375a:	e00b      	b.n	8003774 <_malloc_r+0x260>
 800375c:	f1be 0f00 	cmp.w	lr, #0
 8003760:	db0c      	blt.n	800377c <_malloc_r+0x268>
 8003762:	1833      	adds	r3, r6, r0
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	f042 0201 	orr.w	r2, r2, #1
 800376a:	605a      	str	r2, [r3, #4]
 800376c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8003770:	60df      	str	r7, [r3, #12]
 8003772:	60bb      	str	r3, [r7, #8]
 8003774:	4648      	mov	r0, r9
 8003776:	f000 f8f6 	bl	8003966 <__malloc_unlock>
 800377a:	e0d8      	b.n	800392e <_malloc_r+0x41a>
 800377c:	463e      	mov	r6, r7
 800377e:	e7d0      	b.n	8003722 <_malloc_r+0x20e>
 8003780:	f10c 0c01 	add.w	ip, ip, #1
 8003784:	f01c 0f03 	tst.w	ip, #3
 8003788:	f10a 0a08 	add.w	sl, sl, #8
 800378c:	d1c7      	bne.n	800371e <_malloc_r+0x20a>
 800378e:	0798      	lsls	r0, r3, #30
 8003790:	d104      	bne.n	800379c <_malloc_r+0x288>
 8003792:	686b      	ldr	r3, [r5, #4]
 8003794:	ea23 0302 	bic.w	r3, r3, r2
 8003798:	606b      	str	r3, [r5, #4]
 800379a:	e005      	b.n	80037a8 <_malloc_r+0x294>
 800379c:	f858 0908 	ldr.w	r0, [r8], #-8
 80037a0:	4580      	cmp	r8, r0
 80037a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80037a6:	d0f2      	beq.n	800378e <_malloc_r+0x27a>
 80037a8:	6868      	ldr	r0, [r5, #4]
 80037aa:	0052      	lsls	r2, r2, #1
 80037ac:	4282      	cmp	r2, r0
 80037ae:	d809      	bhi.n	80037c4 <_malloc_r+0x2b0>
 80037b0:	b142      	cbz	r2, 80037c4 <_malloc_r+0x2b0>
 80037b2:	4663      	mov	r3, ip
 80037b4:	4202      	tst	r2, r0
 80037b6:	d1ae      	bne.n	8003716 <_malloc_r+0x202>
 80037b8:	3304      	adds	r3, #4
 80037ba:	0052      	lsls	r2, r2, #1
 80037bc:	e7fa      	b.n	80037b4 <_malloc_r+0x2a0>
 80037be:	bf00      	nop
 80037c0:	200000f8 	.word	0x200000f8
 80037c4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80037c8:	f8db 6004 	ldr.w	r6, [fp, #4]
 80037cc:	f026 0603 	bic.w	r6, r6, #3
 80037d0:	42b4      	cmp	r4, r6
 80037d2:	d803      	bhi.n	80037dc <_malloc_r+0x2c8>
 80037d4:	1b33      	subs	r3, r6, r4
 80037d6:	2b0f      	cmp	r3, #15
 80037d8:	f300 809c 	bgt.w	8003914 <_malloc_r+0x400>
 80037dc:	4a56      	ldr	r2, [pc, #344]	; (8003938 <_malloc_r+0x424>)
 80037de:	4957      	ldr	r1, [pc, #348]	; (800393c <_malloc_r+0x428>)
 80037e0:	6812      	ldr	r2, [r2, #0]
 80037e2:	6808      	ldr	r0, [r1, #0]
 80037e4:	9101      	str	r1, [sp, #4]
 80037e6:	f102 0810 	add.w	r8, r2, #16
 80037ea:	4a55      	ldr	r2, [pc, #340]	; (8003940 <_malloc_r+0x42c>)
 80037ec:	9203      	str	r2, [sp, #12]
 80037ee:	3001      	adds	r0, #1
 80037f0:	bf18      	it	ne
 80037f2:	f102 31ff 	addne.w	r1, r2, #4294967295
 80037f6:	44a0      	add	r8, r4
 80037f8:	bf1e      	ittt	ne
 80037fa:	4488      	addne	r8, r1
 80037fc:	4251      	negne	r1, r2
 80037fe:	ea01 0808 	andne.w	r8, r1, r8
 8003802:	eb0b 0306 	add.w	r3, fp, r6
 8003806:	4641      	mov	r1, r8
 8003808:	4648      	mov	r0, r9
 800380a:	9302      	str	r3, [sp, #8]
 800380c:	f000 f8c4 	bl	8003998 <_sbrk_r>
 8003810:	1c42      	adds	r2, r0, #1
 8003812:	4607      	mov	r7, r0
 8003814:	d06f      	beq.n	80038f6 <_malloc_r+0x3e2>
 8003816:	9b02      	ldr	r3, [sp, #8]
 8003818:	9a03      	ldr	r2, [sp, #12]
 800381a:	4283      	cmp	r3, r0
 800381c:	d901      	bls.n	8003822 <_malloc_r+0x30e>
 800381e:	45ab      	cmp	fp, r5
 8003820:	d169      	bne.n	80038f6 <_malloc_r+0x3e2>
 8003822:	f8df a128 	ldr.w	sl, [pc, #296]	; 800394c <_malloc_r+0x438>
 8003826:	f8df c128 	ldr.w	ip, [pc, #296]	; 8003950 <_malloc_r+0x43c>
 800382a:	f8da 0000 	ldr.w	r0, [sl]
 800382e:	42bb      	cmp	r3, r7
 8003830:	4440      	add	r0, r8
 8003832:	f8ca 0000 	str.w	r0, [sl]
 8003836:	d108      	bne.n	800384a <_malloc_r+0x336>
 8003838:	ea13 0f0c 	tst.w	r3, ip
 800383c:	d105      	bne.n	800384a <_malloc_r+0x336>
 800383e:	68ab      	ldr	r3, [r5, #8]
 8003840:	4446      	add	r6, r8
 8003842:	f046 0601 	orr.w	r6, r6, #1
 8003846:	605e      	str	r6, [r3, #4]
 8003848:	e049      	b.n	80038de <_malloc_r+0x3ca>
 800384a:	9901      	ldr	r1, [sp, #4]
 800384c:	f8d1 e000 	ldr.w	lr, [r1]
 8003850:	f1be 3fff 	cmp.w	lr, #4294967295
 8003854:	bf15      	itete	ne
 8003856:	1afb      	subne	r3, r7, r3
 8003858:	4b38      	ldreq	r3, [pc, #224]	; (800393c <_malloc_r+0x428>)
 800385a:	181b      	addne	r3, r3, r0
 800385c:	601f      	streq	r7, [r3, #0]
 800385e:	bf18      	it	ne
 8003860:	f8ca 3000 	strne.w	r3, [sl]
 8003864:	f017 0307 	ands.w	r3, r7, #7
 8003868:	bf1c      	itt	ne
 800386a:	f1c3 0308 	rsbne	r3, r3, #8
 800386e:	18ff      	addne	r7, r7, r3
 8003870:	44b8      	add	r8, r7
 8003872:	441a      	add	r2, r3
 8003874:	ea08 080c 	and.w	r8, r8, ip
 8003878:	ebc8 0802 	rsb	r8, r8, r2
 800387c:	4641      	mov	r1, r8
 800387e:	4648      	mov	r0, r9
 8003880:	f000 f88a 	bl	8003998 <_sbrk_r>
 8003884:	1c43      	adds	r3, r0, #1
 8003886:	bf04      	itt	eq
 8003888:	4638      	moveq	r0, r7
 800388a:	f04f 0800 	moveq.w	r8, #0
 800388e:	f8da 3000 	ldr.w	r3, [sl]
 8003892:	60af      	str	r7, [r5, #8]
 8003894:	1bc2      	subs	r2, r0, r7
 8003896:	4442      	add	r2, r8
 8003898:	4443      	add	r3, r8
 800389a:	f042 0201 	orr.w	r2, r2, #1
 800389e:	45ab      	cmp	fp, r5
 80038a0:	f8ca 3000 	str.w	r3, [sl]
 80038a4:	607a      	str	r2, [r7, #4]
 80038a6:	d01a      	beq.n	80038de <_malloc_r+0x3ca>
 80038a8:	2e0f      	cmp	r6, #15
 80038aa:	d802      	bhi.n	80038b2 <_malloc_r+0x39e>
 80038ac:	2301      	movs	r3, #1
 80038ae:	607b      	str	r3, [r7, #4]
 80038b0:	e021      	b.n	80038f6 <_malloc_r+0x3e2>
 80038b2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80038b6:	3e0c      	subs	r6, #12
 80038b8:	f026 0607 	bic.w	r6, r6, #7
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	4333      	orrs	r3, r6
 80038c2:	f8cb 3004 	str.w	r3, [fp, #4]
 80038c6:	eb0b 0306 	add.w	r3, fp, r6
 80038ca:	2205      	movs	r2, #5
 80038cc:	2e0f      	cmp	r6, #15
 80038ce:	605a      	str	r2, [r3, #4]
 80038d0:	609a      	str	r2, [r3, #8]
 80038d2:	d904      	bls.n	80038de <_malloc_r+0x3ca>
 80038d4:	f10b 0108 	add.w	r1, fp, #8
 80038d8:	4648      	mov	r0, r9
 80038da:	f7ff fd37 	bl	800334c <_free_r>
 80038de:	4a19      	ldr	r2, [pc, #100]	; (8003944 <_malloc_r+0x430>)
 80038e0:	f8da 3000 	ldr.w	r3, [sl]
 80038e4:	6811      	ldr	r1, [r2, #0]
 80038e6:	428b      	cmp	r3, r1
 80038e8:	bf88      	it	hi
 80038ea:	6013      	strhi	r3, [r2, #0]
 80038ec:	4a16      	ldr	r2, [pc, #88]	; (8003948 <_malloc_r+0x434>)
 80038ee:	6811      	ldr	r1, [r2, #0]
 80038f0:	428b      	cmp	r3, r1
 80038f2:	bf88      	it	hi
 80038f4:	6013      	strhi	r3, [r2, #0]
 80038f6:	68ab      	ldr	r3, [r5, #8]
 80038f8:	685a      	ldr	r2, [r3, #4]
 80038fa:	f022 0203 	bic.w	r2, r2, #3
 80038fe:	4294      	cmp	r4, r2
 8003900:	eba2 0304 	sub.w	r3, r2, r4
 8003904:	d801      	bhi.n	800390a <_malloc_r+0x3f6>
 8003906:	2b0f      	cmp	r3, #15
 8003908:	dc04      	bgt.n	8003914 <_malloc_r+0x400>
 800390a:	4648      	mov	r0, r9
 800390c:	f000 f82b 	bl	8003966 <__malloc_unlock>
 8003910:	2600      	movs	r6, #0
 8003912:	e00c      	b.n	800392e <_malloc_r+0x41a>
 8003914:	68ae      	ldr	r6, [r5, #8]
 8003916:	f044 0201 	orr.w	r2, r4, #1
 800391a:	4434      	add	r4, r6
 800391c:	f043 0301 	orr.w	r3, r3, #1
 8003920:	6072      	str	r2, [r6, #4]
 8003922:	60ac      	str	r4, [r5, #8]
 8003924:	6063      	str	r3, [r4, #4]
 8003926:	4648      	mov	r0, r9
 8003928:	f000 f81d 	bl	8003966 <__malloc_unlock>
 800392c:	3608      	adds	r6, #8
 800392e:	4630      	mov	r0, r6
 8003930:	b005      	add	sp, #20
 8003932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003936:	bf00      	nop
 8003938:	20000590 	.word	0x20000590
 800393c:	20000504 	.word	0x20000504
 8003940:	00000080 	.word	0x00000080
 8003944:	2000058c 	.word	0x2000058c
 8003948:	20000588 	.word	0x20000588
 800394c:	20000594 	.word	0x20000594
 8003950:	0000007f 	.word	0x0000007f

08003954 <memset>:
 8003954:	4402      	add	r2, r0
 8003956:	4603      	mov	r3, r0
 8003958:	4293      	cmp	r3, r2
 800395a:	d002      	beq.n	8003962 <memset+0xe>
 800395c:	f803 1b01 	strb.w	r1, [r3], #1
 8003960:	e7fa      	b.n	8003958 <memset+0x4>
 8003962:	4770      	bx	lr

08003964 <__malloc_lock>:
 8003964:	4770      	bx	lr

08003966 <__malloc_unlock>:
 8003966:	4770      	bx	lr

08003968 <printf>:
 8003968:	b40f      	push	{r0, r1, r2, r3}
 800396a:	4b0a      	ldr	r3, [pc, #40]	; (8003994 <printf+0x2c>)
 800396c:	b513      	push	{r0, r1, r4, lr}
 800396e:	681c      	ldr	r4, [r3, #0]
 8003970:	b124      	cbz	r4, 800397c <printf+0x14>
 8003972:	69a3      	ldr	r3, [r4, #24]
 8003974:	b913      	cbnz	r3, 800397c <printf+0x14>
 8003976:	4620      	mov	r0, r4
 8003978:	f002 ffe8 	bl	800694c <__sinit>
 800397c:	ab05      	add	r3, sp, #20
 800397e:	9a04      	ldr	r2, [sp, #16]
 8003980:	68a1      	ldr	r1, [r4, #8]
 8003982:	9301      	str	r3, [sp, #4]
 8003984:	4620      	mov	r0, r4
 8003986:	f001 f817 	bl	80049b8 <_vfprintf_r>
 800398a:	b002      	add	sp, #8
 800398c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003990:	b004      	add	sp, #16
 8003992:	4770      	bx	lr
 8003994:	200000f4 	.word	0x200000f4

08003998 <_sbrk_r>:
 8003998:	b538      	push	{r3, r4, r5, lr}
 800399a:	4c06      	ldr	r4, [pc, #24]	; (80039b4 <_sbrk_r+0x1c>)
 800399c:	2300      	movs	r3, #0
 800399e:	4605      	mov	r5, r0
 80039a0:	4608      	mov	r0, r1
 80039a2:	6023      	str	r3, [r4, #0]
 80039a4:	f7ff fbf4 	bl	8003190 <_sbrk>
 80039a8:	1c43      	adds	r3, r0, #1
 80039aa:	d102      	bne.n	80039b2 <_sbrk_r+0x1a>
 80039ac:	6823      	ldr	r3, [r4, #0]
 80039ae:	b103      	cbz	r3, 80039b2 <_sbrk_r+0x1a>
 80039b0:	602b      	str	r3, [r5, #0]
 80039b2:	bd38      	pop	{r3, r4, r5, pc}
 80039b4:	200006d4 	.word	0x200006d4

080039b8 <snprintf>:
 80039b8:	b40c      	push	{r2, r3}
 80039ba:	b530      	push	{r4, r5, lr}
 80039bc:	4b16      	ldr	r3, [pc, #88]	; (8003a18 <snprintf+0x60>)
 80039be:	1e0c      	subs	r4, r1, #0
 80039c0:	b09d      	sub	sp, #116	; 0x74
 80039c2:	681d      	ldr	r5, [r3, #0]
 80039c4:	da04      	bge.n	80039d0 <snprintf+0x18>
 80039c6:	238b      	movs	r3, #139	; 0x8b
 80039c8:	602b      	str	r3, [r5, #0]
 80039ca:	f04f 30ff 	mov.w	r0, #4294967295
 80039ce:	e01e      	b.n	8003a0e <snprintf+0x56>
 80039d0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80039d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80039d8:	bf14      	ite	ne
 80039da:	f104 33ff 	addne.w	r3, r4, #4294967295
 80039de:	4623      	moveq	r3, r4
 80039e0:	9304      	str	r3, [sp, #16]
 80039e2:	9307      	str	r3, [sp, #28]
 80039e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039e8:	9002      	str	r0, [sp, #8]
 80039ea:	9006      	str	r0, [sp, #24]
 80039ec:	f8ad 3016 	strh.w	r3, [sp, #22]
 80039f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80039f2:	ab21      	add	r3, sp, #132	; 0x84
 80039f4:	a902      	add	r1, sp, #8
 80039f6:	4628      	mov	r0, r5
 80039f8:	9301      	str	r3, [sp, #4]
 80039fa:	f000 f819 	bl	8003a30 <_svfprintf_r>
 80039fe:	1c43      	adds	r3, r0, #1
 8003a00:	bfbc      	itt	lt
 8003a02:	238b      	movlt	r3, #139	; 0x8b
 8003a04:	602b      	strlt	r3, [r5, #0]
 8003a06:	b114      	cbz	r4, 8003a0e <snprintf+0x56>
 8003a08:	9b02      	ldr	r3, [sp, #8]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	701a      	strb	r2, [r3, #0]
 8003a0e:	b01d      	add	sp, #116	; 0x74
 8003a10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003a14:	b002      	add	sp, #8
 8003a16:	4770      	bx	lr
 8003a18:	200000f4 	.word	0x200000f4

08003a1c <strcpy>:
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a22:	f803 2b01 	strb.w	r2, [r3], #1
 8003a26:	2a00      	cmp	r2, #0
 8003a28:	d1f9      	bne.n	8003a1e <strcpy+0x2>
 8003a2a:	4770      	bx	lr
 8003a2c:	0000      	movs	r0, r0
	...

08003a30 <_svfprintf_r>:
 8003a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a34:	b0bd      	sub	sp, #244	; 0xf4
 8003a36:	468b      	mov	fp, r1
 8003a38:	9205      	str	r2, [sp, #20]
 8003a3a:	461f      	mov	r7, r3
 8003a3c:	4682      	mov	sl, r0
 8003a3e:	f003 f969 	bl	8006d14 <_localeconv_r>
 8003a42:	6803      	ldr	r3, [r0, #0]
 8003a44:	930d      	str	r3, [sp, #52]	; 0x34
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fc fbc2 	bl	80001d0 <strlen>
 8003a4c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8003a50:	9008      	str	r0, [sp, #32]
 8003a52:	0619      	lsls	r1, r3, #24
 8003a54:	d515      	bpl.n	8003a82 <_svfprintf_r+0x52>
 8003a56:	f8db 3010 	ldr.w	r3, [fp, #16]
 8003a5a:	b993      	cbnz	r3, 8003a82 <_svfprintf_r+0x52>
 8003a5c:	2140      	movs	r1, #64	; 0x40
 8003a5e:	4650      	mov	r0, sl
 8003a60:	f7ff fd58 	bl	8003514 <_malloc_r>
 8003a64:	f8cb 0000 	str.w	r0, [fp]
 8003a68:	f8cb 0010 	str.w	r0, [fp, #16]
 8003a6c:	b930      	cbnz	r0, 8003a7c <_svfprintf_r+0x4c>
 8003a6e:	230c      	movs	r3, #12
 8003a70:	f8ca 3000 	str.w	r3, [sl]
 8003a74:	f04f 30ff 	mov.w	r0, #4294967295
 8003a78:	f000 bf95 	b.w	80049a6 <_svfprintf_r+0xf76>
 8003a7c:	2340      	movs	r3, #64	; 0x40
 8003a7e:	f8cb 3014 	str.w	r3, [fp, #20]
 8003a82:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8003ce8 <_svfprintf_r+0x2b8>
 8003a86:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	ac2c      	add	r4, sp, #176	; 0xb0
 8003a8e:	941f      	str	r4, [sp, #124]	; 0x7c
 8003a90:	9321      	str	r3, [sp, #132]	; 0x84
 8003a92:	9320      	str	r3, [sp, #128]	; 0x80
 8003a94:	9304      	str	r3, [sp, #16]
 8003a96:	9311      	str	r3, [sp, #68]	; 0x44
 8003a98:	9310      	str	r3, [sp, #64]	; 0x40
 8003a9a:	930a      	str	r3, [sp, #40]	; 0x28
 8003a9c:	9d05      	ldr	r5, [sp, #20]
 8003a9e:	462b      	mov	r3, r5
 8003aa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003aa4:	b11a      	cbz	r2, 8003aae <_svfprintf_r+0x7e>
 8003aa6:	2a25      	cmp	r2, #37	; 0x25
 8003aa8:	d001      	beq.n	8003aae <_svfprintf_r+0x7e>
 8003aaa:	461d      	mov	r5, r3
 8003aac:	e7f7      	b.n	8003a9e <_svfprintf_r+0x6e>
 8003aae:	9b05      	ldr	r3, [sp, #20]
 8003ab0:	1aee      	subs	r6, r5, r3
 8003ab2:	d017      	beq.n	8003ae4 <_svfprintf_r+0xb4>
 8003ab4:	e884 0048 	stmia.w	r4, {r3, r6}
 8003ab8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003aba:	4433      	add	r3, r6
 8003abc:	9321      	str	r3, [sp, #132]	; 0x84
 8003abe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	2b07      	cmp	r3, #7
 8003ac4:	9320      	str	r3, [sp, #128]	; 0x80
 8003ac6:	dc01      	bgt.n	8003acc <_svfprintf_r+0x9c>
 8003ac8:	3408      	adds	r4, #8
 8003aca:	e008      	b.n	8003ade <_svfprintf_r+0xae>
 8003acc:	aa1f      	add	r2, sp, #124	; 0x7c
 8003ace:	4659      	mov	r1, fp
 8003ad0:	4650      	mov	r0, sl
 8003ad2:	f003 fe7a 	bl	80077ca <__ssprint_r>
 8003ad6:	2800      	cmp	r0, #0
 8003ad8:	f040 862c 	bne.w	8004734 <_svfprintf_r+0xd04>
 8003adc:	ac2c      	add	r4, sp, #176	; 0xb0
 8003ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ae0:	4433      	add	r3, r6
 8003ae2:	930a      	str	r3, [sp, #40]	; 0x28
 8003ae4:	782b      	ldrb	r3, [r5, #0]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 861d 	beq.w	8004726 <_svfprintf_r+0xcf6>
 8003aec:	2200      	movs	r2, #0
 8003aee:	1c6b      	adds	r3, r5, #1
 8003af0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003af4:	4611      	mov	r1, r2
 8003af6:	f04f 39ff 	mov.w	r9, #4294967295
 8003afa:	9209      	str	r2, [sp, #36]	; 0x24
 8003afc:	4615      	mov	r5, r2
 8003afe:	200a      	movs	r0, #10
 8003b00:	1c5e      	adds	r6, r3, #1
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	9605      	str	r6, [sp, #20]
 8003b06:	9302      	str	r3, [sp, #8]
 8003b08:	9b02      	ldr	r3, [sp, #8]
 8003b0a:	3b20      	subs	r3, #32
 8003b0c:	2b58      	cmp	r3, #88	; 0x58
 8003b0e:	f200 8263 	bhi.w	8003fd8 <_svfprintf_r+0x5a8>
 8003b12:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003b16:	005c      	.short	0x005c
 8003b18:	02610261 	.word	0x02610261
 8003b1c:	0261006b 	.word	0x0261006b
 8003b20:	02610261 	.word	0x02610261
 8003b24:	02610261 	.word	0x02610261
 8003b28:	006e0261 	.word	0x006e0261
 8003b2c:	02610059 	.word	0x02610059
 8003b30:	007c0079 	.word	0x007c0079
 8003b34:	00a30261 	.word	0x00a30261
 8003b38:	00a600a6 	.word	0x00a600a6
 8003b3c:	00a600a6 	.word	0x00a600a6
 8003b40:	00a600a6 	.word	0x00a600a6
 8003b44:	00a600a6 	.word	0x00a600a6
 8003b48:	026100a6 	.word	0x026100a6
 8003b4c:	02610261 	.word	0x02610261
 8003b50:	02610261 	.word	0x02610261
 8003b54:	02610261 	.word	0x02610261
 8003b58:	02610261 	.word	0x02610261
 8003b5c:	00d60261 	.word	0x00d60261
 8003b60:	0261010b 	.word	0x0261010b
 8003b64:	0261010b 	.word	0x0261010b
 8003b68:	02610261 	.word	0x02610261
 8003b6c:	00b90261 	.word	0x00b90261
 8003b70:	02610261 	.word	0x02610261
 8003b74:	02610152 	.word	0x02610152
 8003b78:	02610261 	.word	0x02610261
 8003b7c:	02610261 	.word	0x02610261
 8003b80:	02610199 	.word	0x02610199
 8003b84:	00660261 	.word	0x00660261
 8003b88:	02610261 	.word	0x02610261
 8003b8c:	02610261 	.word	0x02610261
 8003b90:	02610261 	.word	0x02610261
 8003b94:	02610261 	.word	0x02610261
 8003b98:	02610261 	.word	0x02610261
 8003b9c:	006100cd 	.word	0x006100cd
 8003ba0:	010b010b 	.word	0x010b010b
 8003ba4:	00bc010b 	.word	0x00bc010b
 8003ba8:	02610061 	.word	0x02610061
 8003bac:	00bf0261 	.word	0x00bf0261
 8003bb0:	01340261 	.word	0x01340261
 8003bb4:	016f0154 	.word	0x016f0154
 8003bb8:	026100ca 	.word	0x026100ca
 8003bbc:	02610180 	.word	0x02610180
 8003bc0:	0261019b 	.word	0x0261019b
 8003bc4:	01b30261 	.word	0x01b30261
 8003bc8:	2201      	movs	r2, #1
 8003bca:	212b      	movs	r1, #43	; 0x2b
 8003bcc:	e002      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003bce:	b909      	cbnz	r1, 8003bd4 <_svfprintf_r+0x1a4>
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	2120      	movs	r1, #32
 8003bd4:	9b05      	ldr	r3, [sp, #20]
 8003bd6:	e793      	b.n	8003b00 <_svfprintf_r+0xd0>
 8003bd8:	2a00      	cmp	r2, #0
 8003bda:	d077      	beq.n	8003ccc <_svfprintf_r+0x29c>
 8003bdc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003be0:	e074      	b.n	8003ccc <_svfprintf_r+0x29c>
 8003be2:	b10a      	cbz	r2, 8003be8 <_svfprintf_r+0x1b8>
 8003be4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003be8:	4b41      	ldr	r3, [pc, #260]	; (8003cf0 <_svfprintf_r+0x2c0>)
 8003bea:	e14b      	b.n	8003e84 <_svfprintf_r+0x454>
 8003bec:	f045 0501 	orr.w	r5, r5, #1
 8003bf0:	e7f0      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003bf2:	683e      	ldr	r6, [r7, #0]
 8003bf4:	9609      	str	r6, [sp, #36]	; 0x24
 8003bf6:	2e00      	cmp	r6, #0
 8003bf8:	f107 0304 	add.w	r3, r7, #4
 8003bfc:	db01      	blt.n	8003c02 <_svfprintf_r+0x1d2>
 8003bfe:	461f      	mov	r7, r3
 8003c00:	e7e8      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003c02:	4276      	negs	r6, r6
 8003c04:	9609      	str	r6, [sp, #36]	; 0x24
 8003c06:	461f      	mov	r7, r3
 8003c08:	f045 0504 	orr.w	r5, r5, #4
 8003c0c:	e7e2      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003c0e:	9e05      	ldr	r6, [sp, #20]
 8003c10:	9b05      	ldr	r3, [sp, #20]
 8003c12:	7836      	ldrb	r6, [r6, #0]
 8003c14:	9602      	str	r6, [sp, #8]
 8003c16:	2e2a      	cmp	r6, #42	; 0x2a
 8003c18:	f103 0301 	add.w	r3, r3, #1
 8003c1c:	d002      	beq.n	8003c24 <_svfprintf_r+0x1f4>
 8003c1e:	f04f 0900 	mov.w	r9, #0
 8003c22:	e00a      	b.n	8003c3a <_svfprintf_r+0x20a>
 8003c24:	f8d7 9000 	ldr.w	r9, [r7]
 8003c28:	9305      	str	r3, [sp, #20]
 8003c2a:	1d3e      	adds	r6, r7, #4
 8003c2c:	f1b9 0f00 	cmp.w	r9, #0
 8003c30:	4637      	mov	r7, r6
 8003c32:	dacf      	bge.n	8003bd4 <_svfprintf_r+0x1a4>
 8003c34:	f04f 39ff 	mov.w	r9, #4294967295
 8003c38:	e7cc      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003c3a:	9305      	str	r3, [sp, #20]
 8003c3c:	9b02      	ldr	r3, [sp, #8]
 8003c3e:	3b30      	subs	r3, #48	; 0x30
 8003c40:	2b09      	cmp	r3, #9
 8003c42:	d808      	bhi.n	8003c56 <_svfprintf_r+0x226>
 8003c44:	fb00 3909 	mla	r9, r0, r9, r3
 8003c48:	9b05      	ldr	r3, [sp, #20]
 8003c4a:	461e      	mov	r6, r3
 8003c4c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003c50:	9302      	str	r3, [sp, #8]
 8003c52:	4633      	mov	r3, r6
 8003c54:	e7f1      	b.n	8003c3a <_svfprintf_r+0x20a>
 8003c56:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8003c5a:	e755      	b.n	8003b08 <_svfprintf_r+0xd8>
 8003c5c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003c60:	e7b8      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003c62:	2300      	movs	r3, #0
 8003c64:	9309      	str	r3, [sp, #36]	; 0x24
 8003c66:	9b02      	ldr	r3, [sp, #8]
 8003c68:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8003c6a:	3b30      	subs	r3, #48	; 0x30
 8003c6c:	fb00 3306 	mla	r3, r0, r6, r3
 8003c70:	9309      	str	r3, [sp, #36]	; 0x24
 8003c72:	9b05      	ldr	r3, [sp, #20]
 8003c74:	461e      	mov	r6, r3
 8003c76:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003c7a:	9302      	str	r3, [sp, #8]
 8003c7c:	9b02      	ldr	r3, [sp, #8]
 8003c7e:	9605      	str	r6, [sp, #20]
 8003c80:	3b30      	subs	r3, #48	; 0x30
 8003c82:	2b09      	cmp	r3, #9
 8003c84:	d9ef      	bls.n	8003c66 <_svfprintf_r+0x236>
 8003c86:	e73f      	b.n	8003b08 <_svfprintf_r+0xd8>
 8003c88:	f045 0508 	orr.w	r5, r5, #8
 8003c8c:	e7a2      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003c8e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003c92:	e79f      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003c94:	9b05      	ldr	r3, [sp, #20]
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	2b6c      	cmp	r3, #108	; 0x6c
 8003c9a:	d103      	bne.n	8003ca4 <_svfprintf_r+0x274>
 8003c9c:	9b05      	ldr	r3, [sp, #20]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	9305      	str	r3, [sp, #20]
 8003ca2:	e002      	b.n	8003caa <_svfprintf_r+0x27a>
 8003ca4:	f045 0510 	orr.w	r5, r5, #16
 8003ca8:	e794      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003caa:	f045 0520 	orr.w	r5, r5, #32
 8003cae:	e791      	b.n	8003bd4 <_svfprintf_r+0x1a4>
 8003cb0:	1d3b      	adds	r3, r7, #4
 8003cb2:	9303      	str	r3, [sp, #12]
 8003cb4:	2600      	movs	r6, #0
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003cbc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003cc0:	e199      	b.n	8003ff6 <_svfprintf_r+0x5c6>
 8003cc2:	b10a      	cbz	r2, 8003cc8 <_svfprintf_r+0x298>
 8003cc4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003cc8:	f045 0510 	orr.w	r5, r5, #16
 8003ccc:	06aa      	lsls	r2, r5, #26
 8003cce:	d511      	bpl.n	8003cf4 <_svfprintf_r+0x2c4>
 8003cd0:	3707      	adds	r7, #7
 8003cd2:	f027 0707 	bic.w	r7, r7, #7
 8003cd6:	f107 0308 	add.w	r3, r7, #8
 8003cda:	9303      	str	r3, [sp, #12]
 8003cdc:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003ce0:	e017      	b.n	8003d12 <_svfprintf_r+0x2e2>
 8003ce2:	bf00      	nop
 8003ce4:	f3af 8000 	nop.w
	...
 8003cf0:	08007de0 	.word	0x08007de0
 8003cf4:	f015 0f10 	tst.w	r5, #16
 8003cf8:	f107 0304 	add.w	r3, r7, #4
 8003cfc:	d002      	beq.n	8003d04 <_svfprintf_r+0x2d4>
 8003cfe:	9303      	str	r3, [sp, #12]
 8003d00:	683e      	ldr	r6, [r7, #0]
 8003d02:	e005      	b.n	8003d10 <_svfprintf_r+0x2e0>
 8003d04:	683e      	ldr	r6, [r7, #0]
 8003d06:	9303      	str	r3, [sp, #12]
 8003d08:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003d0c:	bf18      	it	ne
 8003d0e:	b236      	sxthne	r6, r6
 8003d10:	17f7      	asrs	r7, r6, #31
 8003d12:	2e00      	cmp	r6, #0
 8003d14:	f177 0300 	sbcs.w	r3, r7, #0
 8003d18:	f280 80de 	bge.w	8003ed8 <_svfprintf_r+0x4a8>
 8003d1c:	4276      	negs	r6, r6
 8003d1e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8003d22:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8003d26:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003d2a:	e0d5      	b.n	8003ed8 <_svfprintf_r+0x4a8>
 8003d2c:	b10a      	cbz	r2, 8003d32 <_svfprintf_r+0x302>
 8003d2e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003d32:	3707      	adds	r7, #7
 8003d34:	f027 0707 	bic.w	r7, r7, #7
 8003d38:	f107 0308 	add.w	r3, r7, #8
 8003d3c:	9303      	str	r3, [sp, #12]
 8003d3e:	ed97 7b00 	vldr	d7, [r7]
 8003d42:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003d46:	9b06      	ldr	r3, [sp, #24]
 8003d48:	9312      	str	r3, [sp, #72]	; 0x48
 8003d4a:	9b07      	ldr	r3, [sp, #28]
 8003d4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d50:	9313      	str	r3, [sp, #76]	; 0x4c
 8003d52:	f04f 32ff 	mov.w	r2, #4294967295
 8003d56:	4bab      	ldr	r3, [pc, #684]	; (8004004 <_svfprintf_r+0x5d4>)
 8003d58:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003d5c:	f7fc fee2 	bl	8000b24 <__aeabi_dcmpun>
 8003d60:	2800      	cmp	r0, #0
 8003d62:	f040 84f1 	bne.w	8004748 <_svfprintf_r+0xd18>
 8003d66:	f04f 32ff 	mov.w	r2, #4294967295
 8003d6a:	4ba6      	ldr	r3, [pc, #664]	; (8004004 <_svfprintf_r+0x5d4>)
 8003d6c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003d70:	f7fc feba 	bl	8000ae8 <__aeabi_dcmple>
 8003d74:	2800      	cmp	r0, #0
 8003d76:	f040 84e7 	bne.w	8004748 <_svfprintf_r+0xd18>
 8003d7a:	f000 bdfd 	b.w	8004978 <_svfprintf_r+0xf48>
 8003d7e:	b10a      	cbz	r2, 8003d84 <_svfprintf_r+0x354>
 8003d80:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003d84:	f015 0f20 	tst.w	r5, #32
 8003d88:	f107 0304 	add.w	r3, r7, #4
 8003d8c:	d007      	beq.n	8003d9e <_svfprintf_r+0x36e>
 8003d8e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	17ce      	asrs	r6, r1, #31
 8003d94:	4608      	mov	r0, r1
 8003d96:	4631      	mov	r1, r6
 8003d98:	e9c2 0100 	strd	r0, r1, [r2]
 8003d9c:	e00b      	b.n	8003db6 <_svfprintf_r+0x386>
 8003d9e:	06e9      	lsls	r1, r5, #27
 8003da0:	d406      	bmi.n	8003db0 <_svfprintf_r+0x380>
 8003da2:	066a      	lsls	r2, r5, #25
 8003da4:	d504      	bpl.n	8003db0 <_svfprintf_r+0x380>
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8003dac:	8011      	strh	r1, [r2, #0]
 8003dae:	e002      	b.n	8003db6 <_svfprintf_r+0x386>
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003db4:	6011      	str	r1, [r2, #0]
 8003db6:	461f      	mov	r7, r3
 8003db8:	e670      	b.n	8003a9c <_svfprintf_r+0x6c>
 8003dba:	f045 0510 	orr.w	r5, r5, #16
 8003dbe:	f015 0320 	ands.w	r3, r5, #32
 8003dc2:	d009      	beq.n	8003dd8 <_svfprintf_r+0x3a8>
 8003dc4:	3707      	adds	r7, #7
 8003dc6:	f027 0707 	bic.w	r7, r7, #7
 8003dca:	f107 0308 	add.w	r3, r7, #8
 8003dce:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003dd2:	9303      	str	r3, [sp, #12]
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	e07b      	b.n	8003ed0 <_svfprintf_r+0x4a0>
 8003dd8:	1d3a      	adds	r2, r7, #4
 8003dda:	f015 0110 	ands.w	r1, r5, #16
 8003dde:	9203      	str	r2, [sp, #12]
 8003de0:	d105      	bne.n	8003dee <_svfprintf_r+0x3be>
 8003de2:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003de6:	d002      	beq.n	8003dee <_svfprintf_r+0x3be>
 8003de8:	883e      	ldrh	r6, [r7, #0]
 8003dea:	2700      	movs	r7, #0
 8003dec:	e7f2      	b.n	8003dd4 <_svfprintf_r+0x3a4>
 8003dee:	683e      	ldr	r6, [r7, #0]
 8003df0:	2700      	movs	r7, #0
 8003df2:	e06d      	b.n	8003ed0 <_svfprintf_r+0x4a0>
 8003df4:	1d3b      	adds	r3, r7, #4
 8003df6:	9303      	str	r3, [sp, #12]
 8003df8:	2330      	movs	r3, #48	; 0x30
 8003dfa:	2278      	movs	r2, #120	; 0x78
 8003dfc:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003e00:	4b81      	ldr	r3, [pc, #516]	; (8004008 <_svfprintf_r+0x5d8>)
 8003e02:	683e      	ldr	r6, [r7, #0]
 8003e04:	9311      	str	r3, [sp, #68]	; 0x44
 8003e06:	2700      	movs	r7, #0
 8003e08:	f045 0502 	orr.w	r5, r5, #2
 8003e0c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8003e10:	2302      	movs	r3, #2
 8003e12:	9202      	str	r2, [sp, #8]
 8003e14:	e05c      	b.n	8003ed0 <_svfprintf_r+0x4a0>
 8003e16:	2600      	movs	r6, #0
 8003e18:	1d3b      	adds	r3, r7, #4
 8003e1a:	45b1      	cmp	r9, r6
 8003e1c:	9303      	str	r3, [sp, #12]
 8003e1e:	f8d7 8000 	ldr.w	r8, [r7]
 8003e22:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003e26:	db0a      	blt.n	8003e3e <_svfprintf_r+0x40e>
 8003e28:	464a      	mov	r2, r9
 8003e2a:	4631      	mov	r1, r6
 8003e2c:	4640      	mov	r0, r8
 8003e2e:	f7fc f9d7 	bl	80001e0 <memchr>
 8003e32:	2800      	cmp	r0, #0
 8003e34:	f000 80ea 	beq.w	800400c <_svfprintf_r+0x5dc>
 8003e38:	ebc8 0900 	rsb	r9, r8, r0
 8003e3c:	e0e7      	b.n	800400e <_svfprintf_r+0x5de>
 8003e3e:	4640      	mov	r0, r8
 8003e40:	f7fc f9c6 	bl	80001d0 <strlen>
 8003e44:	4681      	mov	r9, r0
 8003e46:	e0e2      	b.n	800400e <_svfprintf_r+0x5de>
 8003e48:	f045 0510 	orr.w	r5, r5, #16
 8003e4c:	06ae      	lsls	r6, r5, #26
 8003e4e:	d508      	bpl.n	8003e62 <_svfprintf_r+0x432>
 8003e50:	3707      	adds	r7, #7
 8003e52:	f027 0707 	bic.w	r7, r7, #7
 8003e56:	f107 0308 	add.w	r3, r7, #8
 8003e5a:	9303      	str	r3, [sp, #12]
 8003e5c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003e60:	e00a      	b.n	8003e78 <_svfprintf_r+0x448>
 8003e62:	1d3b      	adds	r3, r7, #4
 8003e64:	f015 0f10 	tst.w	r5, #16
 8003e68:	9303      	str	r3, [sp, #12]
 8003e6a:	d103      	bne.n	8003e74 <_svfprintf_r+0x444>
 8003e6c:	0668      	lsls	r0, r5, #25
 8003e6e:	d501      	bpl.n	8003e74 <_svfprintf_r+0x444>
 8003e70:	883e      	ldrh	r6, [r7, #0]
 8003e72:	e000      	b.n	8003e76 <_svfprintf_r+0x446>
 8003e74:	683e      	ldr	r6, [r7, #0]
 8003e76:	2700      	movs	r7, #0
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e029      	b.n	8003ed0 <_svfprintf_r+0x4a0>
 8003e7c:	b10a      	cbz	r2, 8003e82 <_svfprintf_r+0x452>
 8003e7e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003e82:	4b61      	ldr	r3, [pc, #388]	; (8004008 <_svfprintf_r+0x5d8>)
 8003e84:	9311      	str	r3, [sp, #68]	; 0x44
 8003e86:	06a9      	lsls	r1, r5, #26
 8003e88:	d508      	bpl.n	8003e9c <_svfprintf_r+0x46c>
 8003e8a:	3707      	adds	r7, #7
 8003e8c:	f027 0707 	bic.w	r7, r7, #7
 8003e90:	f107 0308 	add.w	r3, r7, #8
 8003e94:	9303      	str	r3, [sp, #12]
 8003e96:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003e9a:	e00a      	b.n	8003eb2 <_svfprintf_r+0x482>
 8003e9c:	1d3b      	adds	r3, r7, #4
 8003e9e:	f015 0f10 	tst.w	r5, #16
 8003ea2:	9303      	str	r3, [sp, #12]
 8003ea4:	d103      	bne.n	8003eae <_svfprintf_r+0x47e>
 8003ea6:	066a      	lsls	r2, r5, #25
 8003ea8:	d501      	bpl.n	8003eae <_svfprintf_r+0x47e>
 8003eaa:	883e      	ldrh	r6, [r7, #0]
 8003eac:	e000      	b.n	8003eb0 <_svfprintf_r+0x480>
 8003eae:	683e      	ldr	r6, [r7, #0]
 8003eb0:	2700      	movs	r7, #0
 8003eb2:	07eb      	lsls	r3, r5, #31
 8003eb4:	d50b      	bpl.n	8003ece <_svfprintf_r+0x49e>
 8003eb6:	ea56 0307 	orrs.w	r3, r6, r7
 8003eba:	d008      	beq.n	8003ece <_svfprintf_r+0x49e>
 8003ebc:	2330      	movs	r3, #48	; 0x30
 8003ebe:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003ec2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003ec6:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8003eca:	f045 0502 	orr.w	r5, r5, #2
 8003ece:	2302      	movs	r3, #2
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003ed6:	e000      	b.n	8003eda <_svfprintf_r+0x4aa>
 8003ed8:	2301      	movs	r3, #1
 8003eda:	f1b9 0f00 	cmp.w	r9, #0
 8003ede:	f2c0 855c 	blt.w	800499a <_svfprintf_r+0xf6a>
 8003ee2:	ea56 0207 	orrs.w	r2, r6, r7
 8003ee6:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8003eea:	d103      	bne.n	8003ef4 <_svfprintf_r+0x4c4>
 8003eec:	f1b9 0f00 	cmp.w	r9, #0
 8003ef0:	d05f      	beq.n	8003fb2 <_svfprintf_r+0x582>
 8003ef2:	e006      	b.n	8003f02 <_svfprintf_r+0x4d2>
 8003ef4:	460d      	mov	r5, r1
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d025      	beq.n	8003f46 <_svfprintf_r+0x516>
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d046      	beq.n	8003f8c <_svfprintf_r+0x55c>
 8003efe:	4629      	mov	r1, r5
 8003f00:	e007      	b.n	8003f12 <_svfprintf_r+0x4e2>
 8003f02:	460d      	mov	r5, r1
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d022      	beq.n	8003f4e <_svfprintf_r+0x51e>
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d03d      	beq.n	8003f88 <_svfprintf_r+0x558>
 8003f0c:	4629      	mov	r1, r5
 8003f0e:	2600      	movs	r6, #0
 8003f10:	2700      	movs	r7, #0
 8003f12:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003f16:	08f2      	lsrs	r2, r6, #3
 8003f18:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8003f1c:	08f8      	lsrs	r0, r7, #3
 8003f1e:	f006 0307 	and.w	r3, r6, #7
 8003f22:	4607      	mov	r7, r0
 8003f24:	4616      	mov	r6, r2
 8003f26:	3330      	adds	r3, #48	; 0x30
 8003f28:	ea56 0207 	orrs.w	r2, r6, r7
 8003f2c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003f30:	d1f1      	bne.n	8003f16 <_svfprintf_r+0x4e6>
 8003f32:	07e8      	lsls	r0, r5, #31
 8003f34:	d548      	bpl.n	8003fc8 <_svfprintf_r+0x598>
 8003f36:	2b30      	cmp	r3, #48	; 0x30
 8003f38:	d046      	beq.n	8003fc8 <_svfprintf_r+0x598>
 8003f3a:	2330      	movs	r3, #48	; 0x30
 8003f3c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8003f40:	f108 38ff 	add.w	r8, r8, #4294967295
 8003f44:	e040      	b.n	8003fc8 <_svfprintf_r+0x598>
 8003f46:	2f00      	cmp	r7, #0
 8003f48:	bf08      	it	eq
 8003f4a:	2e0a      	cmpeq	r6, #10
 8003f4c:	d205      	bcs.n	8003f5a <_svfprintf_r+0x52a>
 8003f4e:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003f52:	3630      	adds	r6, #48	; 0x30
 8003f54:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8003f58:	e029      	b.n	8003fae <_svfprintf_r+0x57e>
 8003f5a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003f5e:	4630      	mov	r0, r6
 8003f60:	4639      	mov	r1, r7
 8003f62:	220a      	movs	r2, #10
 8003f64:	2300      	movs	r3, #0
 8003f66:	f7fc fe1b 	bl	8000ba0 <__aeabi_uldivmod>
 8003f6a:	3230      	adds	r2, #48	; 0x30
 8003f6c:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8003f70:	2300      	movs	r3, #0
 8003f72:	4630      	mov	r0, r6
 8003f74:	4639      	mov	r1, r7
 8003f76:	220a      	movs	r2, #10
 8003f78:	f7fc fe12 	bl	8000ba0 <__aeabi_uldivmod>
 8003f7c:	4606      	mov	r6, r0
 8003f7e:	460f      	mov	r7, r1
 8003f80:	ea56 0307 	orrs.w	r3, r6, r7
 8003f84:	d1eb      	bne.n	8003f5e <_svfprintf_r+0x52e>
 8003f86:	e012      	b.n	8003fae <_svfprintf_r+0x57e>
 8003f88:	2600      	movs	r6, #0
 8003f8a:	2700      	movs	r7, #0
 8003f8c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003f90:	f006 030f 	and.w	r3, r6, #15
 8003f94:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8003f96:	5cd3      	ldrb	r3, [r2, r3]
 8003f98:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003f9c:	0933      	lsrs	r3, r6, #4
 8003f9e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003fa2:	093a      	lsrs	r2, r7, #4
 8003fa4:	461e      	mov	r6, r3
 8003fa6:	4617      	mov	r7, r2
 8003fa8:	ea56 0307 	orrs.w	r3, r6, r7
 8003fac:	d1f0      	bne.n	8003f90 <_svfprintf_r+0x560>
 8003fae:	4629      	mov	r1, r5
 8003fb0:	e00a      	b.n	8003fc8 <_svfprintf_r+0x598>
 8003fb2:	b93b      	cbnz	r3, 8003fc4 <_svfprintf_r+0x594>
 8003fb4:	07ea      	lsls	r2, r5, #31
 8003fb6:	d505      	bpl.n	8003fc4 <_svfprintf_r+0x594>
 8003fb8:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003fbc:	2330      	movs	r3, #48	; 0x30
 8003fbe:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8003fc2:	e001      	b.n	8003fc8 <_svfprintf_r+0x598>
 8003fc4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003fc8:	464e      	mov	r6, r9
 8003fca:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8003fce:	ebc8 0909 	rsb	r9, r8, r9
 8003fd2:	460d      	mov	r5, r1
 8003fd4:	2700      	movs	r7, #0
 8003fd6:	e01b      	b.n	8004010 <_svfprintf_r+0x5e0>
 8003fd8:	b10a      	cbz	r2, 8003fde <_svfprintf_r+0x5ae>
 8003fda:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003fde:	9b02      	ldr	r3, [sp, #8]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 83a0 	beq.w	8004726 <_svfprintf_r+0xcf6>
 8003fe6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003fea:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003fee:	2600      	movs	r6, #0
 8003ff0:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003ff4:	9703      	str	r7, [sp, #12]
 8003ff6:	f04f 0901 	mov.w	r9, #1
 8003ffa:	4637      	mov	r7, r6
 8003ffc:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8004000:	e006      	b.n	8004010 <_svfprintf_r+0x5e0>
 8004002:	bf00      	nop
 8004004:	7fefffff 	.word	0x7fefffff
 8004008:	08007df1 	.word	0x08007df1
 800400c:	4606      	mov	r6, r0
 800400e:	4637      	mov	r7, r6
 8004010:	454e      	cmp	r6, r9
 8004012:	4633      	mov	r3, r6
 8004014:	bfb8      	it	lt
 8004016:	464b      	movlt	r3, r9
 8004018:	930b      	str	r3, [sp, #44]	; 0x2c
 800401a:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800401e:	b113      	cbz	r3, 8004026 <_svfprintf_r+0x5f6>
 8004020:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004022:	3301      	adds	r3, #1
 8004024:	930b      	str	r3, [sp, #44]	; 0x2c
 8004026:	f015 0302 	ands.w	r3, r5, #2
 800402a:	9314      	str	r3, [sp, #80]	; 0x50
 800402c:	bf1e      	ittt	ne
 800402e:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8004030:	3302      	addne	r3, #2
 8004032:	930b      	strne	r3, [sp, #44]	; 0x2c
 8004034:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8004038:	9315      	str	r3, [sp, #84]	; 0x54
 800403a:	d139      	bne.n	80040b0 <_svfprintf_r+0x680>
 800403c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800403e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	2b00      	cmp	r3, #0
 8004044:	930c      	str	r3, [sp, #48]	; 0x30
 8004046:	dd33      	ble.n	80040b0 <_svfprintf_r+0x680>
 8004048:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800404a:	2b10      	cmp	r3, #16
 800404c:	4ba6      	ldr	r3, [pc, #664]	; (80042e8 <_svfprintf_r+0x8b8>)
 800404e:	6023      	str	r3, [r4, #0]
 8004050:	dd18      	ble.n	8004084 <_svfprintf_r+0x654>
 8004052:	2310      	movs	r3, #16
 8004054:	6063      	str	r3, [r4, #4]
 8004056:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004058:	3310      	adds	r3, #16
 800405a:	9321      	str	r3, [sp, #132]	; 0x84
 800405c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800405e:	3301      	adds	r3, #1
 8004060:	2b07      	cmp	r3, #7
 8004062:	9320      	str	r3, [sp, #128]	; 0x80
 8004064:	dc01      	bgt.n	800406a <_svfprintf_r+0x63a>
 8004066:	3408      	adds	r4, #8
 8004068:	e008      	b.n	800407c <_svfprintf_r+0x64c>
 800406a:	aa1f      	add	r2, sp, #124	; 0x7c
 800406c:	4659      	mov	r1, fp
 800406e:	4650      	mov	r0, sl
 8004070:	f003 fbab 	bl	80077ca <__ssprint_r>
 8004074:	2800      	cmp	r0, #0
 8004076:	f040 835d 	bne.w	8004734 <_svfprintf_r+0xd04>
 800407a:	ac2c      	add	r4, sp, #176	; 0xb0
 800407c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800407e:	3b10      	subs	r3, #16
 8004080:	930c      	str	r3, [sp, #48]	; 0x30
 8004082:	e7e1      	b.n	8004048 <_svfprintf_r+0x618>
 8004084:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004086:	6063      	str	r3, [r4, #4]
 8004088:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800408a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800408c:	4413      	add	r3, r2
 800408e:	9321      	str	r3, [sp, #132]	; 0x84
 8004090:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004092:	3301      	adds	r3, #1
 8004094:	2b07      	cmp	r3, #7
 8004096:	9320      	str	r3, [sp, #128]	; 0x80
 8004098:	dc01      	bgt.n	800409e <_svfprintf_r+0x66e>
 800409a:	3408      	adds	r4, #8
 800409c:	e008      	b.n	80040b0 <_svfprintf_r+0x680>
 800409e:	aa1f      	add	r2, sp, #124	; 0x7c
 80040a0:	4659      	mov	r1, fp
 80040a2:	4650      	mov	r0, sl
 80040a4:	f003 fb91 	bl	80077ca <__ssprint_r>
 80040a8:	2800      	cmp	r0, #0
 80040aa:	f040 8343 	bne.w	8004734 <_svfprintf_r+0xd04>
 80040ae:	ac2c      	add	r4, sp, #176	; 0xb0
 80040b0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80040b4:	b1bb      	cbz	r3, 80040e6 <_svfprintf_r+0x6b6>
 80040b6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80040ba:	6023      	str	r3, [r4, #0]
 80040bc:	2301      	movs	r3, #1
 80040be:	6063      	str	r3, [r4, #4]
 80040c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040c2:	3301      	adds	r3, #1
 80040c4:	9321      	str	r3, [sp, #132]	; 0x84
 80040c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040c8:	3301      	adds	r3, #1
 80040ca:	2b07      	cmp	r3, #7
 80040cc:	9320      	str	r3, [sp, #128]	; 0x80
 80040ce:	dc01      	bgt.n	80040d4 <_svfprintf_r+0x6a4>
 80040d0:	3408      	adds	r4, #8
 80040d2:	e008      	b.n	80040e6 <_svfprintf_r+0x6b6>
 80040d4:	aa1f      	add	r2, sp, #124	; 0x7c
 80040d6:	4659      	mov	r1, fp
 80040d8:	4650      	mov	r0, sl
 80040da:	f003 fb76 	bl	80077ca <__ssprint_r>
 80040de:	2800      	cmp	r0, #0
 80040e0:	f040 8328 	bne.w	8004734 <_svfprintf_r+0xd04>
 80040e4:	ac2c      	add	r4, sp, #176	; 0xb0
 80040e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80040e8:	b1b3      	cbz	r3, 8004118 <_svfprintf_r+0x6e8>
 80040ea:	ab18      	add	r3, sp, #96	; 0x60
 80040ec:	6023      	str	r3, [r4, #0]
 80040ee:	2302      	movs	r3, #2
 80040f0:	6063      	str	r3, [r4, #4]
 80040f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040f4:	3302      	adds	r3, #2
 80040f6:	9321      	str	r3, [sp, #132]	; 0x84
 80040f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040fa:	3301      	adds	r3, #1
 80040fc:	2b07      	cmp	r3, #7
 80040fe:	9320      	str	r3, [sp, #128]	; 0x80
 8004100:	dc01      	bgt.n	8004106 <_svfprintf_r+0x6d6>
 8004102:	3408      	adds	r4, #8
 8004104:	e008      	b.n	8004118 <_svfprintf_r+0x6e8>
 8004106:	aa1f      	add	r2, sp, #124	; 0x7c
 8004108:	4659      	mov	r1, fp
 800410a:	4650      	mov	r0, sl
 800410c:	f003 fb5d 	bl	80077ca <__ssprint_r>
 8004110:	2800      	cmp	r0, #0
 8004112:	f040 830f 	bne.w	8004734 <_svfprintf_r+0xd04>
 8004116:	ac2c      	add	r4, sp, #176	; 0xb0
 8004118:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800411a:	2b80      	cmp	r3, #128	; 0x80
 800411c:	d135      	bne.n	800418a <_svfprintf_r+0x75a>
 800411e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004120:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	2b00      	cmp	r3, #0
 8004126:	dd30      	ble.n	800418a <_svfprintf_r+0x75a>
 8004128:	4a70      	ldr	r2, [pc, #448]	; (80042ec <_svfprintf_r+0x8bc>)
 800412a:	6022      	str	r2, [r4, #0]
 800412c:	2b10      	cmp	r3, #16
 800412e:	dd18      	ble.n	8004162 <_svfprintf_r+0x732>
 8004130:	2210      	movs	r2, #16
 8004132:	6062      	str	r2, [r4, #4]
 8004134:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004136:	3210      	adds	r2, #16
 8004138:	9221      	str	r2, [sp, #132]	; 0x84
 800413a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800413c:	3201      	adds	r2, #1
 800413e:	2a07      	cmp	r2, #7
 8004140:	9220      	str	r2, [sp, #128]	; 0x80
 8004142:	dc01      	bgt.n	8004148 <_svfprintf_r+0x718>
 8004144:	3408      	adds	r4, #8
 8004146:	e00a      	b.n	800415e <_svfprintf_r+0x72e>
 8004148:	aa1f      	add	r2, sp, #124	; 0x7c
 800414a:	4659      	mov	r1, fp
 800414c:	4650      	mov	r0, sl
 800414e:	930c      	str	r3, [sp, #48]	; 0x30
 8004150:	f003 fb3b 	bl	80077ca <__ssprint_r>
 8004154:	2800      	cmp	r0, #0
 8004156:	f040 82ed 	bne.w	8004734 <_svfprintf_r+0xd04>
 800415a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800415c:	ac2c      	add	r4, sp, #176	; 0xb0
 800415e:	3b10      	subs	r3, #16
 8004160:	e7e2      	b.n	8004128 <_svfprintf_r+0x6f8>
 8004162:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004164:	6063      	str	r3, [r4, #4]
 8004166:	4413      	add	r3, r2
 8004168:	9321      	str	r3, [sp, #132]	; 0x84
 800416a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800416c:	3301      	adds	r3, #1
 800416e:	2b07      	cmp	r3, #7
 8004170:	9320      	str	r3, [sp, #128]	; 0x80
 8004172:	dc01      	bgt.n	8004178 <_svfprintf_r+0x748>
 8004174:	3408      	adds	r4, #8
 8004176:	e008      	b.n	800418a <_svfprintf_r+0x75a>
 8004178:	aa1f      	add	r2, sp, #124	; 0x7c
 800417a:	4659      	mov	r1, fp
 800417c:	4650      	mov	r0, sl
 800417e:	f003 fb24 	bl	80077ca <__ssprint_r>
 8004182:	2800      	cmp	r0, #0
 8004184:	f040 82d6 	bne.w	8004734 <_svfprintf_r+0xd04>
 8004188:	ac2c      	add	r4, sp, #176	; 0xb0
 800418a:	ebc9 0606 	rsb	r6, r9, r6
 800418e:	2e00      	cmp	r6, #0
 8004190:	dd2e      	ble.n	80041f0 <_svfprintf_r+0x7c0>
 8004192:	4b56      	ldr	r3, [pc, #344]	; (80042ec <_svfprintf_r+0x8bc>)
 8004194:	6023      	str	r3, [r4, #0]
 8004196:	2e10      	cmp	r6, #16
 8004198:	dd16      	ble.n	80041c8 <_svfprintf_r+0x798>
 800419a:	2310      	movs	r3, #16
 800419c:	6063      	str	r3, [r4, #4]
 800419e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041a0:	3310      	adds	r3, #16
 80041a2:	9321      	str	r3, [sp, #132]	; 0x84
 80041a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041a6:	3301      	adds	r3, #1
 80041a8:	2b07      	cmp	r3, #7
 80041aa:	9320      	str	r3, [sp, #128]	; 0x80
 80041ac:	dc01      	bgt.n	80041b2 <_svfprintf_r+0x782>
 80041ae:	3408      	adds	r4, #8
 80041b0:	e008      	b.n	80041c4 <_svfprintf_r+0x794>
 80041b2:	aa1f      	add	r2, sp, #124	; 0x7c
 80041b4:	4659      	mov	r1, fp
 80041b6:	4650      	mov	r0, sl
 80041b8:	f003 fb07 	bl	80077ca <__ssprint_r>
 80041bc:	2800      	cmp	r0, #0
 80041be:	f040 82b9 	bne.w	8004734 <_svfprintf_r+0xd04>
 80041c2:	ac2c      	add	r4, sp, #176	; 0xb0
 80041c4:	3e10      	subs	r6, #16
 80041c6:	e7e4      	b.n	8004192 <_svfprintf_r+0x762>
 80041c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041ca:	9821      	ldr	r0, [sp, #132]	; 0x84
 80041cc:	6066      	str	r6, [r4, #4]
 80041ce:	3301      	adds	r3, #1
 80041d0:	4406      	add	r6, r0
 80041d2:	2b07      	cmp	r3, #7
 80041d4:	9621      	str	r6, [sp, #132]	; 0x84
 80041d6:	9320      	str	r3, [sp, #128]	; 0x80
 80041d8:	dc01      	bgt.n	80041de <_svfprintf_r+0x7ae>
 80041da:	3408      	adds	r4, #8
 80041dc:	e008      	b.n	80041f0 <_svfprintf_r+0x7c0>
 80041de:	aa1f      	add	r2, sp, #124	; 0x7c
 80041e0:	4659      	mov	r1, fp
 80041e2:	4650      	mov	r0, sl
 80041e4:	f003 faf1 	bl	80077ca <__ssprint_r>
 80041e8:	2800      	cmp	r0, #0
 80041ea:	f040 82a3 	bne.w	8004734 <_svfprintf_r+0xd04>
 80041ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80041f0:	05eb      	lsls	r3, r5, #23
 80041f2:	d414      	bmi.n	800421e <_svfprintf_r+0x7ee>
 80041f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041f6:	e884 0300 	stmia.w	r4, {r8, r9}
 80041fa:	444b      	add	r3, r9
 80041fc:	9321      	str	r3, [sp, #132]	; 0x84
 80041fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004200:	3301      	adds	r3, #1
 8004202:	2b07      	cmp	r3, #7
 8004204:	9320      	str	r3, [sp, #128]	; 0x80
 8004206:	f340 8244 	ble.w	8004692 <_svfprintf_r+0xc62>
 800420a:	aa1f      	add	r2, sp, #124	; 0x7c
 800420c:	4659      	mov	r1, fp
 800420e:	4650      	mov	r0, sl
 8004210:	f003 fadb 	bl	80077ca <__ssprint_r>
 8004214:	2800      	cmp	r0, #0
 8004216:	f040 828d 	bne.w	8004734 <_svfprintf_r+0xd04>
 800421a:	ac2c      	add	r4, sp, #176	; 0xb0
 800421c:	e23a      	b.n	8004694 <_svfprintf_r+0xc64>
 800421e:	9b02      	ldr	r3, [sp, #8]
 8004220:	2b65      	cmp	r3, #101	; 0x65
 8004222:	f340 81ad 	ble.w	8004580 <_svfprintf_r+0xb50>
 8004226:	2200      	movs	r2, #0
 8004228:	2300      	movs	r3, #0
 800422a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800422e:	f7fc fc47 	bl	8000ac0 <__aeabi_dcmpeq>
 8004232:	2800      	cmp	r0, #0
 8004234:	d05e      	beq.n	80042f4 <_svfprintf_r+0x8c4>
 8004236:	4b2e      	ldr	r3, [pc, #184]	; (80042f0 <_svfprintf_r+0x8c0>)
 8004238:	6023      	str	r3, [r4, #0]
 800423a:	2301      	movs	r3, #1
 800423c:	6063      	str	r3, [r4, #4]
 800423e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004240:	3301      	adds	r3, #1
 8004242:	9321      	str	r3, [sp, #132]	; 0x84
 8004244:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004246:	3301      	adds	r3, #1
 8004248:	2b07      	cmp	r3, #7
 800424a:	9320      	str	r3, [sp, #128]	; 0x80
 800424c:	dc01      	bgt.n	8004252 <_svfprintf_r+0x822>
 800424e:	3408      	adds	r4, #8
 8004250:	e008      	b.n	8004264 <_svfprintf_r+0x834>
 8004252:	aa1f      	add	r2, sp, #124	; 0x7c
 8004254:	4659      	mov	r1, fp
 8004256:	4650      	mov	r0, sl
 8004258:	f003 fab7 	bl	80077ca <__ssprint_r>
 800425c:	2800      	cmp	r0, #0
 800425e:	f040 8269 	bne.w	8004734 <_svfprintf_r+0xd04>
 8004262:	ac2c      	add	r4, sp, #176	; 0xb0
 8004264:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004266:	9a04      	ldr	r2, [sp, #16]
 8004268:	4293      	cmp	r3, r2
 800426a:	db02      	blt.n	8004272 <_svfprintf_r+0x842>
 800426c:	07ee      	lsls	r6, r5, #31
 800426e:	f140 8211 	bpl.w	8004694 <_svfprintf_r+0xc64>
 8004272:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004274:	6023      	str	r3, [r4, #0]
 8004276:	9b08      	ldr	r3, [sp, #32]
 8004278:	6063      	str	r3, [r4, #4]
 800427a:	9a08      	ldr	r2, [sp, #32]
 800427c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800427e:	4413      	add	r3, r2
 8004280:	9321      	str	r3, [sp, #132]	; 0x84
 8004282:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004284:	3301      	adds	r3, #1
 8004286:	2b07      	cmp	r3, #7
 8004288:	9320      	str	r3, [sp, #128]	; 0x80
 800428a:	dc01      	bgt.n	8004290 <_svfprintf_r+0x860>
 800428c:	3408      	adds	r4, #8
 800428e:	e008      	b.n	80042a2 <_svfprintf_r+0x872>
 8004290:	aa1f      	add	r2, sp, #124	; 0x7c
 8004292:	4659      	mov	r1, fp
 8004294:	4650      	mov	r0, sl
 8004296:	f003 fa98 	bl	80077ca <__ssprint_r>
 800429a:	2800      	cmp	r0, #0
 800429c:	f040 824a 	bne.w	8004734 <_svfprintf_r+0xd04>
 80042a0:	ac2c      	add	r4, sp, #176	; 0xb0
 80042a2:	9b04      	ldr	r3, [sp, #16]
 80042a4:	1e5e      	subs	r6, r3, #1
 80042a6:	2e00      	cmp	r6, #0
 80042a8:	f340 81f4 	ble.w	8004694 <_svfprintf_r+0xc64>
 80042ac:	4f0f      	ldr	r7, [pc, #60]	; (80042ec <_svfprintf_r+0x8bc>)
 80042ae:	f04f 0810 	mov.w	r8, #16
 80042b2:	2e10      	cmp	r6, #16
 80042b4:	f340 8159 	ble.w	800456a <_svfprintf_r+0xb3a>
 80042b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042ba:	3310      	adds	r3, #16
 80042bc:	9321      	str	r3, [sp, #132]	; 0x84
 80042be:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80042c0:	3301      	adds	r3, #1
 80042c2:	2b07      	cmp	r3, #7
 80042c4:	e884 0180 	stmia.w	r4, {r7, r8}
 80042c8:	9320      	str	r3, [sp, #128]	; 0x80
 80042ca:	dc01      	bgt.n	80042d0 <_svfprintf_r+0x8a0>
 80042cc:	3408      	adds	r4, #8
 80042ce:	e008      	b.n	80042e2 <_svfprintf_r+0x8b2>
 80042d0:	aa1f      	add	r2, sp, #124	; 0x7c
 80042d2:	4659      	mov	r1, fp
 80042d4:	4650      	mov	r0, sl
 80042d6:	f003 fa78 	bl	80077ca <__ssprint_r>
 80042da:	2800      	cmp	r0, #0
 80042dc:	f040 822a 	bne.w	8004734 <_svfprintf_r+0xd04>
 80042e0:	ac2c      	add	r4, sp, #176	; 0xb0
 80042e2:	3e10      	subs	r6, #16
 80042e4:	e7e5      	b.n	80042b2 <_svfprintf_r+0x882>
 80042e6:	bf00      	nop
 80042e8:	08007e04 	.word	0x08007e04
 80042ec:	08007dc0 	.word	0x08007dc0
 80042f0:	08007e02 	.word	0x08007e02
 80042f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	dc7c      	bgt.n	80043f4 <_svfprintf_r+0x9c4>
 80042fa:	4b9f      	ldr	r3, [pc, #636]	; (8004578 <_svfprintf_r+0xb48>)
 80042fc:	6023      	str	r3, [r4, #0]
 80042fe:	2301      	movs	r3, #1
 8004300:	6063      	str	r3, [r4, #4]
 8004302:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004304:	3301      	adds	r3, #1
 8004306:	9321      	str	r3, [sp, #132]	; 0x84
 8004308:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800430a:	3301      	adds	r3, #1
 800430c:	2b07      	cmp	r3, #7
 800430e:	9320      	str	r3, [sp, #128]	; 0x80
 8004310:	dc01      	bgt.n	8004316 <_svfprintf_r+0x8e6>
 8004312:	3408      	adds	r4, #8
 8004314:	e008      	b.n	8004328 <_svfprintf_r+0x8f8>
 8004316:	aa1f      	add	r2, sp, #124	; 0x7c
 8004318:	4659      	mov	r1, fp
 800431a:	4650      	mov	r0, sl
 800431c:	f003 fa55 	bl	80077ca <__ssprint_r>
 8004320:	2800      	cmp	r0, #0
 8004322:	f040 8207 	bne.w	8004734 <_svfprintf_r+0xd04>
 8004326:	ac2c      	add	r4, sp, #176	; 0xb0
 8004328:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800432a:	b923      	cbnz	r3, 8004336 <_svfprintf_r+0x906>
 800432c:	9b04      	ldr	r3, [sp, #16]
 800432e:	b913      	cbnz	r3, 8004336 <_svfprintf_r+0x906>
 8004330:	07e8      	lsls	r0, r5, #31
 8004332:	f140 81af 	bpl.w	8004694 <_svfprintf_r+0xc64>
 8004336:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004338:	6023      	str	r3, [r4, #0]
 800433a:	9b08      	ldr	r3, [sp, #32]
 800433c:	6063      	str	r3, [r4, #4]
 800433e:	9a08      	ldr	r2, [sp, #32]
 8004340:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004342:	4413      	add	r3, r2
 8004344:	9321      	str	r3, [sp, #132]	; 0x84
 8004346:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004348:	3301      	adds	r3, #1
 800434a:	2b07      	cmp	r3, #7
 800434c:	9320      	str	r3, [sp, #128]	; 0x80
 800434e:	dc02      	bgt.n	8004356 <_svfprintf_r+0x926>
 8004350:	f104 0308 	add.w	r3, r4, #8
 8004354:	e008      	b.n	8004368 <_svfprintf_r+0x938>
 8004356:	aa1f      	add	r2, sp, #124	; 0x7c
 8004358:	4659      	mov	r1, fp
 800435a:	4650      	mov	r0, sl
 800435c:	f003 fa35 	bl	80077ca <__ssprint_r>
 8004360:	2800      	cmp	r0, #0
 8004362:	f040 81e7 	bne.w	8004734 <_svfprintf_r+0xd04>
 8004366:	ab2c      	add	r3, sp, #176	; 0xb0
 8004368:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800436a:	4276      	negs	r6, r6
 800436c:	2e00      	cmp	r6, #0
 800436e:	dd30      	ble.n	80043d2 <_svfprintf_r+0x9a2>
 8004370:	4f82      	ldr	r7, [pc, #520]	; (800457c <_svfprintf_r+0xb4c>)
 8004372:	2410      	movs	r4, #16
 8004374:	2e10      	cmp	r6, #16
 8004376:	dd16      	ble.n	80043a6 <_svfprintf_r+0x976>
 8004378:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800437a:	601f      	str	r7, [r3, #0]
 800437c:	3210      	adds	r2, #16
 800437e:	9221      	str	r2, [sp, #132]	; 0x84
 8004380:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004382:	605c      	str	r4, [r3, #4]
 8004384:	3201      	adds	r2, #1
 8004386:	2a07      	cmp	r2, #7
 8004388:	9220      	str	r2, [sp, #128]	; 0x80
 800438a:	dc01      	bgt.n	8004390 <_svfprintf_r+0x960>
 800438c:	3308      	adds	r3, #8
 800438e:	e008      	b.n	80043a2 <_svfprintf_r+0x972>
 8004390:	aa1f      	add	r2, sp, #124	; 0x7c
 8004392:	4659      	mov	r1, fp
 8004394:	4650      	mov	r0, sl
 8004396:	f003 fa18 	bl	80077ca <__ssprint_r>
 800439a:	2800      	cmp	r0, #0
 800439c:	f040 81ca 	bne.w	8004734 <_svfprintf_r+0xd04>
 80043a0:	ab2c      	add	r3, sp, #176	; 0xb0
 80043a2:	3e10      	subs	r6, #16
 80043a4:	e7e6      	b.n	8004374 <_svfprintf_r+0x944>
 80043a6:	4a75      	ldr	r2, [pc, #468]	; (800457c <_svfprintf_r+0xb4c>)
 80043a8:	e883 0044 	stmia.w	r3, {r2, r6}
 80043ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80043ae:	4416      	add	r6, r2
 80043b0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80043b2:	9621      	str	r6, [sp, #132]	; 0x84
 80043b4:	3201      	adds	r2, #1
 80043b6:	2a07      	cmp	r2, #7
 80043b8:	9220      	str	r2, [sp, #128]	; 0x80
 80043ba:	dc01      	bgt.n	80043c0 <_svfprintf_r+0x990>
 80043bc:	3308      	adds	r3, #8
 80043be:	e008      	b.n	80043d2 <_svfprintf_r+0x9a2>
 80043c0:	aa1f      	add	r2, sp, #124	; 0x7c
 80043c2:	4659      	mov	r1, fp
 80043c4:	4650      	mov	r0, sl
 80043c6:	f003 fa00 	bl	80077ca <__ssprint_r>
 80043ca:	2800      	cmp	r0, #0
 80043cc:	f040 81b2 	bne.w	8004734 <_svfprintf_r+0xd04>
 80043d0:	ab2c      	add	r3, sp, #176	; 0xb0
 80043d2:	9a04      	ldr	r2, [sp, #16]
 80043d4:	605a      	str	r2, [r3, #4]
 80043d6:	9904      	ldr	r1, [sp, #16]
 80043d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80043da:	f8c3 8000 	str.w	r8, [r3]
 80043de:	440a      	add	r2, r1
 80043e0:	9221      	str	r2, [sp, #132]	; 0x84
 80043e2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80043e4:	3201      	adds	r2, #1
 80043e6:	2a07      	cmp	r2, #7
 80043e8:	9220      	str	r2, [sp, #128]	; 0x80
 80043ea:	f73f af0e 	bgt.w	800420a <_svfprintf_r+0x7da>
 80043ee:	f103 0408 	add.w	r4, r3, #8
 80043f2:	e14f      	b.n	8004694 <_svfprintf_r+0xc64>
 80043f4:	9b04      	ldr	r3, [sp, #16]
 80043f6:	42bb      	cmp	r3, r7
 80043f8:	bfa8      	it	ge
 80043fa:	463b      	movge	r3, r7
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	461e      	mov	r6, r3
 8004400:	dd15      	ble.n	800442e <_svfprintf_r+0x9fe>
 8004402:	6063      	str	r3, [r4, #4]
 8004404:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004406:	f8c4 8000 	str.w	r8, [r4]
 800440a:	4433      	add	r3, r6
 800440c:	9321      	str	r3, [sp, #132]	; 0x84
 800440e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004410:	3301      	adds	r3, #1
 8004412:	2b07      	cmp	r3, #7
 8004414:	9320      	str	r3, [sp, #128]	; 0x80
 8004416:	dc01      	bgt.n	800441c <_svfprintf_r+0x9ec>
 8004418:	3408      	adds	r4, #8
 800441a:	e008      	b.n	800442e <_svfprintf_r+0x9fe>
 800441c:	aa1f      	add	r2, sp, #124	; 0x7c
 800441e:	4659      	mov	r1, fp
 8004420:	4650      	mov	r0, sl
 8004422:	f003 f9d2 	bl	80077ca <__ssprint_r>
 8004426:	2800      	cmp	r0, #0
 8004428:	f040 8184 	bne.w	8004734 <_svfprintf_r+0xd04>
 800442c:	ac2c      	add	r4, sp, #176	; 0xb0
 800442e:	2e00      	cmp	r6, #0
 8004430:	bfac      	ite	ge
 8004432:	1bbe      	subge	r6, r7, r6
 8004434:	463e      	movlt	r6, r7
 8004436:	2e00      	cmp	r6, #0
 8004438:	dd30      	ble.n	800449c <_svfprintf_r+0xa6c>
 800443a:	f04f 0910 	mov.w	r9, #16
 800443e:	4b4f      	ldr	r3, [pc, #316]	; (800457c <_svfprintf_r+0xb4c>)
 8004440:	6023      	str	r3, [r4, #0]
 8004442:	2e10      	cmp	r6, #16
 8004444:	dd16      	ble.n	8004474 <_svfprintf_r+0xa44>
 8004446:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004448:	f8c4 9004 	str.w	r9, [r4, #4]
 800444c:	3310      	adds	r3, #16
 800444e:	9321      	str	r3, [sp, #132]	; 0x84
 8004450:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004452:	3301      	adds	r3, #1
 8004454:	2b07      	cmp	r3, #7
 8004456:	9320      	str	r3, [sp, #128]	; 0x80
 8004458:	dc01      	bgt.n	800445e <_svfprintf_r+0xa2e>
 800445a:	3408      	adds	r4, #8
 800445c:	e008      	b.n	8004470 <_svfprintf_r+0xa40>
 800445e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004460:	4659      	mov	r1, fp
 8004462:	4650      	mov	r0, sl
 8004464:	f003 f9b1 	bl	80077ca <__ssprint_r>
 8004468:	2800      	cmp	r0, #0
 800446a:	f040 8163 	bne.w	8004734 <_svfprintf_r+0xd04>
 800446e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004470:	3e10      	subs	r6, #16
 8004472:	e7e4      	b.n	800443e <_svfprintf_r+0xa0e>
 8004474:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004476:	6066      	str	r6, [r4, #4]
 8004478:	441e      	add	r6, r3
 800447a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800447c:	9621      	str	r6, [sp, #132]	; 0x84
 800447e:	3301      	adds	r3, #1
 8004480:	2b07      	cmp	r3, #7
 8004482:	9320      	str	r3, [sp, #128]	; 0x80
 8004484:	dc01      	bgt.n	800448a <_svfprintf_r+0xa5a>
 8004486:	3408      	adds	r4, #8
 8004488:	e008      	b.n	800449c <_svfprintf_r+0xa6c>
 800448a:	aa1f      	add	r2, sp, #124	; 0x7c
 800448c:	4659      	mov	r1, fp
 800448e:	4650      	mov	r0, sl
 8004490:	f003 f99b 	bl	80077ca <__ssprint_r>
 8004494:	2800      	cmp	r0, #0
 8004496:	f040 814d 	bne.w	8004734 <_svfprintf_r+0xd04>
 800449a:	ac2c      	add	r4, sp, #176	; 0xb0
 800449c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800449e:	9a04      	ldr	r2, [sp, #16]
 80044a0:	4293      	cmp	r3, r2
 80044a2:	4447      	add	r7, r8
 80044a4:	db01      	blt.n	80044aa <_svfprintf_r+0xa7a>
 80044a6:	07e9      	lsls	r1, r5, #31
 80044a8:	d517      	bpl.n	80044da <_svfprintf_r+0xaaa>
 80044aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	9b08      	ldr	r3, [sp, #32]
 80044b0:	6063      	str	r3, [r4, #4]
 80044b2:	9a08      	ldr	r2, [sp, #32]
 80044b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044b6:	4413      	add	r3, r2
 80044b8:	9321      	str	r3, [sp, #132]	; 0x84
 80044ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80044bc:	3301      	adds	r3, #1
 80044be:	2b07      	cmp	r3, #7
 80044c0:	9320      	str	r3, [sp, #128]	; 0x80
 80044c2:	dc01      	bgt.n	80044c8 <_svfprintf_r+0xa98>
 80044c4:	3408      	adds	r4, #8
 80044c6:	e008      	b.n	80044da <_svfprintf_r+0xaaa>
 80044c8:	aa1f      	add	r2, sp, #124	; 0x7c
 80044ca:	4659      	mov	r1, fp
 80044cc:	4650      	mov	r0, sl
 80044ce:	f003 f97c 	bl	80077ca <__ssprint_r>
 80044d2:	2800      	cmp	r0, #0
 80044d4:	f040 812e 	bne.w	8004734 <_svfprintf_r+0xd04>
 80044d8:	ac2c      	add	r4, sp, #176	; 0xb0
 80044da:	9b04      	ldr	r3, [sp, #16]
 80044dc:	9a04      	ldr	r2, [sp, #16]
 80044de:	eb08 0603 	add.w	r6, r8, r3
 80044e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044e4:	1bf6      	subs	r6, r6, r7
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	429e      	cmp	r6, r3
 80044ea:	bfa8      	it	ge
 80044ec:	461e      	movge	r6, r3
 80044ee:	2e00      	cmp	r6, #0
 80044f0:	dd14      	ble.n	800451c <_svfprintf_r+0xaec>
 80044f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044f4:	6027      	str	r7, [r4, #0]
 80044f6:	4433      	add	r3, r6
 80044f8:	9321      	str	r3, [sp, #132]	; 0x84
 80044fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80044fc:	6066      	str	r6, [r4, #4]
 80044fe:	3301      	adds	r3, #1
 8004500:	2b07      	cmp	r3, #7
 8004502:	9320      	str	r3, [sp, #128]	; 0x80
 8004504:	dc01      	bgt.n	800450a <_svfprintf_r+0xada>
 8004506:	3408      	adds	r4, #8
 8004508:	e008      	b.n	800451c <_svfprintf_r+0xaec>
 800450a:	aa1f      	add	r2, sp, #124	; 0x7c
 800450c:	4659      	mov	r1, fp
 800450e:	4650      	mov	r0, sl
 8004510:	f003 f95b 	bl	80077ca <__ssprint_r>
 8004514:	2800      	cmp	r0, #0
 8004516:	f040 810d 	bne.w	8004734 <_svfprintf_r+0xd04>
 800451a:	ac2c      	add	r4, sp, #176	; 0xb0
 800451c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800451e:	9a04      	ldr	r2, [sp, #16]
 8004520:	2e00      	cmp	r6, #0
 8004522:	eba2 0303 	sub.w	r3, r2, r3
 8004526:	bfac      	ite	ge
 8004528:	1b9e      	subge	r6, r3, r6
 800452a:	461e      	movlt	r6, r3
 800452c:	2e00      	cmp	r6, #0
 800452e:	f340 80b1 	ble.w	8004694 <_svfprintf_r+0xc64>
 8004532:	4f12      	ldr	r7, [pc, #72]	; (800457c <_svfprintf_r+0xb4c>)
 8004534:	f04f 0810 	mov.w	r8, #16
 8004538:	2e10      	cmp	r6, #16
 800453a:	dd16      	ble.n	800456a <_svfprintf_r+0xb3a>
 800453c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800453e:	3310      	adds	r3, #16
 8004540:	9321      	str	r3, [sp, #132]	; 0x84
 8004542:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004544:	3301      	adds	r3, #1
 8004546:	2b07      	cmp	r3, #7
 8004548:	e884 0180 	stmia.w	r4, {r7, r8}
 800454c:	9320      	str	r3, [sp, #128]	; 0x80
 800454e:	dc01      	bgt.n	8004554 <_svfprintf_r+0xb24>
 8004550:	3408      	adds	r4, #8
 8004552:	e008      	b.n	8004566 <_svfprintf_r+0xb36>
 8004554:	aa1f      	add	r2, sp, #124	; 0x7c
 8004556:	4659      	mov	r1, fp
 8004558:	4650      	mov	r0, sl
 800455a:	f003 f936 	bl	80077ca <__ssprint_r>
 800455e:	2800      	cmp	r0, #0
 8004560:	f040 80e8 	bne.w	8004734 <_svfprintf_r+0xd04>
 8004564:	ac2c      	add	r4, sp, #176	; 0xb0
 8004566:	3e10      	subs	r6, #16
 8004568:	e7e6      	b.n	8004538 <_svfprintf_r+0xb08>
 800456a:	4b04      	ldr	r3, [pc, #16]	; (800457c <_svfprintf_r+0xb4c>)
 800456c:	e884 0048 	stmia.w	r4, {r3, r6}
 8004570:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004572:	441e      	add	r6, r3
 8004574:	9621      	str	r6, [sp, #132]	; 0x84
 8004576:	e642      	b.n	80041fe <_svfprintf_r+0x7ce>
 8004578:	08007e02 	.word	0x08007e02
 800457c:	08007dc0 	.word	0x08007dc0
 8004580:	9b04      	ldr	r3, [sp, #16]
 8004582:	2b01      	cmp	r3, #1
 8004584:	dc01      	bgt.n	800458a <_svfprintf_r+0xb5a>
 8004586:	07ea      	lsls	r2, r5, #31
 8004588:	d573      	bpl.n	8004672 <_svfprintf_r+0xc42>
 800458a:	2301      	movs	r3, #1
 800458c:	6063      	str	r3, [r4, #4]
 800458e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004590:	f8c4 8000 	str.w	r8, [r4]
 8004594:	3301      	adds	r3, #1
 8004596:	9321      	str	r3, [sp, #132]	; 0x84
 8004598:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800459a:	3301      	adds	r3, #1
 800459c:	2b07      	cmp	r3, #7
 800459e:	9320      	str	r3, [sp, #128]	; 0x80
 80045a0:	dc01      	bgt.n	80045a6 <_svfprintf_r+0xb76>
 80045a2:	3408      	adds	r4, #8
 80045a4:	e008      	b.n	80045b8 <_svfprintf_r+0xb88>
 80045a6:	aa1f      	add	r2, sp, #124	; 0x7c
 80045a8:	4659      	mov	r1, fp
 80045aa:	4650      	mov	r0, sl
 80045ac:	f003 f90d 	bl	80077ca <__ssprint_r>
 80045b0:	2800      	cmp	r0, #0
 80045b2:	f040 80bf 	bne.w	8004734 <_svfprintf_r+0xd04>
 80045b6:	ac2c      	add	r4, sp, #176	; 0xb0
 80045b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045ba:	6023      	str	r3, [r4, #0]
 80045bc:	9b08      	ldr	r3, [sp, #32]
 80045be:	6063      	str	r3, [r4, #4]
 80045c0:	9a08      	ldr	r2, [sp, #32]
 80045c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80045c4:	4413      	add	r3, r2
 80045c6:	9321      	str	r3, [sp, #132]	; 0x84
 80045c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80045ca:	3301      	adds	r3, #1
 80045cc:	2b07      	cmp	r3, #7
 80045ce:	9320      	str	r3, [sp, #128]	; 0x80
 80045d0:	dc01      	bgt.n	80045d6 <_svfprintf_r+0xba6>
 80045d2:	3408      	adds	r4, #8
 80045d4:	e008      	b.n	80045e8 <_svfprintf_r+0xbb8>
 80045d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80045d8:	4659      	mov	r1, fp
 80045da:	4650      	mov	r0, sl
 80045dc:	f003 f8f5 	bl	80077ca <__ssprint_r>
 80045e0:	2800      	cmp	r0, #0
 80045e2:	f040 80a7 	bne.w	8004734 <_svfprintf_r+0xd04>
 80045e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80045e8:	2300      	movs	r3, #0
 80045ea:	2200      	movs	r2, #0
 80045ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80045f0:	f7fc fa66 	bl	8000ac0 <__aeabi_dcmpeq>
 80045f4:	9b04      	ldr	r3, [sp, #16]
 80045f6:	1e5e      	subs	r6, r3, #1
 80045f8:	b9b8      	cbnz	r0, 800462a <_svfprintf_r+0xbfa>
 80045fa:	f108 0301 	add.w	r3, r8, #1
 80045fe:	e884 0048 	stmia.w	r4, {r3, r6}
 8004602:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004604:	9a04      	ldr	r2, [sp, #16]
 8004606:	3b01      	subs	r3, #1
 8004608:	4413      	add	r3, r2
 800460a:	9321      	str	r3, [sp, #132]	; 0x84
 800460c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800460e:	3301      	adds	r3, #1
 8004610:	2b07      	cmp	r3, #7
 8004612:	9320      	str	r3, [sp, #128]	; 0x80
 8004614:	dd34      	ble.n	8004680 <_svfprintf_r+0xc50>
 8004616:	aa1f      	add	r2, sp, #124	; 0x7c
 8004618:	4659      	mov	r1, fp
 800461a:	4650      	mov	r0, sl
 800461c:	f003 f8d5 	bl	80077ca <__ssprint_r>
 8004620:	2800      	cmp	r0, #0
 8004622:	f040 8087 	bne.w	8004734 <_svfprintf_r+0xd04>
 8004626:	ac2c      	add	r4, sp, #176	; 0xb0
 8004628:	e02b      	b.n	8004682 <_svfprintf_r+0xc52>
 800462a:	2e00      	cmp	r6, #0
 800462c:	dd29      	ble.n	8004682 <_svfprintf_r+0xc52>
 800462e:	4fa7      	ldr	r7, [pc, #668]	; (80048cc <_svfprintf_r+0xe9c>)
 8004630:	f04f 0810 	mov.w	r8, #16
 8004634:	2e10      	cmp	r6, #16
 8004636:	dd15      	ble.n	8004664 <_svfprintf_r+0xc34>
 8004638:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800463a:	3310      	adds	r3, #16
 800463c:	9321      	str	r3, [sp, #132]	; 0x84
 800463e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004640:	3301      	adds	r3, #1
 8004642:	2b07      	cmp	r3, #7
 8004644:	e884 0180 	stmia.w	r4, {r7, r8}
 8004648:	9320      	str	r3, [sp, #128]	; 0x80
 800464a:	dc01      	bgt.n	8004650 <_svfprintf_r+0xc20>
 800464c:	3408      	adds	r4, #8
 800464e:	e007      	b.n	8004660 <_svfprintf_r+0xc30>
 8004650:	aa1f      	add	r2, sp, #124	; 0x7c
 8004652:	4659      	mov	r1, fp
 8004654:	4650      	mov	r0, sl
 8004656:	f003 f8b8 	bl	80077ca <__ssprint_r>
 800465a:	2800      	cmp	r0, #0
 800465c:	d16a      	bne.n	8004734 <_svfprintf_r+0xd04>
 800465e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004660:	3e10      	subs	r6, #16
 8004662:	e7e7      	b.n	8004634 <_svfprintf_r+0xc04>
 8004664:	4b99      	ldr	r3, [pc, #612]	; (80048cc <_svfprintf_r+0xe9c>)
 8004666:	e884 0048 	stmia.w	r4, {r3, r6}
 800466a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800466c:	441e      	add	r6, r3
 800466e:	9621      	str	r6, [sp, #132]	; 0x84
 8004670:	e7cc      	b.n	800460c <_svfprintf_r+0xbdc>
 8004672:	2301      	movs	r3, #1
 8004674:	6063      	str	r3, [r4, #4]
 8004676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004678:	f8c4 8000 	str.w	r8, [r4]
 800467c:	3301      	adds	r3, #1
 800467e:	e7c4      	b.n	800460a <_svfprintf_r+0xbda>
 8004680:	3408      	adds	r4, #8
 8004682:	ab1b      	add	r3, sp, #108	; 0x6c
 8004684:	6023      	str	r3, [r4, #0]
 8004686:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004688:	6063      	str	r3, [r4, #4]
 800468a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800468c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800468e:	4413      	add	r3, r2
 8004690:	e5b4      	b.n	80041fc <_svfprintf_r+0x7cc>
 8004692:	3408      	adds	r4, #8
 8004694:	076b      	lsls	r3, r5, #29
 8004696:	d40b      	bmi.n	80046b0 <_svfprintf_r+0xc80>
 8004698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800469a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800469c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800469e:	428a      	cmp	r2, r1
 80046a0:	bfac      	ite	ge
 80046a2:	189b      	addge	r3, r3, r2
 80046a4:	185b      	addlt	r3, r3, r1
 80046a6:	930a      	str	r3, [sp, #40]	; 0x28
 80046a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d035      	beq.n	800471a <_svfprintf_r+0xcea>
 80046ae:	e02e      	b.n	800470e <_svfprintf_r+0xcde>
 80046b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80046b4:	1a9d      	subs	r5, r3, r2
 80046b6:	2d00      	cmp	r5, #0
 80046b8:	ddee      	ble.n	8004698 <_svfprintf_r+0xc68>
 80046ba:	2610      	movs	r6, #16
 80046bc:	4b84      	ldr	r3, [pc, #528]	; (80048d0 <_svfprintf_r+0xea0>)
 80046be:	6023      	str	r3, [r4, #0]
 80046c0:	2d10      	cmp	r5, #16
 80046c2:	dd13      	ble.n	80046ec <_svfprintf_r+0xcbc>
 80046c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046c6:	6066      	str	r6, [r4, #4]
 80046c8:	3310      	adds	r3, #16
 80046ca:	9321      	str	r3, [sp, #132]	; 0x84
 80046cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80046ce:	3301      	adds	r3, #1
 80046d0:	2b07      	cmp	r3, #7
 80046d2:	9320      	str	r3, [sp, #128]	; 0x80
 80046d4:	dc01      	bgt.n	80046da <_svfprintf_r+0xcaa>
 80046d6:	3408      	adds	r4, #8
 80046d8:	e006      	b.n	80046e8 <_svfprintf_r+0xcb8>
 80046da:	aa1f      	add	r2, sp, #124	; 0x7c
 80046dc:	4659      	mov	r1, fp
 80046de:	4650      	mov	r0, sl
 80046e0:	f003 f873 	bl	80077ca <__ssprint_r>
 80046e4:	bb30      	cbnz	r0, 8004734 <_svfprintf_r+0xd04>
 80046e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80046e8:	3d10      	subs	r5, #16
 80046ea:	e7e7      	b.n	80046bc <_svfprintf_r+0xc8c>
 80046ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046ee:	6065      	str	r5, [r4, #4]
 80046f0:	441d      	add	r5, r3
 80046f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80046f4:	9521      	str	r5, [sp, #132]	; 0x84
 80046f6:	3301      	adds	r3, #1
 80046f8:	2b07      	cmp	r3, #7
 80046fa:	9320      	str	r3, [sp, #128]	; 0x80
 80046fc:	ddcc      	ble.n	8004698 <_svfprintf_r+0xc68>
 80046fe:	aa1f      	add	r2, sp, #124	; 0x7c
 8004700:	4659      	mov	r1, fp
 8004702:	4650      	mov	r0, sl
 8004704:	f003 f861 	bl	80077ca <__ssprint_r>
 8004708:	2800      	cmp	r0, #0
 800470a:	d0c5      	beq.n	8004698 <_svfprintf_r+0xc68>
 800470c:	e012      	b.n	8004734 <_svfprintf_r+0xd04>
 800470e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004710:	4659      	mov	r1, fp
 8004712:	4650      	mov	r0, sl
 8004714:	f003 f859 	bl	80077ca <__ssprint_r>
 8004718:	b960      	cbnz	r0, 8004734 <_svfprintf_r+0xd04>
 800471a:	2300      	movs	r3, #0
 800471c:	9320      	str	r3, [sp, #128]	; 0x80
 800471e:	9f03      	ldr	r7, [sp, #12]
 8004720:	ac2c      	add	r4, sp, #176	; 0xb0
 8004722:	f7ff b9bb 	b.w	8003a9c <_svfprintf_r+0x6c>
 8004726:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004728:	b123      	cbz	r3, 8004734 <_svfprintf_r+0xd04>
 800472a:	aa1f      	add	r2, sp, #124	; 0x7c
 800472c:	4659      	mov	r1, fp
 800472e:	4650      	mov	r0, sl
 8004730:	f003 f84b 	bl	80077ca <__ssprint_r>
 8004734:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004738:	f013 0f40 	tst.w	r3, #64	; 0x40
 800473c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800473e:	bf18      	it	ne
 8004740:	f04f 33ff 	movne.w	r3, #4294967295
 8004744:	4618      	mov	r0, r3
 8004746:	e12e      	b.n	80049a6 <_svfprintf_r+0xf76>
 8004748:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800474c:	4610      	mov	r0, r2
 800474e:	4619      	mov	r1, r3
 8004750:	f7fc f9e8 	bl	8000b24 <__aeabi_dcmpun>
 8004754:	b160      	cbz	r0, 8004770 <_svfprintf_r+0xd40>
 8004756:	4b5f      	ldr	r3, [pc, #380]	; (80048d4 <_svfprintf_r+0xea4>)
 8004758:	4a5f      	ldr	r2, [pc, #380]	; (80048d8 <_svfprintf_r+0xea8>)
 800475a:	9902      	ldr	r1, [sp, #8]
 800475c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004760:	2947      	cmp	r1, #71	; 0x47
 8004762:	bfcc      	ite	gt
 8004764:	4690      	movgt	r8, r2
 8004766:	4698      	movle	r8, r3
 8004768:	f04f 0903 	mov.w	r9, #3
 800476c:	2600      	movs	r6, #0
 800476e:	e44e      	b.n	800400e <_svfprintf_r+0x5de>
 8004770:	f1b9 3fff 	cmp.w	r9, #4294967295
 8004774:	d00a      	beq.n	800478c <_svfprintf_r+0xd5c>
 8004776:	9b02      	ldr	r3, [sp, #8]
 8004778:	f023 0320 	bic.w	r3, r3, #32
 800477c:	2b47      	cmp	r3, #71	; 0x47
 800477e:	d107      	bne.n	8004790 <_svfprintf_r+0xd60>
 8004780:	f1b9 0f00 	cmp.w	r9, #0
 8004784:	bf08      	it	eq
 8004786:	f04f 0901 	moveq.w	r9, #1
 800478a:	e001      	b.n	8004790 <_svfprintf_r+0xd60>
 800478c:	f04f 0906 	mov.w	r9, #6
 8004790:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8004794:	930c      	str	r3, [sp, #48]	; 0x30
 8004796:	9b07      	ldr	r3, [sp, #28]
 8004798:	2b00      	cmp	r3, #0
 800479a:	da07      	bge.n	80047ac <_svfprintf_r+0xd7c>
 800479c:	9b06      	ldr	r3, [sp, #24]
 800479e:	930e      	str	r3, [sp, #56]	; 0x38
 80047a0:	9b07      	ldr	r3, [sp, #28]
 80047a2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80047a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80047a8:	232d      	movs	r3, #45	; 0x2d
 80047aa:	e004      	b.n	80047b6 <_svfprintf_r+0xd86>
 80047ac:	ed9d 7b06 	vldr	d7, [sp, #24]
 80047b0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80047b4:	2300      	movs	r3, #0
 80047b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80047b8:	9b02      	ldr	r3, [sp, #8]
 80047ba:	f023 0720 	bic.w	r7, r3, #32
 80047be:	2f46      	cmp	r7, #70	; 0x46
 80047c0:	d004      	beq.n	80047cc <_svfprintf_r+0xd9c>
 80047c2:	2f45      	cmp	r7, #69	; 0x45
 80047c4:	d105      	bne.n	80047d2 <_svfprintf_r+0xda2>
 80047c6:	f109 0601 	add.w	r6, r9, #1
 80047ca:	e003      	b.n	80047d4 <_svfprintf_r+0xda4>
 80047cc:	464e      	mov	r6, r9
 80047ce:	2103      	movs	r1, #3
 80047d0:	e001      	b.n	80047d6 <_svfprintf_r+0xda6>
 80047d2:	464e      	mov	r6, r9
 80047d4:	2102      	movs	r1, #2
 80047d6:	ab1d      	add	r3, sp, #116	; 0x74
 80047d8:	9301      	str	r3, [sp, #4]
 80047da:	ab1a      	add	r3, sp, #104	; 0x68
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	4632      	mov	r2, r6
 80047e0:	ab19      	add	r3, sp, #100	; 0x64
 80047e2:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80047e6:	4650      	mov	r0, sl
 80047e8:	f001 fa16 	bl	8005c18 <_dtoa_r>
 80047ec:	2f47      	cmp	r7, #71	; 0x47
 80047ee:	4680      	mov	r8, r0
 80047f0:	d102      	bne.n	80047f8 <_svfprintf_r+0xdc8>
 80047f2:	07eb      	lsls	r3, r5, #31
 80047f4:	f140 80cd 	bpl.w	8004992 <_svfprintf_r+0xf62>
 80047f8:	eb08 0306 	add.w	r3, r8, r6
 80047fc:	2f46      	cmp	r7, #70	; 0x46
 80047fe:	9304      	str	r3, [sp, #16]
 8004800:	d111      	bne.n	8004826 <_svfprintf_r+0xdf6>
 8004802:	f898 3000 	ldrb.w	r3, [r8]
 8004806:	2b30      	cmp	r3, #48	; 0x30
 8004808:	d109      	bne.n	800481e <_svfprintf_r+0xdee>
 800480a:	2200      	movs	r2, #0
 800480c:	2300      	movs	r3, #0
 800480e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004812:	f7fc f955 	bl	8000ac0 <__aeabi_dcmpeq>
 8004816:	b910      	cbnz	r0, 800481e <_svfprintf_r+0xdee>
 8004818:	f1c6 0601 	rsb	r6, r6, #1
 800481c:	9619      	str	r6, [sp, #100]	; 0x64
 800481e:	9a04      	ldr	r2, [sp, #16]
 8004820:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004822:	441a      	add	r2, r3
 8004824:	9204      	str	r2, [sp, #16]
 8004826:	2200      	movs	r2, #0
 8004828:	2300      	movs	r3, #0
 800482a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800482e:	f7fc f947 	bl	8000ac0 <__aeabi_dcmpeq>
 8004832:	b908      	cbnz	r0, 8004838 <_svfprintf_r+0xe08>
 8004834:	2230      	movs	r2, #48	; 0x30
 8004836:	e002      	b.n	800483e <_svfprintf_r+0xe0e>
 8004838:	9b04      	ldr	r3, [sp, #16]
 800483a:	931d      	str	r3, [sp, #116]	; 0x74
 800483c:	e007      	b.n	800484e <_svfprintf_r+0xe1e>
 800483e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004840:	9904      	ldr	r1, [sp, #16]
 8004842:	4299      	cmp	r1, r3
 8004844:	d903      	bls.n	800484e <_svfprintf_r+0xe1e>
 8004846:	1c59      	adds	r1, r3, #1
 8004848:	911d      	str	r1, [sp, #116]	; 0x74
 800484a:	701a      	strb	r2, [r3, #0]
 800484c:	e7f7      	b.n	800483e <_svfprintf_r+0xe0e>
 800484e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004850:	2f47      	cmp	r7, #71	; 0x47
 8004852:	ebc8 0303 	rsb	r3, r8, r3
 8004856:	9304      	str	r3, [sp, #16]
 8004858:	d108      	bne.n	800486c <_svfprintf_r+0xe3c>
 800485a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800485c:	1cdf      	adds	r7, r3, #3
 800485e:	db01      	blt.n	8004864 <_svfprintf_r+0xe34>
 8004860:	4599      	cmp	r9, r3
 8004862:	da68      	bge.n	8004936 <_svfprintf_r+0xf06>
 8004864:	9b02      	ldr	r3, [sp, #8]
 8004866:	3b02      	subs	r3, #2
 8004868:	9302      	str	r3, [sp, #8]
 800486a:	e002      	b.n	8004872 <_svfprintf_r+0xe42>
 800486c:	9b02      	ldr	r3, [sp, #8]
 800486e:	2b65      	cmp	r3, #101	; 0x65
 8004870:	dc4a      	bgt.n	8004908 <_svfprintf_r+0xed8>
 8004872:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004874:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8004878:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 800487c:	3b01      	subs	r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	9319      	str	r3, [sp, #100]	; 0x64
 8004882:	bfba      	itte	lt
 8004884:	425b      	neglt	r3, r3
 8004886:	222d      	movlt	r2, #45	; 0x2d
 8004888:	222b      	movge	r2, #43	; 0x2b
 800488a:	2b09      	cmp	r3, #9
 800488c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8004890:	dd24      	ble.n	80048dc <_svfprintf_r+0xeac>
 8004892:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8004896:	200a      	movs	r0, #10
 8004898:	fb93 f1f0 	sdiv	r1, r3, r0
 800489c:	fb00 3311 	mls	r3, r0, r1, r3
 80048a0:	3330      	adds	r3, #48	; 0x30
 80048a2:	2909      	cmp	r1, #9
 80048a4:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80048a8:	460b      	mov	r3, r1
 80048aa:	dcf5      	bgt.n	8004898 <_svfprintf_r+0xe68>
 80048ac:	3330      	adds	r3, #48	; 0x30
 80048ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80048b2:	1e51      	subs	r1, r2, #1
 80048b4:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80048b8:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80048bc:	4281      	cmp	r1, r0
 80048be:	461a      	mov	r2, r3
 80048c0:	d213      	bcs.n	80048ea <_svfprintf_r+0xeba>
 80048c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80048c6:	f803 2b01 	strb.w	r2, [r3], #1
 80048ca:	e7f7      	b.n	80048bc <_svfprintf_r+0xe8c>
 80048cc:	08007dc0 	.word	0x08007dc0
 80048d0:	08007e04 	.word	0x08007e04
 80048d4:	08007dd8 	.word	0x08007dd8
 80048d8:	08007ddc 	.word	0x08007ddc
 80048dc:	2230      	movs	r2, #48	; 0x30
 80048de:	4413      	add	r3, r2
 80048e0:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80048e4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80048e8:	aa1c      	add	r2, sp, #112	; 0x70
 80048ea:	ab1b      	add	r3, sp, #108	; 0x6c
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	9a04      	ldr	r2, [sp, #16]
 80048f0:	9310      	str	r3, [sp, #64]	; 0x40
 80048f2:	2a01      	cmp	r2, #1
 80048f4:	eb03 0902 	add.w	r9, r3, r2
 80048f8:	dc02      	bgt.n	8004900 <_svfprintf_r+0xed0>
 80048fa:	f015 0701 	ands.w	r7, r5, #1
 80048fe:	d032      	beq.n	8004966 <_svfprintf_r+0xf36>
 8004900:	9b08      	ldr	r3, [sp, #32]
 8004902:	2700      	movs	r7, #0
 8004904:	4499      	add	r9, r3
 8004906:	e02e      	b.n	8004966 <_svfprintf_r+0xf36>
 8004908:	9b02      	ldr	r3, [sp, #8]
 800490a:	2b66      	cmp	r3, #102	; 0x66
 800490c:	d113      	bne.n	8004936 <_svfprintf_r+0xf06>
 800490e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004910:	2b00      	cmp	r3, #0
 8004912:	dd07      	ble.n	8004924 <_svfprintf_r+0xef4>
 8004914:	f1b9 0f00 	cmp.w	r9, #0
 8004918:	d101      	bne.n	800491e <_svfprintf_r+0xeee>
 800491a:	07ee      	lsls	r6, r5, #31
 800491c:	d521      	bpl.n	8004962 <_svfprintf_r+0xf32>
 800491e:	9a08      	ldr	r2, [sp, #32]
 8004920:	4413      	add	r3, r2
 8004922:	e006      	b.n	8004932 <_svfprintf_r+0xf02>
 8004924:	f1b9 0f00 	cmp.w	r9, #0
 8004928:	d101      	bne.n	800492e <_svfprintf_r+0xefe>
 800492a:	07ed      	lsls	r5, r5, #31
 800492c:	d514      	bpl.n	8004958 <_svfprintf_r+0xf28>
 800492e:	9b08      	ldr	r3, [sp, #32]
 8004930:	3301      	adds	r3, #1
 8004932:	444b      	add	r3, r9
 8004934:	e015      	b.n	8004962 <_svfprintf_r+0xf32>
 8004936:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004938:	9a04      	ldr	r2, [sp, #16]
 800493a:	4293      	cmp	r3, r2
 800493c:	db03      	blt.n	8004946 <_svfprintf_r+0xf16>
 800493e:	07e8      	lsls	r0, r5, #31
 8004940:	d50d      	bpl.n	800495e <_svfprintf_r+0xf2e>
 8004942:	9a08      	ldr	r2, [sp, #32]
 8004944:	e006      	b.n	8004954 <_svfprintf_r+0xf24>
 8004946:	9a04      	ldr	r2, [sp, #16]
 8004948:	9908      	ldr	r1, [sp, #32]
 800494a:	2b00      	cmp	r3, #0
 800494c:	440a      	add	r2, r1
 800494e:	dc05      	bgt.n	800495c <_svfprintf_r+0xf2c>
 8004950:	f1c3 0301 	rsb	r3, r3, #1
 8004954:	4413      	add	r3, r2
 8004956:	e002      	b.n	800495e <_svfprintf_r+0xf2e>
 8004958:	2301      	movs	r3, #1
 800495a:	e002      	b.n	8004962 <_svfprintf_r+0xf32>
 800495c:	4613      	mov	r3, r2
 800495e:	2267      	movs	r2, #103	; 0x67
 8004960:	9202      	str	r2, [sp, #8]
 8004962:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8004964:	4699      	mov	r9, r3
 8004966:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004968:	b113      	cbz	r3, 8004970 <_svfprintf_r+0xf40>
 800496a:	232d      	movs	r3, #45	; 0x2d
 800496c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004970:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004972:	2600      	movs	r6, #0
 8004974:	f7ff bb4c 	b.w	8004010 <_svfprintf_r+0x5e0>
 8004978:	2200      	movs	r2, #0
 800497a:	2300      	movs	r3, #0
 800497c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004980:	f7fc f8a8 	bl	8000ad4 <__aeabi_dcmplt>
 8004984:	b110      	cbz	r0, 800498c <_svfprintf_r+0xf5c>
 8004986:	232d      	movs	r3, #45	; 0x2d
 8004988:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800498c:	4b07      	ldr	r3, [pc, #28]	; (80049ac <_svfprintf_r+0xf7c>)
 800498e:	4a08      	ldr	r2, [pc, #32]	; (80049b0 <_svfprintf_r+0xf80>)
 8004990:	e6e3      	b.n	800475a <_svfprintf_r+0xd2a>
 8004992:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004994:	1a1b      	subs	r3, r3, r0
 8004996:	9304      	str	r3, [sp, #16]
 8004998:	e75f      	b.n	800485a <_svfprintf_r+0xe2a>
 800499a:	ea56 0207 	orrs.w	r2, r6, r7
 800499e:	f47f aaaa 	bne.w	8003ef6 <_svfprintf_r+0x4c6>
 80049a2:	f7ff baaf 	b.w	8003f04 <_svfprintf_r+0x4d4>
 80049a6:	b03d      	add	sp, #244	; 0xf4
 80049a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049ac:	08007dd0 	.word	0x08007dd0
 80049b0:	08007dd4 	.word	0x08007dd4
 80049b4:	00000000 	.word	0x00000000

080049b8 <_vfprintf_r>:
 80049b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049bc:	b0bd      	sub	sp, #244	; 0xf4
 80049be:	468b      	mov	fp, r1
 80049c0:	9205      	str	r2, [sp, #20]
 80049c2:	461c      	mov	r4, r3
 80049c4:	461f      	mov	r7, r3
 80049c6:	4682      	mov	sl, r0
 80049c8:	f002 f9a4 	bl	8006d14 <_localeconv_r>
 80049cc:	6803      	ldr	r3, [r0, #0]
 80049ce:	930d      	str	r3, [sp, #52]	; 0x34
 80049d0:	4618      	mov	r0, r3
 80049d2:	f7fb fbfd 	bl	80001d0 <strlen>
 80049d6:	9008      	str	r0, [sp, #32]
 80049d8:	f1ba 0f00 	cmp.w	sl, #0
 80049dc:	d005      	beq.n	80049ea <_vfprintf_r+0x32>
 80049de:	f8da 3018 	ldr.w	r3, [sl, #24]
 80049e2:	b913      	cbnz	r3, 80049ea <_vfprintf_r+0x32>
 80049e4:	4650      	mov	r0, sl
 80049e6:	f001 ffb1 	bl	800694c <__sinit>
 80049ea:	4b9d      	ldr	r3, [pc, #628]	; (8004c60 <_vfprintf_r+0x2a8>)
 80049ec:	459b      	cmp	fp, r3
 80049ee:	d102      	bne.n	80049f6 <_vfprintf_r+0x3e>
 80049f0:	f8da b004 	ldr.w	fp, [sl, #4]
 80049f4:	e00a      	b.n	8004a0c <_vfprintf_r+0x54>
 80049f6:	4b9b      	ldr	r3, [pc, #620]	; (8004c64 <_vfprintf_r+0x2ac>)
 80049f8:	459b      	cmp	fp, r3
 80049fa:	d102      	bne.n	8004a02 <_vfprintf_r+0x4a>
 80049fc:	f8da b008 	ldr.w	fp, [sl, #8]
 8004a00:	e004      	b.n	8004a0c <_vfprintf_r+0x54>
 8004a02:	4b99      	ldr	r3, [pc, #612]	; (8004c68 <_vfprintf_r+0x2b0>)
 8004a04:	459b      	cmp	fp, r3
 8004a06:	bf08      	it	eq
 8004a08:	f8da b00c 	ldreq.w	fp, [sl, #12]
 8004a0c:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8004a10:	0498      	lsls	r0, r3, #18
 8004a12:	d409      	bmi.n	8004a28 <_vfprintf_r+0x70>
 8004a14:	f8db 2064 	ldr.w	r2, [fp, #100]	; 0x64
 8004a18:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004a1c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a20:	f8ab 300c 	strh.w	r3, [fp, #12]
 8004a24:	f8cb 2064 	str.w	r2, [fp, #100]	; 0x64
 8004a28:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004a2c:	0719      	lsls	r1, r3, #28
 8004a2e:	d509      	bpl.n	8004a44 <_vfprintf_r+0x8c>
 8004a30:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004a34:	b133      	cbz	r3, 8004a44 <_vfprintf_r+0x8c>
 8004a36:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004a3a:	f003 031a 	and.w	r3, r3, #26
 8004a3e:	2b0a      	cmp	r3, #10
 8004a40:	d116      	bne.n	8004a70 <_vfprintf_r+0xb8>
 8004a42:	e009      	b.n	8004a58 <_vfprintf_r+0xa0>
 8004a44:	4659      	mov	r1, fp
 8004a46:	4650      	mov	r0, sl
 8004a48:	f000 ffe6 	bl	8005a18 <__swsetup_r>
 8004a4c:	2800      	cmp	r0, #0
 8004a4e:	d0f2      	beq.n	8004a36 <_vfprintf_r+0x7e>
 8004a50:	f04f 30ff 	mov.w	r0, #4294967295
 8004a54:	f000 bfa3 	b.w	800599e <_vfprintf_r+0xfe6>
 8004a58:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	db07      	blt.n	8004a70 <_vfprintf_r+0xb8>
 8004a60:	4623      	mov	r3, r4
 8004a62:	9a05      	ldr	r2, [sp, #20]
 8004a64:	4659      	mov	r1, fp
 8004a66:	4650      	mov	r0, sl
 8004a68:	f000 ffa0 	bl	80059ac <__sbprintf>
 8004a6c:	f000 bf97 	b.w	800599e <_vfprintf_r+0xfe6>
 8004a70:	ed9f 7b79 	vldr	d7, [pc, #484]	; 8004c58 <_vfprintf_r+0x2a0>
 8004a74:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004a78:	2300      	movs	r3, #0
 8004a7a:	ac2c      	add	r4, sp, #176	; 0xb0
 8004a7c:	941f      	str	r4, [sp, #124]	; 0x7c
 8004a7e:	9321      	str	r3, [sp, #132]	; 0x84
 8004a80:	9320      	str	r3, [sp, #128]	; 0x80
 8004a82:	9304      	str	r3, [sp, #16]
 8004a84:	9311      	str	r3, [sp, #68]	; 0x44
 8004a86:	9310      	str	r3, [sp, #64]	; 0x40
 8004a88:	930a      	str	r3, [sp, #40]	; 0x28
 8004a8a:	9d05      	ldr	r5, [sp, #20]
 8004a8c:	462b      	mov	r3, r5
 8004a8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a92:	b11a      	cbz	r2, 8004a9c <_vfprintf_r+0xe4>
 8004a94:	2a25      	cmp	r2, #37	; 0x25
 8004a96:	d001      	beq.n	8004a9c <_vfprintf_r+0xe4>
 8004a98:	461d      	mov	r5, r3
 8004a9a:	e7f7      	b.n	8004a8c <_vfprintf_r+0xd4>
 8004a9c:	9b05      	ldr	r3, [sp, #20]
 8004a9e:	1aee      	subs	r6, r5, r3
 8004aa0:	d017      	beq.n	8004ad2 <_vfprintf_r+0x11a>
 8004aa2:	e884 0048 	stmia.w	r4, {r3, r6}
 8004aa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004aa8:	4433      	add	r3, r6
 8004aaa:	9321      	str	r3, [sp, #132]	; 0x84
 8004aac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004aae:	3301      	adds	r3, #1
 8004ab0:	2b07      	cmp	r3, #7
 8004ab2:	9320      	str	r3, [sp, #128]	; 0x80
 8004ab4:	dc01      	bgt.n	8004aba <_vfprintf_r+0x102>
 8004ab6:	3408      	adds	r4, #8
 8004ab8:	e008      	b.n	8004acc <_vfprintf_r+0x114>
 8004aba:	aa1f      	add	r2, sp, #124	; 0x7c
 8004abc:	4659      	mov	r1, fp
 8004abe:	4650      	mov	r0, sl
 8004ac0:	f002 ff02 	bl	80078c8 <__sprint_r>
 8004ac4:	2800      	cmp	r0, #0
 8004ac6:	f040 8633 	bne.w	8005730 <_vfprintf_r+0xd78>
 8004aca:	ac2c      	add	r4, sp, #176	; 0xb0
 8004acc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ace:	4433      	add	r3, r6
 8004ad0:	930a      	str	r3, [sp, #40]	; 0x28
 8004ad2:	782b      	ldrb	r3, [r5, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f000 8624 	beq.w	8005722 <_vfprintf_r+0xd6a>
 8004ada:	2200      	movs	r2, #0
 8004adc:	1c6b      	adds	r3, r5, #1
 8004ade:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004ae2:	4611      	mov	r1, r2
 8004ae4:	f04f 39ff 	mov.w	r9, #4294967295
 8004ae8:	9209      	str	r2, [sp, #36]	; 0x24
 8004aea:	4615      	mov	r5, r2
 8004aec:	200a      	movs	r0, #10
 8004aee:	1c5e      	adds	r6, r3, #1
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	9605      	str	r6, [sp, #20]
 8004af4:	9302      	str	r3, [sp, #8]
 8004af6:	9b02      	ldr	r3, [sp, #8]
 8004af8:	3b20      	subs	r3, #32
 8004afa:	2b58      	cmp	r3, #88	; 0x58
 8004afc:	f200 826a 	bhi.w	8004fd4 <_vfprintf_r+0x61c>
 8004b00:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004b04:	0268005c 	.word	0x0268005c
 8004b08:	006c0268 	.word	0x006c0268
 8004b0c:	02680268 	.word	0x02680268
 8004b10:	02680268 	.word	0x02680268
 8004b14:	02680268 	.word	0x02680268
 8004b18:	0059006f 	.word	0x0059006f
 8004b1c:	007a0268 	.word	0x007a0268
 8004b20:	0268007d 	.word	0x0268007d
 8004b24:	00b600a4 	.word	0x00b600a4
 8004b28:	00b600b6 	.word	0x00b600b6
 8004b2c:	00b600b6 	.word	0x00b600b6
 8004b30:	00b600b6 	.word	0x00b600b6
 8004b34:	00b600b6 	.word	0x00b600b6
 8004b38:	02680268 	.word	0x02680268
 8004b3c:	02680268 	.word	0x02680268
 8004b40:	02680268 	.word	0x02680268
 8004b44:	02680268 	.word	0x02680268
 8004b48:	02680268 	.word	0x02680268
 8004b4c:	011200e6 	.word	0x011200e6
 8004b50:	01120268 	.word	0x01120268
 8004b54:	02680268 	.word	0x02680268
 8004b58:	02680268 	.word	0x02680268
 8004b5c:	026800c9 	.word	0x026800c9
 8004b60:	01590268 	.word	0x01590268
 8004b64:	02680268 	.word	0x02680268
 8004b68:	02680268 	.word	0x02680268
 8004b6c:	01a00268 	.word	0x01a00268
 8004b70:	02680268 	.word	0x02680268
 8004b74:	02680067 	.word	0x02680067
 8004b78:	02680268 	.word	0x02680268
 8004b7c:	02680268 	.word	0x02680268
 8004b80:	02680268 	.word	0x02680268
 8004b84:	02680268 	.word	0x02680268
 8004b88:	00dd0268 	.word	0x00dd0268
 8004b8c:	01120061 	.word	0x01120061
 8004b90:	01120112 	.word	0x01120112
 8004b94:	006100cc 	.word	0x006100cc
 8004b98:	02680268 	.word	0x02680268
 8004b9c:	026800cf 	.word	0x026800cf
 8004ba0:	015b013b 	.word	0x015b013b
 8004ba4:	00da0176 	.word	0x00da0176
 8004ba8:	01870268 	.word	0x01870268
 8004bac:	01a20268 	.word	0x01a20268
 8004bb0:	02680268 	.word	0x02680268
 8004bb4:	01ba      	.short	0x01ba
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	212b      	movs	r1, #43	; 0x2b
 8004bba:	e002      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004bbc:	b909      	cbnz	r1, 8004bc2 <_vfprintf_r+0x20a>
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	2120      	movs	r1, #32
 8004bc2:	9b05      	ldr	r3, [sp, #20]
 8004bc4:	e793      	b.n	8004aee <_vfprintf_r+0x136>
 8004bc6:	2a00      	cmp	r2, #0
 8004bc8:	f000 8087 	beq.w	8004cda <_vfprintf_r+0x322>
 8004bcc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004bd0:	e083      	b.n	8004cda <_vfprintf_r+0x322>
 8004bd2:	b10a      	cbz	r2, 8004bd8 <_vfprintf_r+0x220>
 8004bd4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004bd8:	4b24      	ldr	r3, [pc, #144]	; (8004c6c <_vfprintf_r+0x2b4>)
 8004bda:	e151      	b.n	8004e80 <_vfprintf_r+0x4c8>
 8004bdc:	f045 0501 	orr.w	r5, r5, #1
 8004be0:	e7ef      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004be2:	683e      	ldr	r6, [r7, #0]
 8004be4:	9609      	str	r6, [sp, #36]	; 0x24
 8004be6:	2e00      	cmp	r6, #0
 8004be8:	f107 0304 	add.w	r3, r7, #4
 8004bec:	db01      	blt.n	8004bf2 <_vfprintf_r+0x23a>
 8004bee:	461f      	mov	r7, r3
 8004bf0:	e7e7      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004bf2:	4276      	negs	r6, r6
 8004bf4:	9609      	str	r6, [sp, #36]	; 0x24
 8004bf6:	461f      	mov	r7, r3
 8004bf8:	f045 0504 	orr.w	r5, r5, #4
 8004bfc:	e7e1      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004bfe:	9e05      	ldr	r6, [sp, #20]
 8004c00:	9b05      	ldr	r3, [sp, #20]
 8004c02:	7836      	ldrb	r6, [r6, #0]
 8004c04:	9602      	str	r6, [sp, #8]
 8004c06:	2e2a      	cmp	r6, #42	; 0x2a
 8004c08:	f103 0301 	add.w	r3, r3, #1
 8004c0c:	d002      	beq.n	8004c14 <_vfprintf_r+0x25c>
 8004c0e:	f04f 0900 	mov.w	r9, #0
 8004c12:	e00a      	b.n	8004c2a <_vfprintf_r+0x272>
 8004c14:	f8d7 9000 	ldr.w	r9, [r7]
 8004c18:	9305      	str	r3, [sp, #20]
 8004c1a:	1d3e      	adds	r6, r7, #4
 8004c1c:	f1b9 0f00 	cmp.w	r9, #0
 8004c20:	4637      	mov	r7, r6
 8004c22:	dace      	bge.n	8004bc2 <_vfprintf_r+0x20a>
 8004c24:	f04f 39ff 	mov.w	r9, #4294967295
 8004c28:	e7cb      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004c2a:	9305      	str	r3, [sp, #20]
 8004c2c:	9b02      	ldr	r3, [sp, #8]
 8004c2e:	3b30      	subs	r3, #48	; 0x30
 8004c30:	2b09      	cmp	r3, #9
 8004c32:	d808      	bhi.n	8004c46 <_vfprintf_r+0x28e>
 8004c34:	fb00 3909 	mla	r9, r0, r9, r3
 8004c38:	9b05      	ldr	r3, [sp, #20]
 8004c3a:	461e      	mov	r6, r3
 8004c3c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8004c40:	9302      	str	r3, [sp, #8]
 8004c42:	4633      	mov	r3, r6
 8004c44:	e7f1      	b.n	8004c2a <_vfprintf_r+0x272>
 8004c46:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8004c4a:	e754      	b.n	8004af6 <_vfprintf_r+0x13e>
 8004c4c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004c50:	e7b7      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004c52:	bf00      	nop
 8004c54:	f3af 8000 	nop.w
	...
 8004c60:	08007e44 	.word	0x08007e44
 8004c64:	08007e64 	.word	0x08007e64
 8004c68:	08007e84 	.word	0x08007e84
 8004c6c:	08007de0 	.word	0x08007de0
 8004c70:	2300      	movs	r3, #0
 8004c72:	9309      	str	r3, [sp, #36]	; 0x24
 8004c74:	9b02      	ldr	r3, [sp, #8]
 8004c76:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004c78:	3b30      	subs	r3, #48	; 0x30
 8004c7a:	fb00 3306 	mla	r3, r0, r6, r3
 8004c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8004c80:	9b05      	ldr	r3, [sp, #20]
 8004c82:	461e      	mov	r6, r3
 8004c84:	f816 3b01 	ldrb.w	r3, [r6], #1
 8004c88:	9302      	str	r3, [sp, #8]
 8004c8a:	9b02      	ldr	r3, [sp, #8]
 8004c8c:	9605      	str	r6, [sp, #20]
 8004c8e:	3b30      	subs	r3, #48	; 0x30
 8004c90:	2b09      	cmp	r3, #9
 8004c92:	d9ef      	bls.n	8004c74 <_vfprintf_r+0x2bc>
 8004c94:	e72f      	b.n	8004af6 <_vfprintf_r+0x13e>
 8004c96:	f045 0508 	orr.w	r5, r5, #8
 8004c9a:	e792      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004c9c:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8004ca0:	e78f      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004ca2:	9b05      	ldr	r3, [sp, #20]
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	2b6c      	cmp	r3, #108	; 0x6c
 8004ca8:	d103      	bne.n	8004cb2 <_vfprintf_r+0x2fa>
 8004caa:	9b05      	ldr	r3, [sp, #20]
 8004cac:	3301      	adds	r3, #1
 8004cae:	9305      	str	r3, [sp, #20]
 8004cb0:	e002      	b.n	8004cb8 <_vfprintf_r+0x300>
 8004cb2:	f045 0510 	orr.w	r5, r5, #16
 8004cb6:	e784      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004cb8:	f045 0520 	orr.w	r5, r5, #32
 8004cbc:	e781      	b.n	8004bc2 <_vfprintf_r+0x20a>
 8004cbe:	1d3b      	adds	r3, r7, #4
 8004cc0:	9303      	str	r3, [sp, #12]
 8004cc2:	2600      	movs	r6, #0
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004cca:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004cce:	e190      	b.n	8004ff2 <_vfprintf_r+0x63a>
 8004cd0:	b10a      	cbz	r2, 8004cd6 <_vfprintf_r+0x31e>
 8004cd2:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004cd6:	f045 0510 	orr.w	r5, r5, #16
 8004cda:	06aa      	lsls	r2, r5, #26
 8004cdc:	d508      	bpl.n	8004cf0 <_vfprintf_r+0x338>
 8004cde:	3707      	adds	r7, #7
 8004ce0:	f027 0707 	bic.w	r7, r7, #7
 8004ce4:	f107 0308 	add.w	r3, r7, #8
 8004ce8:	9303      	str	r3, [sp, #12]
 8004cea:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004cee:	e00e      	b.n	8004d0e <_vfprintf_r+0x356>
 8004cf0:	f015 0f10 	tst.w	r5, #16
 8004cf4:	f107 0304 	add.w	r3, r7, #4
 8004cf8:	d002      	beq.n	8004d00 <_vfprintf_r+0x348>
 8004cfa:	9303      	str	r3, [sp, #12]
 8004cfc:	683e      	ldr	r6, [r7, #0]
 8004cfe:	e005      	b.n	8004d0c <_vfprintf_r+0x354>
 8004d00:	683e      	ldr	r6, [r7, #0]
 8004d02:	9303      	str	r3, [sp, #12]
 8004d04:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004d08:	bf18      	it	ne
 8004d0a:	b236      	sxthne	r6, r6
 8004d0c:	17f7      	asrs	r7, r6, #31
 8004d0e:	2e00      	cmp	r6, #0
 8004d10:	f177 0300 	sbcs.w	r3, r7, #0
 8004d14:	f280 80de 	bge.w	8004ed4 <_vfprintf_r+0x51c>
 8004d18:	4276      	negs	r6, r6
 8004d1a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8004d1e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004d22:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004d26:	e0d5      	b.n	8004ed4 <_vfprintf_r+0x51c>
 8004d28:	b10a      	cbz	r2, 8004d2e <_vfprintf_r+0x376>
 8004d2a:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004d2e:	3707      	adds	r7, #7
 8004d30:	f027 0707 	bic.w	r7, r7, #7
 8004d34:	f107 0308 	add.w	r3, r7, #8
 8004d38:	9303      	str	r3, [sp, #12]
 8004d3a:	ed97 7b00 	vldr	d7, [r7]
 8004d3e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004d42:	9b06      	ldr	r3, [sp, #24]
 8004d44:	9312      	str	r3, [sp, #72]	; 0x48
 8004d46:	9b07      	ldr	r3, [sp, #28]
 8004d48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004d4c:	9313      	str	r3, [sp, #76]	; 0x4c
 8004d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d52:	4bab      	ldr	r3, [pc, #684]	; (8005000 <_vfprintf_r+0x648>)
 8004d54:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004d58:	f7fb fee4 	bl	8000b24 <__aeabi_dcmpun>
 8004d5c:	2800      	cmp	r0, #0
 8004d5e:	f040 84ee 	bne.w	800573e <_vfprintf_r+0xd86>
 8004d62:	f04f 32ff 	mov.w	r2, #4294967295
 8004d66:	4ba6      	ldr	r3, [pc, #664]	; (8005000 <_vfprintf_r+0x648>)
 8004d68:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004d6c:	f7fb febc 	bl	8000ae8 <__aeabi_dcmple>
 8004d70:	2800      	cmp	r0, #0
 8004d72:	f040 84e4 	bne.w	800573e <_vfprintf_r+0xd86>
 8004d76:	f000 bdfb 	b.w	8005970 <_vfprintf_r+0xfb8>
 8004d7a:	b10a      	cbz	r2, 8004d80 <_vfprintf_r+0x3c8>
 8004d7c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004d80:	f015 0f20 	tst.w	r5, #32
 8004d84:	f107 0304 	add.w	r3, r7, #4
 8004d88:	d007      	beq.n	8004d9a <_vfprintf_r+0x3e2>
 8004d8a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004d8c:	683a      	ldr	r2, [r7, #0]
 8004d8e:	17ce      	asrs	r6, r1, #31
 8004d90:	4608      	mov	r0, r1
 8004d92:	4631      	mov	r1, r6
 8004d94:	e9c2 0100 	strd	r0, r1, [r2]
 8004d98:	e00b      	b.n	8004db2 <_vfprintf_r+0x3fa>
 8004d9a:	06e9      	lsls	r1, r5, #27
 8004d9c:	d406      	bmi.n	8004dac <_vfprintf_r+0x3f4>
 8004d9e:	066a      	lsls	r2, r5, #25
 8004da0:	d504      	bpl.n	8004dac <_vfprintf_r+0x3f4>
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8004da8:	8011      	strh	r1, [r2, #0]
 8004daa:	e002      	b.n	8004db2 <_vfprintf_r+0x3fa>
 8004dac:	683a      	ldr	r2, [r7, #0]
 8004dae:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004db0:	6011      	str	r1, [r2, #0]
 8004db2:	461f      	mov	r7, r3
 8004db4:	e669      	b.n	8004a8a <_vfprintf_r+0xd2>
 8004db6:	f045 0510 	orr.w	r5, r5, #16
 8004dba:	f015 0320 	ands.w	r3, r5, #32
 8004dbe:	d009      	beq.n	8004dd4 <_vfprintf_r+0x41c>
 8004dc0:	3707      	adds	r7, #7
 8004dc2:	f027 0707 	bic.w	r7, r7, #7
 8004dc6:	f107 0308 	add.w	r3, r7, #8
 8004dca:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004dce:	9303      	str	r3, [sp, #12]
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	e07b      	b.n	8004ecc <_vfprintf_r+0x514>
 8004dd4:	1d3a      	adds	r2, r7, #4
 8004dd6:	f015 0110 	ands.w	r1, r5, #16
 8004dda:	9203      	str	r2, [sp, #12]
 8004ddc:	d105      	bne.n	8004dea <_vfprintf_r+0x432>
 8004dde:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8004de2:	d002      	beq.n	8004dea <_vfprintf_r+0x432>
 8004de4:	883e      	ldrh	r6, [r7, #0]
 8004de6:	2700      	movs	r7, #0
 8004de8:	e7f2      	b.n	8004dd0 <_vfprintf_r+0x418>
 8004dea:	683e      	ldr	r6, [r7, #0]
 8004dec:	2700      	movs	r7, #0
 8004dee:	e06d      	b.n	8004ecc <_vfprintf_r+0x514>
 8004df0:	1d3b      	adds	r3, r7, #4
 8004df2:	9303      	str	r3, [sp, #12]
 8004df4:	2330      	movs	r3, #48	; 0x30
 8004df6:	2278      	movs	r2, #120	; 0x78
 8004df8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004dfc:	4b81      	ldr	r3, [pc, #516]	; (8005004 <_vfprintf_r+0x64c>)
 8004dfe:	683e      	ldr	r6, [r7, #0]
 8004e00:	9311      	str	r3, [sp, #68]	; 0x44
 8004e02:	2700      	movs	r7, #0
 8004e04:	f045 0502 	orr.w	r5, r5, #2
 8004e08:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	9202      	str	r2, [sp, #8]
 8004e10:	e05c      	b.n	8004ecc <_vfprintf_r+0x514>
 8004e12:	2600      	movs	r6, #0
 8004e14:	1d3b      	adds	r3, r7, #4
 8004e16:	45b1      	cmp	r9, r6
 8004e18:	9303      	str	r3, [sp, #12]
 8004e1a:	f8d7 8000 	ldr.w	r8, [r7]
 8004e1e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004e22:	db0a      	blt.n	8004e3a <_vfprintf_r+0x482>
 8004e24:	464a      	mov	r2, r9
 8004e26:	4631      	mov	r1, r6
 8004e28:	4640      	mov	r0, r8
 8004e2a:	f7fb f9d9 	bl	80001e0 <memchr>
 8004e2e:	2800      	cmp	r0, #0
 8004e30:	f000 80ea 	beq.w	8005008 <_vfprintf_r+0x650>
 8004e34:	ebc8 0900 	rsb	r9, r8, r0
 8004e38:	e0e7      	b.n	800500a <_vfprintf_r+0x652>
 8004e3a:	4640      	mov	r0, r8
 8004e3c:	f7fb f9c8 	bl	80001d0 <strlen>
 8004e40:	4681      	mov	r9, r0
 8004e42:	e0e2      	b.n	800500a <_vfprintf_r+0x652>
 8004e44:	f045 0510 	orr.w	r5, r5, #16
 8004e48:	06ae      	lsls	r6, r5, #26
 8004e4a:	d508      	bpl.n	8004e5e <_vfprintf_r+0x4a6>
 8004e4c:	3707      	adds	r7, #7
 8004e4e:	f027 0707 	bic.w	r7, r7, #7
 8004e52:	f107 0308 	add.w	r3, r7, #8
 8004e56:	9303      	str	r3, [sp, #12]
 8004e58:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004e5c:	e00a      	b.n	8004e74 <_vfprintf_r+0x4bc>
 8004e5e:	1d3b      	adds	r3, r7, #4
 8004e60:	f015 0f10 	tst.w	r5, #16
 8004e64:	9303      	str	r3, [sp, #12]
 8004e66:	d103      	bne.n	8004e70 <_vfprintf_r+0x4b8>
 8004e68:	0668      	lsls	r0, r5, #25
 8004e6a:	d501      	bpl.n	8004e70 <_vfprintf_r+0x4b8>
 8004e6c:	883e      	ldrh	r6, [r7, #0]
 8004e6e:	e000      	b.n	8004e72 <_vfprintf_r+0x4ba>
 8004e70:	683e      	ldr	r6, [r7, #0]
 8004e72:	2700      	movs	r7, #0
 8004e74:	2301      	movs	r3, #1
 8004e76:	e029      	b.n	8004ecc <_vfprintf_r+0x514>
 8004e78:	b10a      	cbz	r2, 8004e7e <_vfprintf_r+0x4c6>
 8004e7a:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004e7e:	4b61      	ldr	r3, [pc, #388]	; (8005004 <_vfprintf_r+0x64c>)
 8004e80:	9311      	str	r3, [sp, #68]	; 0x44
 8004e82:	06a9      	lsls	r1, r5, #26
 8004e84:	d508      	bpl.n	8004e98 <_vfprintf_r+0x4e0>
 8004e86:	3707      	adds	r7, #7
 8004e88:	f027 0707 	bic.w	r7, r7, #7
 8004e8c:	f107 0308 	add.w	r3, r7, #8
 8004e90:	9303      	str	r3, [sp, #12]
 8004e92:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004e96:	e00a      	b.n	8004eae <_vfprintf_r+0x4f6>
 8004e98:	1d3b      	adds	r3, r7, #4
 8004e9a:	f015 0f10 	tst.w	r5, #16
 8004e9e:	9303      	str	r3, [sp, #12]
 8004ea0:	d103      	bne.n	8004eaa <_vfprintf_r+0x4f2>
 8004ea2:	066a      	lsls	r2, r5, #25
 8004ea4:	d501      	bpl.n	8004eaa <_vfprintf_r+0x4f2>
 8004ea6:	883e      	ldrh	r6, [r7, #0]
 8004ea8:	e000      	b.n	8004eac <_vfprintf_r+0x4f4>
 8004eaa:	683e      	ldr	r6, [r7, #0]
 8004eac:	2700      	movs	r7, #0
 8004eae:	07eb      	lsls	r3, r5, #31
 8004eb0:	d50b      	bpl.n	8004eca <_vfprintf_r+0x512>
 8004eb2:	ea56 0307 	orrs.w	r3, r6, r7
 8004eb6:	d008      	beq.n	8004eca <_vfprintf_r+0x512>
 8004eb8:	2330      	movs	r3, #48	; 0x30
 8004eba:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004ebe:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004ec2:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8004ec6:	f045 0502 	orr.w	r5, r5, #2
 8004eca:	2302      	movs	r3, #2
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004ed2:	e000      	b.n	8004ed6 <_vfprintf_r+0x51e>
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	f1b9 0f00 	cmp.w	r9, #0
 8004eda:	f2c0 855a 	blt.w	8005992 <_vfprintf_r+0xfda>
 8004ede:	ea56 0207 	orrs.w	r2, r6, r7
 8004ee2:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8004ee6:	d103      	bne.n	8004ef0 <_vfprintf_r+0x538>
 8004ee8:	f1b9 0f00 	cmp.w	r9, #0
 8004eec:	d05f      	beq.n	8004fae <_vfprintf_r+0x5f6>
 8004eee:	e006      	b.n	8004efe <_vfprintf_r+0x546>
 8004ef0:	460d      	mov	r5, r1
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d025      	beq.n	8004f42 <_vfprintf_r+0x58a>
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d046      	beq.n	8004f88 <_vfprintf_r+0x5d0>
 8004efa:	4629      	mov	r1, r5
 8004efc:	e007      	b.n	8004f0e <_vfprintf_r+0x556>
 8004efe:	460d      	mov	r5, r1
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d022      	beq.n	8004f4a <_vfprintf_r+0x592>
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d03d      	beq.n	8004f84 <_vfprintf_r+0x5cc>
 8004f08:	4629      	mov	r1, r5
 8004f0a:	2600      	movs	r6, #0
 8004f0c:	2700      	movs	r7, #0
 8004f0e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004f12:	08f2      	lsrs	r2, r6, #3
 8004f14:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8004f18:	08f8      	lsrs	r0, r7, #3
 8004f1a:	f006 0307 	and.w	r3, r6, #7
 8004f1e:	4607      	mov	r7, r0
 8004f20:	4616      	mov	r6, r2
 8004f22:	3330      	adds	r3, #48	; 0x30
 8004f24:	ea56 0207 	orrs.w	r2, r6, r7
 8004f28:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004f2c:	d1f1      	bne.n	8004f12 <_vfprintf_r+0x55a>
 8004f2e:	07e8      	lsls	r0, r5, #31
 8004f30:	d548      	bpl.n	8004fc4 <_vfprintf_r+0x60c>
 8004f32:	2b30      	cmp	r3, #48	; 0x30
 8004f34:	d046      	beq.n	8004fc4 <_vfprintf_r+0x60c>
 8004f36:	2330      	movs	r3, #48	; 0x30
 8004f38:	f808 3c01 	strb.w	r3, [r8, #-1]
 8004f3c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004f40:	e040      	b.n	8004fc4 <_vfprintf_r+0x60c>
 8004f42:	2f00      	cmp	r7, #0
 8004f44:	bf08      	it	eq
 8004f46:	2e0a      	cmpeq	r6, #10
 8004f48:	d205      	bcs.n	8004f56 <_vfprintf_r+0x59e>
 8004f4a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8004f4e:	3630      	adds	r6, #48	; 0x30
 8004f50:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8004f54:	e029      	b.n	8004faa <_vfprintf_r+0x5f2>
 8004f56:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	4639      	mov	r1, r7
 8004f5e:	220a      	movs	r2, #10
 8004f60:	2300      	movs	r3, #0
 8004f62:	f7fb fe1d 	bl	8000ba0 <__aeabi_uldivmod>
 8004f66:	3230      	adds	r2, #48	; 0x30
 8004f68:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	4630      	mov	r0, r6
 8004f70:	4639      	mov	r1, r7
 8004f72:	220a      	movs	r2, #10
 8004f74:	f7fb fe14 	bl	8000ba0 <__aeabi_uldivmod>
 8004f78:	4606      	mov	r6, r0
 8004f7a:	460f      	mov	r7, r1
 8004f7c:	ea56 0307 	orrs.w	r3, r6, r7
 8004f80:	d1eb      	bne.n	8004f5a <_vfprintf_r+0x5a2>
 8004f82:	e012      	b.n	8004faa <_vfprintf_r+0x5f2>
 8004f84:	2600      	movs	r6, #0
 8004f86:	2700      	movs	r7, #0
 8004f88:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004f8c:	f006 030f 	and.w	r3, r6, #15
 8004f90:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004f92:	5cd3      	ldrb	r3, [r2, r3]
 8004f94:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004f98:	0933      	lsrs	r3, r6, #4
 8004f9a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004f9e:	093a      	lsrs	r2, r7, #4
 8004fa0:	461e      	mov	r6, r3
 8004fa2:	4617      	mov	r7, r2
 8004fa4:	ea56 0307 	orrs.w	r3, r6, r7
 8004fa8:	d1f0      	bne.n	8004f8c <_vfprintf_r+0x5d4>
 8004faa:	4629      	mov	r1, r5
 8004fac:	e00a      	b.n	8004fc4 <_vfprintf_r+0x60c>
 8004fae:	b93b      	cbnz	r3, 8004fc0 <_vfprintf_r+0x608>
 8004fb0:	07ea      	lsls	r2, r5, #31
 8004fb2:	d505      	bpl.n	8004fc0 <_vfprintf_r+0x608>
 8004fb4:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8004fb8:	2330      	movs	r3, #48	; 0x30
 8004fba:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8004fbe:	e001      	b.n	8004fc4 <_vfprintf_r+0x60c>
 8004fc0:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004fc4:	464e      	mov	r6, r9
 8004fc6:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8004fca:	ebc8 0909 	rsb	r9, r8, r9
 8004fce:	460d      	mov	r5, r1
 8004fd0:	2700      	movs	r7, #0
 8004fd2:	e01b      	b.n	800500c <_vfprintf_r+0x654>
 8004fd4:	b10a      	cbz	r2, 8004fda <_vfprintf_r+0x622>
 8004fd6:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004fda:	9b02      	ldr	r3, [sp, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f000 83a0 	beq.w	8005722 <_vfprintf_r+0xd6a>
 8004fe2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004fe6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004fea:	2600      	movs	r6, #0
 8004fec:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004ff0:	9703      	str	r7, [sp, #12]
 8004ff2:	f04f 0901 	mov.w	r9, #1
 8004ff6:	4637      	mov	r7, r6
 8004ff8:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8004ffc:	e006      	b.n	800500c <_vfprintf_r+0x654>
 8004ffe:	bf00      	nop
 8005000:	7fefffff 	.word	0x7fefffff
 8005004:	08007df1 	.word	0x08007df1
 8005008:	4606      	mov	r6, r0
 800500a:	4637      	mov	r7, r6
 800500c:	454e      	cmp	r6, r9
 800500e:	4633      	mov	r3, r6
 8005010:	bfb8      	it	lt
 8005012:	464b      	movlt	r3, r9
 8005014:	930b      	str	r3, [sp, #44]	; 0x2c
 8005016:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800501a:	b113      	cbz	r3, 8005022 <_vfprintf_r+0x66a>
 800501c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800501e:	3301      	adds	r3, #1
 8005020:	930b      	str	r3, [sp, #44]	; 0x2c
 8005022:	f015 0302 	ands.w	r3, r5, #2
 8005026:	9314      	str	r3, [sp, #80]	; 0x50
 8005028:	bf1e      	ittt	ne
 800502a:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 800502c:	3302      	addne	r3, #2
 800502e:	930b      	strne	r3, [sp, #44]	; 0x2c
 8005030:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8005034:	9315      	str	r3, [sp, #84]	; 0x54
 8005036:	d139      	bne.n	80050ac <_vfprintf_r+0x6f4>
 8005038:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800503a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800503c:	1a9b      	subs	r3, r3, r2
 800503e:	2b00      	cmp	r3, #0
 8005040:	930c      	str	r3, [sp, #48]	; 0x30
 8005042:	dd33      	ble.n	80050ac <_vfprintf_r+0x6f4>
 8005044:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005046:	2b10      	cmp	r3, #16
 8005048:	4ba6      	ldr	r3, [pc, #664]	; (80052e4 <_vfprintf_r+0x92c>)
 800504a:	6023      	str	r3, [r4, #0]
 800504c:	dd18      	ble.n	8005080 <_vfprintf_r+0x6c8>
 800504e:	2310      	movs	r3, #16
 8005050:	6063      	str	r3, [r4, #4]
 8005052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005054:	3310      	adds	r3, #16
 8005056:	9321      	str	r3, [sp, #132]	; 0x84
 8005058:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800505a:	3301      	adds	r3, #1
 800505c:	2b07      	cmp	r3, #7
 800505e:	9320      	str	r3, [sp, #128]	; 0x80
 8005060:	dc01      	bgt.n	8005066 <_vfprintf_r+0x6ae>
 8005062:	3408      	adds	r4, #8
 8005064:	e008      	b.n	8005078 <_vfprintf_r+0x6c0>
 8005066:	aa1f      	add	r2, sp, #124	; 0x7c
 8005068:	4659      	mov	r1, fp
 800506a:	4650      	mov	r0, sl
 800506c:	f002 fc2c 	bl	80078c8 <__sprint_r>
 8005070:	2800      	cmp	r0, #0
 8005072:	f040 835d 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005076:	ac2c      	add	r4, sp, #176	; 0xb0
 8005078:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800507a:	3b10      	subs	r3, #16
 800507c:	930c      	str	r3, [sp, #48]	; 0x30
 800507e:	e7e1      	b.n	8005044 <_vfprintf_r+0x68c>
 8005080:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005082:	6063      	str	r3, [r4, #4]
 8005084:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005088:	4413      	add	r3, r2
 800508a:	9321      	str	r3, [sp, #132]	; 0x84
 800508c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800508e:	3301      	adds	r3, #1
 8005090:	2b07      	cmp	r3, #7
 8005092:	9320      	str	r3, [sp, #128]	; 0x80
 8005094:	dc01      	bgt.n	800509a <_vfprintf_r+0x6e2>
 8005096:	3408      	adds	r4, #8
 8005098:	e008      	b.n	80050ac <_vfprintf_r+0x6f4>
 800509a:	aa1f      	add	r2, sp, #124	; 0x7c
 800509c:	4659      	mov	r1, fp
 800509e:	4650      	mov	r0, sl
 80050a0:	f002 fc12 	bl	80078c8 <__sprint_r>
 80050a4:	2800      	cmp	r0, #0
 80050a6:	f040 8343 	bne.w	8005730 <_vfprintf_r+0xd78>
 80050aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80050ac:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80050b0:	b1bb      	cbz	r3, 80050e2 <_vfprintf_r+0x72a>
 80050b2:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80050b6:	6023      	str	r3, [r4, #0]
 80050b8:	2301      	movs	r3, #1
 80050ba:	6063      	str	r3, [r4, #4]
 80050bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050be:	3301      	adds	r3, #1
 80050c0:	9321      	str	r3, [sp, #132]	; 0x84
 80050c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80050c4:	3301      	adds	r3, #1
 80050c6:	2b07      	cmp	r3, #7
 80050c8:	9320      	str	r3, [sp, #128]	; 0x80
 80050ca:	dc01      	bgt.n	80050d0 <_vfprintf_r+0x718>
 80050cc:	3408      	adds	r4, #8
 80050ce:	e008      	b.n	80050e2 <_vfprintf_r+0x72a>
 80050d0:	aa1f      	add	r2, sp, #124	; 0x7c
 80050d2:	4659      	mov	r1, fp
 80050d4:	4650      	mov	r0, sl
 80050d6:	f002 fbf7 	bl	80078c8 <__sprint_r>
 80050da:	2800      	cmp	r0, #0
 80050dc:	f040 8328 	bne.w	8005730 <_vfprintf_r+0xd78>
 80050e0:	ac2c      	add	r4, sp, #176	; 0xb0
 80050e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80050e4:	b1b3      	cbz	r3, 8005114 <_vfprintf_r+0x75c>
 80050e6:	ab18      	add	r3, sp, #96	; 0x60
 80050e8:	6023      	str	r3, [r4, #0]
 80050ea:	2302      	movs	r3, #2
 80050ec:	6063      	str	r3, [r4, #4]
 80050ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050f0:	3302      	adds	r3, #2
 80050f2:	9321      	str	r3, [sp, #132]	; 0x84
 80050f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80050f6:	3301      	adds	r3, #1
 80050f8:	2b07      	cmp	r3, #7
 80050fa:	9320      	str	r3, [sp, #128]	; 0x80
 80050fc:	dc01      	bgt.n	8005102 <_vfprintf_r+0x74a>
 80050fe:	3408      	adds	r4, #8
 8005100:	e008      	b.n	8005114 <_vfprintf_r+0x75c>
 8005102:	aa1f      	add	r2, sp, #124	; 0x7c
 8005104:	4659      	mov	r1, fp
 8005106:	4650      	mov	r0, sl
 8005108:	f002 fbde 	bl	80078c8 <__sprint_r>
 800510c:	2800      	cmp	r0, #0
 800510e:	f040 830f 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005112:	ac2c      	add	r4, sp, #176	; 0xb0
 8005114:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005116:	2b80      	cmp	r3, #128	; 0x80
 8005118:	d135      	bne.n	8005186 <_vfprintf_r+0x7ce>
 800511a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800511c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800511e:	1a9b      	subs	r3, r3, r2
 8005120:	2b00      	cmp	r3, #0
 8005122:	dd30      	ble.n	8005186 <_vfprintf_r+0x7ce>
 8005124:	4a70      	ldr	r2, [pc, #448]	; (80052e8 <_vfprintf_r+0x930>)
 8005126:	6022      	str	r2, [r4, #0]
 8005128:	2b10      	cmp	r3, #16
 800512a:	dd18      	ble.n	800515e <_vfprintf_r+0x7a6>
 800512c:	2210      	movs	r2, #16
 800512e:	6062      	str	r2, [r4, #4]
 8005130:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005132:	3210      	adds	r2, #16
 8005134:	9221      	str	r2, [sp, #132]	; 0x84
 8005136:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005138:	3201      	adds	r2, #1
 800513a:	2a07      	cmp	r2, #7
 800513c:	9220      	str	r2, [sp, #128]	; 0x80
 800513e:	dc01      	bgt.n	8005144 <_vfprintf_r+0x78c>
 8005140:	3408      	adds	r4, #8
 8005142:	e00a      	b.n	800515a <_vfprintf_r+0x7a2>
 8005144:	aa1f      	add	r2, sp, #124	; 0x7c
 8005146:	4659      	mov	r1, fp
 8005148:	4650      	mov	r0, sl
 800514a:	930c      	str	r3, [sp, #48]	; 0x30
 800514c:	f002 fbbc 	bl	80078c8 <__sprint_r>
 8005150:	2800      	cmp	r0, #0
 8005152:	f040 82ed 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005156:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005158:	ac2c      	add	r4, sp, #176	; 0xb0
 800515a:	3b10      	subs	r3, #16
 800515c:	e7e2      	b.n	8005124 <_vfprintf_r+0x76c>
 800515e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005160:	6063      	str	r3, [r4, #4]
 8005162:	4413      	add	r3, r2
 8005164:	9321      	str	r3, [sp, #132]	; 0x84
 8005166:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005168:	3301      	adds	r3, #1
 800516a:	2b07      	cmp	r3, #7
 800516c:	9320      	str	r3, [sp, #128]	; 0x80
 800516e:	dc01      	bgt.n	8005174 <_vfprintf_r+0x7bc>
 8005170:	3408      	adds	r4, #8
 8005172:	e008      	b.n	8005186 <_vfprintf_r+0x7ce>
 8005174:	aa1f      	add	r2, sp, #124	; 0x7c
 8005176:	4659      	mov	r1, fp
 8005178:	4650      	mov	r0, sl
 800517a:	f002 fba5 	bl	80078c8 <__sprint_r>
 800517e:	2800      	cmp	r0, #0
 8005180:	f040 82d6 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005184:	ac2c      	add	r4, sp, #176	; 0xb0
 8005186:	ebc9 0606 	rsb	r6, r9, r6
 800518a:	2e00      	cmp	r6, #0
 800518c:	dd2e      	ble.n	80051ec <_vfprintf_r+0x834>
 800518e:	4b56      	ldr	r3, [pc, #344]	; (80052e8 <_vfprintf_r+0x930>)
 8005190:	6023      	str	r3, [r4, #0]
 8005192:	2e10      	cmp	r6, #16
 8005194:	dd16      	ble.n	80051c4 <_vfprintf_r+0x80c>
 8005196:	2310      	movs	r3, #16
 8005198:	6063      	str	r3, [r4, #4]
 800519a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800519c:	3310      	adds	r3, #16
 800519e:	9321      	str	r3, [sp, #132]	; 0x84
 80051a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80051a2:	3301      	adds	r3, #1
 80051a4:	2b07      	cmp	r3, #7
 80051a6:	9320      	str	r3, [sp, #128]	; 0x80
 80051a8:	dc01      	bgt.n	80051ae <_vfprintf_r+0x7f6>
 80051aa:	3408      	adds	r4, #8
 80051ac:	e008      	b.n	80051c0 <_vfprintf_r+0x808>
 80051ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80051b0:	4659      	mov	r1, fp
 80051b2:	4650      	mov	r0, sl
 80051b4:	f002 fb88 	bl	80078c8 <__sprint_r>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	f040 82b9 	bne.w	8005730 <_vfprintf_r+0xd78>
 80051be:	ac2c      	add	r4, sp, #176	; 0xb0
 80051c0:	3e10      	subs	r6, #16
 80051c2:	e7e4      	b.n	800518e <_vfprintf_r+0x7d6>
 80051c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80051c6:	9821      	ldr	r0, [sp, #132]	; 0x84
 80051c8:	6066      	str	r6, [r4, #4]
 80051ca:	3301      	adds	r3, #1
 80051cc:	4406      	add	r6, r0
 80051ce:	2b07      	cmp	r3, #7
 80051d0:	9621      	str	r6, [sp, #132]	; 0x84
 80051d2:	9320      	str	r3, [sp, #128]	; 0x80
 80051d4:	dc01      	bgt.n	80051da <_vfprintf_r+0x822>
 80051d6:	3408      	adds	r4, #8
 80051d8:	e008      	b.n	80051ec <_vfprintf_r+0x834>
 80051da:	aa1f      	add	r2, sp, #124	; 0x7c
 80051dc:	4659      	mov	r1, fp
 80051de:	4650      	mov	r0, sl
 80051e0:	f002 fb72 	bl	80078c8 <__sprint_r>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	f040 82a3 	bne.w	8005730 <_vfprintf_r+0xd78>
 80051ea:	ac2c      	add	r4, sp, #176	; 0xb0
 80051ec:	05eb      	lsls	r3, r5, #23
 80051ee:	d414      	bmi.n	800521a <_vfprintf_r+0x862>
 80051f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051f2:	e884 0300 	stmia.w	r4, {r8, r9}
 80051f6:	444b      	add	r3, r9
 80051f8:	9321      	str	r3, [sp, #132]	; 0x84
 80051fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80051fc:	3301      	adds	r3, #1
 80051fe:	2b07      	cmp	r3, #7
 8005200:	9320      	str	r3, [sp, #128]	; 0x80
 8005202:	f340 8244 	ble.w	800568e <_vfprintf_r+0xcd6>
 8005206:	aa1f      	add	r2, sp, #124	; 0x7c
 8005208:	4659      	mov	r1, fp
 800520a:	4650      	mov	r0, sl
 800520c:	f002 fb5c 	bl	80078c8 <__sprint_r>
 8005210:	2800      	cmp	r0, #0
 8005212:	f040 828d 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005216:	ac2c      	add	r4, sp, #176	; 0xb0
 8005218:	e23a      	b.n	8005690 <_vfprintf_r+0xcd8>
 800521a:	9b02      	ldr	r3, [sp, #8]
 800521c:	2b65      	cmp	r3, #101	; 0x65
 800521e:	f340 81ad 	ble.w	800557c <_vfprintf_r+0xbc4>
 8005222:	2200      	movs	r2, #0
 8005224:	2300      	movs	r3, #0
 8005226:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800522a:	f7fb fc49 	bl	8000ac0 <__aeabi_dcmpeq>
 800522e:	2800      	cmp	r0, #0
 8005230:	d05e      	beq.n	80052f0 <_vfprintf_r+0x938>
 8005232:	4b2e      	ldr	r3, [pc, #184]	; (80052ec <_vfprintf_r+0x934>)
 8005234:	6023      	str	r3, [r4, #0]
 8005236:	2301      	movs	r3, #1
 8005238:	6063      	str	r3, [r4, #4]
 800523a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800523c:	3301      	adds	r3, #1
 800523e:	9321      	str	r3, [sp, #132]	; 0x84
 8005240:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005242:	3301      	adds	r3, #1
 8005244:	2b07      	cmp	r3, #7
 8005246:	9320      	str	r3, [sp, #128]	; 0x80
 8005248:	dc01      	bgt.n	800524e <_vfprintf_r+0x896>
 800524a:	3408      	adds	r4, #8
 800524c:	e008      	b.n	8005260 <_vfprintf_r+0x8a8>
 800524e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005250:	4659      	mov	r1, fp
 8005252:	4650      	mov	r0, sl
 8005254:	f002 fb38 	bl	80078c8 <__sprint_r>
 8005258:	2800      	cmp	r0, #0
 800525a:	f040 8269 	bne.w	8005730 <_vfprintf_r+0xd78>
 800525e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005260:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005262:	9a04      	ldr	r2, [sp, #16]
 8005264:	4293      	cmp	r3, r2
 8005266:	db02      	blt.n	800526e <_vfprintf_r+0x8b6>
 8005268:	07ef      	lsls	r7, r5, #31
 800526a:	f140 8211 	bpl.w	8005690 <_vfprintf_r+0xcd8>
 800526e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005270:	6023      	str	r3, [r4, #0]
 8005272:	9b08      	ldr	r3, [sp, #32]
 8005274:	6063      	str	r3, [r4, #4]
 8005276:	9a08      	ldr	r2, [sp, #32]
 8005278:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800527a:	4413      	add	r3, r2
 800527c:	9321      	str	r3, [sp, #132]	; 0x84
 800527e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005280:	3301      	adds	r3, #1
 8005282:	2b07      	cmp	r3, #7
 8005284:	9320      	str	r3, [sp, #128]	; 0x80
 8005286:	dc01      	bgt.n	800528c <_vfprintf_r+0x8d4>
 8005288:	3408      	adds	r4, #8
 800528a:	e008      	b.n	800529e <_vfprintf_r+0x8e6>
 800528c:	aa1f      	add	r2, sp, #124	; 0x7c
 800528e:	4659      	mov	r1, fp
 8005290:	4650      	mov	r0, sl
 8005292:	f002 fb19 	bl	80078c8 <__sprint_r>
 8005296:	2800      	cmp	r0, #0
 8005298:	f040 824a 	bne.w	8005730 <_vfprintf_r+0xd78>
 800529c:	ac2c      	add	r4, sp, #176	; 0xb0
 800529e:	9b04      	ldr	r3, [sp, #16]
 80052a0:	1e5e      	subs	r6, r3, #1
 80052a2:	2e00      	cmp	r6, #0
 80052a4:	f340 81f4 	ble.w	8005690 <_vfprintf_r+0xcd8>
 80052a8:	4f0f      	ldr	r7, [pc, #60]	; (80052e8 <_vfprintf_r+0x930>)
 80052aa:	f04f 0810 	mov.w	r8, #16
 80052ae:	2e10      	cmp	r6, #16
 80052b0:	f340 8159 	ble.w	8005566 <_vfprintf_r+0xbae>
 80052b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052b6:	3310      	adds	r3, #16
 80052b8:	9321      	str	r3, [sp, #132]	; 0x84
 80052ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80052bc:	3301      	adds	r3, #1
 80052be:	2b07      	cmp	r3, #7
 80052c0:	e884 0180 	stmia.w	r4, {r7, r8}
 80052c4:	9320      	str	r3, [sp, #128]	; 0x80
 80052c6:	dc01      	bgt.n	80052cc <_vfprintf_r+0x914>
 80052c8:	3408      	adds	r4, #8
 80052ca:	e008      	b.n	80052de <_vfprintf_r+0x926>
 80052cc:	aa1f      	add	r2, sp, #124	; 0x7c
 80052ce:	4659      	mov	r1, fp
 80052d0:	4650      	mov	r0, sl
 80052d2:	f002 faf9 	bl	80078c8 <__sprint_r>
 80052d6:	2800      	cmp	r0, #0
 80052d8:	f040 822a 	bne.w	8005730 <_vfprintf_r+0xd78>
 80052dc:	ac2c      	add	r4, sp, #176	; 0xb0
 80052de:	3e10      	subs	r6, #16
 80052e0:	e7e5      	b.n	80052ae <_vfprintf_r+0x8f6>
 80052e2:	bf00      	nop
 80052e4:	08007e14 	.word	0x08007e14
 80052e8:	08007e24 	.word	0x08007e24
 80052ec:	08007e02 	.word	0x08007e02
 80052f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	dc7c      	bgt.n	80053f0 <_vfprintf_r+0xa38>
 80052f6:	4b9f      	ldr	r3, [pc, #636]	; (8005574 <_vfprintf_r+0xbbc>)
 80052f8:	6023      	str	r3, [r4, #0]
 80052fa:	2301      	movs	r3, #1
 80052fc:	6063      	str	r3, [r4, #4]
 80052fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005300:	3301      	adds	r3, #1
 8005302:	9321      	str	r3, [sp, #132]	; 0x84
 8005304:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005306:	3301      	adds	r3, #1
 8005308:	2b07      	cmp	r3, #7
 800530a:	9320      	str	r3, [sp, #128]	; 0x80
 800530c:	dc01      	bgt.n	8005312 <_vfprintf_r+0x95a>
 800530e:	3408      	adds	r4, #8
 8005310:	e008      	b.n	8005324 <_vfprintf_r+0x96c>
 8005312:	aa1f      	add	r2, sp, #124	; 0x7c
 8005314:	4659      	mov	r1, fp
 8005316:	4650      	mov	r0, sl
 8005318:	f002 fad6 	bl	80078c8 <__sprint_r>
 800531c:	2800      	cmp	r0, #0
 800531e:	f040 8207 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005322:	ac2c      	add	r4, sp, #176	; 0xb0
 8005324:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005326:	b923      	cbnz	r3, 8005332 <_vfprintf_r+0x97a>
 8005328:	9b04      	ldr	r3, [sp, #16]
 800532a:	b913      	cbnz	r3, 8005332 <_vfprintf_r+0x97a>
 800532c:	07ee      	lsls	r6, r5, #31
 800532e:	f140 81af 	bpl.w	8005690 <_vfprintf_r+0xcd8>
 8005332:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005334:	6023      	str	r3, [r4, #0]
 8005336:	9b08      	ldr	r3, [sp, #32]
 8005338:	6063      	str	r3, [r4, #4]
 800533a:	9a08      	ldr	r2, [sp, #32]
 800533c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800533e:	4413      	add	r3, r2
 8005340:	9321      	str	r3, [sp, #132]	; 0x84
 8005342:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005344:	3301      	adds	r3, #1
 8005346:	2b07      	cmp	r3, #7
 8005348:	9320      	str	r3, [sp, #128]	; 0x80
 800534a:	dc02      	bgt.n	8005352 <_vfprintf_r+0x99a>
 800534c:	f104 0308 	add.w	r3, r4, #8
 8005350:	e008      	b.n	8005364 <_vfprintf_r+0x9ac>
 8005352:	aa1f      	add	r2, sp, #124	; 0x7c
 8005354:	4659      	mov	r1, fp
 8005356:	4650      	mov	r0, sl
 8005358:	f002 fab6 	bl	80078c8 <__sprint_r>
 800535c:	2800      	cmp	r0, #0
 800535e:	f040 81e7 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005362:	ab2c      	add	r3, sp, #176	; 0xb0
 8005364:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8005366:	4276      	negs	r6, r6
 8005368:	2e00      	cmp	r6, #0
 800536a:	dd30      	ble.n	80053ce <_vfprintf_r+0xa16>
 800536c:	4f82      	ldr	r7, [pc, #520]	; (8005578 <_vfprintf_r+0xbc0>)
 800536e:	2410      	movs	r4, #16
 8005370:	2e10      	cmp	r6, #16
 8005372:	dd16      	ble.n	80053a2 <_vfprintf_r+0x9ea>
 8005374:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005376:	601f      	str	r7, [r3, #0]
 8005378:	3210      	adds	r2, #16
 800537a:	9221      	str	r2, [sp, #132]	; 0x84
 800537c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800537e:	605c      	str	r4, [r3, #4]
 8005380:	3201      	adds	r2, #1
 8005382:	2a07      	cmp	r2, #7
 8005384:	9220      	str	r2, [sp, #128]	; 0x80
 8005386:	dc01      	bgt.n	800538c <_vfprintf_r+0x9d4>
 8005388:	3308      	adds	r3, #8
 800538a:	e008      	b.n	800539e <_vfprintf_r+0x9e6>
 800538c:	aa1f      	add	r2, sp, #124	; 0x7c
 800538e:	4659      	mov	r1, fp
 8005390:	4650      	mov	r0, sl
 8005392:	f002 fa99 	bl	80078c8 <__sprint_r>
 8005396:	2800      	cmp	r0, #0
 8005398:	f040 81ca 	bne.w	8005730 <_vfprintf_r+0xd78>
 800539c:	ab2c      	add	r3, sp, #176	; 0xb0
 800539e:	3e10      	subs	r6, #16
 80053a0:	e7e6      	b.n	8005370 <_vfprintf_r+0x9b8>
 80053a2:	4a75      	ldr	r2, [pc, #468]	; (8005578 <_vfprintf_r+0xbc0>)
 80053a4:	e883 0044 	stmia.w	r3, {r2, r6}
 80053a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80053aa:	4416      	add	r6, r2
 80053ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80053ae:	9621      	str	r6, [sp, #132]	; 0x84
 80053b0:	3201      	adds	r2, #1
 80053b2:	2a07      	cmp	r2, #7
 80053b4:	9220      	str	r2, [sp, #128]	; 0x80
 80053b6:	dc01      	bgt.n	80053bc <_vfprintf_r+0xa04>
 80053b8:	3308      	adds	r3, #8
 80053ba:	e008      	b.n	80053ce <_vfprintf_r+0xa16>
 80053bc:	aa1f      	add	r2, sp, #124	; 0x7c
 80053be:	4659      	mov	r1, fp
 80053c0:	4650      	mov	r0, sl
 80053c2:	f002 fa81 	bl	80078c8 <__sprint_r>
 80053c6:	2800      	cmp	r0, #0
 80053c8:	f040 81b2 	bne.w	8005730 <_vfprintf_r+0xd78>
 80053cc:	ab2c      	add	r3, sp, #176	; 0xb0
 80053ce:	9a04      	ldr	r2, [sp, #16]
 80053d0:	605a      	str	r2, [r3, #4]
 80053d2:	9904      	ldr	r1, [sp, #16]
 80053d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80053d6:	f8c3 8000 	str.w	r8, [r3]
 80053da:	440a      	add	r2, r1
 80053dc:	9221      	str	r2, [sp, #132]	; 0x84
 80053de:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80053e0:	3201      	adds	r2, #1
 80053e2:	2a07      	cmp	r2, #7
 80053e4:	9220      	str	r2, [sp, #128]	; 0x80
 80053e6:	f73f af0e 	bgt.w	8005206 <_vfprintf_r+0x84e>
 80053ea:	f103 0408 	add.w	r4, r3, #8
 80053ee:	e14f      	b.n	8005690 <_vfprintf_r+0xcd8>
 80053f0:	9b04      	ldr	r3, [sp, #16]
 80053f2:	42bb      	cmp	r3, r7
 80053f4:	bfa8      	it	ge
 80053f6:	463b      	movge	r3, r7
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	461e      	mov	r6, r3
 80053fc:	dd15      	ble.n	800542a <_vfprintf_r+0xa72>
 80053fe:	6063      	str	r3, [r4, #4]
 8005400:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005402:	f8c4 8000 	str.w	r8, [r4]
 8005406:	4433      	add	r3, r6
 8005408:	9321      	str	r3, [sp, #132]	; 0x84
 800540a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800540c:	3301      	adds	r3, #1
 800540e:	2b07      	cmp	r3, #7
 8005410:	9320      	str	r3, [sp, #128]	; 0x80
 8005412:	dc01      	bgt.n	8005418 <_vfprintf_r+0xa60>
 8005414:	3408      	adds	r4, #8
 8005416:	e008      	b.n	800542a <_vfprintf_r+0xa72>
 8005418:	aa1f      	add	r2, sp, #124	; 0x7c
 800541a:	4659      	mov	r1, fp
 800541c:	4650      	mov	r0, sl
 800541e:	f002 fa53 	bl	80078c8 <__sprint_r>
 8005422:	2800      	cmp	r0, #0
 8005424:	f040 8184 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005428:	ac2c      	add	r4, sp, #176	; 0xb0
 800542a:	2e00      	cmp	r6, #0
 800542c:	bfac      	ite	ge
 800542e:	1bbe      	subge	r6, r7, r6
 8005430:	463e      	movlt	r6, r7
 8005432:	2e00      	cmp	r6, #0
 8005434:	dd30      	ble.n	8005498 <_vfprintf_r+0xae0>
 8005436:	f04f 0910 	mov.w	r9, #16
 800543a:	4b4f      	ldr	r3, [pc, #316]	; (8005578 <_vfprintf_r+0xbc0>)
 800543c:	6023      	str	r3, [r4, #0]
 800543e:	2e10      	cmp	r6, #16
 8005440:	dd16      	ble.n	8005470 <_vfprintf_r+0xab8>
 8005442:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005444:	f8c4 9004 	str.w	r9, [r4, #4]
 8005448:	3310      	adds	r3, #16
 800544a:	9321      	str	r3, [sp, #132]	; 0x84
 800544c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800544e:	3301      	adds	r3, #1
 8005450:	2b07      	cmp	r3, #7
 8005452:	9320      	str	r3, [sp, #128]	; 0x80
 8005454:	dc01      	bgt.n	800545a <_vfprintf_r+0xaa2>
 8005456:	3408      	adds	r4, #8
 8005458:	e008      	b.n	800546c <_vfprintf_r+0xab4>
 800545a:	aa1f      	add	r2, sp, #124	; 0x7c
 800545c:	4659      	mov	r1, fp
 800545e:	4650      	mov	r0, sl
 8005460:	f002 fa32 	bl	80078c8 <__sprint_r>
 8005464:	2800      	cmp	r0, #0
 8005466:	f040 8163 	bne.w	8005730 <_vfprintf_r+0xd78>
 800546a:	ac2c      	add	r4, sp, #176	; 0xb0
 800546c:	3e10      	subs	r6, #16
 800546e:	e7e4      	b.n	800543a <_vfprintf_r+0xa82>
 8005470:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005472:	6066      	str	r6, [r4, #4]
 8005474:	441e      	add	r6, r3
 8005476:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005478:	9621      	str	r6, [sp, #132]	; 0x84
 800547a:	3301      	adds	r3, #1
 800547c:	2b07      	cmp	r3, #7
 800547e:	9320      	str	r3, [sp, #128]	; 0x80
 8005480:	dc01      	bgt.n	8005486 <_vfprintf_r+0xace>
 8005482:	3408      	adds	r4, #8
 8005484:	e008      	b.n	8005498 <_vfprintf_r+0xae0>
 8005486:	aa1f      	add	r2, sp, #124	; 0x7c
 8005488:	4659      	mov	r1, fp
 800548a:	4650      	mov	r0, sl
 800548c:	f002 fa1c 	bl	80078c8 <__sprint_r>
 8005490:	2800      	cmp	r0, #0
 8005492:	f040 814d 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005496:	ac2c      	add	r4, sp, #176	; 0xb0
 8005498:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800549a:	9a04      	ldr	r2, [sp, #16]
 800549c:	4293      	cmp	r3, r2
 800549e:	4447      	add	r7, r8
 80054a0:	db01      	blt.n	80054a6 <_vfprintf_r+0xaee>
 80054a2:	07e8      	lsls	r0, r5, #31
 80054a4:	d517      	bpl.n	80054d6 <_vfprintf_r+0xb1e>
 80054a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054a8:	6023      	str	r3, [r4, #0]
 80054aa:	9b08      	ldr	r3, [sp, #32]
 80054ac:	6063      	str	r3, [r4, #4]
 80054ae:	9a08      	ldr	r2, [sp, #32]
 80054b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054b2:	4413      	add	r3, r2
 80054b4:	9321      	str	r3, [sp, #132]	; 0x84
 80054b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80054b8:	3301      	adds	r3, #1
 80054ba:	2b07      	cmp	r3, #7
 80054bc:	9320      	str	r3, [sp, #128]	; 0x80
 80054be:	dc01      	bgt.n	80054c4 <_vfprintf_r+0xb0c>
 80054c0:	3408      	adds	r4, #8
 80054c2:	e008      	b.n	80054d6 <_vfprintf_r+0xb1e>
 80054c4:	aa1f      	add	r2, sp, #124	; 0x7c
 80054c6:	4659      	mov	r1, fp
 80054c8:	4650      	mov	r0, sl
 80054ca:	f002 f9fd 	bl	80078c8 <__sprint_r>
 80054ce:	2800      	cmp	r0, #0
 80054d0:	f040 812e 	bne.w	8005730 <_vfprintf_r+0xd78>
 80054d4:	ac2c      	add	r4, sp, #176	; 0xb0
 80054d6:	9b04      	ldr	r3, [sp, #16]
 80054d8:	9a04      	ldr	r2, [sp, #16]
 80054da:	eb08 0603 	add.w	r6, r8, r3
 80054de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80054e0:	1bf6      	subs	r6, r6, r7
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	429e      	cmp	r6, r3
 80054e6:	bfa8      	it	ge
 80054e8:	461e      	movge	r6, r3
 80054ea:	2e00      	cmp	r6, #0
 80054ec:	dd14      	ble.n	8005518 <_vfprintf_r+0xb60>
 80054ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054f0:	6027      	str	r7, [r4, #0]
 80054f2:	4433      	add	r3, r6
 80054f4:	9321      	str	r3, [sp, #132]	; 0x84
 80054f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80054f8:	6066      	str	r6, [r4, #4]
 80054fa:	3301      	adds	r3, #1
 80054fc:	2b07      	cmp	r3, #7
 80054fe:	9320      	str	r3, [sp, #128]	; 0x80
 8005500:	dc01      	bgt.n	8005506 <_vfprintf_r+0xb4e>
 8005502:	3408      	adds	r4, #8
 8005504:	e008      	b.n	8005518 <_vfprintf_r+0xb60>
 8005506:	aa1f      	add	r2, sp, #124	; 0x7c
 8005508:	4659      	mov	r1, fp
 800550a:	4650      	mov	r0, sl
 800550c:	f002 f9dc 	bl	80078c8 <__sprint_r>
 8005510:	2800      	cmp	r0, #0
 8005512:	f040 810d 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005516:	ac2c      	add	r4, sp, #176	; 0xb0
 8005518:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800551a:	9a04      	ldr	r2, [sp, #16]
 800551c:	2e00      	cmp	r6, #0
 800551e:	eba2 0303 	sub.w	r3, r2, r3
 8005522:	bfac      	ite	ge
 8005524:	1b9e      	subge	r6, r3, r6
 8005526:	461e      	movlt	r6, r3
 8005528:	2e00      	cmp	r6, #0
 800552a:	f340 80b1 	ble.w	8005690 <_vfprintf_r+0xcd8>
 800552e:	4f12      	ldr	r7, [pc, #72]	; (8005578 <_vfprintf_r+0xbc0>)
 8005530:	f04f 0810 	mov.w	r8, #16
 8005534:	2e10      	cmp	r6, #16
 8005536:	dd16      	ble.n	8005566 <_vfprintf_r+0xbae>
 8005538:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800553a:	3310      	adds	r3, #16
 800553c:	9321      	str	r3, [sp, #132]	; 0x84
 800553e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005540:	3301      	adds	r3, #1
 8005542:	2b07      	cmp	r3, #7
 8005544:	e884 0180 	stmia.w	r4, {r7, r8}
 8005548:	9320      	str	r3, [sp, #128]	; 0x80
 800554a:	dc01      	bgt.n	8005550 <_vfprintf_r+0xb98>
 800554c:	3408      	adds	r4, #8
 800554e:	e008      	b.n	8005562 <_vfprintf_r+0xbaa>
 8005550:	aa1f      	add	r2, sp, #124	; 0x7c
 8005552:	4659      	mov	r1, fp
 8005554:	4650      	mov	r0, sl
 8005556:	f002 f9b7 	bl	80078c8 <__sprint_r>
 800555a:	2800      	cmp	r0, #0
 800555c:	f040 80e8 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005560:	ac2c      	add	r4, sp, #176	; 0xb0
 8005562:	3e10      	subs	r6, #16
 8005564:	e7e6      	b.n	8005534 <_vfprintf_r+0xb7c>
 8005566:	4b04      	ldr	r3, [pc, #16]	; (8005578 <_vfprintf_r+0xbc0>)
 8005568:	e884 0048 	stmia.w	r4, {r3, r6}
 800556c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800556e:	441e      	add	r6, r3
 8005570:	9621      	str	r6, [sp, #132]	; 0x84
 8005572:	e642      	b.n	80051fa <_vfprintf_r+0x842>
 8005574:	08007e02 	.word	0x08007e02
 8005578:	08007e24 	.word	0x08007e24
 800557c:	9b04      	ldr	r3, [sp, #16]
 800557e:	2b01      	cmp	r3, #1
 8005580:	dc01      	bgt.n	8005586 <_vfprintf_r+0xbce>
 8005582:	07e9      	lsls	r1, r5, #31
 8005584:	d573      	bpl.n	800566e <_vfprintf_r+0xcb6>
 8005586:	2301      	movs	r3, #1
 8005588:	6063      	str	r3, [r4, #4]
 800558a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800558c:	f8c4 8000 	str.w	r8, [r4]
 8005590:	3301      	adds	r3, #1
 8005592:	9321      	str	r3, [sp, #132]	; 0x84
 8005594:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005596:	3301      	adds	r3, #1
 8005598:	2b07      	cmp	r3, #7
 800559a:	9320      	str	r3, [sp, #128]	; 0x80
 800559c:	dc01      	bgt.n	80055a2 <_vfprintf_r+0xbea>
 800559e:	3408      	adds	r4, #8
 80055a0:	e008      	b.n	80055b4 <_vfprintf_r+0xbfc>
 80055a2:	aa1f      	add	r2, sp, #124	; 0x7c
 80055a4:	4659      	mov	r1, fp
 80055a6:	4650      	mov	r0, sl
 80055a8:	f002 f98e 	bl	80078c8 <__sprint_r>
 80055ac:	2800      	cmp	r0, #0
 80055ae:	f040 80bf 	bne.w	8005730 <_vfprintf_r+0xd78>
 80055b2:	ac2c      	add	r4, sp, #176	; 0xb0
 80055b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055b6:	6023      	str	r3, [r4, #0]
 80055b8:	9b08      	ldr	r3, [sp, #32]
 80055ba:	6063      	str	r3, [r4, #4]
 80055bc:	9a08      	ldr	r2, [sp, #32]
 80055be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055c0:	4413      	add	r3, r2
 80055c2:	9321      	str	r3, [sp, #132]	; 0x84
 80055c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80055c6:	3301      	adds	r3, #1
 80055c8:	2b07      	cmp	r3, #7
 80055ca:	9320      	str	r3, [sp, #128]	; 0x80
 80055cc:	dc01      	bgt.n	80055d2 <_vfprintf_r+0xc1a>
 80055ce:	3408      	adds	r4, #8
 80055d0:	e008      	b.n	80055e4 <_vfprintf_r+0xc2c>
 80055d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80055d4:	4659      	mov	r1, fp
 80055d6:	4650      	mov	r0, sl
 80055d8:	f002 f976 	bl	80078c8 <__sprint_r>
 80055dc:	2800      	cmp	r0, #0
 80055de:	f040 80a7 	bne.w	8005730 <_vfprintf_r+0xd78>
 80055e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80055e4:	2300      	movs	r3, #0
 80055e6:	2200      	movs	r2, #0
 80055e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055ec:	f7fb fa68 	bl	8000ac0 <__aeabi_dcmpeq>
 80055f0:	9b04      	ldr	r3, [sp, #16]
 80055f2:	1e5e      	subs	r6, r3, #1
 80055f4:	b9b8      	cbnz	r0, 8005626 <_vfprintf_r+0xc6e>
 80055f6:	f108 0301 	add.w	r3, r8, #1
 80055fa:	e884 0048 	stmia.w	r4, {r3, r6}
 80055fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005600:	9a04      	ldr	r2, [sp, #16]
 8005602:	3b01      	subs	r3, #1
 8005604:	4413      	add	r3, r2
 8005606:	9321      	str	r3, [sp, #132]	; 0x84
 8005608:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800560a:	3301      	adds	r3, #1
 800560c:	2b07      	cmp	r3, #7
 800560e:	9320      	str	r3, [sp, #128]	; 0x80
 8005610:	dd34      	ble.n	800567c <_vfprintf_r+0xcc4>
 8005612:	aa1f      	add	r2, sp, #124	; 0x7c
 8005614:	4659      	mov	r1, fp
 8005616:	4650      	mov	r0, sl
 8005618:	f002 f956 	bl	80078c8 <__sprint_r>
 800561c:	2800      	cmp	r0, #0
 800561e:	f040 8087 	bne.w	8005730 <_vfprintf_r+0xd78>
 8005622:	ac2c      	add	r4, sp, #176	; 0xb0
 8005624:	e02b      	b.n	800567e <_vfprintf_r+0xcc6>
 8005626:	2e00      	cmp	r6, #0
 8005628:	dd29      	ble.n	800567e <_vfprintf_r+0xcc6>
 800562a:	4fa6      	ldr	r7, [pc, #664]	; (80058c4 <_vfprintf_r+0xf0c>)
 800562c:	f04f 0810 	mov.w	r8, #16
 8005630:	2e10      	cmp	r6, #16
 8005632:	dd15      	ble.n	8005660 <_vfprintf_r+0xca8>
 8005634:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005636:	3310      	adds	r3, #16
 8005638:	9321      	str	r3, [sp, #132]	; 0x84
 800563a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800563c:	3301      	adds	r3, #1
 800563e:	2b07      	cmp	r3, #7
 8005640:	e884 0180 	stmia.w	r4, {r7, r8}
 8005644:	9320      	str	r3, [sp, #128]	; 0x80
 8005646:	dc01      	bgt.n	800564c <_vfprintf_r+0xc94>
 8005648:	3408      	adds	r4, #8
 800564a:	e007      	b.n	800565c <_vfprintf_r+0xca4>
 800564c:	aa1f      	add	r2, sp, #124	; 0x7c
 800564e:	4659      	mov	r1, fp
 8005650:	4650      	mov	r0, sl
 8005652:	f002 f939 	bl	80078c8 <__sprint_r>
 8005656:	2800      	cmp	r0, #0
 8005658:	d16a      	bne.n	8005730 <_vfprintf_r+0xd78>
 800565a:	ac2c      	add	r4, sp, #176	; 0xb0
 800565c:	3e10      	subs	r6, #16
 800565e:	e7e7      	b.n	8005630 <_vfprintf_r+0xc78>
 8005660:	4b98      	ldr	r3, [pc, #608]	; (80058c4 <_vfprintf_r+0xf0c>)
 8005662:	e884 0048 	stmia.w	r4, {r3, r6}
 8005666:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005668:	441e      	add	r6, r3
 800566a:	9621      	str	r6, [sp, #132]	; 0x84
 800566c:	e7cc      	b.n	8005608 <_vfprintf_r+0xc50>
 800566e:	2301      	movs	r3, #1
 8005670:	6063      	str	r3, [r4, #4]
 8005672:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005674:	f8c4 8000 	str.w	r8, [r4]
 8005678:	3301      	adds	r3, #1
 800567a:	e7c4      	b.n	8005606 <_vfprintf_r+0xc4e>
 800567c:	3408      	adds	r4, #8
 800567e:	ab1b      	add	r3, sp, #108	; 0x6c
 8005680:	6023      	str	r3, [r4, #0]
 8005682:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005684:	6063      	str	r3, [r4, #4]
 8005686:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005688:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800568a:	4413      	add	r3, r2
 800568c:	e5b4      	b.n	80051f8 <_vfprintf_r+0x840>
 800568e:	3408      	adds	r4, #8
 8005690:	076a      	lsls	r2, r5, #29
 8005692:	d40b      	bmi.n	80056ac <_vfprintf_r+0xcf4>
 8005694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005696:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005698:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800569a:	428a      	cmp	r2, r1
 800569c:	bfac      	ite	ge
 800569e:	189b      	addge	r3, r3, r2
 80056a0:	185b      	addlt	r3, r3, r1
 80056a2:	930a      	str	r3, [sp, #40]	; 0x28
 80056a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d035      	beq.n	8005716 <_vfprintf_r+0xd5e>
 80056aa:	e02e      	b.n	800570a <_vfprintf_r+0xd52>
 80056ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80056b0:	1a9d      	subs	r5, r3, r2
 80056b2:	2d00      	cmp	r5, #0
 80056b4:	ddee      	ble.n	8005694 <_vfprintf_r+0xcdc>
 80056b6:	2610      	movs	r6, #16
 80056b8:	4b83      	ldr	r3, [pc, #524]	; (80058c8 <_vfprintf_r+0xf10>)
 80056ba:	6023      	str	r3, [r4, #0]
 80056bc:	2d10      	cmp	r5, #16
 80056be:	dd13      	ble.n	80056e8 <_vfprintf_r+0xd30>
 80056c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056c2:	6066      	str	r6, [r4, #4]
 80056c4:	3310      	adds	r3, #16
 80056c6:	9321      	str	r3, [sp, #132]	; 0x84
 80056c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80056ca:	3301      	adds	r3, #1
 80056cc:	2b07      	cmp	r3, #7
 80056ce:	9320      	str	r3, [sp, #128]	; 0x80
 80056d0:	dc01      	bgt.n	80056d6 <_vfprintf_r+0xd1e>
 80056d2:	3408      	adds	r4, #8
 80056d4:	e006      	b.n	80056e4 <_vfprintf_r+0xd2c>
 80056d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80056d8:	4659      	mov	r1, fp
 80056da:	4650      	mov	r0, sl
 80056dc:	f002 f8f4 	bl	80078c8 <__sprint_r>
 80056e0:	bb30      	cbnz	r0, 8005730 <_vfprintf_r+0xd78>
 80056e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80056e4:	3d10      	subs	r5, #16
 80056e6:	e7e7      	b.n	80056b8 <_vfprintf_r+0xd00>
 80056e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056ea:	6065      	str	r5, [r4, #4]
 80056ec:	441d      	add	r5, r3
 80056ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80056f0:	9521      	str	r5, [sp, #132]	; 0x84
 80056f2:	3301      	adds	r3, #1
 80056f4:	2b07      	cmp	r3, #7
 80056f6:	9320      	str	r3, [sp, #128]	; 0x80
 80056f8:	ddcc      	ble.n	8005694 <_vfprintf_r+0xcdc>
 80056fa:	aa1f      	add	r2, sp, #124	; 0x7c
 80056fc:	4659      	mov	r1, fp
 80056fe:	4650      	mov	r0, sl
 8005700:	f002 f8e2 	bl	80078c8 <__sprint_r>
 8005704:	2800      	cmp	r0, #0
 8005706:	d0c5      	beq.n	8005694 <_vfprintf_r+0xcdc>
 8005708:	e012      	b.n	8005730 <_vfprintf_r+0xd78>
 800570a:	aa1f      	add	r2, sp, #124	; 0x7c
 800570c:	4659      	mov	r1, fp
 800570e:	4650      	mov	r0, sl
 8005710:	f002 f8da 	bl	80078c8 <__sprint_r>
 8005714:	b960      	cbnz	r0, 8005730 <_vfprintf_r+0xd78>
 8005716:	2300      	movs	r3, #0
 8005718:	9320      	str	r3, [sp, #128]	; 0x80
 800571a:	9f03      	ldr	r7, [sp, #12]
 800571c:	ac2c      	add	r4, sp, #176	; 0xb0
 800571e:	f7ff b9b4 	b.w	8004a8a <_vfprintf_r+0xd2>
 8005722:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005724:	b123      	cbz	r3, 8005730 <_vfprintf_r+0xd78>
 8005726:	aa1f      	add	r2, sp, #124	; 0x7c
 8005728:	4659      	mov	r1, fp
 800572a:	4650      	mov	r0, sl
 800572c:	f002 f8cc 	bl	80078c8 <__sprint_r>
 8005730:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005734:	065b      	lsls	r3, r3, #25
 8005736:	f53f a98b 	bmi.w	8004a50 <_vfprintf_r+0x98>
 800573a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800573c:	e12f      	b.n	800599e <_vfprintf_r+0xfe6>
 800573e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005742:	4610      	mov	r0, r2
 8005744:	4619      	mov	r1, r3
 8005746:	f7fb f9ed 	bl	8000b24 <__aeabi_dcmpun>
 800574a:	b160      	cbz	r0, 8005766 <_vfprintf_r+0xdae>
 800574c:	4b5f      	ldr	r3, [pc, #380]	; (80058cc <_vfprintf_r+0xf14>)
 800574e:	4a60      	ldr	r2, [pc, #384]	; (80058d0 <_vfprintf_r+0xf18>)
 8005750:	9902      	ldr	r1, [sp, #8]
 8005752:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8005756:	2947      	cmp	r1, #71	; 0x47
 8005758:	bfcc      	ite	gt
 800575a:	4690      	movgt	r8, r2
 800575c:	4698      	movle	r8, r3
 800575e:	f04f 0903 	mov.w	r9, #3
 8005762:	2600      	movs	r6, #0
 8005764:	e451      	b.n	800500a <_vfprintf_r+0x652>
 8005766:	f1b9 3fff 	cmp.w	r9, #4294967295
 800576a:	d00a      	beq.n	8005782 <_vfprintf_r+0xdca>
 800576c:	9b02      	ldr	r3, [sp, #8]
 800576e:	f023 0320 	bic.w	r3, r3, #32
 8005772:	2b47      	cmp	r3, #71	; 0x47
 8005774:	d107      	bne.n	8005786 <_vfprintf_r+0xdce>
 8005776:	f1b9 0f00 	cmp.w	r9, #0
 800577a:	bf08      	it	eq
 800577c:	f04f 0901 	moveq.w	r9, #1
 8005780:	e001      	b.n	8005786 <_vfprintf_r+0xdce>
 8005782:	f04f 0906 	mov.w	r9, #6
 8005786:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800578a:	930c      	str	r3, [sp, #48]	; 0x30
 800578c:	9b07      	ldr	r3, [sp, #28]
 800578e:	2b00      	cmp	r3, #0
 8005790:	da07      	bge.n	80057a2 <_vfprintf_r+0xdea>
 8005792:	9b06      	ldr	r3, [sp, #24]
 8005794:	930e      	str	r3, [sp, #56]	; 0x38
 8005796:	9b07      	ldr	r3, [sp, #28]
 8005798:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800579c:	930f      	str	r3, [sp, #60]	; 0x3c
 800579e:	232d      	movs	r3, #45	; 0x2d
 80057a0:	e004      	b.n	80057ac <_vfprintf_r+0xdf4>
 80057a2:	ed9d 7b06 	vldr	d7, [sp, #24]
 80057a6:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80057aa:	2300      	movs	r3, #0
 80057ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80057ae:	9b02      	ldr	r3, [sp, #8]
 80057b0:	f023 0720 	bic.w	r7, r3, #32
 80057b4:	2f46      	cmp	r7, #70	; 0x46
 80057b6:	d004      	beq.n	80057c2 <_vfprintf_r+0xe0a>
 80057b8:	2f45      	cmp	r7, #69	; 0x45
 80057ba:	d105      	bne.n	80057c8 <_vfprintf_r+0xe10>
 80057bc:	f109 0601 	add.w	r6, r9, #1
 80057c0:	e003      	b.n	80057ca <_vfprintf_r+0xe12>
 80057c2:	464e      	mov	r6, r9
 80057c4:	2103      	movs	r1, #3
 80057c6:	e001      	b.n	80057cc <_vfprintf_r+0xe14>
 80057c8:	464e      	mov	r6, r9
 80057ca:	2102      	movs	r1, #2
 80057cc:	ab1d      	add	r3, sp, #116	; 0x74
 80057ce:	9301      	str	r3, [sp, #4]
 80057d0:	ab1a      	add	r3, sp, #104	; 0x68
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	4632      	mov	r2, r6
 80057d6:	ab19      	add	r3, sp, #100	; 0x64
 80057d8:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80057dc:	4650      	mov	r0, sl
 80057de:	f000 fa1b 	bl	8005c18 <_dtoa_r>
 80057e2:	2f47      	cmp	r7, #71	; 0x47
 80057e4:	4680      	mov	r8, r0
 80057e6:	d102      	bne.n	80057ee <_vfprintf_r+0xe36>
 80057e8:	07eb      	lsls	r3, r5, #31
 80057ea:	f140 80ce 	bpl.w	800598a <_vfprintf_r+0xfd2>
 80057ee:	eb08 0306 	add.w	r3, r8, r6
 80057f2:	2f46      	cmp	r7, #70	; 0x46
 80057f4:	9304      	str	r3, [sp, #16]
 80057f6:	d111      	bne.n	800581c <_vfprintf_r+0xe64>
 80057f8:	f898 3000 	ldrb.w	r3, [r8]
 80057fc:	2b30      	cmp	r3, #48	; 0x30
 80057fe:	d109      	bne.n	8005814 <_vfprintf_r+0xe5c>
 8005800:	2200      	movs	r2, #0
 8005802:	2300      	movs	r3, #0
 8005804:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005808:	f7fb f95a 	bl	8000ac0 <__aeabi_dcmpeq>
 800580c:	b910      	cbnz	r0, 8005814 <_vfprintf_r+0xe5c>
 800580e:	f1c6 0601 	rsb	r6, r6, #1
 8005812:	9619      	str	r6, [sp, #100]	; 0x64
 8005814:	9a04      	ldr	r2, [sp, #16]
 8005816:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005818:	441a      	add	r2, r3
 800581a:	9204      	str	r2, [sp, #16]
 800581c:	2200      	movs	r2, #0
 800581e:	2300      	movs	r3, #0
 8005820:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005824:	f7fb f94c 	bl	8000ac0 <__aeabi_dcmpeq>
 8005828:	b908      	cbnz	r0, 800582e <_vfprintf_r+0xe76>
 800582a:	2230      	movs	r2, #48	; 0x30
 800582c:	e002      	b.n	8005834 <_vfprintf_r+0xe7c>
 800582e:	9b04      	ldr	r3, [sp, #16]
 8005830:	931d      	str	r3, [sp, #116]	; 0x74
 8005832:	e007      	b.n	8005844 <_vfprintf_r+0xe8c>
 8005834:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005836:	9904      	ldr	r1, [sp, #16]
 8005838:	4299      	cmp	r1, r3
 800583a:	d903      	bls.n	8005844 <_vfprintf_r+0xe8c>
 800583c:	1c59      	adds	r1, r3, #1
 800583e:	911d      	str	r1, [sp, #116]	; 0x74
 8005840:	701a      	strb	r2, [r3, #0]
 8005842:	e7f7      	b.n	8005834 <_vfprintf_r+0xe7c>
 8005844:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005846:	2f47      	cmp	r7, #71	; 0x47
 8005848:	ebc8 0303 	rsb	r3, r8, r3
 800584c:	9304      	str	r3, [sp, #16]
 800584e:	d108      	bne.n	8005862 <_vfprintf_r+0xeaa>
 8005850:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005852:	1cdf      	adds	r7, r3, #3
 8005854:	db01      	blt.n	800585a <_vfprintf_r+0xea2>
 8005856:	4599      	cmp	r9, r3
 8005858:	da69      	bge.n	800592e <_vfprintf_r+0xf76>
 800585a:	9b02      	ldr	r3, [sp, #8]
 800585c:	3b02      	subs	r3, #2
 800585e:	9302      	str	r3, [sp, #8]
 8005860:	e002      	b.n	8005868 <_vfprintf_r+0xeb0>
 8005862:	9b02      	ldr	r3, [sp, #8]
 8005864:	2b65      	cmp	r3, #101	; 0x65
 8005866:	dc4b      	bgt.n	8005900 <_vfprintf_r+0xf48>
 8005868:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800586a:	f89d 2008 	ldrb.w	r2, [sp, #8]
 800586e:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8005872:	3b01      	subs	r3, #1
 8005874:	2b00      	cmp	r3, #0
 8005876:	9319      	str	r3, [sp, #100]	; 0x64
 8005878:	bfba      	itte	lt
 800587a:	425b      	neglt	r3, r3
 800587c:	222d      	movlt	r2, #45	; 0x2d
 800587e:	222b      	movge	r2, #43	; 0x2b
 8005880:	2b09      	cmp	r3, #9
 8005882:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8005886:	dd25      	ble.n	80058d4 <_vfprintf_r+0xf1c>
 8005888:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800588c:	200a      	movs	r0, #10
 800588e:	fb93 f1f0 	sdiv	r1, r3, r0
 8005892:	fb00 3311 	mls	r3, r0, r1, r3
 8005896:	3330      	adds	r3, #48	; 0x30
 8005898:	2909      	cmp	r1, #9
 800589a:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800589e:	460b      	mov	r3, r1
 80058a0:	dcf5      	bgt.n	800588e <_vfprintf_r+0xed6>
 80058a2:	3330      	adds	r3, #48	; 0x30
 80058a4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80058a8:	1e51      	subs	r1, r2, #1
 80058aa:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80058ae:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80058b2:	4281      	cmp	r1, r0
 80058b4:	461a      	mov	r2, r3
 80058b6:	d214      	bcs.n	80058e2 <_vfprintf_r+0xf2a>
 80058b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80058bc:	f803 2b01 	strb.w	r2, [r3], #1
 80058c0:	e7f7      	b.n	80058b2 <_vfprintf_r+0xefa>
 80058c2:	bf00      	nop
 80058c4:	08007e24 	.word	0x08007e24
 80058c8:	08007e14 	.word	0x08007e14
 80058cc:	08007dd8 	.word	0x08007dd8
 80058d0:	08007ddc 	.word	0x08007ddc
 80058d4:	2230      	movs	r2, #48	; 0x30
 80058d6:	4413      	add	r3, r2
 80058d8:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80058dc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80058e0:	aa1c      	add	r2, sp, #112	; 0x70
 80058e2:	ab1b      	add	r3, sp, #108	; 0x6c
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	9a04      	ldr	r2, [sp, #16]
 80058e8:	9310      	str	r3, [sp, #64]	; 0x40
 80058ea:	2a01      	cmp	r2, #1
 80058ec:	eb03 0902 	add.w	r9, r3, r2
 80058f0:	dc02      	bgt.n	80058f8 <_vfprintf_r+0xf40>
 80058f2:	f015 0701 	ands.w	r7, r5, #1
 80058f6:	d032      	beq.n	800595e <_vfprintf_r+0xfa6>
 80058f8:	9b08      	ldr	r3, [sp, #32]
 80058fa:	2700      	movs	r7, #0
 80058fc:	4499      	add	r9, r3
 80058fe:	e02e      	b.n	800595e <_vfprintf_r+0xfa6>
 8005900:	9b02      	ldr	r3, [sp, #8]
 8005902:	2b66      	cmp	r3, #102	; 0x66
 8005904:	d113      	bne.n	800592e <_vfprintf_r+0xf76>
 8005906:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005908:	2b00      	cmp	r3, #0
 800590a:	dd07      	ble.n	800591c <_vfprintf_r+0xf64>
 800590c:	f1b9 0f00 	cmp.w	r9, #0
 8005910:	d101      	bne.n	8005916 <_vfprintf_r+0xf5e>
 8005912:	07ee      	lsls	r6, r5, #31
 8005914:	d521      	bpl.n	800595a <_vfprintf_r+0xfa2>
 8005916:	9a08      	ldr	r2, [sp, #32]
 8005918:	4413      	add	r3, r2
 800591a:	e006      	b.n	800592a <_vfprintf_r+0xf72>
 800591c:	f1b9 0f00 	cmp.w	r9, #0
 8005920:	d101      	bne.n	8005926 <_vfprintf_r+0xf6e>
 8005922:	07ed      	lsls	r5, r5, #31
 8005924:	d514      	bpl.n	8005950 <_vfprintf_r+0xf98>
 8005926:	9b08      	ldr	r3, [sp, #32]
 8005928:	3301      	adds	r3, #1
 800592a:	444b      	add	r3, r9
 800592c:	e015      	b.n	800595a <_vfprintf_r+0xfa2>
 800592e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005930:	9a04      	ldr	r2, [sp, #16]
 8005932:	4293      	cmp	r3, r2
 8005934:	db03      	blt.n	800593e <_vfprintf_r+0xf86>
 8005936:	07e8      	lsls	r0, r5, #31
 8005938:	d50d      	bpl.n	8005956 <_vfprintf_r+0xf9e>
 800593a:	9a08      	ldr	r2, [sp, #32]
 800593c:	e006      	b.n	800594c <_vfprintf_r+0xf94>
 800593e:	9a04      	ldr	r2, [sp, #16]
 8005940:	9908      	ldr	r1, [sp, #32]
 8005942:	2b00      	cmp	r3, #0
 8005944:	440a      	add	r2, r1
 8005946:	dc05      	bgt.n	8005954 <_vfprintf_r+0xf9c>
 8005948:	f1c3 0301 	rsb	r3, r3, #1
 800594c:	4413      	add	r3, r2
 800594e:	e002      	b.n	8005956 <_vfprintf_r+0xf9e>
 8005950:	2301      	movs	r3, #1
 8005952:	e002      	b.n	800595a <_vfprintf_r+0xfa2>
 8005954:	4613      	mov	r3, r2
 8005956:	2267      	movs	r2, #103	; 0x67
 8005958:	9202      	str	r2, [sp, #8]
 800595a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800595c:	4699      	mov	r9, r3
 800595e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005960:	b113      	cbz	r3, 8005968 <_vfprintf_r+0xfb0>
 8005962:	232d      	movs	r3, #45	; 0x2d
 8005964:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005968:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800596a:	2600      	movs	r6, #0
 800596c:	f7ff bb4e 	b.w	800500c <_vfprintf_r+0x654>
 8005970:	2200      	movs	r2, #0
 8005972:	2300      	movs	r3, #0
 8005974:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005978:	f7fb f8ac 	bl	8000ad4 <__aeabi_dcmplt>
 800597c:	b110      	cbz	r0, 8005984 <_vfprintf_r+0xfcc>
 800597e:	232d      	movs	r3, #45	; 0x2d
 8005980:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005984:	4b07      	ldr	r3, [pc, #28]	; (80059a4 <_vfprintf_r+0xfec>)
 8005986:	4a08      	ldr	r2, [pc, #32]	; (80059a8 <_vfprintf_r+0xff0>)
 8005988:	e6e2      	b.n	8005750 <_vfprintf_r+0xd98>
 800598a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800598c:	1a1b      	subs	r3, r3, r0
 800598e:	9304      	str	r3, [sp, #16]
 8005990:	e75e      	b.n	8005850 <_vfprintf_r+0xe98>
 8005992:	ea56 0207 	orrs.w	r2, r6, r7
 8005996:	f47f aaac 	bne.w	8004ef2 <_vfprintf_r+0x53a>
 800599a:	f7ff bab1 	b.w	8004f00 <_vfprintf_r+0x548>
 800599e:	b03d      	add	sp, #244	; 0xf4
 80059a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059a4:	08007dd0 	.word	0x08007dd0
 80059a8:	08007dd4 	.word	0x08007dd4

080059ac <__sbprintf>:
 80059ac:	b570      	push	{r4, r5, r6, lr}
 80059ae:	460c      	mov	r4, r1
 80059b0:	8989      	ldrh	r1, [r1, #12]
 80059b2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 80059b6:	f021 0102 	bic.w	r1, r1, #2
 80059ba:	f8ad 100c 	strh.w	r1, [sp, #12]
 80059be:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80059c0:	9119      	str	r1, [sp, #100]	; 0x64
 80059c2:	89e1      	ldrh	r1, [r4, #14]
 80059c4:	f8ad 100e 	strh.w	r1, [sp, #14]
 80059c8:	6a21      	ldr	r1, [r4, #32]
 80059ca:	9108      	str	r1, [sp, #32]
 80059cc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80059ce:	910a      	str	r1, [sp, #40]	; 0x28
 80059d0:	a91a      	add	r1, sp, #104	; 0x68
 80059d2:	9100      	str	r1, [sp, #0]
 80059d4:	9104      	str	r1, [sp, #16]
 80059d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80059da:	9102      	str	r1, [sp, #8]
 80059dc:	9105      	str	r1, [sp, #20]
 80059de:	2100      	movs	r1, #0
 80059e0:	9106      	str	r1, [sp, #24]
 80059e2:	4669      	mov	r1, sp
 80059e4:	4606      	mov	r6, r0
 80059e6:	f7fe ffe7 	bl	80049b8 <_vfprintf_r>
 80059ea:	1e05      	subs	r5, r0, #0
 80059ec:	db07      	blt.n	80059fe <__sbprintf+0x52>
 80059ee:	4669      	mov	r1, sp
 80059f0:	4630      	mov	r0, r6
 80059f2:	f000 ff41 	bl	8006878 <_fflush_r>
 80059f6:	2800      	cmp	r0, #0
 80059f8:	bf18      	it	ne
 80059fa:	f04f 35ff 	movne.w	r5, #4294967295
 80059fe:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8005a02:	065b      	lsls	r3, r3, #25
 8005a04:	bf48      	it	mi
 8005a06:	89a3      	ldrhmi	r3, [r4, #12]
 8005a08:	4628      	mov	r0, r5
 8005a0a:	bf44      	itt	mi
 8005a0c:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8005a10:	81a3      	strhmi	r3, [r4, #12]
 8005a12:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 8005a16:	bd70      	pop	{r4, r5, r6, pc}

08005a18 <__swsetup_r>:
 8005a18:	4b32      	ldr	r3, [pc, #200]	; (8005ae4 <__swsetup_r+0xcc>)
 8005a1a:	b570      	push	{r4, r5, r6, lr}
 8005a1c:	681d      	ldr	r5, [r3, #0]
 8005a1e:	4606      	mov	r6, r0
 8005a20:	460c      	mov	r4, r1
 8005a22:	b125      	cbz	r5, 8005a2e <__swsetup_r+0x16>
 8005a24:	69ab      	ldr	r3, [r5, #24]
 8005a26:	b913      	cbnz	r3, 8005a2e <__swsetup_r+0x16>
 8005a28:	4628      	mov	r0, r5
 8005a2a:	f000 ff8f 	bl	800694c <__sinit>
 8005a2e:	4b2e      	ldr	r3, [pc, #184]	; (8005ae8 <__swsetup_r+0xd0>)
 8005a30:	429c      	cmp	r4, r3
 8005a32:	d101      	bne.n	8005a38 <__swsetup_r+0x20>
 8005a34:	686c      	ldr	r4, [r5, #4]
 8005a36:	e008      	b.n	8005a4a <__swsetup_r+0x32>
 8005a38:	4b2c      	ldr	r3, [pc, #176]	; (8005aec <__swsetup_r+0xd4>)
 8005a3a:	429c      	cmp	r4, r3
 8005a3c:	d101      	bne.n	8005a42 <__swsetup_r+0x2a>
 8005a3e:	68ac      	ldr	r4, [r5, #8]
 8005a40:	e003      	b.n	8005a4a <__swsetup_r+0x32>
 8005a42:	4b2b      	ldr	r3, [pc, #172]	; (8005af0 <__swsetup_r+0xd8>)
 8005a44:	429c      	cmp	r4, r3
 8005a46:	bf08      	it	eq
 8005a48:	68ec      	ldreq	r4, [r5, #12]
 8005a4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a4e:	b29a      	uxth	r2, r3
 8005a50:	0715      	lsls	r5, r2, #28
 8005a52:	d41d      	bmi.n	8005a90 <__swsetup_r+0x78>
 8005a54:	06d0      	lsls	r0, r2, #27
 8005a56:	d402      	bmi.n	8005a5e <__swsetup_r+0x46>
 8005a58:	2209      	movs	r2, #9
 8005a5a:	6032      	str	r2, [r6, #0]
 8005a5c:	e03a      	b.n	8005ad4 <__swsetup_r+0xbc>
 8005a5e:	0751      	lsls	r1, r2, #29
 8005a60:	d512      	bpl.n	8005a88 <__swsetup_r+0x70>
 8005a62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a64:	b141      	cbz	r1, 8005a78 <__swsetup_r+0x60>
 8005a66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a6a:	4299      	cmp	r1, r3
 8005a6c:	d002      	beq.n	8005a74 <__swsetup_r+0x5c>
 8005a6e:	4630      	mov	r0, r6
 8005a70:	f7fd fc6c 	bl	800334c <_free_r>
 8005a74:	2300      	movs	r3, #0
 8005a76:	6363      	str	r3, [r4, #52]	; 0x34
 8005a78:	89a3      	ldrh	r3, [r4, #12]
 8005a7a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005a7e:	81a3      	strh	r3, [r4, #12]
 8005a80:	2300      	movs	r3, #0
 8005a82:	6063      	str	r3, [r4, #4]
 8005a84:	6923      	ldr	r3, [r4, #16]
 8005a86:	6023      	str	r3, [r4, #0]
 8005a88:	89a3      	ldrh	r3, [r4, #12]
 8005a8a:	f043 0308 	orr.w	r3, r3, #8
 8005a8e:	81a3      	strh	r3, [r4, #12]
 8005a90:	6923      	ldr	r3, [r4, #16]
 8005a92:	b94b      	cbnz	r3, 8005aa8 <__swsetup_r+0x90>
 8005a94:	89a3      	ldrh	r3, [r4, #12]
 8005a96:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005a9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a9e:	d003      	beq.n	8005aa8 <__swsetup_r+0x90>
 8005aa0:	4621      	mov	r1, r4
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	f001 f966 	bl	8006d74 <__smakebuf_r>
 8005aa8:	89a2      	ldrh	r2, [r4, #12]
 8005aaa:	f012 0301 	ands.w	r3, r2, #1
 8005aae:	d005      	beq.n	8005abc <__swsetup_r+0xa4>
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	60a3      	str	r3, [r4, #8]
 8005ab4:	6963      	ldr	r3, [r4, #20]
 8005ab6:	425b      	negs	r3, r3
 8005ab8:	61a3      	str	r3, [r4, #24]
 8005aba:	e003      	b.n	8005ac4 <__swsetup_r+0xac>
 8005abc:	0792      	lsls	r2, r2, #30
 8005abe:	bf58      	it	pl
 8005ac0:	6963      	ldrpl	r3, [r4, #20]
 8005ac2:	60a3      	str	r3, [r4, #8]
 8005ac4:	6923      	ldr	r3, [r4, #16]
 8005ac6:	b95b      	cbnz	r3, 8005ae0 <__swsetup_r+0xc8>
 8005ac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005acc:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8005ad0:	b280      	uxth	r0, r0
 8005ad2:	b130      	cbz	r0, 8005ae2 <__swsetup_r+0xca>
 8005ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ad8:	81a3      	strh	r3, [r4, #12]
 8005ada:	f04f 30ff 	mov.w	r0, #4294967295
 8005ade:	bd70      	pop	{r4, r5, r6, pc}
 8005ae0:	2000      	movs	r0, #0
 8005ae2:	bd70      	pop	{r4, r5, r6, pc}
 8005ae4:	200000f4 	.word	0x200000f4
 8005ae8:	08007e44 	.word	0x08007e44
 8005aec:	08007e64 	.word	0x08007e64
 8005af0:	08007e84 	.word	0x08007e84

08005af4 <quorem>:
 8005af4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af8:	6903      	ldr	r3, [r0, #16]
 8005afa:	690c      	ldr	r4, [r1, #16]
 8005afc:	429c      	cmp	r4, r3
 8005afe:	4680      	mov	r8, r0
 8005b00:	f300 8083 	bgt.w	8005c0a <quorem+0x116>
 8005b04:	3c01      	subs	r4, #1
 8005b06:	f101 0714 	add.w	r7, r1, #20
 8005b0a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005b0e:	f100 0614 	add.w	r6, r0, #20
 8005b12:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005b16:	eb06 030e 	add.w	r3, r6, lr
 8005b1a:	9301      	str	r3, [sp, #4]
 8005b1c:	3501      	adds	r5, #1
 8005b1e:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8005b22:	fbb3 f5f5 	udiv	r5, r3, r5
 8005b26:	eb07 090e 	add.w	r9, r7, lr
 8005b2a:	2d00      	cmp	r5, #0
 8005b2c:	d039      	beq.n	8005ba2 <quorem+0xae>
 8005b2e:	f04f 0a00 	mov.w	sl, #0
 8005b32:	4638      	mov	r0, r7
 8005b34:	46b4      	mov	ip, r6
 8005b36:	46d3      	mov	fp, sl
 8005b38:	f850 2b04 	ldr.w	r2, [r0], #4
 8005b3c:	b293      	uxth	r3, r2
 8005b3e:	fb05 a303 	mla	r3, r5, r3, sl
 8005b42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	ebc3 030b 	rsb	r3, r3, fp
 8005b4c:	0c12      	lsrs	r2, r2, #16
 8005b4e:	f8bc b000 	ldrh.w	fp, [ip]
 8005b52:	fb05 a202 	mla	r2, r5, r2, sl
 8005b56:	fa13 f38b 	uxtah	r3, r3, fp
 8005b5a:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005b5e:	fa1f fb82 	uxth.w	fp, r2
 8005b62:	f8dc 2000 	ldr.w	r2, [ip]
 8005b66:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005b6a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b74:	4581      	cmp	r9, r0
 8005b76:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005b7a:	f84c 3b04 	str.w	r3, [ip], #4
 8005b7e:	d2db      	bcs.n	8005b38 <quorem+0x44>
 8005b80:	f856 300e 	ldr.w	r3, [r6, lr]
 8005b84:	b96b      	cbnz	r3, 8005ba2 <quorem+0xae>
 8005b86:	9b01      	ldr	r3, [sp, #4]
 8005b88:	3b04      	subs	r3, #4
 8005b8a:	429e      	cmp	r6, r3
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	d302      	bcc.n	8005b96 <quorem+0xa2>
 8005b90:	f8c8 4010 	str.w	r4, [r8, #16]
 8005b94:	e005      	b.n	8005ba2 <quorem+0xae>
 8005b96:	6812      	ldr	r2, [r2, #0]
 8005b98:	3b04      	subs	r3, #4
 8005b9a:	2a00      	cmp	r2, #0
 8005b9c:	d1f8      	bne.n	8005b90 <quorem+0x9c>
 8005b9e:	3c01      	subs	r4, #1
 8005ba0:	e7f3      	b.n	8005b8a <quorem+0x96>
 8005ba2:	4640      	mov	r0, r8
 8005ba4:	f001 fb5d 	bl	8007262 <__mcmp>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	db2c      	blt.n	8005c06 <quorem+0x112>
 8005bac:	3501      	adds	r5, #1
 8005bae:	4630      	mov	r0, r6
 8005bb0:	f04f 0e00 	mov.w	lr, #0
 8005bb4:	f857 1b04 	ldr.w	r1, [r7], #4
 8005bb8:	f8d0 c000 	ldr.w	ip, [r0]
 8005bbc:	b28a      	uxth	r2, r1
 8005bbe:	ebc2 030e 	rsb	r3, r2, lr
 8005bc2:	0c09      	lsrs	r1, r1, #16
 8005bc4:	fa13 f38c 	uxtah	r3, r3, ip
 8005bc8:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8005bcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bd6:	45b9      	cmp	r9, r7
 8005bd8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005bdc:	f840 3b04 	str.w	r3, [r0], #4
 8005be0:	d2e8      	bcs.n	8005bb4 <quorem+0xc0>
 8005be2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005be6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005bea:	b962      	cbnz	r2, 8005c06 <quorem+0x112>
 8005bec:	3b04      	subs	r3, #4
 8005bee:	429e      	cmp	r6, r3
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	d302      	bcc.n	8005bfa <quorem+0x106>
 8005bf4:	f8c8 4010 	str.w	r4, [r8, #16]
 8005bf8:	e005      	b.n	8005c06 <quorem+0x112>
 8005bfa:	6812      	ldr	r2, [r2, #0]
 8005bfc:	3b04      	subs	r3, #4
 8005bfe:	2a00      	cmp	r2, #0
 8005c00:	d1f8      	bne.n	8005bf4 <quorem+0x100>
 8005c02:	3c01      	subs	r4, #1
 8005c04:	e7f3      	b.n	8005bee <quorem+0xfa>
 8005c06:	4628      	mov	r0, r5
 8005c08:	e000      	b.n	8005c0c <quorem+0x118>
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	b003      	add	sp, #12
 8005c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c12:	0000      	movs	r0, r0
 8005c14:	0000      	movs	r0, r0
	...

08005c18 <_dtoa_r>:
 8005c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c1c:	ec59 8b10 	vmov	r8, r9, d0
 8005c20:	b097      	sub	sp, #92	; 0x5c
 8005c22:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005c24:	9106      	str	r1, [sp, #24]
 8005c26:	4682      	mov	sl, r0
 8005c28:	9209      	str	r2, [sp, #36]	; 0x24
 8005c2a:	9310      	str	r3, [sp, #64]	; 0x40
 8005c2c:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8005c2e:	e9cd 8900 	strd	r8, r9, [sp]
 8005c32:	b945      	cbnz	r5, 8005c46 <_dtoa_r+0x2e>
 8005c34:	2010      	movs	r0, #16
 8005c36:	f001 f8d9 	bl	8006dec <malloc>
 8005c3a:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8005c3e:	6045      	str	r5, [r0, #4]
 8005c40:	6085      	str	r5, [r0, #8]
 8005c42:	6005      	str	r5, [r0, #0]
 8005c44:	60c5      	str	r5, [r0, #12]
 8005c46:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8005c4a:	6819      	ldr	r1, [r3, #0]
 8005c4c:	b159      	cbz	r1, 8005c66 <_dtoa_r+0x4e>
 8005c4e:	685a      	ldr	r2, [r3, #4]
 8005c50:	604a      	str	r2, [r1, #4]
 8005c52:	2301      	movs	r3, #1
 8005c54:	4093      	lsls	r3, r2
 8005c56:	608b      	str	r3, [r1, #8]
 8005c58:	4650      	mov	r0, sl
 8005c5a:	f001 f92a 	bl	8006eb2 <_Bfree>
 8005c5e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8005c62:	2200      	movs	r2, #0
 8005c64:	601a      	str	r2, [r3, #0]
 8005c66:	9b01      	ldr	r3, [sp, #4]
 8005c68:	4a9f      	ldr	r2, [pc, #636]	; (8005ee8 <_dtoa_r+0x2d0>)
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	bfbf      	itttt	lt
 8005c6e:	2301      	movlt	r3, #1
 8005c70:	6023      	strlt	r3, [r4, #0]
 8005c72:	9b01      	ldrlt	r3, [sp, #4]
 8005c74:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005c78:	bfb8      	it	lt
 8005c7a:	9301      	strlt	r3, [sp, #4]
 8005c7c:	9f01      	ldr	r7, [sp, #4]
 8005c7e:	bfa4      	itt	ge
 8005c80:	2300      	movge	r3, #0
 8005c82:	6023      	strge	r3, [r4, #0]
 8005c84:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8005c88:	0d1b      	lsrs	r3, r3, #20
 8005c8a:	051b      	lsls	r3, r3, #20
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d11d      	bne.n	8005ccc <_dtoa_r+0xb4>
 8005c90:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005c92:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c96:	6013      	str	r3, [r2, #0]
 8005c98:	9b00      	ldr	r3, [sp, #0]
 8005c9a:	b943      	cbnz	r3, 8005cae <_dtoa_r+0x96>
 8005c9c:	4a93      	ldr	r2, [pc, #588]	; (8005eec <_dtoa_r+0x2d4>)
 8005c9e:	4b94      	ldr	r3, [pc, #592]	; (8005ef0 <_dtoa_r+0x2d8>)
 8005ca0:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8005ca4:	2800      	cmp	r0, #0
 8005ca6:	bf14      	ite	ne
 8005ca8:	4618      	movne	r0, r3
 8005caa:	4610      	moveq	r0, r2
 8005cac:	e000      	b.n	8005cb0 <_dtoa_r+0x98>
 8005cae:	4890      	ldr	r0, [pc, #576]	; (8005ef0 <_dtoa_r+0x2d8>)
 8005cb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 854a 	beq.w	800674c <_dtoa_r+0xb34>
 8005cb8:	78c3      	ldrb	r3, [r0, #3]
 8005cba:	b113      	cbz	r3, 8005cc2 <_dtoa_r+0xaa>
 8005cbc:	f100 0308 	add.w	r3, r0, #8
 8005cc0:	e000      	b.n	8005cc4 <_dtoa_r+0xac>
 8005cc2:	1cc3      	adds	r3, r0, #3
 8005cc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005cc6:	6013      	str	r3, [r2, #0]
 8005cc8:	f000 bd40 	b.w	800674c <_dtoa_r+0xb34>
 8005ccc:	e9dd 4500 	ldrd	r4, r5, [sp]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	f7fa fef2 	bl	8000ac0 <__aeabi_dcmpeq>
 8005cdc:	4680      	mov	r8, r0
 8005cde:	b158      	cbz	r0, 8005cf8 <_dtoa_r+0xe0>
 8005ce0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	6013      	str	r3, [r2, #0]
 8005ce6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	f000 8522 	beq.w	8006732 <_dtoa_r+0xb1a>
 8005cee:	4881      	ldr	r0, [pc, #516]	; (8005ef4 <_dtoa_r+0x2dc>)
 8005cf0:	6018      	str	r0, [r3, #0]
 8005cf2:	3801      	subs	r0, #1
 8005cf4:	f000 bd2a 	b.w	800674c <_dtoa_r+0xb34>
 8005cf8:	aa14      	add	r2, sp, #80	; 0x50
 8005cfa:	a915      	add	r1, sp, #84	; 0x54
 8005cfc:	ec45 4b10 	vmov	d0, r4, r5
 8005d00:	4650      	mov	r0, sl
 8005d02:	f001 fb29 	bl	8007358 <__d2b>
 8005d06:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005d0a:	9002      	str	r0, [sp, #8]
 8005d0c:	b15e      	cbz	r6, 8005d26 <_dtoa_r+0x10e>
 8005d0e:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005d12:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005d16:	4620      	mov	r0, r4
 8005d18:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005d1c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8005d20:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8005d24:	e01d      	b.n	8005d62 <_dtoa_r+0x14a>
 8005d26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d28:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8005d2a:	441e      	add	r6, r3
 8005d2c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8005d30:	2b20      	cmp	r3, #32
 8005d32:	dd0a      	ble.n	8005d4a <_dtoa_r+0x132>
 8005d34:	9a00      	ldr	r2, [sp, #0]
 8005d36:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8005d3a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005d3e:	fa22 f000 	lsr.w	r0, r2, r0
 8005d42:	fa07 f303 	lsl.w	r3, r7, r3
 8005d46:	4318      	orrs	r0, r3
 8005d48:	e004      	b.n	8005d54 <_dtoa_r+0x13c>
 8005d4a:	f1c3 0020 	rsb	r0, r3, #32
 8005d4e:	9b00      	ldr	r3, [sp, #0]
 8005d50:	fa03 f000 	lsl.w	r0, r3, r0
 8005d54:	f7fa fbd6 	bl	8000504 <__aeabi_ui2d>
 8005d58:	2301      	movs	r3, #1
 8005d5a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005d5e:	3e01      	subs	r6, #1
 8005d60:	9311      	str	r3, [sp, #68]	; 0x44
 8005d62:	2200      	movs	r2, #0
 8005d64:	4b64      	ldr	r3, [pc, #400]	; (8005ef8 <_dtoa_r+0x2e0>)
 8005d66:	f7fa fa8f 	bl	8000288 <__aeabi_dsub>
 8005d6a:	a359      	add	r3, pc, #356	; (adr r3, 8005ed0 <_dtoa_r+0x2b8>)
 8005d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d70:	f7fa fc3e 	bl	80005f0 <__aeabi_dmul>
 8005d74:	a358      	add	r3, pc, #352	; (adr r3, 8005ed8 <_dtoa_r+0x2c0>)
 8005d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7a:	f7fa fa87 	bl	800028c <__adddf3>
 8005d7e:	4604      	mov	r4, r0
 8005d80:	4630      	mov	r0, r6
 8005d82:	460d      	mov	r5, r1
 8005d84:	f7fa fbce 	bl	8000524 <__aeabi_i2d>
 8005d88:	a355      	add	r3, pc, #340	; (adr r3, 8005ee0 <_dtoa_r+0x2c8>)
 8005d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8e:	f7fa fc2f 	bl	80005f0 <__aeabi_dmul>
 8005d92:	4602      	mov	r2, r0
 8005d94:	460b      	mov	r3, r1
 8005d96:	4620      	mov	r0, r4
 8005d98:	4629      	mov	r1, r5
 8005d9a:	f7fa fa77 	bl	800028c <__adddf3>
 8005d9e:	4604      	mov	r4, r0
 8005da0:	460d      	mov	r5, r1
 8005da2:	f7fa fed5 	bl	8000b50 <__aeabi_d2iz>
 8005da6:	2200      	movs	r2, #0
 8005da8:	4683      	mov	fp, r0
 8005daa:	2300      	movs	r3, #0
 8005dac:	4620      	mov	r0, r4
 8005dae:	4629      	mov	r1, r5
 8005db0:	f7fa fe90 	bl	8000ad4 <__aeabi_dcmplt>
 8005db4:	b158      	cbz	r0, 8005dce <_dtoa_r+0x1b6>
 8005db6:	4658      	mov	r0, fp
 8005db8:	f7fa fbb4 	bl	8000524 <__aeabi_i2d>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	4629      	mov	r1, r5
 8005dc4:	f7fa fe7c 	bl	8000ac0 <__aeabi_dcmpeq>
 8005dc8:	b908      	cbnz	r0, 8005dce <_dtoa_r+0x1b6>
 8005dca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005dce:	f1bb 0f16 	cmp.w	fp, #22
 8005dd2:	d80d      	bhi.n	8005df0 <_dtoa_r+0x1d8>
 8005dd4:	4949      	ldr	r1, [pc, #292]	; (8005efc <_dtoa_r+0x2e4>)
 8005dd6:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005dda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005dde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005de2:	f7fa fe95 	bl	8000b10 <__aeabi_dcmpgt>
 8005de6:	b130      	cbz	r0, 8005df6 <_dtoa_r+0x1de>
 8005de8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005dec:	2300      	movs	r3, #0
 8005dee:	e000      	b.n	8005df2 <_dtoa_r+0x1da>
 8005df0:	2301      	movs	r3, #1
 8005df2:	930d      	str	r3, [sp, #52]	; 0x34
 8005df4:	e000      	b.n	8005df8 <_dtoa_r+0x1e0>
 8005df6:	900d      	str	r0, [sp, #52]	; 0x34
 8005df8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005dfa:	1b9e      	subs	r6, r3, r6
 8005dfc:	1e73      	subs	r3, r6, #1
 8005dfe:	9305      	str	r3, [sp, #20]
 8005e00:	bf43      	ittte	mi
 8005e02:	f1c3 0900 	rsbmi	r9, r3, #0
 8005e06:	2300      	movmi	r3, #0
 8005e08:	9305      	strmi	r3, [sp, #20]
 8005e0a:	f04f 0900 	movpl.w	r9, #0
 8005e0e:	f1bb 0f00 	cmp.w	fp, #0
 8005e12:	db07      	blt.n	8005e24 <_dtoa_r+0x20c>
 8005e14:	9b05      	ldr	r3, [sp, #20]
 8005e16:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8005e1a:	445b      	add	r3, fp
 8005e1c:	9305      	str	r3, [sp, #20]
 8005e1e:	2300      	movs	r3, #0
 8005e20:	9307      	str	r3, [sp, #28]
 8005e22:	e006      	b.n	8005e32 <_dtoa_r+0x21a>
 8005e24:	f1cb 0300 	rsb	r3, fp, #0
 8005e28:	9307      	str	r3, [sp, #28]
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	ebcb 0909 	rsb	r9, fp, r9
 8005e30:	930c      	str	r3, [sp, #48]	; 0x30
 8005e32:	9b06      	ldr	r3, [sp, #24]
 8005e34:	2b09      	cmp	r3, #9
 8005e36:	d827      	bhi.n	8005e88 <_dtoa_r+0x270>
 8005e38:	2b05      	cmp	r3, #5
 8005e3a:	bfc4      	itt	gt
 8005e3c:	3b04      	subgt	r3, #4
 8005e3e:	9306      	strgt	r3, [sp, #24]
 8005e40:	9b06      	ldr	r3, [sp, #24]
 8005e42:	f1a3 0302 	sub.w	r3, r3, #2
 8005e46:	bfcc      	ite	gt
 8005e48:	2500      	movgt	r5, #0
 8005e4a:	2501      	movle	r5, #1
 8005e4c:	2b03      	cmp	r3, #3
 8005e4e:	d820      	bhi.n	8005e92 <_dtoa_r+0x27a>
 8005e50:	e8df f003 	tbb	[pc, r3]
 8005e54:	04020e06 	.word	0x04020e06
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e002      	b.n	8005e62 <_dtoa_r+0x24a>
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e008      	b.n	8005e72 <_dtoa_r+0x25a>
 8005e60:	2300      	movs	r3, #0
 8005e62:	9308      	str	r3, [sp, #32]
 8005e64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	dd1c      	ble.n	8005ea4 <_dtoa_r+0x28c>
 8005e6a:	9303      	str	r3, [sp, #12]
 8005e6c:	4698      	mov	r8, r3
 8005e6e:	e01e      	b.n	8005eae <_dtoa_r+0x296>
 8005e70:	2300      	movs	r3, #0
 8005e72:	9308      	str	r3, [sp, #32]
 8005e74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e76:	445b      	add	r3, fp
 8005e78:	f103 0801 	add.w	r8, r3, #1
 8005e7c:	9303      	str	r3, [sp, #12]
 8005e7e:	4643      	mov	r3, r8
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	bfb8      	it	lt
 8005e84:	2301      	movlt	r3, #1
 8005e86:	e012      	b.n	8005eae <_dtoa_r+0x296>
 8005e88:	2501      	movs	r5, #1
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	9306      	str	r3, [sp, #24]
 8005e8e:	9508      	str	r5, [sp, #32]
 8005e90:	e001      	b.n	8005e96 <_dtoa_r+0x27e>
 8005e92:	2301      	movs	r3, #1
 8005e94:	9308      	str	r3, [sp, #32]
 8005e96:	f04f 33ff 	mov.w	r3, #4294967295
 8005e9a:	9303      	str	r3, [sp, #12]
 8005e9c:	4698      	mov	r8, r3
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	2312      	movs	r3, #18
 8005ea2:	e003      	b.n	8005eac <_dtoa_r+0x294>
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	9303      	str	r3, [sp, #12]
 8005ea8:	4698      	mov	r8, r3
 8005eaa:	461a      	mov	r2, r3
 8005eac:	9209      	str	r2, [sp, #36]	; 0x24
 8005eae:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	6062      	str	r2, [r4, #4]
 8005eb6:	2104      	movs	r1, #4
 8005eb8:	f101 0214 	add.w	r2, r1, #20
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d81f      	bhi.n	8005f00 <_dtoa_r+0x2e8>
 8005ec0:	6862      	ldr	r2, [r4, #4]
 8005ec2:	3201      	adds	r2, #1
 8005ec4:	6062      	str	r2, [r4, #4]
 8005ec6:	0049      	lsls	r1, r1, #1
 8005ec8:	e7f6      	b.n	8005eb8 <_dtoa_r+0x2a0>
 8005eca:	bf00      	nop
 8005ecc:	f3af 8000 	nop.w
 8005ed0:	636f4361 	.word	0x636f4361
 8005ed4:	3fd287a7 	.word	0x3fd287a7
 8005ed8:	8b60c8b3 	.word	0x8b60c8b3
 8005edc:	3fc68a28 	.word	0x3fc68a28
 8005ee0:	509f79fb 	.word	0x509f79fb
 8005ee4:	3fd34413 	.word	0x3fd34413
 8005ee8:	7ff00000 	.word	0x7ff00000
 8005eec:	08007e34 	.word	0x08007e34
 8005ef0:	08007e3d 	.word	0x08007e3d
 8005ef4:	08007e03 	.word	0x08007e03
 8005ef8:	3ff80000 	.word	0x3ff80000
 8005efc:	08007eb0 	.word	0x08007eb0
 8005f00:	6861      	ldr	r1, [r4, #4]
 8005f02:	4650      	mov	r0, sl
 8005f04:	f000 ffa0 	bl	8006e48 <_Balloc>
 8005f08:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8005f0c:	6020      	str	r0, [r4, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	9304      	str	r3, [sp, #16]
 8005f12:	f1b8 0f0e 	cmp.w	r8, #14
 8005f16:	f200 815d 	bhi.w	80061d4 <_dtoa_r+0x5bc>
 8005f1a:	2d00      	cmp	r5, #0
 8005f1c:	f000 815a 	beq.w	80061d4 <_dtoa_r+0x5bc>
 8005f20:	ed9d 7b00 	vldr	d7, [sp]
 8005f24:	f1bb 0f00 	cmp.w	fp, #0
 8005f28:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8005f2c:	dd31      	ble.n	8005f92 <_dtoa_r+0x37a>
 8005f2e:	4aa0      	ldr	r2, [pc, #640]	; (80061b0 <_dtoa_r+0x598>)
 8005f30:	f00b 030f 	and.w	r3, fp, #15
 8005f34:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005f38:	ed93 7b00 	vldr	d7, [r3]
 8005f3c:	ea4f 142b 	mov.w	r4, fp, asr #4
 8005f40:	06e2      	lsls	r2, r4, #27
 8005f42:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005f46:	d50c      	bpl.n	8005f62 <_dtoa_r+0x34a>
 8005f48:	4b9a      	ldr	r3, [pc, #616]	; (80061b4 <_dtoa_r+0x59c>)
 8005f4a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005f4e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f52:	f7fa fc77 	bl	8000844 <__aeabi_ddiv>
 8005f56:	f004 040f 	and.w	r4, r4, #15
 8005f5a:	e9cd 0100 	strd	r0, r1, [sp]
 8005f5e:	2603      	movs	r6, #3
 8005f60:	e000      	b.n	8005f64 <_dtoa_r+0x34c>
 8005f62:	2602      	movs	r6, #2
 8005f64:	4d93      	ldr	r5, [pc, #588]	; (80061b4 <_dtoa_r+0x59c>)
 8005f66:	b16c      	cbz	r4, 8005f84 <_dtoa_r+0x36c>
 8005f68:	07e3      	lsls	r3, r4, #31
 8005f6a:	d508      	bpl.n	8005f7e <_dtoa_r+0x366>
 8005f6c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005f70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f74:	f7fa fb3c 	bl	80005f0 <__aeabi_dmul>
 8005f78:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005f7c:	3601      	adds	r6, #1
 8005f7e:	1064      	asrs	r4, r4, #1
 8005f80:	3508      	adds	r5, #8
 8005f82:	e7f0      	b.n	8005f66 <_dtoa_r+0x34e>
 8005f84:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005f88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f8c:	f7fa fc5a 	bl	8000844 <__aeabi_ddiv>
 8005f90:	e020      	b.n	8005fd4 <_dtoa_r+0x3bc>
 8005f92:	f1cb 0400 	rsb	r4, fp, #0
 8005f96:	b304      	cbz	r4, 8005fda <_dtoa_r+0x3c2>
 8005f98:	4b85      	ldr	r3, [pc, #532]	; (80061b0 <_dtoa_r+0x598>)
 8005f9a:	4d86      	ldr	r5, [pc, #536]	; (80061b4 <_dtoa_r+0x59c>)
 8005f9c:	f004 020f 	and.w	r2, r4, #15
 8005fa0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005fac:	f7fa fb20 	bl	80005f0 <__aeabi_dmul>
 8005fb0:	e9cd 0100 	strd	r0, r1, [sp]
 8005fb4:	1124      	asrs	r4, r4, #4
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	2602      	movs	r6, #2
 8005fba:	b154      	cbz	r4, 8005fd2 <_dtoa_r+0x3ba>
 8005fbc:	07e7      	lsls	r7, r4, #31
 8005fbe:	d505      	bpl.n	8005fcc <_dtoa_r+0x3b4>
 8005fc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005fc4:	f7fa fb14 	bl	80005f0 <__aeabi_dmul>
 8005fc8:	3601      	adds	r6, #1
 8005fca:	2301      	movs	r3, #1
 8005fcc:	1064      	asrs	r4, r4, #1
 8005fce:	3508      	adds	r5, #8
 8005fd0:	e7f3      	b.n	8005fba <_dtoa_r+0x3a2>
 8005fd2:	b11b      	cbz	r3, 8005fdc <_dtoa_r+0x3c4>
 8005fd4:	e9cd 0100 	strd	r0, r1, [sp]
 8005fd8:	e000      	b.n	8005fdc <_dtoa_r+0x3c4>
 8005fda:	2602      	movs	r6, #2
 8005fdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fde:	b1eb      	cbz	r3, 800601c <_dtoa_r+0x404>
 8005fe0:	e9dd 4500 	ldrd	r4, r5, [sp]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	4b74      	ldr	r3, [pc, #464]	; (80061b8 <_dtoa_r+0x5a0>)
 8005fe8:	4620      	mov	r0, r4
 8005fea:	4629      	mov	r1, r5
 8005fec:	f7fa fd72 	bl	8000ad4 <__aeabi_dcmplt>
 8005ff0:	b1a0      	cbz	r0, 800601c <_dtoa_r+0x404>
 8005ff2:	f1b8 0f00 	cmp.w	r8, #0
 8005ff6:	d011      	beq.n	800601c <_dtoa_r+0x404>
 8005ff8:	9b03      	ldr	r3, [sp, #12]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	f340 80e6 	ble.w	80061cc <_dtoa_r+0x5b4>
 8006000:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006004:	930a      	str	r3, [sp, #40]	; 0x28
 8006006:	2200      	movs	r2, #0
 8006008:	4b6c      	ldr	r3, [pc, #432]	; (80061bc <_dtoa_r+0x5a4>)
 800600a:	4620      	mov	r0, r4
 800600c:	4629      	mov	r1, r5
 800600e:	f7fa faef 	bl	80005f0 <__aeabi_dmul>
 8006012:	3601      	adds	r6, #1
 8006014:	e9cd 0100 	strd	r0, r1, [sp]
 8006018:	9f03      	ldr	r7, [sp, #12]
 800601a:	e002      	b.n	8006022 <_dtoa_r+0x40a>
 800601c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006020:	4647      	mov	r7, r8
 8006022:	4630      	mov	r0, r6
 8006024:	f7fa fa7e 	bl	8000524 <__aeabi_i2d>
 8006028:	e9dd 2300 	ldrd	r2, r3, [sp]
 800602c:	f7fa fae0 	bl	80005f0 <__aeabi_dmul>
 8006030:	2200      	movs	r2, #0
 8006032:	4b63      	ldr	r3, [pc, #396]	; (80061c0 <_dtoa_r+0x5a8>)
 8006034:	f7fa f92a 	bl	800028c <__adddf3>
 8006038:	4604      	mov	r4, r0
 800603a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800603e:	b9cf      	cbnz	r7, 8006074 <_dtoa_r+0x45c>
 8006040:	2200      	movs	r2, #0
 8006042:	4b60      	ldr	r3, [pc, #384]	; (80061c4 <_dtoa_r+0x5ac>)
 8006044:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006048:	f7fa f91e 	bl	8000288 <__aeabi_dsub>
 800604c:	4622      	mov	r2, r4
 800604e:	462b      	mov	r3, r5
 8006050:	e9cd 0100 	strd	r0, r1, [sp]
 8006054:	f7fa fd5c 	bl	8000b10 <__aeabi_dcmpgt>
 8006058:	2800      	cmp	r0, #0
 800605a:	f040 8241 	bne.w	80064e0 <_dtoa_r+0x8c8>
 800605e:	4622      	mov	r2, r4
 8006060:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006064:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006068:	f7fa fd34 	bl	8000ad4 <__aeabi_dcmplt>
 800606c:	2800      	cmp	r0, #0
 800606e:	f040 822e 	bne.w	80064ce <_dtoa_r+0x8b6>
 8006072:	e0ab      	b.n	80061cc <_dtoa_r+0x5b4>
 8006074:	9a08      	ldr	r2, [sp, #32]
 8006076:	4b4e      	ldr	r3, [pc, #312]	; (80061b0 <_dtoa_r+0x598>)
 8006078:	1e79      	subs	r1, r7, #1
 800607a:	2a00      	cmp	r2, #0
 800607c:	d04a      	beq.n	8006114 <_dtoa_r+0x4fc>
 800607e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006086:	2000      	movs	r0, #0
 8006088:	494f      	ldr	r1, [pc, #316]	; (80061c8 <_dtoa_r+0x5b0>)
 800608a:	f7fa fbdb 	bl	8000844 <__aeabi_ddiv>
 800608e:	4622      	mov	r2, r4
 8006090:	462b      	mov	r3, r5
 8006092:	f7fa f8f9 	bl	8000288 <__aeabi_dsub>
 8006096:	9c04      	ldr	r4, [sp, #16]
 8006098:	4605      	mov	r5, r0
 800609a:	460e      	mov	r6, r1
 800609c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80060a0:	f7fa fd56 	bl	8000b50 <__aeabi_d2iz>
 80060a4:	9012      	str	r0, [sp, #72]	; 0x48
 80060a6:	f7fa fa3d 	bl	8000524 <__aeabi_i2d>
 80060aa:	4602      	mov	r2, r0
 80060ac:	460b      	mov	r3, r1
 80060ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80060b2:	f7fa f8e9 	bl	8000288 <__aeabi_dsub>
 80060b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80060b8:	3330      	adds	r3, #48	; 0x30
 80060ba:	f804 3b01 	strb.w	r3, [r4], #1
 80060be:	462a      	mov	r2, r5
 80060c0:	4633      	mov	r3, r6
 80060c2:	e9cd 0100 	strd	r0, r1, [sp]
 80060c6:	f7fa fd05 	bl	8000ad4 <__aeabi_dcmplt>
 80060ca:	2800      	cmp	r0, #0
 80060cc:	f040 8321 	bne.w	8006712 <_dtoa_r+0xafa>
 80060d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80060d4:	2000      	movs	r0, #0
 80060d6:	4938      	ldr	r1, [pc, #224]	; (80061b8 <_dtoa_r+0x5a0>)
 80060d8:	f7fa f8d6 	bl	8000288 <__aeabi_dsub>
 80060dc:	462a      	mov	r2, r5
 80060de:	4633      	mov	r3, r6
 80060e0:	f7fa fcf8 	bl	8000ad4 <__aeabi_dcmplt>
 80060e4:	2800      	cmp	r0, #0
 80060e6:	f040 80d2 	bne.w	800628e <_dtoa_r+0x676>
 80060ea:	9b04      	ldr	r3, [sp, #16]
 80060ec:	1ae3      	subs	r3, r4, r3
 80060ee:	42bb      	cmp	r3, r7
 80060f0:	da6c      	bge.n	80061cc <_dtoa_r+0x5b4>
 80060f2:	2200      	movs	r2, #0
 80060f4:	4b31      	ldr	r3, [pc, #196]	; (80061bc <_dtoa_r+0x5a4>)
 80060f6:	4628      	mov	r0, r5
 80060f8:	4631      	mov	r1, r6
 80060fa:	f7fa fa79 	bl	80005f0 <__aeabi_dmul>
 80060fe:	2200      	movs	r2, #0
 8006100:	4605      	mov	r5, r0
 8006102:	460e      	mov	r6, r1
 8006104:	4b2d      	ldr	r3, [pc, #180]	; (80061bc <_dtoa_r+0x5a4>)
 8006106:	e9dd 0100 	ldrd	r0, r1, [sp]
 800610a:	f7fa fa71 	bl	80005f0 <__aeabi_dmul>
 800610e:	e9cd 0100 	strd	r0, r1, [sp]
 8006112:	e7c3      	b.n	800609c <_dtoa_r+0x484>
 8006114:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006118:	4622      	mov	r2, r4
 800611a:	462b      	mov	r3, r5
 800611c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006120:	f7fa fa66 	bl	80005f0 <__aeabi_dmul>
 8006124:	9b04      	ldr	r3, [sp, #16]
 8006126:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800612a:	19dc      	adds	r4, r3, r7
 800612c:	461d      	mov	r5, r3
 800612e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006132:	f7fa fd0d 	bl	8000b50 <__aeabi_d2iz>
 8006136:	4606      	mov	r6, r0
 8006138:	f7fa f9f4 	bl	8000524 <__aeabi_i2d>
 800613c:	3630      	adds	r6, #48	; 0x30
 800613e:	4602      	mov	r2, r0
 8006140:	460b      	mov	r3, r1
 8006142:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006146:	f7fa f89f 	bl	8000288 <__aeabi_dsub>
 800614a:	f805 6b01 	strb.w	r6, [r5], #1
 800614e:	42ac      	cmp	r4, r5
 8006150:	e9cd 0100 	strd	r0, r1, [sp]
 8006154:	f04f 0200 	mov.w	r2, #0
 8006158:	d123      	bne.n	80061a2 <_dtoa_r+0x58a>
 800615a:	4b1b      	ldr	r3, [pc, #108]	; (80061c8 <_dtoa_r+0x5b0>)
 800615c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006160:	f7fa f894 	bl	800028c <__adddf3>
 8006164:	4602      	mov	r2, r0
 8006166:	460b      	mov	r3, r1
 8006168:	e9dd 0100 	ldrd	r0, r1, [sp]
 800616c:	f7fa fcd0 	bl	8000b10 <__aeabi_dcmpgt>
 8006170:	2800      	cmp	r0, #0
 8006172:	f040 808c 	bne.w	800628e <_dtoa_r+0x676>
 8006176:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800617a:	2000      	movs	r0, #0
 800617c:	4912      	ldr	r1, [pc, #72]	; (80061c8 <_dtoa_r+0x5b0>)
 800617e:	f7fa f883 	bl	8000288 <__aeabi_dsub>
 8006182:	4602      	mov	r2, r0
 8006184:	460b      	mov	r3, r1
 8006186:	e9dd 0100 	ldrd	r0, r1, [sp]
 800618a:	f7fa fca3 	bl	8000ad4 <__aeabi_dcmplt>
 800618e:	b1e8      	cbz	r0, 80061cc <_dtoa_r+0x5b4>
 8006190:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8006194:	2b30      	cmp	r3, #48	; 0x30
 8006196:	f104 32ff 	add.w	r2, r4, #4294967295
 800619a:	f040 82ba 	bne.w	8006712 <_dtoa_r+0xafa>
 800619e:	4614      	mov	r4, r2
 80061a0:	e7f6      	b.n	8006190 <_dtoa_r+0x578>
 80061a2:	4b06      	ldr	r3, [pc, #24]	; (80061bc <_dtoa_r+0x5a4>)
 80061a4:	f7fa fa24 	bl	80005f0 <__aeabi_dmul>
 80061a8:	e9cd 0100 	strd	r0, r1, [sp]
 80061ac:	e7bf      	b.n	800612e <_dtoa_r+0x516>
 80061ae:	bf00      	nop
 80061b0:	08007eb0 	.word	0x08007eb0
 80061b4:	08007f78 	.word	0x08007f78
 80061b8:	3ff00000 	.word	0x3ff00000
 80061bc:	40240000 	.word	0x40240000
 80061c0:	401c0000 	.word	0x401c0000
 80061c4:	40140000 	.word	0x40140000
 80061c8:	3fe00000 	.word	0x3fe00000
 80061cc:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 80061d0:	e88d 0018 	stmia.w	sp, {r3, r4}
 80061d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	db7c      	blt.n	80062d4 <_dtoa_r+0x6bc>
 80061da:	f1bb 0f0e 	cmp.w	fp, #14
 80061de:	dc79      	bgt.n	80062d4 <_dtoa_r+0x6bc>
 80061e0:	4b8f      	ldr	r3, [pc, #572]	; (8006420 <_dtoa_r+0x808>)
 80061e2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80061e6:	e9d3 6700 	ldrd	r6, r7, [r3]
 80061ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	da14      	bge.n	800621a <_dtoa_r+0x602>
 80061f0:	f1b8 0f00 	cmp.w	r8, #0
 80061f4:	dc11      	bgt.n	800621a <_dtoa_r+0x602>
 80061f6:	f040 816c 	bne.w	80064d2 <_dtoa_r+0x8ba>
 80061fa:	2200      	movs	r2, #0
 80061fc:	4b89      	ldr	r3, [pc, #548]	; (8006424 <_dtoa_r+0x80c>)
 80061fe:	4630      	mov	r0, r6
 8006200:	4639      	mov	r1, r7
 8006202:	f7fa f9f5 	bl	80005f0 <__aeabi_dmul>
 8006206:	e9dd 2300 	ldrd	r2, r3, [sp]
 800620a:	f7fa fc77 	bl	8000afc <__aeabi_dcmpge>
 800620e:	4645      	mov	r5, r8
 8006210:	4646      	mov	r6, r8
 8006212:	2800      	cmp	r0, #0
 8006214:	f040 815f 	bne.w	80064d6 <_dtoa_r+0x8be>
 8006218:	e166      	b.n	80064e8 <_dtoa_r+0x8d0>
 800621a:	9c04      	ldr	r4, [sp, #16]
 800621c:	4632      	mov	r2, r6
 800621e:	463b      	mov	r3, r7
 8006220:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006224:	f7fa fb0e 	bl	8000844 <__aeabi_ddiv>
 8006228:	f7fa fc92 	bl	8000b50 <__aeabi_d2iz>
 800622c:	4605      	mov	r5, r0
 800622e:	f7fa f979 	bl	8000524 <__aeabi_i2d>
 8006232:	4632      	mov	r2, r6
 8006234:	463b      	mov	r3, r7
 8006236:	f7fa f9db 	bl	80005f0 <__aeabi_dmul>
 800623a:	460b      	mov	r3, r1
 800623c:	4602      	mov	r2, r0
 800623e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006242:	f7fa f821 	bl	8000288 <__aeabi_dsub>
 8006246:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 800624a:	f804 eb01 	strb.w	lr, [r4], #1
 800624e:	9b04      	ldr	r3, [sp, #16]
 8006250:	ebc3 0e04 	rsb	lr, r3, r4
 8006254:	45f0      	cmp	r8, lr
 8006256:	e9cd 0100 	strd	r0, r1, [sp]
 800625a:	d12e      	bne.n	80062ba <_dtoa_r+0x6a2>
 800625c:	4602      	mov	r2, r0
 800625e:	460b      	mov	r3, r1
 8006260:	f7fa f814 	bl	800028c <__adddf3>
 8006264:	4680      	mov	r8, r0
 8006266:	4689      	mov	r9, r1
 8006268:	4602      	mov	r2, r0
 800626a:	460b      	mov	r3, r1
 800626c:	4630      	mov	r0, r6
 800626e:	4639      	mov	r1, r7
 8006270:	f7fa fc30 	bl	8000ad4 <__aeabi_dcmplt>
 8006274:	b978      	cbnz	r0, 8006296 <_dtoa_r+0x67e>
 8006276:	4642      	mov	r2, r8
 8006278:	464b      	mov	r3, r9
 800627a:	4630      	mov	r0, r6
 800627c:	4639      	mov	r1, r7
 800627e:	f7fa fc1f 	bl	8000ac0 <__aeabi_dcmpeq>
 8006282:	2800      	cmp	r0, #0
 8006284:	f000 8247 	beq.w	8006716 <_dtoa_r+0xafe>
 8006288:	07e9      	lsls	r1, r5, #31
 800628a:	d404      	bmi.n	8006296 <_dtoa_r+0x67e>
 800628c:	e243      	b.n	8006716 <_dtoa_r+0xafe>
 800628e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8006292:	e000      	b.n	8006296 <_dtoa_r+0x67e>
 8006294:	461c      	mov	r4, r3
 8006296:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800629a:	2a39      	cmp	r2, #57	; 0x39
 800629c:	f104 33ff 	add.w	r3, r4, #4294967295
 80062a0:	d107      	bne.n	80062b2 <_dtoa_r+0x69a>
 80062a2:	9a04      	ldr	r2, [sp, #16]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d1f5      	bne.n	8006294 <_dtoa_r+0x67c>
 80062a8:	9904      	ldr	r1, [sp, #16]
 80062aa:	2230      	movs	r2, #48	; 0x30
 80062ac:	f10b 0b01 	add.w	fp, fp, #1
 80062b0:	700a      	strb	r2, [r1, #0]
 80062b2:	781a      	ldrb	r2, [r3, #0]
 80062b4:	3201      	adds	r2, #1
 80062b6:	701a      	strb	r2, [r3, #0]
 80062b8:	e22d      	b.n	8006716 <_dtoa_r+0xafe>
 80062ba:	2200      	movs	r2, #0
 80062bc:	4b5a      	ldr	r3, [pc, #360]	; (8006428 <_dtoa_r+0x810>)
 80062be:	f7fa f997 	bl	80005f0 <__aeabi_dmul>
 80062c2:	2200      	movs	r2, #0
 80062c4:	2300      	movs	r3, #0
 80062c6:	e9cd 0100 	strd	r0, r1, [sp]
 80062ca:	f7fa fbf9 	bl	8000ac0 <__aeabi_dcmpeq>
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d0a4      	beq.n	800621c <_dtoa_r+0x604>
 80062d2:	e220      	b.n	8006716 <_dtoa_r+0xafe>
 80062d4:	9a08      	ldr	r2, [sp, #32]
 80062d6:	2a00      	cmp	r2, #0
 80062d8:	d02d      	beq.n	8006336 <_dtoa_r+0x71e>
 80062da:	9a06      	ldr	r2, [sp, #24]
 80062dc:	2a01      	cmp	r2, #1
 80062de:	dc0a      	bgt.n	80062f6 <_dtoa_r+0x6de>
 80062e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80062e2:	b112      	cbz	r2, 80062ea <_dtoa_r+0x6d2>
 80062e4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80062e8:	e002      	b.n	80062f0 <_dtoa_r+0x6d8>
 80062ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062ec:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80062f0:	9d07      	ldr	r5, [sp, #28]
 80062f2:	464c      	mov	r4, r9
 80062f4:	e015      	b.n	8006322 <_dtoa_r+0x70a>
 80062f6:	9b07      	ldr	r3, [sp, #28]
 80062f8:	f108 35ff 	add.w	r5, r8, #4294967295
 80062fc:	42ab      	cmp	r3, r5
 80062fe:	bfbf      	itttt	lt
 8006300:	9b07      	ldrlt	r3, [sp, #28]
 8006302:	9507      	strlt	r5, [sp, #28]
 8006304:	1aea      	sublt	r2, r5, r3
 8006306:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8006308:	bfb7      	itett	lt
 800630a:	189b      	addlt	r3, r3, r2
 800630c:	1b5d      	subge	r5, r3, r5
 800630e:	930c      	strlt	r3, [sp, #48]	; 0x30
 8006310:	2500      	movlt	r5, #0
 8006312:	f1b8 0f00 	cmp.w	r8, #0
 8006316:	bfb9      	ittee	lt
 8006318:	ebc8 0409 	rsblt	r4, r8, r9
 800631c:	2300      	movlt	r3, #0
 800631e:	464c      	movge	r4, r9
 8006320:	4643      	movge	r3, r8
 8006322:	9a05      	ldr	r2, [sp, #20]
 8006324:	2101      	movs	r1, #1
 8006326:	441a      	add	r2, r3
 8006328:	4650      	mov	r0, sl
 800632a:	4499      	add	r9, r3
 800632c:	9205      	str	r2, [sp, #20]
 800632e:	f000 fe5f 	bl	8006ff0 <__i2b>
 8006332:	4606      	mov	r6, r0
 8006334:	e002      	b.n	800633c <_dtoa_r+0x724>
 8006336:	9d07      	ldr	r5, [sp, #28]
 8006338:	9e08      	ldr	r6, [sp, #32]
 800633a:	464c      	mov	r4, r9
 800633c:	b15c      	cbz	r4, 8006356 <_dtoa_r+0x73e>
 800633e:	9b05      	ldr	r3, [sp, #20]
 8006340:	2b00      	cmp	r3, #0
 8006342:	dd08      	ble.n	8006356 <_dtoa_r+0x73e>
 8006344:	42a3      	cmp	r3, r4
 8006346:	9a05      	ldr	r2, [sp, #20]
 8006348:	bfa8      	it	ge
 800634a:	4623      	movge	r3, r4
 800634c:	ebc3 0909 	rsb	r9, r3, r9
 8006350:	1ae4      	subs	r4, r4, r3
 8006352:	1ad3      	subs	r3, r2, r3
 8006354:	9305      	str	r3, [sp, #20]
 8006356:	9b07      	ldr	r3, [sp, #28]
 8006358:	2b00      	cmp	r3, #0
 800635a:	dd1d      	ble.n	8006398 <_dtoa_r+0x780>
 800635c:	9b08      	ldr	r3, [sp, #32]
 800635e:	b1ab      	cbz	r3, 800638c <_dtoa_r+0x774>
 8006360:	b185      	cbz	r5, 8006384 <_dtoa_r+0x76c>
 8006362:	4631      	mov	r1, r6
 8006364:	462a      	mov	r2, r5
 8006366:	4650      	mov	r0, sl
 8006368:	f000 fedc 	bl	8007124 <__pow5mult>
 800636c:	9a02      	ldr	r2, [sp, #8]
 800636e:	4601      	mov	r1, r0
 8006370:	4606      	mov	r6, r0
 8006372:	4650      	mov	r0, sl
 8006374:	f000 fe45 	bl	8007002 <__multiply>
 8006378:	9902      	ldr	r1, [sp, #8]
 800637a:	4607      	mov	r7, r0
 800637c:	4650      	mov	r0, sl
 800637e:	f000 fd98 	bl	8006eb2 <_Bfree>
 8006382:	9702      	str	r7, [sp, #8]
 8006384:	9b07      	ldr	r3, [sp, #28]
 8006386:	1b5a      	subs	r2, r3, r5
 8006388:	d006      	beq.n	8006398 <_dtoa_r+0x780>
 800638a:	e000      	b.n	800638e <_dtoa_r+0x776>
 800638c:	9a07      	ldr	r2, [sp, #28]
 800638e:	9902      	ldr	r1, [sp, #8]
 8006390:	4650      	mov	r0, sl
 8006392:	f000 fec7 	bl	8007124 <__pow5mult>
 8006396:	9002      	str	r0, [sp, #8]
 8006398:	2101      	movs	r1, #1
 800639a:	4650      	mov	r0, sl
 800639c:	f000 fe28 	bl	8006ff0 <__i2b>
 80063a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063a2:	4605      	mov	r5, r0
 80063a4:	b35b      	cbz	r3, 80063fe <_dtoa_r+0x7e6>
 80063a6:	461a      	mov	r2, r3
 80063a8:	4601      	mov	r1, r0
 80063aa:	4650      	mov	r0, sl
 80063ac:	f000 feba 	bl	8007124 <__pow5mult>
 80063b0:	9b06      	ldr	r3, [sp, #24]
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	4605      	mov	r5, r0
 80063b6:	dc18      	bgt.n	80063ea <_dtoa_r+0x7d2>
 80063b8:	9b00      	ldr	r3, [sp, #0]
 80063ba:	b983      	cbnz	r3, 80063de <_dtoa_r+0x7c6>
 80063bc:	9b01      	ldr	r3, [sp, #4]
 80063be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063c2:	b973      	cbnz	r3, 80063e2 <_dtoa_r+0x7ca>
 80063c4:	9b01      	ldr	r3, [sp, #4]
 80063c6:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 80063ca:	0d3f      	lsrs	r7, r7, #20
 80063cc:	053f      	lsls	r7, r7, #20
 80063ce:	b14f      	cbz	r7, 80063e4 <_dtoa_r+0x7cc>
 80063d0:	9b05      	ldr	r3, [sp, #20]
 80063d2:	3301      	adds	r3, #1
 80063d4:	f109 0901 	add.w	r9, r9, #1
 80063d8:	9305      	str	r3, [sp, #20]
 80063da:	2701      	movs	r7, #1
 80063dc:	e002      	b.n	80063e4 <_dtoa_r+0x7cc>
 80063de:	2700      	movs	r7, #0
 80063e0:	e000      	b.n	80063e4 <_dtoa_r+0x7cc>
 80063e2:	9f00      	ldr	r7, [sp, #0]
 80063e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063e6:	b173      	cbz	r3, 8006406 <_dtoa_r+0x7ee>
 80063e8:	e000      	b.n	80063ec <_dtoa_r+0x7d4>
 80063ea:	2700      	movs	r7, #0
 80063ec:	692b      	ldr	r3, [r5, #16]
 80063ee:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80063f2:	6918      	ldr	r0, [r3, #16]
 80063f4:	f000 fdaf 	bl	8006f56 <__hi0bits>
 80063f8:	f1c0 0020 	rsb	r0, r0, #32
 80063fc:	e004      	b.n	8006408 <_dtoa_r+0x7f0>
 80063fe:	9b06      	ldr	r3, [sp, #24]
 8006400:	2b01      	cmp	r3, #1
 8006402:	ddd9      	ble.n	80063b8 <_dtoa_r+0x7a0>
 8006404:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8006406:	2001      	movs	r0, #1
 8006408:	9b05      	ldr	r3, [sp, #20]
 800640a:	4418      	add	r0, r3
 800640c:	f010 001f 	ands.w	r0, r0, #31
 8006410:	d00e      	beq.n	8006430 <_dtoa_r+0x818>
 8006412:	f1c0 0320 	rsb	r3, r0, #32
 8006416:	2b04      	cmp	r3, #4
 8006418:	dd08      	ble.n	800642c <_dtoa_r+0x814>
 800641a:	f1c0 001c 	rsb	r0, r0, #28
 800641e:	e008      	b.n	8006432 <_dtoa_r+0x81a>
 8006420:	08007eb0 	.word	0x08007eb0
 8006424:	40140000 	.word	0x40140000
 8006428:	40240000 	.word	0x40240000
 800642c:	d006      	beq.n	800643c <_dtoa_r+0x824>
 800642e:	4618      	mov	r0, r3
 8006430:	301c      	adds	r0, #28
 8006432:	9b05      	ldr	r3, [sp, #20]
 8006434:	4403      	add	r3, r0
 8006436:	4481      	add	r9, r0
 8006438:	4404      	add	r4, r0
 800643a:	9305      	str	r3, [sp, #20]
 800643c:	f1b9 0f00 	cmp.w	r9, #0
 8006440:	dd05      	ble.n	800644e <_dtoa_r+0x836>
 8006442:	464a      	mov	r2, r9
 8006444:	9902      	ldr	r1, [sp, #8]
 8006446:	4650      	mov	r0, sl
 8006448:	f000 feba 	bl	80071c0 <__lshift>
 800644c:	9002      	str	r0, [sp, #8]
 800644e:	9b05      	ldr	r3, [sp, #20]
 8006450:	2b00      	cmp	r3, #0
 8006452:	dd05      	ble.n	8006460 <_dtoa_r+0x848>
 8006454:	4629      	mov	r1, r5
 8006456:	461a      	mov	r2, r3
 8006458:	4650      	mov	r0, sl
 800645a:	f000 feb1 	bl	80071c0 <__lshift>
 800645e:	4605      	mov	r5, r0
 8006460:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006462:	b1eb      	cbz	r3, 80064a0 <_dtoa_r+0x888>
 8006464:	4629      	mov	r1, r5
 8006466:	9802      	ldr	r0, [sp, #8]
 8006468:	f000 fefb 	bl	8007262 <__mcmp>
 800646c:	2800      	cmp	r0, #0
 800646e:	da17      	bge.n	80064a0 <_dtoa_r+0x888>
 8006470:	2300      	movs	r3, #0
 8006472:	220a      	movs	r2, #10
 8006474:	9902      	ldr	r1, [sp, #8]
 8006476:	4650      	mov	r0, sl
 8006478:	f000 fd32 	bl	8006ee0 <__multadd>
 800647c:	9b08      	ldr	r3, [sp, #32]
 800647e:	9002      	str	r0, [sp, #8]
 8006480:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006484:	2b00      	cmp	r3, #0
 8006486:	f000 8158 	beq.w	800673a <_dtoa_r+0xb22>
 800648a:	2300      	movs	r3, #0
 800648c:	4631      	mov	r1, r6
 800648e:	220a      	movs	r2, #10
 8006490:	4650      	mov	r0, sl
 8006492:	f000 fd25 	bl	8006ee0 <__multadd>
 8006496:	9b03      	ldr	r3, [sp, #12]
 8006498:	2b00      	cmp	r3, #0
 800649a:	4606      	mov	r6, r0
 800649c:	dc37      	bgt.n	800650e <_dtoa_r+0x8f6>
 800649e:	e033      	b.n	8006508 <_dtoa_r+0x8f0>
 80064a0:	f1b8 0f00 	cmp.w	r8, #0
 80064a4:	dc2a      	bgt.n	80064fc <_dtoa_r+0x8e4>
 80064a6:	9b06      	ldr	r3, [sp, #24]
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	dd27      	ble.n	80064fc <_dtoa_r+0x8e4>
 80064ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80064b0:	9b03      	ldr	r3, [sp, #12]
 80064b2:	b983      	cbnz	r3, 80064d6 <_dtoa_r+0x8be>
 80064b4:	4629      	mov	r1, r5
 80064b6:	2205      	movs	r2, #5
 80064b8:	4650      	mov	r0, sl
 80064ba:	f000 fd11 	bl	8006ee0 <__multadd>
 80064be:	4601      	mov	r1, r0
 80064c0:	4605      	mov	r5, r0
 80064c2:	9802      	ldr	r0, [sp, #8]
 80064c4:	f000 fecd 	bl	8007262 <__mcmp>
 80064c8:	2800      	cmp	r0, #0
 80064ca:	dc0d      	bgt.n	80064e8 <_dtoa_r+0x8d0>
 80064cc:	e003      	b.n	80064d6 <_dtoa_r+0x8be>
 80064ce:	463d      	mov	r5, r7
 80064d0:	e000      	b.n	80064d4 <_dtoa_r+0x8bc>
 80064d2:	2500      	movs	r5, #0
 80064d4:	462e      	mov	r6, r5
 80064d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064d8:	9c04      	ldr	r4, [sp, #16]
 80064da:	ea6f 0b03 	mvn.w	fp, r3
 80064de:	e00a      	b.n	80064f6 <_dtoa_r+0x8de>
 80064e0:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80064e4:	463d      	mov	r5, r7
 80064e6:	463e      	mov	r6, r7
 80064e8:	9b04      	ldr	r3, [sp, #16]
 80064ea:	9a04      	ldr	r2, [sp, #16]
 80064ec:	1c5c      	adds	r4, r3, #1
 80064ee:	2331      	movs	r3, #49	; 0x31
 80064f0:	7013      	strb	r3, [r2, #0]
 80064f2:	f10b 0b01 	add.w	fp, fp, #1
 80064f6:	46b0      	mov	r8, r6
 80064f8:	2600      	movs	r6, #0
 80064fa:	e0f7      	b.n	80066ec <_dtoa_r+0xad4>
 80064fc:	9b08      	ldr	r3, [sp, #32]
 80064fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8006502:	b923      	cbnz	r3, 800650e <_dtoa_r+0x8f6>
 8006504:	9c04      	ldr	r4, [sp, #16]
 8006506:	e0b1      	b.n	800666c <_dtoa_r+0xa54>
 8006508:	9b06      	ldr	r3, [sp, #24]
 800650a:	2b02      	cmp	r3, #2
 800650c:	dcd0      	bgt.n	80064b0 <_dtoa_r+0x898>
 800650e:	2c00      	cmp	r4, #0
 8006510:	dd05      	ble.n	800651e <_dtoa_r+0x906>
 8006512:	4631      	mov	r1, r6
 8006514:	4622      	mov	r2, r4
 8006516:	4650      	mov	r0, sl
 8006518:	f000 fe52 	bl	80071c0 <__lshift>
 800651c:	4606      	mov	r6, r0
 800651e:	b19f      	cbz	r7, 8006548 <_dtoa_r+0x930>
 8006520:	6871      	ldr	r1, [r6, #4]
 8006522:	4650      	mov	r0, sl
 8006524:	f000 fc90 	bl	8006e48 <_Balloc>
 8006528:	6932      	ldr	r2, [r6, #16]
 800652a:	3202      	adds	r2, #2
 800652c:	4604      	mov	r4, r0
 800652e:	0092      	lsls	r2, r2, #2
 8006530:	f106 010c 	add.w	r1, r6, #12
 8006534:	300c      	adds	r0, #12
 8006536:	f000 fc61 	bl	8006dfc <memcpy>
 800653a:	2201      	movs	r2, #1
 800653c:	4621      	mov	r1, r4
 800653e:	4650      	mov	r0, sl
 8006540:	f000 fe3e 	bl	80071c0 <__lshift>
 8006544:	4680      	mov	r8, r0
 8006546:	e000      	b.n	800654a <_dtoa_r+0x932>
 8006548:	46b0      	mov	r8, r6
 800654a:	9b00      	ldr	r3, [sp, #0]
 800654c:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8006550:	f003 0301 	and.w	r3, r3, #1
 8006554:	9305      	str	r3, [sp, #20]
 8006556:	4629      	mov	r1, r5
 8006558:	9802      	ldr	r0, [sp, #8]
 800655a:	f7ff facb 	bl	8005af4 <quorem>
 800655e:	4631      	mov	r1, r6
 8006560:	4604      	mov	r4, r0
 8006562:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8006566:	9802      	ldr	r0, [sp, #8]
 8006568:	f000 fe7b 	bl	8007262 <__mcmp>
 800656c:	4642      	mov	r2, r8
 800656e:	9000      	str	r0, [sp, #0]
 8006570:	4629      	mov	r1, r5
 8006572:	4650      	mov	r0, sl
 8006574:	f000 fe91 	bl	800729a <__mdiff>
 8006578:	68c3      	ldr	r3, [r0, #12]
 800657a:	4602      	mov	r2, r0
 800657c:	b93b      	cbnz	r3, 800658e <_dtoa_r+0x976>
 800657e:	4601      	mov	r1, r0
 8006580:	9007      	str	r0, [sp, #28]
 8006582:	9802      	ldr	r0, [sp, #8]
 8006584:	f000 fe6d 	bl	8007262 <__mcmp>
 8006588:	9a07      	ldr	r2, [sp, #28]
 800658a:	4603      	mov	r3, r0
 800658c:	e000      	b.n	8006590 <_dtoa_r+0x978>
 800658e:	2301      	movs	r3, #1
 8006590:	4611      	mov	r1, r2
 8006592:	4650      	mov	r0, sl
 8006594:	9307      	str	r3, [sp, #28]
 8006596:	f000 fc8c 	bl	8006eb2 <_Bfree>
 800659a:	9b07      	ldr	r3, [sp, #28]
 800659c:	b94b      	cbnz	r3, 80065b2 <_dtoa_r+0x99a>
 800659e:	9a06      	ldr	r2, [sp, #24]
 80065a0:	b93a      	cbnz	r2, 80065b2 <_dtoa_r+0x99a>
 80065a2:	9a05      	ldr	r2, [sp, #20]
 80065a4:	b92a      	cbnz	r2, 80065b2 <_dtoa_r+0x99a>
 80065a6:	2f39      	cmp	r7, #57	; 0x39
 80065a8:	d028      	beq.n	80065fc <_dtoa_r+0x9e4>
 80065aa:	9b00      	ldr	r3, [sp, #0]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	dc1a      	bgt.n	80065e6 <_dtoa_r+0x9ce>
 80065b0:	e01b      	b.n	80065ea <_dtoa_r+0x9d2>
 80065b2:	9a00      	ldr	r2, [sp, #0]
 80065b4:	2a00      	cmp	r2, #0
 80065b6:	db04      	blt.n	80065c2 <_dtoa_r+0x9aa>
 80065b8:	d11a      	bne.n	80065f0 <_dtoa_r+0x9d8>
 80065ba:	9a06      	ldr	r2, [sp, #24]
 80065bc:	b9c2      	cbnz	r2, 80065f0 <_dtoa_r+0x9d8>
 80065be:	9a05      	ldr	r2, [sp, #20]
 80065c0:	b9b2      	cbnz	r2, 80065f0 <_dtoa_r+0x9d8>
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	dd11      	ble.n	80065ea <_dtoa_r+0x9d2>
 80065c6:	2201      	movs	r2, #1
 80065c8:	9902      	ldr	r1, [sp, #8]
 80065ca:	4650      	mov	r0, sl
 80065cc:	f000 fdf8 	bl	80071c0 <__lshift>
 80065d0:	4629      	mov	r1, r5
 80065d2:	9002      	str	r0, [sp, #8]
 80065d4:	f000 fe45 	bl	8007262 <__mcmp>
 80065d8:	2800      	cmp	r0, #0
 80065da:	dc02      	bgt.n	80065e2 <_dtoa_r+0x9ca>
 80065dc:	d105      	bne.n	80065ea <_dtoa_r+0x9d2>
 80065de:	07fa      	lsls	r2, r7, #31
 80065e0:	d503      	bpl.n	80065ea <_dtoa_r+0x9d2>
 80065e2:	2f39      	cmp	r7, #57	; 0x39
 80065e4:	d00a      	beq.n	80065fc <_dtoa_r+0x9e4>
 80065e6:	f104 0731 	add.w	r7, r4, #49	; 0x31
 80065ea:	f109 0401 	add.w	r4, r9, #1
 80065ee:	e00c      	b.n	800660a <_dtoa_r+0x9f2>
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f109 0401 	add.w	r4, r9, #1
 80065f6:	dd0b      	ble.n	8006610 <_dtoa_r+0x9f8>
 80065f8:	2f39      	cmp	r7, #57	; 0x39
 80065fa:	d105      	bne.n	8006608 <_dtoa_r+0x9f0>
 80065fc:	2339      	movs	r3, #57	; 0x39
 80065fe:	f889 3000 	strb.w	r3, [r9]
 8006602:	f109 0901 	add.w	r9, r9, #1
 8006606:	e054      	b.n	80066b2 <_dtoa_r+0xa9a>
 8006608:	3701      	adds	r7, #1
 800660a:	f889 7000 	strb.w	r7, [r9]
 800660e:	e06d      	b.n	80066ec <_dtoa_r+0xad4>
 8006610:	9b04      	ldr	r3, [sp, #16]
 8006612:	9a03      	ldr	r2, [sp, #12]
 8006614:	f804 7c01 	strb.w	r7, [r4, #-1]
 8006618:	1ae3      	subs	r3, r4, r3
 800661a:	4293      	cmp	r3, r2
 800661c:	46a1      	mov	r9, r4
 800661e:	d03a      	beq.n	8006696 <_dtoa_r+0xa7e>
 8006620:	2300      	movs	r3, #0
 8006622:	220a      	movs	r2, #10
 8006624:	9902      	ldr	r1, [sp, #8]
 8006626:	4650      	mov	r0, sl
 8006628:	f000 fc5a 	bl	8006ee0 <__multadd>
 800662c:	4546      	cmp	r6, r8
 800662e:	9002      	str	r0, [sp, #8]
 8006630:	f04f 0300 	mov.w	r3, #0
 8006634:	f04f 020a 	mov.w	r2, #10
 8006638:	4631      	mov	r1, r6
 800663a:	4650      	mov	r0, sl
 800663c:	d104      	bne.n	8006648 <_dtoa_r+0xa30>
 800663e:	f000 fc4f 	bl	8006ee0 <__multadd>
 8006642:	4606      	mov	r6, r0
 8006644:	4680      	mov	r8, r0
 8006646:	e786      	b.n	8006556 <_dtoa_r+0x93e>
 8006648:	f000 fc4a 	bl	8006ee0 <__multadd>
 800664c:	4641      	mov	r1, r8
 800664e:	4606      	mov	r6, r0
 8006650:	2300      	movs	r3, #0
 8006652:	220a      	movs	r2, #10
 8006654:	4650      	mov	r0, sl
 8006656:	f000 fc43 	bl	8006ee0 <__multadd>
 800665a:	4680      	mov	r8, r0
 800665c:	e77b      	b.n	8006556 <_dtoa_r+0x93e>
 800665e:	2300      	movs	r3, #0
 8006660:	220a      	movs	r2, #10
 8006662:	9902      	ldr	r1, [sp, #8]
 8006664:	4650      	mov	r0, sl
 8006666:	f000 fc3b 	bl	8006ee0 <__multadd>
 800666a:	9002      	str	r0, [sp, #8]
 800666c:	4629      	mov	r1, r5
 800666e:	9802      	ldr	r0, [sp, #8]
 8006670:	f7ff fa40 	bl	8005af4 <quorem>
 8006674:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8006678:	f804 7b01 	strb.w	r7, [r4], #1
 800667c:	9b04      	ldr	r3, [sp, #16]
 800667e:	9a03      	ldr	r2, [sp, #12]
 8006680:	1ae3      	subs	r3, r4, r3
 8006682:	4293      	cmp	r3, r2
 8006684:	dbeb      	blt.n	800665e <_dtoa_r+0xa46>
 8006686:	9b04      	ldr	r3, [sp, #16]
 8006688:	2a01      	cmp	r2, #1
 800668a:	bfac      	ite	ge
 800668c:	189b      	addge	r3, r3, r2
 800668e:	3301      	addlt	r3, #1
 8006690:	46b0      	mov	r8, r6
 8006692:	4699      	mov	r9, r3
 8006694:	2600      	movs	r6, #0
 8006696:	2201      	movs	r2, #1
 8006698:	9902      	ldr	r1, [sp, #8]
 800669a:	4650      	mov	r0, sl
 800669c:	f000 fd90 	bl	80071c0 <__lshift>
 80066a0:	4629      	mov	r1, r5
 80066a2:	9002      	str	r0, [sp, #8]
 80066a4:	f000 fddd 	bl	8007262 <__mcmp>
 80066a8:	2800      	cmp	r0, #0
 80066aa:	dc02      	bgt.n	80066b2 <_dtoa_r+0xa9a>
 80066ac:	d115      	bne.n	80066da <_dtoa_r+0xac2>
 80066ae:	07fb      	lsls	r3, r7, #31
 80066b0:	d513      	bpl.n	80066da <_dtoa_r+0xac2>
 80066b2:	464c      	mov	r4, r9
 80066b4:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80066b8:	2b39      	cmp	r3, #57	; 0x39
 80066ba:	f104 32ff 	add.w	r2, r4, #4294967295
 80066be:	d109      	bne.n	80066d4 <_dtoa_r+0xabc>
 80066c0:	9b04      	ldr	r3, [sp, #16]
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d104      	bne.n	80066d0 <_dtoa_r+0xab8>
 80066c6:	f10b 0b01 	add.w	fp, fp, #1
 80066ca:	2331      	movs	r3, #49	; 0x31
 80066cc:	9a04      	ldr	r2, [sp, #16]
 80066ce:	e002      	b.n	80066d6 <_dtoa_r+0xabe>
 80066d0:	4614      	mov	r4, r2
 80066d2:	e7ef      	b.n	80066b4 <_dtoa_r+0xa9c>
 80066d4:	3301      	adds	r3, #1
 80066d6:	7013      	strb	r3, [r2, #0]
 80066d8:	e008      	b.n	80066ec <_dtoa_r+0xad4>
 80066da:	464c      	mov	r4, r9
 80066dc:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80066e0:	2b30      	cmp	r3, #48	; 0x30
 80066e2:	f104 32ff 	add.w	r2, r4, #4294967295
 80066e6:	d101      	bne.n	80066ec <_dtoa_r+0xad4>
 80066e8:	4614      	mov	r4, r2
 80066ea:	e7f7      	b.n	80066dc <_dtoa_r+0xac4>
 80066ec:	4629      	mov	r1, r5
 80066ee:	4650      	mov	r0, sl
 80066f0:	f000 fbdf 	bl	8006eb2 <_Bfree>
 80066f4:	f1b8 0f00 	cmp.w	r8, #0
 80066f8:	d00d      	beq.n	8006716 <_dtoa_r+0xafe>
 80066fa:	b12e      	cbz	r6, 8006708 <_dtoa_r+0xaf0>
 80066fc:	4546      	cmp	r6, r8
 80066fe:	d003      	beq.n	8006708 <_dtoa_r+0xaf0>
 8006700:	4631      	mov	r1, r6
 8006702:	4650      	mov	r0, sl
 8006704:	f000 fbd5 	bl	8006eb2 <_Bfree>
 8006708:	4641      	mov	r1, r8
 800670a:	4650      	mov	r0, sl
 800670c:	f000 fbd1 	bl	8006eb2 <_Bfree>
 8006710:	e001      	b.n	8006716 <_dtoa_r+0xafe>
 8006712:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8006716:	9902      	ldr	r1, [sp, #8]
 8006718:	4650      	mov	r0, sl
 800671a:	f000 fbca 	bl	8006eb2 <_Bfree>
 800671e:	2300      	movs	r3, #0
 8006720:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006722:	7023      	strb	r3, [r4, #0]
 8006724:	f10b 0301 	add.w	r3, fp, #1
 8006728:	6013      	str	r3, [r2, #0]
 800672a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800672c:	b11b      	cbz	r3, 8006736 <_dtoa_r+0xb1e>
 800672e:	601c      	str	r4, [r3, #0]
 8006730:	e001      	b.n	8006736 <_dtoa_r+0xb1e>
 8006732:	4808      	ldr	r0, [pc, #32]	; (8006754 <_dtoa_r+0xb3c>)
 8006734:	e00a      	b.n	800674c <_dtoa_r+0xb34>
 8006736:	9804      	ldr	r0, [sp, #16]
 8006738:	e008      	b.n	800674c <_dtoa_r+0xb34>
 800673a:	9b03      	ldr	r3, [sp, #12]
 800673c:	2b00      	cmp	r3, #0
 800673e:	f73f aee1 	bgt.w	8006504 <_dtoa_r+0x8ec>
 8006742:	9b06      	ldr	r3, [sp, #24]
 8006744:	2b02      	cmp	r3, #2
 8006746:	f77f aedd 	ble.w	8006504 <_dtoa_r+0x8ec>
 800674a:	e6b1      	b.n	80064b0 <_dtoa_r+0x898>
 800674c:	b017      	add	sp, #92	; 0x5c
 800674e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006752:	bf00      	nop
 8006754:	08007e02 	.word	0x08007e02

08006758 <__sflush_r>:
 8006758:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800675c:	b293      	uxth	r3, r2
 800675e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006762:	4605      	mov	r5, r0
 8006764:	0718      	lsls	r0, r3, #28
 8006766:	460c      	mov	r4, r1
 8006768:	d460      	bmi.n	800682c <__sflush_r+0xd4>
 800676a:	684b      	ldr	r3, [r1, #4]
 800676c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006770:	2b00      	cmp	r3, #0
 8006772:	818a      	strh	r2, [r1, #12]
 8006774:	dc02      	bgt.n	800677c <__sflush_r+0x24>
 8006776:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006778:	2b00      	cmp	r3, #0
 800677a:	dd17      	ble.n	80067ac <__sflush_r+0x54>
 800677c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800677e:	b1ae      	cbz	r6, 80067ac <__sflush_r+0x54>
 8006780:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8006784:	2300      	movs	r3, #0
 8006786:	b292      	uxth	r2, r2
 8006788:	682f      	ldr	r7, [r5, #0]
 800678a:	602b      	str	r3, [r5, #0]
 800678c:	b10a      	cbz	r2, 8006792 <__sflush_r+0x3a>
 800678e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006790:	e015      	b.n	80067be <__sflush_r+0x66>
 8006792:	6a21      	ldr	r1, [r4, #32]
 8006794:	2301      	movs	r3, #1
 8006796:	4628      	mov	r0, r5
 8006798:	47b0      	blx	r6
 800679a:	1c41      	adds	r1, r0, #1
 800679c:	d10f      	bne.n	80067be <__sflush_r+0x66>
 800679e:	682b      	ldr	r3, [r5, #0]
 80067a0:	b16b      	cbz	r3, 80067be <__sflush_r+0x66>
 80067a2:	2b1d      	cmp	r3, #29
 80067a4:	d001      	beq.n	80067aa <__sflush_r+0x52>
 80067a6:	2b16      	cmp	r3, #22
 80067a8:	d103      	bne.n	80067b2 <__sflush_r+0x5a>
 80067aa:	602f      	str	r7, [r5, #0]
 80067ac:	2000      	movs	r0, #0
 80067ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067b2:	89a3      	ldrh	r3, [r4, #12]
 80067b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067b8:	81a3      	strh	r3, [r4, #12]
 80067ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067be:	89a3      	ldrh	r3, [r4, #12]
 80067c0:	075a      	lsls	r2, r3, #29
 80067c2:	d505      	bpl.n	80067d0 <__sflush_r+0x78>
 80067c4:	6863      	ldr	r3, [r4, #4]
 80067c6:	1ac0      	subs	r0, r0, r3
 80067c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80067ca:	b10b      	cbz	r3, 80067d0 <__sflush_r+0x78>
 80067cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80067ce:	1ac0      	subs	r0, r0, r3
 80067d0:	2300      	movs	r3, #0
 80067d2:	4602      	mov	r2, r0
 80067d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067d6:	6a21      	ldr	r1, [r4, #32]
 80067d8:	4628      	mov	r0, r5
 80067da:	47b0      	blx	r6
 80067dc:	1c43      	adds	r3, r0, #1
 80067de:	89a3      	ldrh	r3, [r4, #12]
 80067e0:	d106      	bne.n	80067f0 <__sflush_r+0x98>
 80067e2:	6829      	ldr	r1, [r5, #0]
 80067e4:	291d      	cmp	r1, #29
 80067e6:	d83e      	bhi.n	8006866 <__sflush_r+0x10e>
 80067e8:	4a22      	ldr	r2, [pc, #136]	; (8006874 <__sflush_r+0x11c>)
 80067ea:	40ca      	lsrs	r2, r1
 80067ec:	07d6      	lsls	r6, r2, #31
 80067ee:	d53a      	bpl.n	8006866 <__sflush_r+0x10e>
 80067f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067f4:	b21b      	sxth	r3, r3
 80067f6:	2200      	movs	r2, #0
 80067f8:	6062      	str	r2, [r4, #4]
 80067fa:	04d9      	lsls	r1, r3, #19
 80067fc:	6922      	ldr	r2, [r4, #16]
 80067fe:	81a3      	strh	r3, [r4, #12]
 8006800:	6022      	str	r2, [r4, #0]
 8006802:	d504      	bpl.n	800680e <__sflush_r+0xb6>
 8006804:	1c42      	adds	r2, r0, #1
 8006806:	d101      	bne.n	800680c <__sflush_r+0xb4>
 8006808:	682b      	ldr	r3, [r5, #0]
 800680a:	b903      	cbnz	r3, 800680e <__sflush_r+0xb6>
 800680c:	6560      	str	r0, [r4, #84]	; 0x54
 800680e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006810:	602f      	str	r7, [r5, #0]
 8006812:	2900      	cmp	r1, #0
 8006814:	d0ca      	beq.n	80067ac <__sflush_r+0x54>
 8006816:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800681a:	4299      	cmp	r1, r3
 800681c:	d002      	beq.n	8006824 <__sflush_r+0xcc>
 800681e:	4628      	mov	r0, r5
 8006820:	f7fc fd94 	bl	800334c <_free_r>
 8006824:	2000      	movs	r0, #0
 8006826:	6360      	str	r0, [r4, #52]	; 0x34
 8006828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800682c:	690f      	ldr	r7, [r1, #16]
 800682e:	2f00      	cmp	r7, #0
 8006830:	d0bc      	beq.n	80067ac <__sflush_r+0x54>
 8006832:	079b      	lsls	r3, r3, #30
 8006834:	680e      	ldr	r6, [r1, #0]
 8006836:	bf08      	it	eq
 8006838:	694b      	ldreq	r3, [r1, #20]
 800683a:	600f      	str	r7, [r1, #0]
 800683c:	bf18      	it	ne
 800683e:	2300      	movne	r3, #0
 8006840:	ebc7 0806 	rsb	r8, r7, r6
 8006844:	608b      	str	r3, [r1, #8]
 8006846:	e002      	b.n	800684e <__sflush_r+0xf6>
 8006848:	4407      	add	r7, r0
 800684a:	ebc0 0808 	rsb	r8, r0, r8
 800684e:	f1b8 0f00 	cmp.w	r8, #0
 8006852:	ddab      	ble.n	80067ac <__sflush_r+0x54>
 8006854:	4643      	mov	r3, r8
 8006856:	463a      	mov	r2, r7
 8006858:	6a21      	ldr	r1, [r4, #32]
 800685a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800685c:	4628      	mov	r0, r5
 800685e:	47b0      	blx	r6
 8006860:	2800      	cmp	r0, #0
 8006862:	dcf1      	bgt.n	8006848 <__sflush_r+0xf0>
 8006864:	89a3      	ldrh	r3, [r4, #12]
 8006866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800686a:	81a3      	strh	r3, [r4, #12]
 800686c:	f04f 30ff 	mov.w	r0, #4294967295
 8006870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006874:	20400001 	.word	0x20400001

08006878 <_fflush_r>:
 8006878:	b538      	push	{r3, r4, r5, lr}
 800687a:	690b      	ldr	r3, [r1, #16]
 800687c:	4605      	mov	r5, r0
 800687e:	460c      	mov	r4, r1
 8006880:	b1db      	cbz	r3, 80068ba <_fflush_r+0x42>
 8006882:	b118      	cbz	r0, 800688c <_fflush_r+0x14>
 8006884:	6983      	ldr	r3, [r0, #24]
 8006886:	b90b      	cbnz	r3, 800688c <_fflush_r+0x14>
 8006888:	f000 f860 	bl	800694c <__sinit>
 800688c:	4b0c      	ldr	r3, [pc, #48]	; (80068c0 <_fflush_r+0x48>)
 800688e:	429c      	cmp	r4, r3
 8006890:	d101      	bne.n	8006896 <_fflush_r+0x1e>
 8006892:	686c      	ldr	r4, [r5, #4]
 8006894:	e008      	b.n	80068a8 <_fflush_r+0x30>
 8006896:	4b0b      	ldr	r3, [pc, #44]	; (80068c4 <_fflush_r+0x4c>)
 8006898:	429c      	cmp	r4, r3
 800689a:	d101      	bne.n	80068a0 <_fflush_r+0x28>
 800689c:	68ac      	ldr	r4, [r5, #8]
 800689e:	e003      	b.n	80068a8 <_fflush_r+0x30>
 80068a0:	4b09      	ldr	r3, [pc, #36]	; (80068c8 <_fflush_r+0x50>)
 80068a2:	429c      	cmp	r4, r3
 80068a4:	bf08      	it	eq
 80068a6:	68ec      	ldreq	r4, [r5, #12]
 80068a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068ac:	b12b      	cbz	r3, 80068ba <_fflush_r+0x42>
 80068ae:	4621      	mov	r1, r4
 80068b0:	4628      	mov	r0, r5
 80068b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068b6:	f7ff bf4f 	b.w	8006758 <__sflush_r>
 80068ba:	2000      	movs	r0, #0
 80068bc:	bd38      	pop	{r3, r4, r5, pc}
 80068be:	bf00      	nop
 80068c0:	08007e44 	.word	0x08007e44
 80068c4:	08007e64 	.word	0x08007e64
 80068c8:	08007e84 	.word	0x08007e84

080068cc <_cleanup_r>:
 80068cc:	4901      	ldr	r1, [pc, #4]	; (80068d4 <_cleanup_r+0x8>)
 80068ce:	f000 b9f9 	b.w	8006cc4 <_fwalk_reent>
 80068d2:	bf00      	nop
 80068d4:	080079cd 	.word	0x080079cd

080068d8 <std.isra.0>:
 80068d8:	2300      	movs	r3, #0
 80068da:	b510      	push	{r4, lr}
 80068dc:	4604      	mov	r4, r0
 80068de:	6003      	str	r3, [r0, #0]
 80068e0:	6043      	str	r3, [r0, #4]
 80068e2:	6083      	str	r3, [r0, #8]
 80068e4:	8181      	strh	r1, [r0, #12]
 80068e6:	6643      	str	r3, [r0, #100]	; 0x64
 80068e8:	81c2      	strh	r2, [r0, #14]
 80068ea:	6103      	str	r3, [r0, #16]
 80068ec:	6143      	str	r3, [r0, #20]
 80068ee:	6183      	str	r3, [r0, #24]
 80068f0:	4619      	mov	r1, r3
 80068f2:	2208      	movs	r2, #8
 80068f4:	305c      	adds	r0, #92	; 0x5c
 80068f6:	f7fd f82d 	bl	8003954 <memset>
 80068fa:	4b05      	ldr	r3, [pc, #20]	; (8006910 <std.isra.0+0x38>)
 80068fc:	6263      	str	r3, [r4, #36]	; 0x24
 80068fe:	4b05      	ldr	r3, [pc, #20]	; (8006914 <std.isra.0+0x3c>)
 8006900:	62a3      	str	r3, [r4, #40]	; 0x28
 8006902:	4b05      	ldr	r3, [pc, #20]	; (8006918 <std.isra.0+0x40>)
 8006904:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006906:	4b05      	ldr	r3, [pc, #20]	; (800691c <std.isra.0+0x44>)
 8006908:	6224      	str	r4, [r4, #32]
 800690a:	6323      	str	r3, [r4, #48]	; 0x30
 800690c:	bd10      	pop	{r4, pc}
 800690e:	bf00      	nop
 8006910:	08007745 	.word	0x08007745
 8006914:	08007767 	.word	0x08007767
 8006918:	0800779f 	.word	0x0800779f
 800691c:	080077c3 	.word	0x080077c3

08006920 <__sfmoreglue>:
 8006920:	b570      	push	{r4, r5, r6, lr}
 8006922:	2368      	movs	r3, #104	; 0x68
 8006924:	1e4d      	subs	r5, r1, #1
 8006926:	435d      	muls	r5, r3
 8006928:	460e      	mov	r6, r1
 800692a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800692e:	f7fc fdf1 	bl	8003514 <_malloc_r>
 8006932:	4604      	mov	r4, r0
 8006934:	b140      	cbz	r0, 8006948 <__sfmoreglue+0x28>
 8006936:	2100      	movs	r1, #0
 8006938:	e880 0042 	stmia.w	r0, {r1, r6}
 800693c:	300c      	adds	r0, #12
 800693e:	60a0      	str	r0, [r4, #8]
 8006940:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006944:	f7fd f806 	bl	8003954 <memset>
 8006948:	4620      	mov	r0, r4
 800694a:	bd70      	pop	{r4, r5, r6, pc}

0800694c <__sinit>:
 800694c:	6983      	ldr	r3, [r0, #24]
 800694e:	b510      	push	{r4, lr}
 8006950:	4604      	mov	r4, r0
 8006952:	bb4b      	cbnz	r3, 80069a8 <__sinit+0x5c>
 8006954:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
 8006958:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
 800695c:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
 8006960:	4b12      	ldr	r3, [pc, #72]	; (80069ac <__sinit+0x60>)
 8006962:	4a13      	ldr	r2, [pc, #76]	; (80069b0 <__sinit+0x64>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6282      	str	r2, [r0, #40]	; 0x28
 8006968:	4298      	cmp	r0, r3
 800696a:	bf04      	itt	eq
 800696c:	2301      	moveq	r3, #1
 800696e:	6183      	streq	r3, [r0, #24]
 8006970:	f000 f820 	bl	80069b4 <__sfp>
 8006974:	6060      	str	r0, [r4, #4]
 8006976:	4620      	mov	r0, r4
 8006978:	f000 f81c 	bl	80069b4 <__sfp>
 800697c:	60a0      	str	r0, [r4, #8]
 800697e:	4620      	mov	r0, r4
 8006980:	f000 f818 	bl	80069b4 <__sfp>
 8006984:	2200      	movs	r2, #0
 8006986:	60e0      	str	r0, [r4, #12]
 8006988:	2104      	movs	r1, #4
 800698a:	6860      	ldr	r0, [r4, #4]
 800698c:	f7ff ffa4 	bl	80068d8 <std.isra.0>
 8006990:	2201      	movs	r2, #1
 8006992:	2109      	movs	r1, #9
 8006994:	68a0      	ldr	r0, [r4, #8]
 8006996:	f7ff ff9f 	bl	80068d8 <std.isra.0>
 800699a:	2202      	movs	r2, #2
 800699c:	2112      	movs	r1, #18
 800699e:	68e0      	ldr	r0, [r4, #12]
 80069a0:	f7ff ff9a 	bl	80068d8 <std.isra.0>
 80069a4:	2301      	movs	r3, #1
 80069a6:	61a3      	str	r3, [r4, #24]
 80069a8:	bd10      	pop	{r4, pc}
 80069aa:	bf00      	nop
 80069ac:	08007dbc 	.word	0x08007dbc
 80069b0:	080068cd 	.word	0x080068cd

080069b4 <__sfp>:
 80069b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069b6:	4b1c      	ldr	r3, [pc, #112]	; (8006a28 <__sfp+0x74>)
 80069b8:	681e      	ldr	r6, [r3, #0]
 80069ba:	69b3      	ldr	r3, [r6, #24]
 80069bc:	4607      	mov	r7, r0
 80069be:	b913      	cbnz	r3, 80069c6 <__sfp+0x12>
 80069c0:	4630      	mov	r0, r6
 80069c2:	f7ff ffc3 	bl	800694c <__sinit>
 80069c6:	36d8      	adds	r6, #216	; 0xd8
 80069c8:	68b4      	ldr	r4, [r6, #8]
 80069ca:	6873      	ldr	r3, [r6, #4]
 80069cc:	3b01      	subs	r3, #1
 80069ce:	d404      	bmi.n	80069da <__sfp+0x26>
 80069d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80069d4:	b17d      	cbz	r5, 80069f6 <__sfp+0x42>
 80069d6:	3468      	adds	r4, #104	; 0x68
 80069d8:	e7f8      	b.n	80069cc <__sfp+0x18>
 80069da:	6833      	ldr	r3, [r6, #0]
 80069dc:	b10b      	cbz	r3, 80069e2 <__sfp+0x2e>
 80069de:	6836      	ldr	r6, [r6, #0]
 80069e0:	e7f2      	b.n	80069c8 <__sfp+0x14>
 80069e2:	2104      	movs	r1, #4
 80069e4:	4638      	mov	r0, r7
 80069e6:	f7ff ff9b 	bl	8006920 <__sfmoreglue>
 80069ea:	6030      	str	r0, [r6, #0]
 80069ec:	2800      	cmp	r0, #0
 80069ee:	d1f6      	bne.n	80069de <__sfp+0x2a>
 80069f0:	230c      	movs	r3, #12
 80069f2:	603b      	str	r3, [r7, #0]
 80069f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80069fa:	81e3      	strh	r3, [r4, #14]
 80069fc:	2301      	movs	r3, #1
 80069fe:	81a3      	strh	r3, [r4, #12]
 8006a00:	6665      	str	r5, [r4, #100]	; 0x64
 8006a02:	6025      	str	r5, [r4, #0]
 8006a04:	60a5      	str	r5, [r4, #8]
 8006a06:	6065      	str	r5, [r4, #4]
 8006a08:	6125      	str	r5, [r4, #16]
 8006a0a:	6165      	str	r5, [r4, #20]
 8006a0c:	61a5      	str	r5, [r4, #24]
 8006a0e:	2208      	movs	r2, #8
 8006a10:	4629      	mov	r1, r5
 8006a12:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006a16:	f7fc ff9d 	bl	8003954 <memset>
 8006a1a:	6365      	str	r5, [r4, #52]	; 0x34
 8006a1c:	63a5      	str	r5, [r4, #56]	; 0x38
 8006a1e:	64a5      	str	r5, [r4, #72]	; 0x48
 8006a20:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006a22:	4620      	mov	r0, r4
 8006a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a26:	bf00      	nop
 8006a28:	08007dbc 	.word	0x08007dbc

08006a2c <__sfp_lock_acquire>:
 8006a2c:	4770      	bx	lr

08006a2e <__sfp_lock_release>:
 8006a2e:	4770      	bx	lr

08006a30 <__sfvwrite_r>:
 8006a30:	6893      	ldr	r3, [r2, #8]
 8006a32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a36:	4606      	mov	r6, r0
 8006a38:	460c      	mov	r4, r1
 8006a3a:	4690      	mov	r8, r2
 8006a3c:	b90b      	cbnz	r3, 8006a42 <__sfvwrite_r+0x12>
 8006a3e:	2000      	movs	r0, #0
 8006a40:	e13b      	b.n	8006cba <__sfvwrite_r+0x28a>
 8006a42:	898b      	ldrh	r3, [r1, #12]
 8006a44:	0718      	lsls	r0, r3, #28
 8006a46:	d50f      	bpl.n	8006a68 <__sfvwrite_r+0x38>
 8006a48:	690b      	ldr	r3, [r1, #16]
 8006a4a:	b16b      	cbz	r3, 8006a68 <__sfvwrite_r+0x38>
 8006a4c:	f8b4 900c 	ldrh.w	r9, [r4, #12]
 8006a50:	f8d8 b000 	ldr.w	fp, [r8]
 8006a54:	f009 0502 	and.w	r5, r9, #2
 8006a58:	b2ad      	uxth	r5, r5
 8006a5a:	b355      	cbz	r5, 8006ab2 <__sfvwrite_r+0x82>
 8006a5c:	f04f 0900 	mov.w	r9, #0
 8006a60:	464f      	mov	r7, r9
 8006a62:	f8df a25c 	ldr.w	sl, [pc, #604]	; 8006cc0 <__sfvwrite_r+0x290>
 8006a66:	e01b      	b.n	8006aa0 <__sfvwrite_r+0x70>
 8006a68:	4621      	mov	r1, r4
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	f7fe ffd4 	bl	8005a18 <__swsetup_r>
 8006a70:	2800      	cmp	r0, #0
 8006a72:	d0eb      	beq.n	8006a4c <__sfvwrite_r+0x1c>
 8006a74:	e11f      	b.n	8006cb6 <__sfvwrite_r+0x286>
 8006a76:	4557      	cmp	r7, sl
 8006a78:	463b      	mov	r3, r7
 8006a7a:	464a      	mov	r2, r9
 8006a7c:	bf28      	it	cs
 8006a7e:	4653      	movcs	r3, sl
 8006a80:	6a21      	ldr	r1, [r4, #32]
 8006a82:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8006a84:	4630      	mov	r0, r6
 8006a86:	47a8      	blx	r5
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	f340 8110 	ble.w	8006cae <__sfvwrite_r+0x27e>
 8006a8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006a92:	4481      	add	r9, r0
 8006a94:	1a3f      	subs	r7, r7, r0
 8006a96:	1a18      	subs	r0, r3, r0
 8006a98:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a9c:	2800      	cmp	r0, #0
 8006a9e:	d0ce      	beq.n	8006a3e <__sfvwrite_r+0xe>
 8006aa0:	2f00      	cmp	r7, #0
 8006aa2:	d1e8      	bne.n	8006a76 <__sfvwrite_r+0x46>
 8006aa4:	f8db 9000 	ldr.w	r9, [fp]
 8006aa8:	f8db 7004 	ldr.w	r7, [fp, #4]
 8006aac:	f10b 0b08 	add.w	fp, fp, #8
 8006ab0:	e7f6      	b.n	8006aa0 <__sfvwrite_r+0x70>
 8006ab2:	f019 0901 	ands.w	r9, r9, #1
 8006ab6:	d003      	beq.n	8006ac0 <__sfvwrite_r+0x90>
 8006ab8:	9500      	str	r5, [sp, #0]
 8006aba:	46a9      	mov	r9, r5
 8006abc:	46aa      	mov	sl, r5
 8006abe:	e0bd      	b.n	8006c3c <__sfvwrite_r+0x20c>
 8006ac0:	464f      	mov	r7, r9
 8006ac2:	b937      	cbnz	r7, 8006ad2 <__sfvwrite_r+0xa2>
 8006ac4:	f8db 9000 	ldr.w	r9, [fp]
 8006ac8:	f8db 7004 	ldr.w	r7, [fp, #4]
 8006acc:	f10b 0b08 	add.w	fp, fp, #8
 8006ad0:	e7f7      	b.n	8006ac2 <__sfvwrite_r+0x92>
 8006ad2:	89a2      	ldrh	r2, [r4, #12]
 8006ad4:	68a5      	ldr	r5, [r4, #8]
 8006ad6:	0591      	lsls	r1, r2, #22
 8006ad8:	d552      	bpl.n	8006b80 <__sfvwrite_r+0x150>
 8006ada:	42af      	cmp	r7, r5
 8006adc:	d342      	bcc.n	8006b64 <__sfvwrite_r+0x134>
 8006ade:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ae2:	d03d      	beq.n	8006b60 <__sfvwrite_r+0x130>
 8006ae4:	6921      	ldr	r1, [r4, #16]
 8006ae6:	6823      	ldr	r3, [r4, #0]
 8006ae8:	1a5b      	subs	r3, r3, r1
 8006aea:	9300      	str	r3, [sp, #0]
 8006aec:	6963      	ldr	r3, [r4, #20]
 8006aee:	2002      	movs	r0, #2
 8006af0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006af4:	fb93 faf0 	sdiv	sl, r3, r0
 8006af8:	9b00      	ldr	r3, [sp, #0]
 8006afa:	3301      	adds	r3, #1
 8006afc:	443b      	add	r3, r7
 8006afe:	459a      	cmp	sl, r3
 8006b00:	bf38      	it	cc
 8006b02:	469a      	movcc	sl, r3
 8006b04:	0553      	lsls	r3, r2, #21
 8006b06:	d510      	bpl.n	8006b2a <__sfvwrite_r+0xfa>
 8006b08:	4651      	mov	r1, sl
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	f7fc fd02 	bl	8003514 <_malloc_r>
 8006b10:	4605      	mov	r5, r0
 8006b12:	b1c0      	cbz	r0, 8006b46 <__sfvwrite_r+0x116>
 8006b14:	9a00      	ldr	r2, [sp, #0]
 8006b16:	6921      	ldr	r1, [r4, #16]
 8006b18:	f000 f970 	bl	8006dfc <memcpy>
 8006b1c:	89a3      	ldrh	r3, [r4, #12]
 8006b1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b26:	81a3      	strh	r3, [r4, #12]
 8006b28:	e010      	b.n	8006b4c <__sfvwrite_r+0x11c>
 8006b2a:	4652      	mov	r2, sl
 8006b2c:	4630      	mov	r0, r6
 8006b2e:	f000 fc61 	bl	80073f4 <_realloc_r>
 8006b32:	4605      	mov	r5, r0
 8006b34:	b950      	cbnz	r0, 8006b4c <__sfvwrite_r+0x11c>
 8006b36:	6921      	ldr	r1, [r4, #16]
 8006b38:	4630      	mov	r0, r6
 8006b3a:	f7fc fc07 	bl	800334c <_free_r>
 8006b3e:	89a3      	ldrh	r3, [r4, #12]
 8006b40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b44:	81a3      	strh	r3, [r4, #12]
 8006b46:	230c      	movs	r3, #12
 8006b48:	6033      	str	r3, [r6, #0]
 8006b4a:	e0b0      	b.n	8006cae <__sfvwrite_r+0x27e>
 8006b4c:	9b00      	ldr	r3, [sp, #0]
 8006b4e:	6125      	str	r5, [r4, #16]
 8006b50:	441d      	add	r5, r3
 8006b52:	ebc3 030a 	rsb	r3, r3, sl
 8006b56:	6025      	str	r5, [r4, #0]
 8006b58:	f8c4 a014 	str.w	sl, [r4, #20]
 8006b5c:	463d      	mov	r5, r7
 8006b5e:	60a3      	str	r3, [r4, #8]
 8006b60:	42af      	cmp	r7, r5
 8006b62:	d200      	bcs.n	8006b66 <__sfvwrite_r+0x136>
 8006b64:	463d      	mov	r5, r7
 8006b66:	462a      	mov	r2, r5
 8006b68:	4649      	mov	r1, r9
 8006b6a:	6820      	ldr	r0, [r4, #0]
 8006b6c:	f000 f951 	bl	8006e12 <memmove>
 8006b70:	68a3      	ldr	r3, [r4, #8]
 8006b72:	1b5b      	subs	r3, r3, r5
 8006b74:	60a3      	str	r3, [r4, #8]
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	441d      	add	r5, r3
 8006b7a:	6025      	str	r5, [r4, #0]
 8006b7c:	463d      	mov	r5, r7
 8006b7e:	e029      	b.n	8006bd4 <__sfvwrite_r+0x1a4>
 8006b80:	6820      	ldr	r0, [r4, #0]
 8006b82:	6923      	ldr	r3, [r4, #16]
 8006b84:	4298      	cmp	r0, r3
 8006b86:	d802      	bhi.n	8006b8e <__sfvwrite_r+0x15e>
 8006b88:	6962      	ldr	r2, [r4, #20]
 8006b8a:	4297      	cmp	r7, r2
 8006b8c:	d213      	bcs.n	8006bb6 <__sfvwrite_r+0x186>
 8006b8e:	42bd      	cmp	r5, r7
 8006b90:	bf28      	it	cs
 8006b92:	463d      	movcs	r5, r7
 8006b94:	462a      	mov	r2, r5
 8006b96:	4649      	mov	r1, r9
 8006b98:	f000 f93b 	bl	8006e12 <memmove>
 8006b9c:	68a3      	ldr	r3, [r4, #8]
 8006b9e:	6822      	ldr	r2, [r4, #0]
 8006ba0:	1b5b      	subs	r3, r3, r5
 8006ba2:	442a      	add	r2, r5
 8006ba4:	60a3      	str	r3, [r4, #8]
 8006ba6:	6022      	str	r2, [r4, #0]
 8006ba8:	b9a3      	cbnz	r3, 8006bd4 <__sfvwrite_r+0x1a4>
 8006baa:	4621      	mov	r1, r4
 8006bac:	4630      	mov	r0, r6
 8006bae:	f7ff fe63 	bl	8006878 <_fflush_r>
 8006bb2:	b178      	cbz	r0, 8006bd4 <__sfvwrite_r+0x1a4>
 8006bb4:	e07b      	b.n	8006cae <__sfvwrite_r+0x27e>
 8006bb6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8006bba:	42bb      	cmp	r3, r7
 8006bbc:	bf28      	it	cs
 8006bbe:	463b      	movcs	r3, r7
 8006bc0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8006bc2:	fb93 f3f2 	sdiv	r3, r3, r2
 8006bc6:	6a21      	ldr	r1, [r4, #32]
 8006bc8:	4353      	muls	r3, r2
 8006bca:	4630      	mov	r0, r6
 8006bcc:	464a      	mov	r2, r9
 8006bce:	47a8      	blx	r5
 8006bd0:	1e05      	subs	r5, r0, #0
 8006bd2:	dd6c      	ble.n	8006cae <__sfvwrite_r+0x27e>
 8006bd4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006bd8:	44a9      	add	r9, r5
 8006bda:	1b7f      	subs	r7, r7, r5
 8006bdc:	1b5d      	subs	r5, r3, r5
 8006bde:	f8c8 5008 	str.w	r5, [r8, #8]
 8006be2:	2d00      	cmp	r5, #0
 8006be4:	f47f af6d 	bne.w	8006ac2 <__sfvwrite_r+0x92>
 8006be8:	e729      	b.n	8006a3e <__sfvwrite_r+0xe>
 8006bea:	9b00      	ldr	r3, [sp, #0]
 8006bec:	b383      	cbz	r3, 8006c50 <__sfvwrite_r+0x220>
 8006bee:	6820      	ldr	r0, [r4, #0]
 8006bf0:	6921      	ldr	r1, [r4, #16]
 8006bf2:	6962      	ldr	r2, [r4, #20]
 8006bf4:	4555      	cmp	r5, sl
 8006bf6:	462b      	mov	r3, r5
 8006bf8:	bf28      	it	cs
 8006bfa:	4653      	movcs	r3, sl
 8006bfc:	4288      	cmp	r0, r1
 8006bfe:	d936      	bls.n	8006c6e <__sfvwrite_r+0x23e>
 8006c00:	68a7      	ldr	r7, [r4, #8]
 8006c02:	4417      	add	r7, r2
 8006c04:	42bb      	cmp	r3, r7
 8006c06:	dd32      	ble.n	8006c6e <__sfvwrite_r+0x23e>
 8006c08:	4649      	mov	r1, r9
 8006c0a:	463a      	mov	r2, r7
 8006c0c:	f000 f901 	bl	8006e12 <memmove>
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	443b      	add	r3, r7
 8006c14:	6023      	str	r3, [r4, #0]
 8006c16:	4621      	mov	r1, r4
 8006c18:	4630      	mov	r0, r6
 8006c1a:	f7ff fe2d 	bl	8006878 <_fflush_r>
 8006c1e:	2800      	cmp	r0, #0
 8006c20:	d145      	bne.n	8006cae <__sfvwrite_r+0x27e>
 8006c22:	1bed      	subs	r5, r5, r7
 8006c24:	d03c      	beq.n	8006ca0 <__sfvwrite_r+0x270>
 8006c26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006c2a:	44b9      	add	r9, r7
 8006c2c:	ebc7 0a0a 	rsb	sl, r7, sl
 8006c30:	1bdf      	subs	r7, r3, r7
 8006c32:	f8c8 7008 	str.w	r7, [r8, #8]
 8006c36:	2f00      	cmp	r7, #0
 8006c38:	f43f af01 	beq.w	8006a3e <__sfvwrite_r+0xe>
 8006c3c:	f1ba 0f00 	cmp.w	sl, #0
 8006c40:	d1d3      	bne.n	8006bea <__sfvwrite_r+0x1ba>
 8006c42:	2300      	movs	r3, #0
 8006c44:	e89b 0600 	ldmia.w	fp, {r9, sl}
 8006c48:	9300      	str	r3, [sp, #0]
 8006c4a:	f10b 0b08 	add.w	fp, fp, #8
 8006c4e:	e7f5      	b.n	8006c3c <__sfvwrite_r+0x20c>
 8006c50:	4652      	mov	r2, sl
 8006c52:	210a      	movs	r1, #10
 8006c54:	4648      	mov	r0, r9
 8006c56:	f7f9 fac3 	bl	80001e0 <memchr>
 8006c5a:	b118      	cbz	r0, 8006c64 <__sfvwrite_r+0x234>
 8006c5c:	3001      	adds	r0, #1
 8006c5e:	ebc9 0500 	rsb	r5, r9, r0
 8006c62:	e001      	b.n	8006c68 <__sfvwrite_r+0x238>
 8006c64:	f10a 0501 	add.w	r5, sl, #1
 8006c68:	2301      	movs	r3, #1
 8006c6a:	9300      	str	r3, [sp, #0]
 8006c6c:	e7bf      	b.n	8006bee <__sfvwrite_r+0x1be>
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	db08      	blt.n	8006c84 <__sfvwrite_r+0x254>
 8006c72:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8006c74:	6a21      	ldr	r1, [r4, #32]
 8006c76:	4613      	mov	r3, r2
 8006c78:	4630      	mov	r0, r6
 8006c7a:	464a      	mov	r2, r9
 8006c7c:	47b8      	blx	r7
 8006c7e:	1e07      	subs	r7, r0, #0
 8006c80:	dccf      	bgt.n	8006c22 <__sfvwrite_r+0x1f2>
 8006c82:	e014      	b.n	8006cae <__sfvwrite_r+0x27e>
 8006c84:	461a      	mov	r2, r3
 8006c86:	4649      	mov	r1, r9
 8006c88:	9301      	str	r3, [sp, #4]
 8006c8a:	f000 f8c2 	bl	8006e12 <memmove>
 8006c8e:	9b01      	ldr	r3, [sp, #4]
 8006c90:	68a2      	ldr	r2, [r4, #8]
 8006c92:	1ad2      	subs	r2, r2, r3
 8006c94:	60a2      	str	r2, [r4, #8]
 8006c96:	6822      	ldr	r2, [r4, #0]
 8006c98:	441a      	add	r2, r3
 8006c9a:	6022      	str	r2, [r4, #0]
 8006c9c:	461f      	mov	r7, r3
 8006c9e:	e7c0      	b.n	8006c22 <__sfvwrite_r+0x1f2>
 8006ca0:	4621      	mov	r1, r4
 8006ca2:	4630      	mov	r0, r6
 8006ca4:	f7ff fde8 	bl	8006878 <_fflush_r>
 8006ca8:	b908      	cbnz	r0, 8006cae <__sfvwrite_r+0x27e>
 8006caa:	9500      	str	r5, [sp, #0]
 8006cac:	e7bb      	b.n	8006c26 <__sfvwrite_r+0x1f6>
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cb4:	81a3      	strh	r3, [r4, #12]
 8006cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8006cba:	b003      	add	sp, #12
 8006cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cc0:	7ffffc00 	.word	0x7ffffc00

08006cc4 <_fwalk_reent>:
 8006cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cc8:	4680      	mov	r8, r0
 8006cca:	4689      	mov	r9, r1
 8006ccc:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8006cd0:	2600      	movs	r6, #0
 8006cd2:	b194      	cbz	r4, 8006cfa <_fwalk_reent+0x36>
 8006cd4:	68a5      	ldr	r5, [r4, #8]
 8006cd6:	6867      	ldr	r7, [r4, #4]
 8006cd8:	3f01      	subs	r7, #1
 8006cda:	d40c      	bmi.n	8006cf6 <_fwalk_reent+0x32>
 8006cdc:	89ab      	ldrh	r3, [r5, #12]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d907      	bls.n	8006cf2 <_fwalk_reent+0x2e>
 8006ce2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	d003      	beq.n	8006cf2 <_fwalk_reent+0x2e>
 8006cea:	4629      	mov	r1, r5
 8006cec:	4640      	mov	r0, r8
 8006cee:	47c8      	blx	r9
 8006cf0:	4306      	orrs	r6, r0
 8006cf2:	3568      	adds	r5, #104	; 0x68
 8006cf4:	e7f0      	b.n	8006cd8 <_fwalk_reent+0x14>
 8006cf6:	6824      	ldr	r4, [r4, #0]
 8006cf8:	e7eb      	b.n	8006cd2 <_fwalk_reent+0xe>
 8006cfa:	4630      	mov	r0, r6
 8006cfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006d00 <__locale_charset>:
 8006d00:	4800      	ldr	r0, [pc, #0]	; (8006d04 <__locale_charset+0x4>)
 8006d02:	4770      	bx	lr
 8006d04:	20000540 	.word	0x20000540

08006d08 <__locale_mb_cur_max>:
 8006d08:	4b01      	ldr	r3, [pc, #4]	; (8006d10 <__locale_mb_cur_max+0x8>)
 8006d0a:	6818      	ldr	r0, [r3, #0]
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	20000560 	.word	0x20000560

08006d14 <_localeconv_r>:
 8006d14:	4800      	ldr	r0, [pc, #0]	; (8006d18 <_localeconv_r+0x4>)
 8006d16:	4770      	bx	lr
 8006d18:	20000508 	.word	0x20000508

08006d1c <__swhatbuf_r>:
 8006d1c:	b570      	push	{r4, r5, r6, lr}
 8006d1e:	460e      	mov	r6, r1
 8006d20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d24:	2900      	cmp	r1, #0
 8006d26:	b090      	sub	sp, #64	; 0x40
 8006d28:	4614      	mov	r4, r2
 8006d2a:	461d      	mov	r5, r3
 8006d2c:	da0a      	bge.n	8006d44 <__swhatbuf_r+0x28>
 8006d2e:	89b3      	ldrh	r3, [r6, #12]
 8006d30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d34:	2200      	movs	r2, #0
 8006d36:	b298      	uxth	r0, r3
 8006d38:	602a      	str	r2, [r5, #0]
 8006d3a:	b1b0      	cbz	r0, 8006d6a <__swhatbuf_r+0x4e>
 8006d3c:	2340      	movs	r3, #64	; 0x40
 8006d3e:	6023      	str	r3, [r4, #0]
 8006d40:	4610      	mov	r0, r2
 8006d42:	e015      	b.n	8006d70 <__swhatbuf_r+0x54>
 8006d44:	aa01      	add	r2, sp, #4
 8006d46:	f000 fee3 	bl	8007b10 <_fstat_r>
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	dbef      	blt.n	8006d2e <__swhatbuf_r+0x12>
 8006d4e:	9a02      	ldr	r2, [sp, #8]
 8006d50:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006d54:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006d58:	425a      	negs	r2, r3
 8006d5a:	415a      	adcs	r2, r3
 8006d5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d60:	602a      	str	r2, [r5, #0]
 8006d62:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006d66:	6023      	str	r3, [r4, #0]
 8006d68:	e002      	b.n	8006d70 <__swhatbuf_r+0x54>
 8006d6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d6e:	6023      	str	r3, [r4, #0]
 8006d70:	b010      	add	sp, #64	; 0x40
 8006d72:	bd70      	pop	{r4, r5, r6, pc}

08006d74 <__smakebuf_r>:
 8006d74:	898b      	ldrh	r3, [r1, #12]
 8006d76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006d78:	079e      	lsls	r6, r3, #30
 8006d7a:	4605      	mov	r5, r0
 8006d7c:	460c      	mov	r4, r1
 8006d7e:	d410      	bmi.n	8006da2 <__smakebuf_r+0x2e>
 8006d80:	ab01      	add	r3, sp, #4
 8006d82:	466a      	mov	r2, sp
 8006d84:	f7ff ffca 	bl	8006d1c <__swhatbuf_r>
 8006d88:	9900      	ldr	r1, [sp, #0]
 8006d8a:	4606      	mov	r6, r0
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	f7fc fbc1 	bl	8003514 <_malloc_r>
 8006d92:	b968      	cbnz	r0, 8006db0 <__smakebuf_r+0x3c>
 8006d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d98:	059a      	lsls	r2, r3, #22
 8006d9a:	d422      	bmi.n	8006de2 <__smakebuf_r+0x6e>
 8006d9c:	f043 0302 	orr.w	r3, r3, #2
 8006da0:	81a3      	strh	r3, [r4, #12]
 8006da2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006da6:	6023      	str	r3, [r4, #0]
 8006da8:	6123      	str	r3, [r4, #16]
 8006daa:	2301      	movs	r3, #1
 8006dac:	6163      	str	r3, [r4, #20]
 8006dae:	e018      	b.n	8006de2 <__smakebuf_r+0x6e>
 8006db0:	4b0d      	ldr	r3, [pc, #52]	; (8006de8 <__smakebuf_r+0x74>)
 8006db2:	62ab      	str	r3, [r5, #40]	; 0x28
 8006db4:	89a3      	ldrh	r3, [r4, #12]
 8006db6:	6020      	str	r0, [r4, #0]
 8006db8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dbc:	81a3      	strh	r3, [r4, #12]
 8006dbe:	9b00      	ldr	r3, [sp, #0]
 8006dc0:	6163      	str	r3, [r4, #20]
 8006dc2:	9b01      	ldr	r3, [sp, #4]
 8006dc4:	6120      	str	r0, [r4, #16]
 8006dc6:	b14b      	cbz	r3, 8006ddc <__smakebuf_r+0x68>
 8006dc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dcc:	4628      	mov	r0, r5
 8006dce:	f000 feb1 	bl	8007b34 <_isatty_r>
 8006dd2:	b118      	cbz	r0, 8006ddc <__smakebuf_r+0x68>
 8006dd4:	89a3      	ldrh	r3, [r4, #12]
 8006dd6:	f043 0301 	orr.w	r3, r3, #1
 8006dda:	81a3      	strh	r3, [r4, #12]
 8006ddc:	89a0      	ldrh	r0, [r4, #12]
 8006dde:	4330      	orrs	r0, r6
 8006de0:	81a0      	strh	r0, [r4, #12]
 8006de2:	b002      	add	sp, #8
 8006de4:	bd70      	pop	{r4, r5, r6, pc}
 8006de6:	bf00      	nop
 8006de8:	080068cd 	.word	0x080068cd

08006dec <malloc>:
 8006dec:	4b02      	ldr	r3, [pc, #8]	; (8006df8 <malloc+0xc>)
 8006dee:	4601      	mov	r1, r0
 8006df0:	6818      	ldr	r0, [r3, #0]
 8006df2:	f7fc bb8f 	b.w	8003514 <_malloc_r>
 8006df6:	bf00      	nop
 8006df8:	200000f4 	.word	0x200000f4

08006dfc <memcpy>:
 8006dfc:	b510      	push	{r4, lr}
 8006dfe:	1e43      	subs	r3, r0, #1
 8006e00:	440a      	add	r2, r1
 8006e02:	4291      	cmp	r1, r2
 8006e04:	d004      	beq.n	8006e10 <memcpy+0x14>
 8006e06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e0e:	e7f8      	b.n	8006e02 <memcpy+0x6>
 8006e10:	bd10      	pop	{r4, pc}

08006e12 <memmove>:
 8006e12:	4288      	cmp	r0, r1
 8006e14:	b510      	push	{r4, lr}
 8006e16:	eb01 0302 	add.w	r3, r1, r2
 8006e1a:	d801      	bhi.n	8006e20 <memmove+0xe>
 8006e1c:	1e42      	subs	r2, r0, #1
 8006e1e:	e00b      	b.n	8006e38 <memmove+0x26>
 8006e20:	4298      	cmp	r0, r3
 8006e22:	d2fb      	bcs.n	8006e1c <memmove+0xa>
 8006e24:	1881      	adds	r1, r0, r2
 8006e26:	1ad2      	subs	r2, r2, r3
 8006e28:	42d3      	cmn	r3, r2
 8006e2a:	d004      	beq.n	8006e36 <memmove+0x24>
 8006e2c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e30:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006e34:	e7f8      	b.n	8006e28 <memmove+0x16>
 8006e36:	bd10      	pop	{r4, pc}
 8006e38:	4299      	cmp	r1, r3
 8006e3a:	d004      	beq.n	8006e46 <memmove+0x34>
 8006e3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e40:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006e44:	e7f8      	b.n	8006e38 <memmove+0x26>
 8006e46:	bd10      	pop	{r4, pc}

08006e48 <_Balloc>:
 8006e48:	b570      	push	{r4, r5, r6, lr}
 8006e4a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	460e      	mov	r6, r1
 8006e50:	b93d      	cbnz	r5, 8006e62 <_Balloc+0x1a>
 8006e52:	2010      	movs	r0, #16
 8006e54:	f7ff ffca 	bl	8006dec <malloc>
 8006e58:	6260      	str	r0, [r4, #36]	; 0x24
 8006e5a:	6045      	str	r5, [r0, #4]
 8006e5c:	6085      	str	r5, [r0, #8]
 8006e5e:	6005      	str	r5, [r0, #0]
 8006e60:	60c5      	str	r5, [r0, #12]
 8006e62:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006e64:	68eb      	ldr	r3, [r5, #12]
 8006e66:	b143      	cbz	r3, 8006e7a <_Balloc+0x32>
 8006e68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006e70:	b178      	cbz	r0, 8006e92 <_Balloc+0x4a>
 8006e72:	6802      	ldr	r2, [r0, #0]
 8006e74:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006e78:	e017      	b.n	8006eaa <_Balloc+0x62>
 8006e7a:	2221      	movs	r2, #33	; 0x21
 8006e7c:	2104      	movs	r1, #4
 8006e7e:	4620      	mov	r0, r4
 8006e80:	f000 fd66 	bl	8007950 <_calloc_r>
 8006e84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e86:	60e8      	str	r0, [r5, #12]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1ec      	bne.n	8006e68 <_Balloc+0x20>
 8006e8e:	2000      	movs	r0, #0
 8006e90:	bd70      	pop	{r4, r5, r6, pc}
 8006e92:	2101      	movs	r1, #1
 8006e94:	fa01 f506 	lsl.w	r5, r1, r6
 8006e98:	1d6a      	adds	r2, r5, #5
 8006e9a:	0092      	lsls	r2, r2, #2
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	f000 fd57 	bl	8007950 <_calloc_r>
 8006ea2:	2800      	cmp	r0, #0
 8006ea4:	d0f3      	beq.n	8006e8e <_Balloc+0x46>
 8006ea6:	6046      	str	r6, [r0, #4]
 8006ea8:	6085      	str	r5, [r0, #8]
 8006eaa:	2300      	movs	r3, #0
 8006eac:	6103      	str	r3, [r0, #16]
 8006eae:	60c3      	str	r3, [r0, #12]
 8006eb0:	bd70      	pop	{r4, r5, r6, pc}

08006eb2 <_Bfree>:
 8006eb2:	b570      	push	{r4, r5, r6, lr}
 8006eb4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006eb6:	4606      	mov	r6, r0
 8006eb8:	460d      	mov	r5, r1
 8006eba:	b93c      	cbnz	r4, 8006ecc <_Bfree+0x1a>
 8006ebc:	2010      	movs	r0, #16
 8006ebe:	f7ff ff95 	bl	8006dec <malloc>
 8006ec2:	6270      	str	r0, [r6, #36]	; 0x24
 8006ec4:	6044      	str	r4, [r0, #4]
 8006ec6:	6084      	str	r4, [r0, #8]
 8006ec8:	6004      	str	r4, [r0, #0]
 8006eca:	60c4      	str	r4, [r0, #12]
 8006ecc:	b13d      	cbz	r5, 8006ede <_Bfree+0x2c>
 8006ece:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006ed0:	686a      	ldr	r2, [r5, #4]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ed8:	6029      	str	r1, [r5, #0]
 8006eda:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006ede:	bd70      	pop	{r4, r5, r6, pc}

08006ee0 <__multadd>:
 8006ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ee4:	690d      	ldr	r5, [r1, #16]
 8006ee6:	461f      	mov	r7, r3
 8006ee8:	4606      	mov	r6, r0
 8006eea:	460c      	mov	r4, r1
 8006eec:	f101 0e14 	add.w	lr, r1, #20
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	f8de 0000 	ldr.w	r0, [lr]
 8006ef6:	b281      	uxth	r1, r0
 8006ef8:	fb02 7101 	mla	r1, r2, r1, r7
 8006efc:	0c0f      	lsrs	r7, r1, #16
 8006efe:	0c00      	lsrs	r0, r0, #16
 8006f00:	fb02 7000 	mla	r0, r2, r0, r7
 8006f04:	b289      	uxth	r1, r1
 8006f06:	3301      	adds	r3, #1
 8006f08:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006f0c:	429d      	cmp	r5, r3
 8006f0e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006f12:	f84e 1b04 	str.w	r1, [lr], #4
 8006f16:	dcec      	bgt.n	8006ef2 <__multadd+0x12>
 8006f18:	b1d7      	cbz	r7, 8006f50 <__multadd+0x70>
 8006f1a:	68a3      	ldr	r3, [r4, #8]
 8006f1c:	429d      	cmp	r5, r3
 8006f1e:	db12      	blt.n	8006f46 <__multadd+0x66>
 8006f20:	6861      	ldr	r1, [r4, #4]
 8006f22:	4630      	mov	r0, r6
 8006f24:	3101      	adds	r1, #1
 8006f26:	f7ff ff8f 	bl	8006e48 <_Balloc>
 8006f2a:	6922      	ldr	r2, [r4, #16]
 8006f2c:	3202      	adds	r2, #2
 8006f2e:	f104 010c 	add.w	r1, r4, #12
 8006f32:	4680      	mov	r8, r0
 8006f34:	0092      	lsls	r2, r2, #2
 8006f36:	300c      	adds	r0, #12
 8006f38:	f7ff ff60 	bl	8006dfc <memcpy>
 8006f3c:	4621      	mov	r1, r4
 8006f3e:	4630      	mov	r0, r6
 8006f40:	f7ff ffb7 	bl	8006eb2 <_Bfree>
 8006f44:	4644      	mov	r4, r8
 8006f46:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f4a:	3501      	adds	r5, #1
 8006f4c:	615f      	str	r7, [r3, #20]
 8006f4e:	6125      	str	r5, [r4, #16]
 8006f50:	4620      	mov	r0, r4
 8006f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006f56 <__hi0bits>:
 8006f56:	0c03      	lsrs	r3, r0, #16
 8006f58:	041b      	lsls	r3, r3, #16
 8006f5a:	b913      	cbnz	r3, 8006f62 <__hi0bits+0xc>
 8006f5c:	0400      	lsls	r0, r0, #16
 8006f5e:	2310      	movs	r3, #16
 8006f60:	e000      	b.n	8006f64 <__hi0bits+0xe>
 8006f62:	2300      	movs	r3, #0
 8006f64:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f68:	bf04      	itt	eq
 8006f6a:	0200      	lsleq	r0, r0, #8
 8006f6c:	3308      	addeq	r3, #8
 8006f6e:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006f72:	bf04      	itt	eq
 8006f74:	0100      	lsleq	r0, r0, #4
 8006f76:	3304      	addeq	r3, #4
 8006f78:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006f7c:	bf04      	itt	eq
 8006f7e:	0080      	lsleq	r0, r0, #2
 8006f80:	3302      	addeq	r3, #2
 8006f82:	2800      	cmp	r0, #0
 8006f84:	db03      	blt.n	8006f8e <__hi0bits+0x38>
 8006f86:	0042      	lsls	r2, r0, #1
 8006f88:	d503      	bpl.n	8006f92 <__hi0bits+0x3c>
 8006f8a:	1c58      	adds	r0, r3, #1
 8006f8c:	4770      	bx	lr
 8006f8e:	4618      	mov	r0, r3
 8006f90:	4770      	bx	lr
 8006f92:	2020      	movs	r0, #32
 8006f94:	4770      	bx	lr

08006f96 <__lo0bits>:
 8006f96:	6803      	ldr	r3, [r0, #0]
 8006f98:	f013 0207 	ands.w	r2, r3, #7
 8006f9c:	d00b      	beq.n	8006fb6 <__lo0bits+0x20>
 8006f9e:	07d9      	lsls	r1, r3, #31
 8006fa0:	d422      	bmi.n	8006fe8 <__lo0bits+0x52>
 8006fa2:	079a      	lsls	r2, r3, #30
 8006fa4:	bf4b      	itete	mi
 8006fa6:	085b      	lsrmi	r3, r3, #1
 8006fa8:	089b      	lsrpl	r3, r3, #2
 8006faa:	6003      	strmi	r3, [r0, #0]
 8006fac:	6003      	strpl	r3, [r0, #0]
 8006fae:	bf4c      	ite	mi
 8006fb0:	2001      	movmi	r0, #1
 8006fb2:	2002      	movpl	r0, #2
 8006fb4:	4770      	bx	lr
 8006fb6:	b299      	uxth	r1, r3
 8006fb8:	b909      	cbnz	r1, 8006fbe <__lo0bits+0x28>
 8006fba:	0c1b      	lsrs	r3, r3, #16
 8006fbc:	2210      	movs	r2, #16
 8006fbe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006fc2:	bf04      	itt	eq
 8006fc4:	0a1b      	lsreq	r3, r3, #8
 8006fc6:	3208      	addeq	r2, #8
 8006fc8:	0719      	lsls	r1, r3, #28
 8006fca:	bf04      	itt	eq
 8006fcc:	091b      	lsreq	r3, r3, #4
 8006fce:	3204      	addeq	r2, #4
 8006fd0:	0799      	lsls	r1, r3, #30
 8006fd2:	bf04      	itt	eq
 8006fd4:	089b      	lsreq	r3, r3, #2
 8006fd6:	3202      	addeq	r2, #2
 8006fd8:	07d9      	lsls	r1, r3, #31
 8006fda:	d402      	bmi.n	8006fe2 <__lo0bits+0x4c>
 8006fdc:	085b      	lsrs	r3, r3, #1
 8006fde:	d005      	beq.n	8006fec <__lo0bits+0x56>
 8006fe0:	3201      	adds	r2, #1
 8006fe2:	6003      	str	r3, [r0, #0]
 8006fe4:	4610      	mov	r0, r2
 8006fe6:	4770      	bx	lr
 8006fe8:	2000      	movs	r0, #0
 8006fea:	4770      	bx	lr
 8006fec:	2020      	movs	r0, #32
 8006fee:	4770      	bx	lr

08006ff0 <__i2b>:
 8006ff0:	b510      	push	{r4, lr}
 8006ff2:	460c      	mov	r4, r1
 8006ff4:	2101      	movs	r1, #1
 8006ff6:	f7ff ff27 	bl	8006e48 <_Balloc>
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	6144      	str	r4, [r0, #20]
 8006ffe:	6102      	str	r2, [r0, #16]
 8007000:	bd10      	pop	{r4, pc}

08007002 <__multiply>:
 8007002:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007006:	4614      	mov	r4, r2
 8007008:	690a      	ldr	r2, [r1, #16]
 800700a:	6923      	ldr	r3, [r4, #16]
 800700c:	429a      	cmp	r2, r3
 800700e:	bfb8      	it	lt
 8007010:	460b      	movlt	r3, r1
 8007012:	4688      	mov	r8, r1
 8007014:	bfbc      	itt	lt
 8007016:	46a0      	movlt	r8, r4
 8007018:	461c      	movlt	r4, r3
 800701a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800701e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007022:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007026:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800702a:	eb07 0609 	add.w	r6, r7, r9
 800702e:	429e      	cmp	r6, r3
 8007030:	bfc8      	it	gt
 8007032:	3101      	addgt	r1, #1
 8007034:	f7ff ff08 	bl	8006e48 <_Balloc>
 8007038:	f100 0514 	add.w	r5, r0, #20
 800703c:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8007040:	462b      	mov	r3, r5
 8007042:	2200      	movs	r2, #0
 8007044:	4563      	cmp	r3, ip
 8007046:	d202      	bcs.n	800704e <__multiply+0x4c>
 8007048:	f843 2b04 	str.w	r2, [r3], #4
 800704c:	e7fa      	b.n	8007044 <__multiply+0x42>
 800704e:	f104 0214 	add.w	r2, r4, #20
 8007052:	f108 0114 	add.w	r1, r8, #20
 8007056:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800705a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	9b00      	ldr	r3, [sp, #0]
 8007062:	9201      	str	r2, [sp, #4]
 8007064:	4293      	cmp	r3, r2
 8007066:	d957      	bls.n	8007118 <__multiply+0x116>
 8007068:	f8b2 b000 	ldrh.w	fp, [r2]
 800706c:	f1bb 0f00 	cmp.w	fp, #0
 8007070:	d023      	beq.n	80070ba <__multiply+0xb8>
 8007072:	4689      	mov	r9, r1
 8007074:	46ae      	mov	lr, r5
 8007076:	f04f 0800 	mov.w	r8, #0
 800707a:	f859 4b04 	ldr.w	r4, [r9], #4
 800707e:	f8be a000 	ldrh.w	sl, [lr]
 8007082:	b2a3      	uxth	r3, r4
 8007084:	fb0b a303 	mla	r3, fp, r3, sl
 8007088:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800708c:	f8de 4000 	ldr.w	r4, [lr]
 8007090:	4443      	add	r3, r8
 8007092:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007096:	fb0b 840a 	mla	r4, fp, sl, r8
 800709a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800709e:	46f2      	mov	sl, lr
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80070a6:	454f      	cmp	r7, r9
 80070a8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80070ac:	f84a 3b04 	str.w	r3, [sl], #4
 80070b0:	d901      	bls.n	80070b6 <__multiply+0xb4>
 80070b2:	46d6      	mov	lr, sl
 80070b4:	e7e1      	b.n	800707a <__multiply+0x78>
 80070b6:	f8ce 8004 	str.w	r8, [lr, #4]
 80070ba:	9b01      	ldr	r3, [sp, #4]
 80070bc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80070c0:	3204      	adds	r2, #4
 80070c2:	f1ba 0f00 	cmp.w	sl, #0
 80070c6:	d021      	beq.n	800710c <__multiply+0x10a>
 80070c8:	682b      	ldr	r3, [r5, #0]
 80070ca:	462c      	mov	r4, r5
 80070cc:	4689      	mov	r9, r1
 80070ce:	f04f 0800 	mov.w	r8, #0
 80070d2:	f8b9 e000 	ldrh.w	lr, [r9]
 80070d6:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 80070da:	fb0a be0e 	mla	lr, sl, lr, fp
 80070de:	44f0      	add	r8, lr
 80070e0:	46a3      	mov	fp, r4
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80070e8:	f84b 3b04 	str.w	r3, [fp], #4
 80070ec:	f859 3b04 	ldr.w	r3, [r9], #4
 80070f0:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 80070f4:	0c1b      	lsrs	r3, r3, #16
 80070f6:	fb0a e303 	mla	r3, sl, r3, lr
 80070fa:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 80070fe:	454f      	cmp	r7, r9
 8007100:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8007104:	d901      	bls.n	800710a <__multiply+0x108>
 8007106:	465c      	mov	r4, fp
 8007108:	e7e3      	b.n	80070d2 <__multiply+0xd0>
 800710a:	6063      	str	r3, [r4, #4]
 800710c:	3504      	adds	r5, #4
 800710e:	e7a7      	b.n	8007060 <__multiply+0x5e>
 8007110:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8007114:	b913      	cbnz	r3, 800711c <__multiply+0x11a>
 8007116:	3e01      	subs	r6, #1
 8007118:	2e00      	cmp	r6, #0
 800711a:	dcf9      	bgt.n	8007110 <__multiply+0x10e>
 800711c:	6106      	str	r6, [r0, #16]
 800711e:	b003      	add	sp, #12
 8007120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007124 <__pow5mult>:
 8007124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007128:	4615      	mov	r5, r2
 800712a:	f012 0203 	ands.w	r2, r2, #3
 800712e:	4606      	mov	r6, r0
 8007130:	460f      	mov	r7, r1
 8007132:	d007      	beq.n	8007144 <__pow5mult+0x20>
 8007134:	3a01      	subs	r2, #1
 8007136:	4c21      	ldr	r4, [pc, #132]	; (80071bc <__pow5mult+0x98>)
 8007138:	2300      	movs	r3, #0
 800713a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800713e:	f7ff fecf 	bl	8006ee0 <__multadd>
 8007142:	4607      	mov	r7, r0
 8007144:	10ad      	asrs	r5, r5, #2
 8007146:	d036      	beq.n	80071b6 <__pow5mult+0x92>
 8007148:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800714a:	b93c      	cbnz	r4, 800715c <__pow5mult+0x38>
 800714c:	2010      	movs	r0, #16
 800714e:	f7ff fe4d 	bl	8006dec <malloc>
 8007152:	6270      	str	r0, [r6, #36]	; 0x24
 8007154:	6044      	str	r4, [r0, #4]
 8007156:	6084      	str	r4, [r0, #8]
 8007158:	6004      	str	r4, [r0, #0]
 800715a:	60c4      	str	r4, [r0, #12]
 800715c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007160:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007164:	b94c      	cbnz	r4, 800717a <__pow5mult+0x56>
 8007166:	f240 2171 	movw	r1, #625	; 0x271
 800716a:	4630      	mov	r0, r6
 800716c:	f7ff ff40 	bl	8006ff0 <__i2b>
 8007170:	2300      	movs	r3, #0
 8007172:	f8c8 0008 	str.w	r0, [r8, #8]
 8007176:	4604      	mov	r4, r0
 8007178:	6003      	str	r3, [r0, #0]
 800717a:	f04f 0800 	mov.w	r8, #0
 800717e:	07eb      	lsls	r3, r5, #31
 8007180:	d50a      	bpl.n	8007198 <__pow5mult+0x74>
 8007182:	4639      	mov	r1, r7
 8007184:	4622      	mov	r2, r4
 8007186:	4630      	mov	r0, r6
 8007188:	f7ff ff3b 	bl	8007002 <__multiply>
 800718c:	4639      	mov	r1, r7
 800718e:	4681      	mov	r9, r0
 8007190:	4630      	mov	r0, r6
 8007192:	f7ff fe8e 	bl	8006eb2 <_Bfree>
 8007196:	464f      	mov	r7, r9
 8007198:	106d      	asrs	r5, r5, #1
 800719a:	d00c      	beq.n	80071b6 <__pow5mult+0x92>
 800719c:	6820      	ldr	r0, [r4, #0]
 800719e:	b108      	cbz	r0, 80071a4 <__pow5mult+0x80>
 80071a0:	4604      	mov	r4, r0
 80071a2:	e7ec      	b.n	800717e <__pow5mult+0x5a>
 80071a4:	4622      	mov	r2, r4
 80071a6:	4621      	mov	r1, r4
 80071a8:	4630      	mov	r0, r6
 80071aa:	f7ff ff2a 	bl	8007002 <__multiply>
 80071ae:	6020      	str	r0, [r4, #0]
 80071b0:	f8c0 8000 	str.w	r8, [r0]
 80071b4:	e7f4      	b.n	80071a0 <__pow5mult+0x7c>
 80071b6:	4638      	mov	r0, r7
 80071b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071bc:	08007fa0 	.word	0x08007fa0

080071c0 <__lshift>:
 80071c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071c4:	460c      	mov	r4, r1
 80071c6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071ca:	6926      	ldr	r6, [r4, #16]
 80071cc:	6849      	ldr	r1, [r1, #4]
 80071ce:	68a3      	ldr	r3, [r4, #8]
 80071d0:	4456      	add	r6, sl
 80071d2:	4607      	mov	r7, r0
 80071d4:	4691      	mov	r9, r2
 80071d6:	1c75      	adds	r5, r6, #1
 80071d8:	42ab      	cmp	r3, r5
 80071da:	da02      	bge.n	80071e2 <__lshift+0x22>
 80071dc:	3101      	adds	r1, #1
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	e7fa      	b.n	80071d8 <__lshift+0x18>
 80071e2:	4638      	mov	r0, r7
 80071e4:	f7ff fe30 	bl	8006e48 <_Balloc>
 80071e8:	2300      	movs	r3, #0
 80071ea:	4680      	mov	r8, r0
 80071ec:	f100 0114 	add.w	r1, r0, #20
 80071f0:	461a      	mov	r2, r3
 80071f2:	4553      	cmp	r3, sl
 80071f4:	da03      	bge.n	80071fe <__lshift+0x3e>
 80071f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80071fa:	3301      	adds	r3, #1
 80071fc:	e7f9      	b.n	80071f2 <__lshift+0x32>
 80071fe:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8007202:	6920      	ldr	r0, [r4, #16]
 8007204:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007208:	f019 091f 	ands.w	r9, r9, #31
 800720c:	f104 0114 	add.w	r1, r4, #20
 8007210:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8007214:	d014      	beq.n	8007240 <__lshift+0x80>
 8007216:	f1c9 0c20 	rsb	ip, r9, #32
 800721a:	2200      	movs	r2, #0
 800721c:	6808      	ldr	r0, [r1, #0]
 800721e:	fa00 f009 	lsl.w	r0, r0, r9
 8007222:	4302      	orrs	r2, r0
 8007224:	469a      	mov	sl, r3
 8007226:	f843 2b04 	str.w	r2, [r3], #4
 800722a:	f851 2b04 	ldr.w	r2, [r1], #4
 800722e:	458e      	cmp	lr, r1
 8007230:	fa22 f20c 	lsr.w	r2, r2, ip
 8007234:	d8f2      	bhi.n	800721c <__lshift+0x5c>
 8007236:	f8ca 2004 	str.w	r2, [sl, #4]
 800723a:	b142      	cbz	r2, 800724e <__lshift+0x8e>
 800723c:	1cb5      	adds	r5, r6, #2
 800723e:	e006      	b.n	800724e <__lshift+0x8e>
 8007240:	3b04      	subs	r3, #4
 8007242:	f851 2b04 	ldr.w	r2, [r1], #4
 8007246:	f843 2f04 	str.w	r2, [r3, #4]!
 800724a:	458e      	cmp	lr, r1
 800724c:	d8f9      	bhi.n	8007242 <__lshift+0x82>
 800724e:	3d01      	subs	r5, #1
 8007250:	4638      	mov	r0, r7
 8007252:	f8c8 5010 	str.w	r5, [r8, #16]
 8007256:	4621      	mov	r1, r4
 8007258:	f7ff fe2b 	bl	8006eb2 <_Bfree>
 800725c:	4640      	mov	r0, r8
 800725e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007262 <__mcmp>:
 8007262:	6903      	ldr	r3, [r0, #16]
 8007264:	690a      	ldr	r2, [r1, #16]
 8007266:	1a9b      	subs	r3, r3, r2
 8007268:	b510      	push	{r4, lr}
 800726a:	d111      	bne.n	8007290 <__mcmp+0x2e>
 800726c:	0092      	lsls	r2, r2, #2
 800726e:	3014      	adds	r0, #20
 8007270:	3114      	adds	r1, #20
 8007272:	1883      	adds	r3, r0, r2
 8007274:	440a      	add	r2, r1
 8007276:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800727a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800727e:	428c      	cmp	r4, r1
 8007280:	d002      	beq.n	8007288 <__mcmp+0x26>
 8007282:	d307      	bcc.n	8007294 <__mcmp+0x32>
 8007284:	2001      	movs	r0, #1
 8007286:	bd10      	pop	{r4, pc}
 8007288:	4298      	cmp	r0, r3
 800728a:	d3f4      	bcc.n	8007276 <__mcmp+0x14>
 800728c:	2000      	movs	r0, #0
 800728e:	bd10      	pop	{r4, pc}
 8007290:	4618      	mov	r0, r3
 8007292:	bd10      	pop	{r4, pc}
 8007294:	f04f 30ff 	mov.w	r0, #4294967295
 8007298:	bd10      	pop	{r4, pc}

0800729a <__mdiff>:
 800729a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800729e:	460c      	mov	r4, r1
 80072a0:	4607      	mov	r7, r0
 80072a2:	4611      	mov	r1, r2
 80072a4:	4620      	mov	r0, r4
 80072a6:	4615      	mov	r5, r2
 80072a8:	f7ff ffdb 	bl	8007262 <__mcmp>
 80072ac:	1e06      	subs	r6, r0, #0
 80072ae:	d108      	bne.n	80072c2 <__mdiff+0x28>
 80072b0:	4631      	mov	r1, r6
 80072b2:	4638      	mov	r0, r7
 80072b4:	f7ff fdc8 	bl	8006e48 <_Balloc>
 80072b8:	2301      	movs	r3, #1
 80072ba:	6103      	str	r3, [r0, #16]
 80072bc:	6146      	str	r6, [r0, #20]
 80072be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072c2:	bfbc      	itt	lt
 80072c4:	4623      	movlt	r3, r4
 80072c6:	462c      	movlt	r4, r5
 80072c8:	4638      	mov	r0, r7
 80072ca:	6861      	ldr	r1, [r4, #4]
 80072cc:	bfba      	itte	lt
 80072ce:	461d      	movlt	r5, r3
 80072d0:	2601      	movlt	r6, #1
 80072d2:	2600      	movge	r6, #0
 80072d4:	f7ff fdb8 	bl	8006e48 <_Balloc>
 80072d8:	692b      	ldr	r3, [r5, #16]
 80072da:	60c6      	str	r6, [r0, #12]
 80072dc:	6926      	ldr	r6, [r4, #16]
 80072de:	f105 0914 	add.w	r9, r5, #20
 80072e2:	3414      	adds	r4, #20
 80072e4:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 80072e8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80072ec:	f100 0514 	add.w	r5, r0, #20
 80072f0:	f04f 0c00 	mov.w	ip, #0
 80072f4:	f854 3b04 	ldr.w	r3, [r4], #4
 80072f8:	f859 2b04 	ldr.w	r2, [r9], #4
 80072fc:	fa1c f183 	uxtah	r1, ip, r3
 8007300:	fa1f fe82 	uxth.w	lr, r2
 8007304:	0c12      	lsrs	r2, r2, #16
 8007306:	ebce 0101 	rsb	r1, lr, r1
 800730a:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 800730e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007312:	b289      	uxth	r1, r1
 8007314:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007318:	45c8      	cmp	r8, r9
 800731a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800731e:	46a6      	mov	lr, r4
 8007320:	f845 3b04 	str.w	r3, [r5], #4
 8007324:	d8e6      	bhi.n	80072f4 <__mdiff+0x5a>
 8007326:	45be      	cmp	lr, r7
 8007328:	d20e      	bcs.n	8007348 <__mdiff+0xae>
 800732a:	f85e 1b04 	ldr.w	r1, [lr], #4
 800732e:	fa1c f281 	uxtah	r2, ip, r1
 8007332:	1413      	asrs	r3, r2, #16
 8007334:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8007338:	b292      	uxth	r2, r2
 800733a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800733e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007342:	f845 2b04 	str.w	r2, [r5], #4
 8007346:	e7ee      	b.n	8007326 <__mdiff+0x8c>
 8007348:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800734c:	b90b      	cbnz	r3, 8007352 <__mdiff+0xb8>
 800734e:	3e01      	subs	r6, #1
 8007350:	e7fa      	b.n	8007348 <__mdiff+0xae>
 8007352:	6106      	str	r6, [r0, #16]
 8007354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007358 <__d2b>:
 8007358:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800735c:	460e      	mov	r6, r1
 800735e:	2101      	movs	r1, #1
 8007360:	ec59 8b10 	vmov	r8, r9, d0
 8007364:	4615      	mov	r5, r2
 8007366:	f7ff fd6f 	bl	8006e48 <_Balloc>
 800736a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800736e:	4607      	mov	r7, r0
 8007370:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007374:	b10c      	cbz	r4, 800737a <__d2b+0x22>
 8007376:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800737a:	9301      	str	r3, [sp, #4]
 800737c:	f1b8 0f00 	cmp.w	r8, #0
 8007380:	d019      	beq.n	80073b6 <__d2b+0x5e>
 8007382:	a802      	add	r0, sp, #8
 8007384:	f840 8d08 	str.w	r8, [r0, #-8]!
 8007388:	f7ff fe05 	bl	8006f96 <__lo0bits>
 800738c:	9b00      	ldr	r3, [sp, #0]
 800738e:	b148      	cbz	r0, 80073a4 <__d2b+0x4c>
 8007390:	9a01      	ldr	r2, [sp, #4]
 8007392:	f1c0 0120 	rsb	r1, r0, #32
 8007396:	fa02 f101 	lsl.w	r1, r2, r1
 800739a:	430b      	orrs	r3, r1
 800739c:	40c2      	lsrs	r2, r0
 800739e:	617b      	str	r3, [r7, #20]
 80073a0:	9201      	str	r2, [sp, #4]
 80073a2:	e000      	b.n	80073a6 <__d2b+0x4e>
 80073a4:	617b      	str	r3, [r7, #20]
 80073a6:	9b01      	ldr	r3, [sp, #4]
 80073a8:	61bb      	str	r3, [r7, #24]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	bf14      	ite	ne
 80073ae:	2102      	movne	r1, #2
 80073b0:	2101      	moveq	r1, #1
 80073b2:	6139      	str	r1, [r7, #16]
 80073b4:	e007      	b.n	80073c6 <__d2b+0x6e>
 80073b6:	a801      	add	r0, sp, #4
 80073b8:	f7ff fded 	bl	8006f96 <__lo0bits>
 80073bc:	9b01      	ldr	r3, [sp, #4]
 80073be:	617b      	str	r3, [r7, #20]
 80073c0:	2101      	movs	r1, #1
 80073c2:	6139      	str	r1, [r7, #16]
 80073c4:	3020      	adds	r0, #32
 80073c6:	b134      	cbz	r4, 80073d6 <__d2b+0x7e>
 80073c8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80073cc:	4404      	add	r4, r0
 80073ce:	6034      	str	r4, [r6, #0]
 80073d0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80073d4:	e009      	b.n	80073ea <__d2b+0x92>
 80073d6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80073da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80073de:	6030      	str	r0, [r6, #0]
 80073e0:	6918      	ldr	r0, [r3, #16]
 80073e2:	f7ff fdb8 	bl	8006f56 <__hi0bits>
 80073e6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80073ea:	6028      	str	r0, [r5, #0]
 80073ec:	4638      	mov	r0, r7
 80073ee:	b003      	add	sp, #12
 80073f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080073f4 <_realloc_r>:
 80073f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f8:	4681      	mov	r9, r0
 80073fa:	460c      	mov	r4, r1
 80073fc:	b929      	cbnz	r1, 800740a <_realloc_r+0x16>
 80073fe:	4611      	mov	r1, r2
 8007400:	b003      	add	sp, #12
 8007402:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007406:	f7fc b885 	b.w	8003514 <_malloc_r>
 800740a:	9201      	str	r2, [sp, #4]
 800740c:	f7fc faaa 	bl	8003964 <__malloc_lock>
 8007410:	9a01      	ldr	r2, [sp, #4]
 8007412:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8007416:	f102 080b 	add.w	r8, r2, #11
 800741a:	f1b8 0f16 	cmp.w	r8, #22
 800741e:	f1a4 0b08 	sub.w	fp, r4, #8
 8007422:	f02e 0503 	bic.w	r5, lr, #3
 8007426:	d903      	bls.n	8007430 <_realloc_r+0x3c>
 8007428:	f038 0807 	bics.w	r8, r8, #7
 800742c:	d502      	bpl.n	8007434 <_realloc_r+0x40>
 800742e:	e003      	b.n	8007438 <_realloc_r+0x44>
 8007430:	f04f 0810 	mov.w	r8, #16
 8007434:	4590      	cmp	r8, r2
 8007436:	d204      	bcs.n	8007442 <_realloc_r+0x4e>
 8007438:	230c      	movs	r3, #12
 800743a:	f8c9 3000 	str.w	r3, [r9]
 800743e:	2000      	movs	r0, #0
 8007440:	e17d      	b.n	800773e <_realloc_r+0x34a>
 8007442:	45a8      	cmp	r8, r5
 8007444:	f340 8150 	ble.w	80076e8 <_realloc_r+0x2f4>
 8007448:	4ba6      	ldr	r3, [pc, #664]	; (80076e4 <_realloc_r+0x2f0>)
 800744a:	6898      	ldr	r0, [r3, #8]
 800744c:	eb0b 0105 	add.w	r1, fp, r5
 8007450:	4281      	cmp	r1, r0
 8007452:	684f      	ldr	r7, [r1, #4]
 8007454:	d005      	beq.n	8007462 <_realloc_r+0x6e>
 8007456:	f027 0601 	bic.w	r6, r7, #1
 800745a:	440e      	add	r6, r1
 800745c:	6876      	ldr	r6, [r6, #4]
 800745e:	07f6      	lsls	r6, r6, #31
 8007460:	d426      	bmi.n	80074b0 <_realloc_r+0xbc>
 8007462:	f027 0a03 	bic.w	sl, r7, #3
 8007466:	4281      	cmp	r1, r0
 8007468:	eb05 070a 	add.w	r7, r5, sl
 800746c:	d118      	bne.n	80074a0 <_realloc_r+0xac>
 800746e:	f108 0610 	add.w	r6, r8, #16
 8007472:	42b7      	cmp	r7, r6
 8007474:	db1f      	blt.n	80074b6 <_realloc_r+0xc2>
 8007476:	eb0b 0008 	add.w	r0, fp, r8
 800747a:	ebc8 0707 	rsb	r7, r8, r7
 800747e:	f047 0701 	orr.w	r7, r7, #1
 8007482:	6098      	str	r0, [r3, #8]
 8007484:	6047      	str	r7, [r0, #4]
 8007486:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	ea43 0308 	orr.w	r3, r3, r8
 8007492:	4648      	mov	r0, r9
 8007494:	f844 3c04 	str.w	r3, [r4, #-4]
 8007498:	f7fc fa65 	bl	8003966 <__malloc_unlock>
 800749c:	4620      	mov	r0, r4
 800749e:	e14e      	b.n	800773e <_realloc_r+0x34a>
 80074a0:	45b8      	cmp	r8, r7
 80074a2:	dc08      	bgt.n	80074b6 <_realloc_r+0xc2>
 80074a4:	68cb      	ldr	r3, [r1, #12]
 80074a6:	688a      	ldr	r2, [r1, #8]
 80074a8:	463d      	mov	r5, r7
 80074aa:	60d3      	str	r3, [r2, #12]
 80074ac:	609a      	str	r2, [r3, #8]
 80074ae:	e11b      	b.n	80076e8 <_realloc_r+0x2f4>
 80074b0:	f04f 0a00 	mov.w	sl, #0
 80074b4:	4651      	mov	r1, sl
 80074b6:	f01e 0f01 	tst.w	lr, #1
 80074ba:	f040 80c3 	bne.w	8007644 <_realloc_r+0x250>
 80074be:	f854 7c08 	ldr.w	r7, [r4, #-8]
 80074c2:	ebc7 070b 	rsb	r7, r7, fp
 80074c6:	687e      	ldr	r6, [r7, #4]
 80074c8:	f026 0603 	bic.w	r6, r6, #3
 80074cc:	442e      	add	r6, r5
 80074ce:	2900      	cmp	r1, #0
 80074d0:	f000 8083 	beq.w	80075da <_realloc_r+0x1e6>
 80074d4:	4281      	cmp	r1, r0
 80074d6:	44b2      	add	sl, r6
 80074d8:	d147      	bne.n	800756a <_realloc_r+0x176>
 80074da:	f108 0110 	add.w	r1, r8, #16
 80074de:	458a      	cmp	sl, r1
 80074e0:	db7b      	blt.n	80075da <_realloc_r+0x1e6>
 80074e2:	463e      	mov	r6, r7
 80074e4:	68fa      	ldr	r2, [r7, #12]
 80074e6:	f856 1f08 	ldr.w	r1, [r6, #8]!
 80074ea:	60ca      	str	r2, [r1, #12]
 80074ec:	6091      	str	r1, [r2, #8]
 80074ee:	1f2a      	subs	r2, r5, #4
 80074f0:	2a24      	cmp	r2, #36	; 0x24
 80074f2:	d825      	bhi.n	8007540 <_realloc_r+0x14c>
 80074f4:	2a13      	cmp	r2, #19
 80074f6:	d91b      	bls.n	8007530 <_realloc_r+0x13c>
 80074f8:	6821      	ldr	r1, [r4, #0]
 80074fa:	60b9      	str	r1, [r7, #8]
 80074fc:	6861      	ldr	r1, [r4, #4]
 80074fe:	60f9      	str	r1, [r7, #12]
 8007500:	2a1b      	cmp	r2, #27
 8007502:	d803      	bhi.n	800750c <_realloc_r+0x118>
 8007504:	f107 0210 	add.w	r2, r7, #16
 8007508:	3408      	adds	r4, #8
 800750a:	e012      	b.n	8007532 <_realloc_r+0x13e>
 800750c:	68a1      	ldr	r1, [r4, #8]
 800750e:	6139      	str	r1, [r7, #16]
 8007510:	68e1      	ldr	r1, [r4, #12]
 8007512:	6179      	str	r1, [r7, #20]
 8007514:	2a24      	cmp	r2, #36	; 0x24
 8007516:	bf01      	itttt	eq
 8007518:	6922      	ldreq	r2, [r4, #16]
 800751a:	61ba      	streq	r2, [r7, #24]
 800751c:	6961      	ldreq	r1, [r4, #20]
 800751e:	61f9      	streq	r1, [r7, #28]
 8007520:	bf19      	ittee	ne
 8007522:	f107 0218 	addne.w	r2, r7, #24
 8007526:	3410      	addne	r4, #16
 8007528:	f107 0220 	addeq.w	r2, r7, #32
 800752c:	3418      	addeq	r4, #24
 800752e:	e000      	b.n	8007532 <_realloc_r+0x13e>
 8007530:	4632      	mov	r2, r6
 8007532:	6821      	ldr	r1, [r4, #0]
 8007534:	6011      	str	r1, [r2, #0]
 8007536:	6861      	ldr	r1, [r4, #4]
 8007538:	6051      	str	r1, [r2, #4]
 800753a:	68a1      	ldr	r1, [r4, #8]
 800753c:	6091      	str	r1, [r2, #8]
 800753e:	e005      	b.n	800754c <_realloc_r+0x158>
 8007540:	4621      	mov	r1, r4
 8007542:	4630      	mov	r0, r6
 8007544:	9301      	str	r3, [sp, #4]
 8007546:	f7ff fc64 	bl	8006e12 <memmove>
 800754a:	9b01      	ldr	r3, [sp, #4]
 800754c:	eb07 0208 	add.w	r2, r7, r8
 8007550:	ebc8 0a0a 	rsb	sl, r8, sl
 8007554:	609a      	str	r2, [r3, #8]
 8007556:	f04a 0301 	orr.w	r3, sl, #1
 800755a:	6053      	str	r3, [r2, #4]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f003 0301 	and.w	r3, r3, #1
 8007562:	ea43 0308 	orr.w	r3, r3, r8
 8007566:	607b      	str	r3, [r7, #4]
 8007568:	e0b6      	b.n	80076d8 <_realloc_r+0x2e4>
 800756a:	45d0      	cmp	r8, sl
 800756c:	dc35      	bgt.n	80075da <_realloc_r+0x1e6>
 800756e:	68cb      	ldr	r3, [r1, #12]
 8007570:	688a      	ldr	r2, [r1, #8]
 8007572:	4638      	mov	r0, r7
 8007574:	60d3      	str	r3, [r2, #12]
 8007576:	609a      	str	r2, [r3, #8]
 8007578:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	60d3      	str	r3, [r2, #12]
 8007580:	609a      	str	r2, [r3, #8]
 8007582:	1f2a      	subs	r2, r5, #4
 8007584:	2a24      	cmp	r2, #36	; 0x24
 8007586:	d823      	bhi.n	80075d0 <_realloc_r+0x1dc>
 8007588:	2a13      	cmp	r2, #19
 800758a:	d91a      	bls.n	80075c2 <_realloc_r+0x1ce>
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	60bb      	str	r3, [r7, #8]
 8007590:	6863      	ldr	r3, [r4, #4]
 8007592:	60fb      	str	r3, [r7, #12]
 8007594:	2a1b      	cmp	r2, #27
 8007596:	d803      	bhi.n	80075a0 <_realloc_r+0x1ac>
 8007598:	f107 0010 	add.w	r0, r7, #16
 800759c:	3408      	adds	r4, #8
 800759e:	e010      	b.n	80075c2 <_realloc_r+0x1ce>
 80075a0:	68a3      	ldr	r3, [r4, #8]
 80075a2:	613b      	str	r3, [r7, #16]
 80075a4:	68e3      	ldr	r3, [r4, #12]
 80075a6:	617b      	str	r3, [r7, #20]
 80075a8:	2a24      	cmp	r2, #36	; 0x24
 80075aa:	bf01      	itttt	eq
 80075ac:	6923      	ldreq	r3, [r4, #16]
 80075ae:	61bb      	streq	r3, [r7, #24]
 80075b0:	6963      	ldreq	r3, [r4, #20]
 80075b2:	61fb      	streq	r3, [r7, #28]
 80075b4:	bf19      	ittee	ne
 80075b6:	f107 0018 	addne.w	r0, r7, #24
 80075ba:	3410      	addne	r4, #16
 80075bc:	f107 0020 	addeq.w	r0, r7, #32
 80075c0:	3418      	addeq	r4, #24
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	6003      	str	r3, [r0, #0]
 80075c6:	6863      	ldr	r3, [r4, #4]
 80075c8:	6043      	str	r3, [r0, #4]
 80075ca:	68a3      	ldr	r3, [r4, #8]
 80075cc:	6083      	str	r3, [r0, #8]
 80075ce:	e002      	b.n	80075d6 <_realloc_r+0x1e2>
 80075d0:	4621      	mov	r1, r4
 80075d2:	f7ff fc1e 	bl	8006e12 <memmove>
 80075d6:	4655      	mov	r5, sl
 80075d8:	e02e      	b.n	8007638 <_realloc_r+0x244>
 80075da:	45b0      	cmp	r8, r6
 80075dc:	dc32      	bgt.n	8007644 <_realloc_r+0x250>
 80075de:	4638      	mov	r0, r7
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80075e6:	60d3      	str	r3, [r2, #12]
 80075e8:	609a      	str	r2, [r3, #8]
 80075ea:	1f2a      	subs	r2, r5, #4
 80075ec:	2a24      	cmp	r2, #36	; 0x24
 80075ee:	d825      	bhi.n	800763c <_realloc_r+0x248>
 80075f0:	2a13      	cmp	r2, #19
 80075f2:	d91a      	bls.n	800762a <_realloc_r+0x236>
 80075f4:	6823      	ldr	r3, [r4, #0]
 80075f6:	60bb      	str	r3, [r7, #8]
 80075f8:	6863      	ldr	r3, [r4, #4]
 80075fa:	60fb      	str	r3, [r7, #12]
 80075fc:	2a1b      	cmp	r2, #27
 80075fe:	d803      	bhi.n	8007608 <_realloc_r+0x214>
 8007600:	f107 0010 	add.w	r0, r7, #16
 8007604:	3408      	adds	r4, #8
 8007606:	e010      	b.n	800762a <_realloc_r+0x236>
 8007608:	68a3      	ldr	r3, [r4, #8]
 800760a:	613b      	str	r3, [r7, #16]
 800760c:	68e3      	ldr	r3, [r4, #12]
 800760e:	617b      	str	r3, [r7, #20]
 8007610:	2a24      	cmp	r2, #36	; 0x24
 8007612:	bf01      	itttt	eq
 8007614:	6923      	ldreq	r3, [r4, #16]
 8007616:	61bb      	streq	r3, [r7, #24]
 8007618:	6963      	ldreq	r3, [r4, #20]
 800761a:	61fb      	streq	r3, [r7, #28]
 800761c:	bf19      	ittee	ne
 800761e:	f107 0018 	addne.w	r0, r7, #24
 8007622:	3410      	addne	r4, #16
 8007624:	f107 0020 	addeq.w	r0, r7, #32
 8007628:	3418      	addeq	r4, #24
 800762a:	6823      	ldr	r3, [r4, #0]
 800762c:	6003      	str	r3, [r0, #0]
 800762e:	6863      	ldr	r3, [r4, #4]
 8007630:	6043      	str	r3, [r0, #4]
 8007632:	68a3      	ldr	r3, [r4, #8]
 8007634:	6083      	str	r3, [r0, #8]
 8007636:	4635      	mov	r5, r6
 8007638:	46bb      	mov	fp, r7
 800763a:	e055      	b.n	80076e8 <_realloc_r+0x2f4>
 800763c:	4621      	mov	r1, r4
 800763e:	f7ff fbe8 	bl	8006e12 <memmove>
 8007642:	e7f8      	b.n	8007636 <_realloc_r+0x242>
 8007644:	4611      	mov	r1, r2
 8007646:	4648      	mov	r0, r9
 8007648:	f7fb ff64 	bl	8003514 <_malloc_r>
 800764c:	4606      	mov	r6, r0
 800764e:	2800      	cmp	r0, #0
 8007650:	d042      	beq.n	80076d8 <_realloc_r+0x2e4>
 8007652:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007656:	f023 0301 	bic.w	r3, r3, #1
 800765a:	f1a0 0208 	sub.w	r2, r0, #8
 800765e:	445b      	add	r3, fp
 8007660:	429a      	cmp	r2, r3
 8007662:	d105      	bne.n	8007670 <_realloc_r+0x27c>
 8007664:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8007668:	f023 0303 	bic.w	r3, r3, #3
 800766c:	441d      	add	r5, r3
 800766e:	e03b      	b.n	80076e8 <_realloc_r+0x2f4>
 8007670:	1f2a      	subs	r2, r5, #4
 8007672:	2a24      	cmp	r2, #36	; 0x24
 8007674:	d829      	bhi.n	80076ca <_realloc_r+0x2d6>
 8007676:	2a13      	cmp	r2, #19
 8007678:	d91e      	bls.n	80076b8 <_realloc_r+0x2c4>
 800767a:	6823      	ldr	r3, [r4, #0]
 800767c:	6003      	str	r3, [r0, #0]
 800767e:	6863      	ldr	r3, [r4, #4]
 8007680:	6043      	str	r3, [r0, #4]
 8007682:	2a1b      	cmp	r2, #27
 8007684:	d804      	bhi.n	8007690 <_realloc_r+0x29c>
 8007686:	f100 0308 	add.w	r3, r0, #8
 800768a:	f104 0208 	add.w	r2, r4, #8
 800768e:	e015      	b.n	80076bc <_realloc_r+0x2c8>
 8007690:	68a3      	ldr	r3, [r4, #8]
 8007692:	6083      	str	r3, [r0, #8]
 8007694:	68e3      	ldr	r3, [r4, #12]
 8007696:	60c3      	str	r3, [r0, #12]
 8007698:	2a24      	cmp	r2, #36	; 0x24
 800769a:	bf01      	itttt	eq
 800769c:	6923      	ldreq	r3, [r4, #16]
 800769e:	6103      	streq	r3, [r0, #16]
 80076a0:	6961      	ldreq	r1, [r4, #20]
 80076a2:	6141      	streq	r1, [r0, #20]
 80076a4:	bf19      	ittee	ne
 80076a6:	f100 0310 	addne.w	r3, r0, #16
 80076aa:	f104 0210 	addne.w	r2, r4, #16
 80076ae:	f100 0318 	addeq.w	r3, r0, #24
 80076b2:	f104 0218 	addeq.w	r2, r4, #24
 80076b6:	e001      	b.n	80076bc <_realloc_r+0x2c8>
 80076b8:	4603      	mov	r3, r0
 80076ba:	4622      	mov	r2, r4
 80076bc:	6811      	ldr	r1, [r2, #0]
 80076be:	6019      	str	r1, [r3, #0]
 80076c0:	6851      	ldr	r1, [r2, #4]
 80076c2:	6059      	str	r1, [r3, #4]
 80076c4:	6892      	ldr	r2, [r2, #8]
 80076c6:	609a      	str	r2, [r3, #8]
 80076c8:	e002      	b.n	80076d0 <_realloc_r+0x2dc>
 80076ca:	4621      	mov	r1, r4
 80076cc:	f7ff fba1 	bl	8006e12 <memmove>
 80076d0:	4621      	mov	r1, r4
 80076d2:	4648      	mov	r0, r9
 80076d4:	f7fb fe3a 	bl	800334c <_free_r>
 80076d8:	4648      	mov	r0, r9
 80076da:	f7fc f944 	bl	8003966 <__malloc_unlock>
 80076de:	4630      	mov	r0, r6
 80076e0:	e02d      	b.n	800773e <_realloc_r+0x34a>
 80076e2:	bf00      	nop
 80076e4:	200000f8 	.word	0x200000f8
 80076e8:	ebc8 0205 	rsb	r2, r8, r5
 80076ec:	2a0f      	cmp	r2, #15
 80076ee:	f8db 3004 	ldr.w	r3, [fp, #4]
 80076f2:	d914      	bls.n	800771e <_realloc_r+0x32a>
 80076f4:	f003 0301 	and.w	r3, r3, #1
 80076f8:	eb0b 0108 	add.w	r1, fp, r8
 80076fc:	ea43 0308 	orr.w	r3, r3, r8
 8007700:	f8cb 3004 	str.w	r3, [fp, #4]
 8007704:	f042 0301 	orr.w	r3, r2, #1
 8007708:	440a      	add	r2, r1
 800770a:	604b      	str	r3, [r1, #4]
 800770c:	6853      	ldr	r3, [r2, #4]
 800770e:	f043 0301 	orr.w	r3, r3, #1
 8007712:	6053      	str	r3, [r2, #4]
 8007714:	3108      	adds	r1, #8
 8007716:	4648      	mov	r0, r9
 8007718:	f7fb fe18 	bl	800334c <_free_r>
 800771c:	e00a      	b.n	8007734 <_realloc_r+0x340>
 800771e:	f003 0301 	and.w	r3, r3, #1
 8007722:	432b      	orrs	r3, r5
 8007724:	eb0b 0205 	add.w	r2, fp, r5
 8007728:	f8cb 3004 	str.w	r3, [fp, #4]
 800772c:	6853      	ldr	r3, [r2, #4]
 800772e:	f043 0301 	orr.w	r3, r3, #1
 8007732:	6053      	str	r3, [r2, #4]
 8007734:	4648      	mov	r0, r9
 8007736:	f7fc f916 	bl	8003966 <__malloc_unlock>
 800773a:	f10b 0008 	add.w	r0, fp, #8
 800773e:	b003      	add	sp, #12
 8007740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007744 <__sread>:
 8007744:	b510      	push	{r4, lr}
 8007746:	460c      	mov	r4, r1
 8007748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800774c:	f000 fa14 	bl	8007b78 <_read_r>
 8007750:	2800      	cmp	r0, #0
 8007752:	bfab      	itete	ge
 8007754:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007756:	89a3      	ldrhlt	r3, [r4, #12]
 8007758:	181b      	addge	r3, r3, r0
 800775a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800775e:	bfac      	ite	ge
 8007760:	6563      	strge	r3, [r4, #84]	; 0x54
 8007762:	81a3      	strhlt	r3, [r4, #12]
 8007764:	bd10      	pop	{r4, pc}

08007766 <__swrite>:
 8007766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800776a:	461f      	mov	r7, r3
 800776c:	898b      	ldrh	r3, [r1, #12]
 800776e:	05db      	lsls	r3, r3, #23
 8007770:	4605      	mov	r5, r0
 8007772:	460c      	mov	r4, r1
 8007774:	4616      	mov	r6, r2
 8007776:	d505      	bpl.n	8007784 <__swrite+0x1e>
 8007778:	2302      	movs	r3, #2
 800777a:	2200      	movs	r2, #0
 800777c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007780:	f000 f9e8 	bl	8007b54 <_lseek_r>
 8007784:	89a3      	ldrh	r3, [r4, #12]
 8007786:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800778a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800778e:	81a3      	strh	r3, [r4, #12]
 8007790:	4632      	mov	r2, r6
 8007792:	463b      	mov	r3, r7
 8007794:	4628      	mov	r0, r5
 8007796:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800779a:	f000 b8c7 	b.w	800792c <_write_r>

0800779e <__sseek>:
 800779e:	b510      	push	{r4, lr}
 80077a0:	460c      	mov	r4, r1
 80077a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077a6:	f000 f9d5 	bl	8007b54 <_lseek_r>
 80077aa:	1c43      	adds	r3, r0, #1
 80077ac:	89a3      	ldrh	r3, [r4, #12]
 80077ae:	bf15      	itete	ne
 80077b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80077b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80077b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80077ba:	81a3      	strheq	r3, [r4, #12]
 80077bc:	bf18      	it	ne
 80077be:	81a3      	strhne	r3, [r4, #12]
 80077c0:	bd10      	pop	{r4, pc}

080077c2 <__sclose>:
 80077c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077c6:	f000 b8f1 	b.w	80079ac <_close_r>

080077ca <__ssprint_r>:
 80077ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ce:	4693      	mov	fp, r2
 80077d0:	6892      	ldr	r2, [r2, #8]
 80077d2:	4681      	mov	r9, r0
 80077d4:	460c      	mov	r4, r1
 80077d6:	b34a      	cbz	r2, 800782c <__ssprint_r+0x62>
 80077d8:	2300      	movs	r3, #0
 80077da:	f8db a000 	ldr.w	sl, [fp]
 80077de:	9301      	str	r3, [sp, #4]
 80077e0:	461f      	mov	r7, r3
 80077e2:	e006      	b.n	80077f2 <__ssprint_r+0x28>
 80077e4:	f8da 3000 	ldr.w	r3, [sl]
 80077e8:	f8da 7004 	ldr.w	r7, [sl, #4]
 80077ec:	9301      	str	r3, [sp, #4]
 80077ee:	f10a 0a08 	add.w	sl, sl, #8
 80077f2:	2f00      	cmp	r7, #0
 80077f4:	d0f6      	beq.n	80077e4 <__ssprint_r+0x1a>
 80077f6:	68a6      	ldr	r6, [r4, #8]
 80077f8:	42b7      	cmp	r7, r6
 80077fa:	d360      	bcc.n	80078be <__ssprint_r+0xf4>
 80077fc:	89a0      	ldrh	r0, [r4, #12]
 80077fe:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8007802:	d117      	bne.n	8007834 <__ssprint_r+0x6a>
 8007804:	42b7      	cmp	r7, r6
 8007806:	d35a      	bcc.n	80078be <__ssprint_r+0xf4>
 8007808:	4632      	mov	r2, r6
 800780a:	9901      	ldr	r1, [sp, #4]
 800780c:	6820      	ldr	r0, [r4, #0]
 800780e:	f7ff fb00 	bl	8006e12 <memmove>
 8007812:	68a2      	ldr	r2, [r4, #8]
 8007814:	1b92      	subs	r2, r2, r6
 8007816:	60a2      	str	r2, [r4, #8]
 8007818:	6822      	ldr	r2, [r4, #0]
 800781a:	4416      	add	r6, r2
 800781c:	f8db 2008 	ldr.w	r2, [fp, #8]
 8007820:	6026      	str	r6, [r4, #0]
 8007822:	1bd7      	subs	r7, r2, r7
 8007824:	f8cb 7008 	str.w	r7, [fp, #8]
 8007828:	2f00      	cmp	r7, #0
 800782a:	d1db      	bne.n	80077e4 <__ssprint_r+0x1a>
 800782c:	2000      	movs	r0, #0
 800782e:	f8cb 0004 	str.w	r0, [fp, #4]
 8007832:	e046      	b.n	80078c2 <__ssprint_r+0xf8>
 8007834:	6825      	ldr	r5, [r4, #0]
 8007836:	6921      	ldr	r1, [r4, #16]
 8007838:	ebc1 0805 	rsb	r8, r1, r5
 800783c:	f108 0201 	add.w	r2, r8, #1
 8007840:	6965      	ldr	r5, [r4, #20]
 8007842:	443a      	add	r2, r7
 8007844:	2302      	movs	r3, #2
 8007846:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800784a:	fb95 f5f3 	sdiv	r5, r5, r3
 800784e:	4295      	cmp	r5, r2
 8007850:	bf38      	it	cc
 8007852:	4615      	movcc	r5, r2
 8007854:	0543      	lsls	r3, r0, #21
 8007856:	d510      	bpl.n	800787a <__ssprint_r+0xb0>
 8007858:	4629      	mov	r1, r5
 800785a:	4648      	mov	r0, r9
 800785c:	f7fb fe5a 	bl	8003514 <_malloc_r>
 8007860:	4606      	mov	r6, r0
 8007862:	b1a0      	cbz	r0, 800788e <__ssprint_r+0xc4>
 8007864:	4642      	mov	r2, r8
 8007866:	6921      	ldr	r1, [r4, #16]
 8007868:	f7ff fac8 	bl	8006dfc <memcpy>
 800786c:	89a2      	ldrh	r2, [r4, #12]
 800786e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007872:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007876:	81a2      	strh	r2, [r4, #12]
 8007878:	e018      	b.n	80078ac <__ssprint_r+0xe2>
 800787a:	462a      	mov	r2, r5
 800787c:	4648      	mov	r0, r9
 800787e:	f7ff fdb9 	bl	80073f4 <_realloc_r>
 8007882:	4606      	mov	r6, r0
 8007884:	b990      	cbnz	r0, 80078ac <__ssprint_r+0xe2>
 8007886:	6921      	ldr	r1, [r4, #16]
 8007888:	4648      	mov	r0, r9
 800788a:	f7fb fd5f 	bl	800334c <_free_r>
 800788e:	220c      	movs	r2, #12
 8007890:	f8c9 2000 	str.w	r2, [r9]
 8007894:	89a2      	ldrh	r2, [r4, #12]
 8007896:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800789a:	81a2      	strh	r2, [r4, #12]
 800789c:	2200      	movs	r2, #0
 800789e:	f8cb 2008 	str.w	r2, [fp, #8]
 80078a2:	f8cb 2004 	str.w	r2, [fp, #4]
 80078a6:	f04f 30ff 	mov.w	r0, #4294967295
 80078aa:	e00a      	b.n	80078c2 <__ssprint_r+0xf8>
 80078ac:	6126      	str	r6, [r4, #16]
 80078ae:	6165      	str	r5, [r4, #20]
 80078b0:	4446      	add	r6, r8
 80078b2:	ebc8 0505 	rsb	r5, r8, r5
 80078b6:	6026      	str	r6, [r4, #0]
 80078b8:	60a5      	str	r5, [r4, #8]
 80078ba:	463e      	mov	r6, r7
 80078bc:	e7a2      	b.n	8007804 <__ssprint_r+0x3a>
 80078be:	463e      	mov	r6, r7
 80078c0:	e7a2      	b.n	8007808 <__ssprint_r+0x3e>
 80078c2:	b003      	add	sp, #12
 80078c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080078c8 <__sprint_r>:
 80078c8:	6893      	ldr	r3, [r2, #8]
 80078ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078ce:	4680      	mov	r8, r0
 80078d0:	460f      	mov	r7, r1
 80078d2:	4614      	mov	r4, r2
 80078d4:	b91b      	cbnz	r3, 80078de <__sprint_r+0x16>
 80078d6:	6053      	str	r3, [r2, #4]
 80078d8:	4618      	mov	r0, r3
 80078da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078de:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80078e0:	049d      	lsls	r5, r3, #18
 80078e2:	d51c      	bpl.n	800791e <__sprint_r+0x56>
 80078e4:	6815      	ldr	r5, [r2, #0]
 80078e6:	68a0      	ldr	r0, [r4, #8]
 80078e8:	3508      	adds	r5, #8
 80078ea:	b1d0      	cbz	r0, 8007922 <__sprint_r+0x5a>
 80078ec:	f855 6c04 	ldr.w	r6, [r5, #-4]
 80078f0:	f855 ac08 	ldr.w	sl, [r5, #-8]
 80078f4:	08b6      	lsrs	r6, r6, #2
 80078f6:	f04f 0900 	mov.w	r9, #0
 80078fa:	454e      	cmp	r6, r9
 80078fc:	dd0a      	ble.n	8007914 <__sprint_r+0x4c>
 80078fe:	463a      	mov	r2, r7
 8007900:	f85a 1029 	ldr.w	r1, [sl, r9, lsl #2]
 8007904:	4640      	mov	r0, r8
 8007906:	f000 f8f2 	bl	8007aee <_fputwc_r>
 800790a:	1c43      	adds	r3, r0, #1
 800790c:	d009      	beq.n	8007922 <__sprint_r+0x5a>
 800790e:	f109 0901 	add.w	r9, r9, #1
 8007912:	e7f2      	b.n	80078fa <__sprint_r+0x32>
 8007914:	68a3      	ldr	r3, [r4, #8]
 8007916:	eba3 0686 	sub.w	r6, r3, r6, lsl #2
 800791a:	60a6      	str	r6, [r4, #8]
 800791c:	e7e3      	b.n	80078e6 <__sprint_r+0x1e>
 800791e:	f7ff f887 	bl	8006a30 <__sfvwrite_r>
 8007922:	2300      	movs	r3, #0
 8007924:	60a3      	str	r3, [r4, #8]
 8007926:	6063      	str	r3, [r4, #4]
 8007928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800792c <_write_r>:
 800792c:	b538      	push	{r3, r4, r5, lr}
 800792e:	4c07      	ldr	r4, [pc, #28]	; (800794c <_write_r+0x20>)
 8007930:	4605      	mov	r5, r0
 8007932:	4608      	mov	r0, r1
 8007934:	4611      	mov	r1, r2
 8007936:	2200      	movs	r2, #0
 8007938:	6022      	str	r2, [r4, #0]
 800793a:	461a      	mov	r2, r3
 800793c:	f7fb fbfe 	bl	800313c <_write>
 8007940:	1c43      	adds	r3, r0, #1
 8007942:	d102      	bne.n	800794a <_write_r+0x1e>
 8007944:	6823      	ldr	r3, [r4, #0]
 8007946:	b103      	cbz	r3, 800794a <_write_r+0x1e>
 8007948:	602b      	str	r3, [r5, #0]
 800794a:	bd38      	pop	{r3, r4, r5, pc}
 800794c:	200006d4 	.word	0x200006d4

08007950 <_calloc_r>:
 8007950:	b510      	push	{r4, lr}
 8007952:	4351      	muls	r1, r2
 8007954:	f7fb fdde 	bl	8003514 <_malloc_r>
 8007958:	4604      	mov	r4, r0
 800795a:	b320      	cbz	r0, 80079a6 <_calloc_r+0x56>
 800795c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007960:	f022 0203 	bic.w	r2, r2, #3
 8007964:	3a04      	subs	r2, #4
 8007966:	2a24      	cmp	r2, #36	; 0x24
 8007968:	d81a      	bhi.n	80079a0 <_calloc_r+0x50>
 800796a:	2a13      	cmp	r2, #19
 800796c:	d912      	bls.n	8007994 <_calloc_r+0x44>
 800796e:	2100      	movs	r1, #0
 8007970:	2a1b      	cmp	r2, #27
 8007972:	6001      	str	r1, [r0, #0]
 8007974:	6041      	str	r1, [r0, #4]
 8007976:	d802      	bhi.n	800797e <_calloc_r+0x2e>
 8007978:	f100 0308 	add.w	r3, r0, #8
 800797c:	e00b      	b.n	8007996 <_calloc_r+0x46>
 800797e:	2a24      	cmp	r2, #36	; 0x24
 8007980:	6081      	str	r1, [r0, #8]
 8007982:	60c1      	str	r1, [r0, #12]
 8007984:	bf11      	iteee	ne
 8007986:	f100 0310 	addne.w	r3, r0, #16
 800798a:	6101      	streq	r1, [r0, #16]
 800798c:	f100 0318 	addeq.w	r3, r0, #24
 8007990:	6141      	streq	r1, [r0, #20]
 8007992:	e000      	b.n	8007996 <_calloc_r+0x46>
 8007994:	4603      	mov	r3, r0
 8007996:	2200      	movs	r2, #0
 8007998:	601a      	str	r2, [r3, #0]
 800799a:	605a      	str	r2, [r3, #4]
 800799c:	609a      	str	r2, [r3, #8]
 800799e:	e002      	b.n	80079a6 <_calloc_r+0x56>
 80079a0:	2100      	movs	r1, #0
 80079a2:	f7fb ffd7 	bl	8003954 <memset>
 80079a6:	4620      	mov	r0, r4
 80079a8:	bd10      	pop	{r4, pc}
	...

080079ac <_close_r>:
 80079ac:	b538      	push	{r3, r4, r5, lr}
 80079ae:	4c06      	ldr	r4, [pc, #24]	; (80079c8 <_close_r+0x1c>)
 80079b0:	2300      	movs	r3, #0
 80079b2:	4605      	mov	r5, r0
 80079b4:	4608      	mov	r0, r1
 80079b6:	6023      	str	r3, [r4, #0]
 80079b8:	f7fb fbf8 	bl	80031ac <_close>
 80079bc:	1c43      	adds	r3, r0, #1
 80079be:	d102      	bne.n	80079c6 <_close_r+0x1a>
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	b103      	cbz	r3, 80079c6 <_close_r+0x1a>
 80079c4:	602b      	str	r3, [r5, #0]
 80079c6:	bd38      	pop	{r3, r4, r5, pc}
 80079c8:	200006d4 	.word	0x200006d4

080079cc <_fclose_r>:
 80079cc:	b570      	push	{r4, r5, r6, lr}
 80079ce:	4605      	mov	r5, r0
 80079d0:	460c      	mov	r4, r1
 80079d2:	b909      	cbnz	r1, 80079d8 <_fclose_r+0xc>
 80079d4:	2000      	movs	r0, #0
 80079d6:	bd70      	pop	{r4, r5, r6, pc}
 80079d8:	b118      	cbz	r0, 80079e2 <_fclose_r+0x16>
 80079da:	6983      	ldr	r3, [r0, #24]
 80079dc:	b90b      	cbnz	r3, 80079e2 <_fclose_r+0x16>
 80079de:	f7fe ffb5 	bl	800694c <__sinit>
 80079e2:	4b20      	ldr	r3, [pc, #128]	; (8007a64 <_fclose_r+0x98>)
 80079e4:	429c      	cmp	r4, r3
 80079e6:	d101      	bne.n	80079ec <_fclose_r+0x20>
 80079e8:	686c      	ldr	r4, [r5, #4]
 80079ea:	e008      	b.n	80079fe <_fclose_r+0x32>
 80079ec:	4b1e      	ldr	r3, [pc, #120]	; (8007a68 <_fclose_r+0x9c>)
 80079ee:	429c      	cmp	r4, r3
 80079f0:	d101      	bne.n	80079f6 <_fclose_r+0x2a>
 80079f2:	68ac      	ldr	r4, [r5, #8]
 80079f4:	e003      	b.n	80079fe <_fclose_r+0x32>
 80079f6:	4b1d      	ldr	r3, [pc, #116]	; (8007a6c <_fclose_r+0xa0>)
 80079f8:	429c      	cmp	r4, r3
 80079fa:	bf08      	it	eq
 80079fc:	68ec      	ldreq	r4, [r5, #12]
 80079fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d0e6      	beq.n	80079d4 <_fclose_r+0x8>
 8007a06:	4621      	mov	r1, r4
 8007a08:	4628      	mov	r0, r5
 8007a0a:	f7fe fea5 	bl	8006758 <__sflush_r>
 8007a0e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007a10:	4606      	mov	r6, r0
 8007a12:	b133      	cbz	r3, 8007a22 <_fclose_r+0x56>
 8007a14:	6a21      	ldr	r1, [r4, #32]
 8007a16:	4628      	mov	r0, r5
 8007a18:	4798      	blx	r3
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	bfb8      	it	lt
 8007a1e:	f04f 36ff 	movlt.w	r6, #4294967295
 8007a22:	89a3      	ldrh	r3, [r4, #12]
 8007a24:	061b      	lsls	r3, r3, #24
 8007a26:	d503      	bpl.n	8007a30 <_fclose_r+0x64>
 8007a28:	6921      	ldr	r1, [r4, #16]
 8007a2a:	4628      	mov	r0, r5
 8007a2c:	f7fb fc8e 	bl	800334c <_free_r>
 8007a30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a32:	b141      	cbz	r1, 8007a46 <_fclose_r+0x7a>
 8007a34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a38:	4299      	cmp	r1, r3
 8007a3a:	d002      	beq.n	8007a42 <_fclose_r+0x76>
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	f7fb fc85 	bl	800334c <_free_r>
 8007a42:	2300      	movs	r3, #0
 8007a44:	6363      	str	r3, [r4, #52]	; 0x34
 8007a46:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007a48:	b121      	cbz	r1, 8007a54 <_fclose_r+0x88>
 8007a4a:	4628      	mov	r0, r5
 8007a4c:	f7fb fc7e 	bl	800334c <_free_r>
 8007a50:	2300      	movs	r3, #0
 8007a52:	64a3      	str	r3, [r4, #72]	; 0x48
 8007a54:	f7fe ffea 	bl	8006a2c <__sfp_lock_acquire>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	81a3      	strh	r3, [r4, #12]
 8007a5c:	f7fe ffe7 	bl	8006a2e <__sfp_lock_release>
 8007a60:	4630      	mov	r0, r6
 8007a62:	bd70      	pop	{r4, r5, r6, pc}
 8007a64:	08007e44 	.word	0x08007e44
 8007a68:	08007e64 	.word	0x08007e64
 8007a6c:	08007e84 	.word	0x08007e84

08007a70 <__fputwc>:
 8007a70:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007a74:	4680      	mov	r8, r0
 8007a76:	460e      	mov	r6, r1
 8007a78:	4614      	mov	r4, r2
 8007a7a:	f7ff f945 	bl	8006d08 <__locale_mb_cur_max>
 8007a7e:	2801      	cmp	r0, #1
 8007a80:	d106      	bne.n	8007a90 <__fputwc+0x20>
 8007a82:	1e73      	subs	r3, r6, #1
 8007a84:	2bfe      	cmp	r3, #254	; 0xfe
 8007a86:	d803      	bhi.n	8007a90 <__fputwc+0x20>
 8007a88:	f88d 6004 	strb.w	r6, [sp, #4]
 8007a8c:	4605      	mov	r5, r0
 8007a8e:	e00e      	b.n	8007aae <__fputwc+0x3e>
 8007a90:	4632      	mov	r2, r6
 8007a92:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8007a96:	a901      	add	r1, sp, #4
 8007a98:	4640      	mov	r0, r8
 8007a9a:	f000 f8dd 	bl	8007c58 <_wcrtomb_r>
 8007a9e:	1c42      	adds	r2, r0, #1
 8007aa0:	4605      	mov	r5, r0
 8007aa2:	d104      	bne.n	8007aae <__fputwc+0x3e>
 8007aa4:	89a3      	ldrh	r3, [r4, #12]
 8007aa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007aaa:	81a3      	strh	r3, [r4, #12]
 8007aac:	e01c      	b.n	8007ae8 <__fputwc+0x78>
 8007aae:	2700      	movs	r7, #0
 8007ab0:	42af      	cmp	r7, r5
 8007ab2:	d018      	beq.n	8007ae6 <__fputwc+0x76>
 8007ab4:	ab01      	add	r3, sp, #4
 8007ab6:	5cf9      	ldrb	r1, [r7, r3]
 8007ab8:	68a3      	ldr	r3, [r4, #8]
 8007aba:	3b01      	subs	r3, #1
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	60a3      	str	r3, [r4, #8]
 8007ac0:	da04      	bge.n	8007acc <__fputwc+0x5c>
 8007ac2:	69a2      	ldr	r2, [r4, #24]
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	db06      	blt.n	8007ad6 <__fputwc+0x66>
 8007ac8:	290a      	cmp	r1, #10
 8007aca:	d004      	beq.n	8007ad6 <__fputwc+0x66>
 8007acc:	6823      	ldr	r3, [r4, #0]
 8007ace:	1c5a      	adds	r2, r3, #1
 8007ad0:	6022      	str	r2, [r4, #0]
 8007ad2:	7019      	strb	r1, [r3, #0]
 8007ad4:	e005      	b.n	8007ae2 <__fputwc+0x72>
 8007ad6:	4622      	mov	r2, r4
 8007ad8:	4640      	mov	r0, r8
 8007ada:	f000 f85f 	bl	8007b9c <__swbuf_r>
 8007ade:	1c43      	adds	r3, r0, #1
 8007ae0:	d002      	beq.n	8007ae8 <__fputwc+0x78>
 8007ae2:	3701      	adds	r7, #1
 8007ae4:	e7e4      	b.n	8007ab0 <__fputwc+0x40>
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	b002      	add	sp, #8
 8007aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007aee <_fputwc_r>:
 8007aee:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 8007af2:	b410      	push	{r4}
 8007af4:	049c      	lsls	r4, r3, #18
 8007af6:	d406      	bmi.n	8007b06 <_fputwc_r+0x18>
 8007af8:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8007afa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007afe:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8007b02:	8193      	strh	r3, [r2, #12]
 8007b04:	6654      	str	r4, [r2, #100]	; 0x64
 8007b06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b0a:	f7ff bfb1 	b.w	8007a70 <__fputwc>
	...

08007b10 <_fstat_r>:
 8007b10:	b538      	push	{r3, r4, r5, lr}
 8007b12:	4c07      	ldr	r4, [pc, #28]	; (8007b30 <_fstat_r+0x20>)
 8007b14:	2300      	movs	r3, #0
 8007b16:	4605      	mov	r5, r0
 8007b18:	4608      	mov	r0, r1
 8007b1a:	4611      	mov	r1, r2
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	f7fb fb4d 	bl	80031bc <_fstat>
 8007b22:	1c43      	adds	r3, r0, #1
 8007b24:	d102      	bne.n	8007b2c <_fstat_r+0x1c>
 8007b26:	6823      	ldr	r3, [r4, #0]
 8007b28:	b103      	cbz	r3, 8007b2c <_fstat_r+0x1c>
 8007b2a:	602b      	str	r3, [r5, #0]
 8007b2c:	bd38      	pop	{r3, r4, r5, pc}
 8007b2e:	bf00      	nop
 8007b30:	200006d4 	.word	0x200006d4

08007b34 <_isatty_r>:
 8007b34:	b538      	push	{r3, r4, r5, lr}
 8007b36:	4c06      	ldr	r4, [pc, #24]	; (8007b50 <_isatty_r+0x1c>)
 8007b38:	2300      	movs	r3, #0
 8007b3a:	4605      	mov	r5, r0
 8007b3c:	4608      	mov	r0, r1
 8007b3e:	6023      	str	r3, [r4, #0]
 8007b40:	f7fb fb44 	bl	80031cc <_isatty>
 8007b44:	1c43      	adds	r3, r0, #1
 8007b46:	d102      	bne.n	8007b4e <_isatty_r+0x1a>
 8007b48:	6823      	ldr	r3, [r4, #0]
 8007b4a:	b103      	cbz	r3, 8007b4e <_isatty_r+0x1a>
 8007b4c:	602b      	str	r3, [r5, #0]
 8007b4e:	bd38      	pop	{r3, r4, r5, pc}
 8007b50:	200006d4 	.word	0x200006d4

08007b54 <_lseek_r>:
 8007b54:	b538      	push	{r3, r4, r5, lr}
 8007b56:	4c07      	ldr	r4, [pc, #28]	; (8007b74 <_lseek_r+0x20>)
 8007b58:	4605      	mov	r5, r0
 8007b5a:	4608      	mov	r0, r1
 8007b5c:	4611      	mov	r1, r2
 8007b5e:	2200      	movs	r2, #0
 8007b60:	6022      	str	r2, [r4, #0]
 8007b62:	461a      	mov	r2, r3
 8007b64:	f7fb fb3a 	bl	80031dc <_lseek>
 8007b68:	1c43      	adds	r3, r0, #1
 8007b6a:	d102      	bne.n	8007b72 <_lseek_r+0x1e>
 8007b6c:	6823      	ldr	r3, [r4, #0]
 8007b6e:	b103      	cbz	r3, 8007b72 <_lseek_r+0x1e>
 8007b70:	602b      	str	r3, [r5, #0]
 8007b72:	bd38      	pop	{r3, r4, r5, pc}
 8007b74:	200006d4 	.word	0x200006d4

08007b78 <_read_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	4c07      	ldr	r4, [pc, #28]	; (8007b98 <_read_r+0x20>)
 8007b7c:	4605      	mov	r5, r0
 8007b7e:	4608      	mov	r0, r1
 8007b80:	4611      	mov	r1, r2
 8007b82:	2200      	movs	r2, #0
 8007b84:	6022      	str	r2, [r4, #0]
 8007b86:	461a      	mov	r2, r3
 8007b88:	f7fb fb30 	bl	80031ec <_read>
 8007b8c:	1c43      	adds	r3, r0, #1
 8007b8e:	d102      	bne.n	8007b96 <_read_r+0x1e>
 8007b90:	6823      	ldr	r3, [r4, #0]
 8007b92:	b103      	cbz	r3, 8007b96 <_read_r+0x1e>
 8007b94:	602b      	str	r3, [r5, #0]
 8007b96:	bd38      	pop	{r3, r4, r5, pc}
 8007b98:	200006d4 	.word	0x200006d4

08007b9c <__swbuf_r>:
 8007b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b9e:	460f      	mov	r7, r1
 8007ba0:	4614      	mov	r4, r2
 8007ba2:	4606      	mov	r6, r0
 8007ba4:	b118      	cbz	r0, 8007bae <__swbuf_r+0x12>
 8007ba6:	6983      	ldr	r3, [r0, #24]
 8007ba8:	b90b      	cbnz	r3, 8007bae <__swbuf_r+0x12>
 8007baa:	f7fe fecf 	bl	800694c <__sinit>
 8007bae:	4b27      	ldr	r3, [pc, #156]	; (8007c4c <__swbuf_r+0xb0>)
 8007bb0:	429c      	cmp	r4, r3
 8007bb2:	d101      	bne.n	8007bb8 <__swbuf_r+0x1c>
 8007bb4:	6874      	ldr	r4, [r6, #4]
 8007bb6:	e008      	b.n	8007bca <__swbuf_r+0x2e>
 8007bb8:	4b25      	ldr	r3, [pc, #148]	; (8007c50 <__swbuf_r+0xb4>)
 8007bba:	429c      	cmp	r4, r3
 8007bbc:	d101      	bne.n	8007bc2 <__swbuf_r+0x26>
 8007bbe:	68b4      	ldr	r4, [r6, #8]
 8007bc0:	e003      	b.n	8007bca <__swbuf_r+0x2e>
 8007bc2:	4b24      	ldr	r3, [pc, #144]	; (8007c54 <__swbuf_r+0xb8>)
 8007bc4:	429c      	cmp	r4, r3
 8007bc6:	bf08      	it	eq
 8007bc8:	68f4      	ldreq	r4, [r6, #12]
 8007bca:	69a3      	ldr	r3, [r4, #24]
 8007bcc:	60a3      	str	r3, [r4, #8]
 8007bce:	89a3      	ldrh	r3, [r4, #12]
 8007bd0:	0719      	lsls	r1, r3, #28
 8007bd2:	d50e      	bpl.n	8007bf2 <__swbuf_r+0x56>
 8007bd4:	6923      	ldr	r3, [r4, #16]
 8007bd6:	b163      	cbz	r3, 8007bf2 <__swbuf_r+0x56>
 8007bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bdc:	049a      	lsls	r2, r3, #18
 8007bde:	b2fd      	uxtb	r5, r7
 8007be0:	d410      	bmi.n	8007c04 <__swbuf_r+0x68>
 8007be2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007be6:	81a3      	strh	r3, [r4, #12]
 8007be8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bee:	6663      	str	r3, [r4, #100]	; 0x64
 8007bf0:	e008      	b.n	8007c04 <__swbuf_r+0x68>
 8007bf2:	4621      	mov	r1, r4
 8007bf4:	4630      	mov	r0, r6
 8007bf6:	f7fd ff0f 	bl	8005a18 <__swsetup_r>
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	d0ec      	beq.n	8007bd8 <__swbuf_r+0x3c>
 8007bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8007c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c04:	6823      	ldr	r3, [r4, #0]
 8007c06:	6920      	ldr	r0, [r4, #16]
 8007c08:	1a18      	subs	r0, r3, r0
 8007c0a:	6963      	ldr	r3, [r4, #20]
 8007c0c:	4298      	cmp	r0, r3
 8007c0e:	db05      	blt.n	8007c1c <__swbuf_r+0x80>
 8007c10:	4621      	mov	r1, r4
 8007c12:	4630      	mov	r0, r6
 8007c14:	f7fe fe30 	bl	8006878 <_fflush_r>
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	d1f0      	bne.n	8007bfe <__swbuf_r+0x62>
 8007c1c:	68a3      	ldr	r3, [r4, #8]
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	60a3      	str	r3, [r4, #8]
 8007c22:	6823      	ldr	r3, [r4, #0]
 8007c24:	1c5a      	adds	r2, r3, #1
 8007c26:	6022      	str	r2, [r4, #0]
 8007c28:	701f      	strb	r7, [r3, #0]
 8007c2a:	6962      	ldr	r2, [r4, #20]
 8007c2c:	1c43      	adds	r3, r0, #1
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d004      	beq.n	8007c3c <__swbuf_r+0xa0>
 8007c32:	89a3      	ldrh	r3, [r4, #12]
 8007c34:	07db      	lsls	r3, r3, #31
 8007c36:	d507      	bpl.n	8007c48 <__swbuf_r+0xac>
 8007c38:	2d0a      	cmp	r5, #10
 8007c3a:	d105      	bne.n	8007c48 <__swbuf_r+0xac>
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	4630      	mov	r0, r6
 8007c40:	f7fe fe1a 	bl	8006878 <_fflush_r>
 8007c44:	2800      	cmp	r0, #0
 8007c46:	d1da      	bne.n	8007bfe <__swbuf_r+0x62>
 8007c48:	4628      	mov	r0, r5
 8007c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c4c:	08007e44 	.word	0x08007e44
 8007c50:	08007e64 	.word	0x08007e64
 8007c54:	08007e84 	.word	0x08007e84

08007c58 <_wcrtomb_r>:
 8007c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c5c:	461d      	mov	r5, r3
 8007c5e:	4b0f      	ldr	r3, [pc, #60]	; (8007c9c <_wcrtomb_r+0x44>)
 8007c60:	b086      	sub	sp, #24
 8007c62:	4604      	mov	r4, r0
 8007c64:	4690      	mov	r8, r2
 8007c66:	460e      	mov	r6, r1
 8007c68:	681f      	ldr	r7, [r3, #0]
 8007c6a:	b931      	cbnz	r1, 8007c7a <_wcrtomb_r+0x22>
 8007c6c:	f7ff f848 	bl	8006d00 <__locale_charset>
 8007c70:	9500      	str	r5, [sp, #0]
 8007c72:	4603      	mov	r3, r0
 8007c74:	4632      	mov	r2, r6
 8007c76:	a903      	add	r1, sp, #12
 8007c78:	e005      	b.n	8007c86 <_wcrtomb_r+0x2e>
 8007c7a:	f7ff f841 	bl	8006d00 <__locale_charset>
 8007c7e:	9500      	str	r5, [sp, #0]
 8007c80:	4603      	mov	r3, r0
 8007c82:	4642      	mov	r2, r8
 8007c84:	4631      	mov	r1, r6
 8007c86:	4620      	mov	r0, r4
 8007c88:	47b8      	blx	r7
 8007c8a:	1c43      	adds	r3, r0, #1
 8007c8c:	bf01      	itttt	eq
 8007c8e:	2300      	moveq	r3, #0
 8007c90:	602b      	streq	r3, [r5, #0]
 8007c92:	238a      	moveq	r3, #138	; 0x8a
 8007c94:	6023      	streq	r3, [r4, #0]
 8007c96:	b006      	add	sp, #24
 8007c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c9c:	20000564 	.word	0x20000564

08007ca0 <__ascii_wctomb>:
 8007ca0:	b149      	cbz	r1, 8007cb6 <__ascii_wctomb+0x16>
 8007ca2:	2aff      	cmp	r2, #255	; 0xff
 8007ca4:	bf85      	ittet	hi
 8007ca6:	238a      	movhi	r3, #138	; 0x8a
 8007ca8:	6003      	strhi	r3, [r0, #0]
 8007caa:	700a      	strbls	r2, [r1, #0]
 8007cac:	f04f 30ff 	movhi.w	r0, #4294967295
 8007cb0:	bf98      	it	ls
 8007cb2:	2001      	movls	r0, #1
 8007cb4:	4770      	bx	lr
 8007cb6:	4608      	mov	r0, r1
 8007cb8:	4770      	bx	lr
	...

08007cbc <_init>:
 8007cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cbe:	bf00      	nop
 8007cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cc2:	bc08      	pop	{r3}
 8007cc4:	469e      	mov	lr, r3
 8007cc6:	4770      	bx	lr

08007cc8 <_fini>:
 8007cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cca:	bf00      	nop
 8007ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cce:	bc08      	pop	{r3}
 8007cd0:	469e      	mov	lr, r3
 8007cd2:	4770      	bx	lr
