
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tic_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020b8 <.init>:
  4020b8:	stp	x29, x30, [sp, #-16]!
  4020bc:	mov	x29, sp
  4020c0:	bl	402680 <tigetstr@plt+0x60>
  4020c4:	ldp	x29, x30, [sp], #16
  4020c8:	ret

Disassembly of section .plt:

00000000004020d0 <_nc_set_writedir@plt-0x20>:
  4020d0:	stp	x16, x30, [sp, #-16]!
  4020d4:	adrp	x16, 421000 <tigetstr@plt+0x1e9e0>
  4020d8:	ldr	x17, [x16, #4088]
  4020dc:	add	x16, x16, #0xff8
  4020e0:	br	x17
  4020e4:	nop
  4020e8:	nop
  4020ec:	nop

00000000004020f0 <_nc_set_writedir@plt>:
  4020f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4020f4:	ldr	x17, [x16]
  4020f8:	add	x16, x16, #0x0
  4020fc:	br	x17

0000000000402100 <_nc_first_name@plt>:
  402100:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402104:	ldr	x17, [x16, #8]
  402108:	add	x16, x16, #0x8
  40210c:	br	x17

0000000000402110 <strlen@plt>:
  402110:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402114:	ldr	x17, [x16, #16]
  402118:	add	x16, x16, #0x10
  40211c:	br	x17

0000000000402120 <_nc_pathlast@plt>:
  402120:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402124:	ldr	x17, [x16, #24]
  402128:	add	x16, x16, #0x18
  40212c:	br	x17

0000000000402130 <fputs@plt>:
  402130:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402134:	ldr	x17, [x16, #32]
  402138:	add	x16, x16, #0x20
  40213c:	br	x17

0000000000402140 <exit@plt>:
  402140:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402144:	ldr	x17, [x16, #40]
  402148:	add	x16, x16, #0x28
  40214c:	br	x17

0000000000402150 <_nc_infotocap@plt>:
  402150:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402154:	ldr	x17, [x16, #48]
  402158:	add	x16, x16, #0x30
  40215c:	br	x17

0000000000402160 <perror@plt>:
  402160:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402164:	ldr	x17, [x16, #56]
  402168:	add	x16, x16, #0x38
  40216c:	br	x17

0000000000402170 <remove@plt>:
  402170:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402174:	ldr	x17, [x16, #64]
  402178:	add	x16, x16, #0x40
  40217c:	br	x17

0000000000402180 <sprintf@plt>:
  402180:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402184:	ldr	x17, [x16, #72]
  402188:	add	x16, x16, #0x48
  40218c:	br	x17

0000000000402190 <putc@plt>:
  402190:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402194:	ldr	x17, [x16, #80]
  402198:	add	x16, x16, #0x50
  40219c:	br	x17

00000000004021a0 <__cxa_atexit@plt>:
  4021a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021a4:	ldr	x17, [x16, #88]
  4021a8:	add	x16, x16, #0x58
  4021ac:	br	x17

00000000004021b0 <fputc@plt>:
  4021b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021b4:	ldr	x17, [x16, #96]
  4021b8:	add	x16, x16, #0x60
  4021bc:	br	x17

00000000004021c0 <curses_version@plt>:
  4021c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021c4:	ldr	x17, [x16, #104]
  4021c8:	add	x16, x16, #0x68
  4021cc:	br	x17

00000000004021d0 <tgoto@plt>:
  4021d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021d4:	ldr	x17, [x16, #112]
  4021d8:	add	x16, x16, #0x70
  4021dc:	br	x17

00000000004021e0 <_nc_doalloc@plt>:
  4021e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021e4:	ldr	x17, [x16, #120]
  4021e8:	add	x16, x16, #0x78
  4021ec:	br	x17

00000000004021f0 <_nc_read_entry_source@plt>:
  4021f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021f4:	ldr	x17, [x16, #128]
  4021f8:	add	x16, x16, #0x80
  4021fc:	br	x17

0000000000402200 <_nc_set_source@plt>:
  402200:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402204:	ldr	x17, [x16, #136]
  402208:	add	x16, x16, #0x88
  40220c:	br	x17

0000000000402210 <fclose@plt>:
  402210:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402214:	ldr	x17, [x16, #144]
  402218:	add	x16, x16, #0x90
  40221c:	br	x17

0000000000402220 <fopen@plt>:
  402220:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402224:	ldr	x17, [x16, #152]
  402228:	add	x16, x16, #0x98
  40222c:	br	x17

0000000000402230 <malloc@plt>:
  402230:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402234:	ldr	x17, [x16, #160]
  402238:	add	x16, x16, #0xa0
  40223c:	br	x17

0000000000402240 <tparm@plt>:
  402240:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402244:	ldr	x17, [x16, #168]
  402248:	add	x16, x16, #0xa8
  40224c:	br	x17

0000000000402250 <strncmp@plt>:
  402250:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402254:	ldr	x17, [x16, #176]
  402258:	add	x16, x16, #0xb0
  40225c:	br	x17

0000000000402260 <__libc_start_main@plt>:
  402260:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402264:	ldr	x17, [x16, #184]
  402268:	add	x16, x16, #0xb8
  40226c:	br	x17

0000000000402270 <strcat@plt>:
  402270:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402274:	ldr	x17, [x16, #192]
  402278:	add	x16, x16, #0xc0
  40227c:	br	x17

0000000000402280 <fgetc@plt>:
  402280:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402284:	ldr	x17, [x16, #200]
  402288:	add	x16, x16, #0xc8
  40228c:	br	x17

0000000000402290 <tigetflag@plt>:
  402290:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402294:	ldr	x17, [x16, #208]
  402298:	add	x16, x16, #0xd0
  40229c:	br	x17

00000000004022a0 <fdopen@plt>:
  4022a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022a4:	ldr	x17, [x16, #216]
  4022a8:	add	x16, x16, #0xd8
  4022ac:	br	x17

00000000004022b0 <_nc_tparm_analyze@plt>:
  4022b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022b4:	ldr	x17, [x16, #224]
  4022b8:	add	x16, x16, #0xe0
  4022bc:	br	x17

00000000004022c0 <getopt@plt>:
  4022c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022c4:	ldr	x17, [x16, #232]
  4022c8:	add	x16, x16, #0xe8
  4022cc:	br	x17

00000000004022d0 <use_extended_names@plt>:
  4022d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022d4:	ldr	x17, [x16, #240]
  4022d8:	add	x16, x16, #0xf0
  4022dc:	br	x17

00000000004022e0 <calloc@plt>:
  4022e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022e4:	ldr	x17, [x16, #248]
  4022e8:	add	x16, x16, #0xf8
  4022ec:	br	x17

00000000004022f0 <bcmp@plt>:
  4022f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022f4:	ldr	x17, [x16, #256]
  4022f8:	add	x16, x16, #0x100
  4022fc:	br	x17

0000000000402300 <rewind@plt>:
  402300:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402304:	ldr	x17, [x16, #264]
  402308:	add	x16, x16, #0x108
  40230c:	br	x17

0000000000402310 <strdup@plt>:
  402310:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402314:	ldr	x17, [x16, #272]
  402318:	add	x16, x16, #0x110
  40231c:	br	x17

0000000000402320 <strerror@plt>:
  402320:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402324:	ldr	x17, [x16, #280]
  402328:	add	x16, x16, #0x118
  40232c:	br	x17

0000000000402330 <keyname@plt>:
  402330:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402334:	ldr	x17, [x16, #288]
  402338:	add	x16, x16, #0x120
  40233c:	br	x17

0000000000402340 <_nc_write_entry@plt>:
  402340:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402344:	ldr	x17, [x16, #296]
  402348:	add	x16, x16, #0x128
  40234c:	br	x17

0000000000402350 <__gmon_start__@plt>:
  402350:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402354:	ldr	x17, [x16, #304]
  402358:	add	x16, x16, #0x130
  40235c:	br	x17

0000000000402360 <_nc_set_type@plt>:
  402360:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402364:	ldr	x17, [x16, #312]
  402368:	add	x16, x16, #0x138
  40236c:	br	x17

0000000000402370 <_nc_visbuf@plt>:
  402370:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402374:	ldr	x17, [x16, #320]
  402378:	add	x16, x16, #0x140
  40237c:	br	x17

0000000000402380 <fseek@plt>:
  402380:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402384:	ldr	x17, [x16, #328]
  402388:	add	x16, x16, #0x148
  40238c:	br	x17

0000000000402390 <abort@plt>:
  402390:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402394:	ldr	x17, [x16, #336]
  402398:	add	x16, x16, #0x150
  40239c:	br	x17

00000000004023a0 <_nc_write_object@plt>:
  4023a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023a4:	ldr	x17, [x16, #344]
  4023a8:	add	x16, x16, #0x158
  4023ac:	br	x17

00000000004023b0 <_nc_tic_expand@plt>:
  4023b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023b4:	ldr	x17, [x16, #352]
  4023b8:	add	x16, x16, #0x160
  4023bc:	br	x17

00000000004023c0 <access@plt>:
  4023c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023c4:	ldr	x17, [x16, #360]
  4023c8:	add	x16, x16, #0x168
  4023cc:	br	x17

00000000004023d0 <feof@plt>:
  4023d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023d4:	ldr	x17, [x16, #368]
  4023d8:	add	x16, x16, #0x170
  4023dc:	br	x17

00000000004023e0 <puts@plt>:
  4023e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023e4:	ldr	x17, [x16, #376]
  4023e8:	add	x16, x16, #0x178
  4023ec:	br	x17

00000000004023f0 <_nc_tic_dir@plt>:
  4023f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023f4:	ldr	x17, [x16, #384]
  4023f8:	add	x16, x16, #0x180
  4023fc:	br	x17

0000000000402400 <strcmp@plt>:
  402400:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402404:	ldr	x17, [x16, #392]
  402408:	add	x16, x16, #0x188
  40240c:	br	x17

0000000000402410 <__ctype_b_loc@plt>:
  402410:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402414:	ldr	x17, [x16, #400]
  402418:	add	x16, x16, #0x190
  40241c:	br	x17

0000000000402420 <_nc_find_user_entry@plt>:
  402420:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402424:	ldr	x17, [x16, #408]
  402428:	add	x16, x16, #0x198
  40242c:	br	x17

0000000000402430 <strtol@plt>:
  402430:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402434:	ldr	x17, [x16, #416]
  402438:	add	x16, x16, #0x1a0
  40243c:	br	x17

0000000000402440 <free@plt>:
  402440:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402444:	ldr	x17, [x16, #424]
  402448:	add	x16, x16, #0x1a8
  40244c:	br	x17

0000000000402450 <_nc_resolve_uses2@plt>:
  402450:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402454:	ldr	x17, [x16, #432]
  402458:	add	x16, x16, #0x1b0
  40245c:	br	x17

0000000000402460 <_nc_rootname@plt>:
  402460:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402464:	ldr	x17, [x16, #440]
  402468:	add	x16, x16, #0x1b8
  40246c:	br	x17

0000000000402470 <_nc_warning@plt>:
  402470:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402474:	ldr	x17, [x16, #448]
  402478:	add	x16, x16, #0x1c0
  40247c:	br	x17

0000000000402480 <strchr@plt>:
  402480:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402484:	ldr	x17, [x16, #456]
  402488:	add	x16, x16, #0x1c8
  40248c:	br	x17

0000000000402490 <fwrite@plt>:
  402490:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402494:	ldr	x17, [x16, #464]
  402498:	add	x16, x16, #0x1d0
  40249c:	br	x17

00000000004024a0 <clearerr@plt>:
  4024a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024a4:	ldr	x17, [x16, #472]
  4024a8:	add	x16, x16, #0x1d8
  4024ac:	br	x17

00000000004024b0 <fflush@plt>:
  4024b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024b4:	ldr	x17, [x16, #480]
  4024b8:	add	x16, x16, #0x1e0
  4024bc:	br	x17

00000000004024c0 <strcpy@plt>:
  4024c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024c4:	ldr	x17, [x16, #488]
  4024c8:	add	x16, x16, #0x1e8
  4024cc:	br	x17

00000000004024d0 <_nc_tic_written@plt>:
  4024d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024d4:	ldr	x17, [x16, #496]
  4024d8:	add	x16, x16, #0x1f0
  4024dc:	br	x17

00000000004024e0 <_nc_capcmp@plt>:
  4024e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024e4:	ldr	x17, [x16, #504]
  4024e8:	add	x16, x16, #0x1f8
  4024ec:	br	x17

00000000004024f0 <memchr@plt>:
  4024f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024f4:	ldr	x17, [x16, #512]
  4024f8:	add	x16, x16, #0x200
  4024fc:	br	x17

0000000000402500 <mkstemp@plt>:
  402500:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402504:	ldr	x17, [x16, #520]
  402508:	add	x16, x16, #0x208
  40250c:	br	x17

0000000000402510 <_nc_name_match@plt>:
  402510:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402514:	ldr	x17, [x16, #528]
  402518:	add	x16, x16, #0x210
  40251c:	br	x17

0000000000402520 <strstr@plt>:
  402520:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402524:	ldr	x17, [x16, #536]
  402528:	add	x16, x16, #0x218
  40252c:	br	x17

0000000000402530 <_nc_get_hash_table@plt>:
  402530:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402534:	ldr	x17, [x16, #544]
  402538:	add	x16, x16, #0x220
  40253c:	br	x17

0000000000402540 <__isoc99_sscanf@plt>:
  402540:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402544:	ldr	x17, [x16, #552]
  402548:	add	x16, x16, #0x228
  40254c:	br	x17

0000000000402550 <_nc_home_terminfo@plt>:
  402550:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402554:	ldr	x17, [x16, #560]
  402558:	add	x16, x16, #0x230
  40255c:	br	x17

0000000000402560 <_nc_find_entry@plt>:
  402560:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402564:	ldr	x17, [x16, #568]
  402568:	add	x16, x16, #0x238
  40256c:	br	x17

0000000000402570 <_nc_trim_sgr0@plt>:
  402570:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402574:	ldr	x17, [x16, #576]
  402578:	add	x16, x16, #0x240
  40257c:	br	x17

0000000000402580 <strncpy@plt>:
  402580:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402584:	ldr	x17, [x16, #584]
  402588:	add	x16, x16, #0x248
  40258c:	br	x17

0000000000402590 <umask@plt>:
  402590:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402594:	ldr	x17, [x16, #592]
  402598:	add	x16, x16, #0x250
  40259c:	br	x17

00000000004025a0 <printf@plt>:
  4025a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025a4:	ldr	x17, [x16, #600]
  4025a8:	add	x16, x16, #0x258
  4025ac:	br	x17

00000000004025b0 <__errno_location@plt>:
  4025b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025b4:	ldr	x17, [x16, #608]
  4025b8:	add	x16, x16, #0x260
  4025bc:	br	x17

00000000004025c0 <getenv@plt>:
  4025c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025c4:	ldr	x17, [x16, #616]
  4025c8:	add	x16, x16, #0x268
  4025cc:	br	x17

00000000004025d0 <__xstat@plt>:
  4025d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025d4:	ldr	x17, [x16, #624]
  4025d8:	add	x16, x16, #0x270
  4025dc:	br	x17

00000000004025e0 <fprintf@plt>:
  4025e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025e4:	ldr	x17, [x16, #632]
  4025e8:	add	x16, x16, #0x278
  4025ec:	br	x17

00000000004025f0 <fgets@plt>:
  4025f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025f4:	ldr	x17, [x16, #640]
  4025f8:	add	x16, x16, #0x280
  4025fc:	br	x17

0000000000402600 <_nc_visbuf2@plt>:
  402600:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402604:	ldr	x17, [x16, #648]
  402608:	add	x16, x16, #0x288
  40260c:	br	x17

0000000000402610 <ferror@plt>:
  402610:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402614:	ldr	x17, [x16, #656]
  402618:	add	x16, x16, #0x290
  40261c:	br	x17

0000000000402620 <tigetstr@plt>:
  402620:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402624:	ldr	x17, [x16, #664]
  402628:	add	x16, x16, #0x298
  40262c:	br	x17

Disassembly of section .text:

0000000000402630 <.text>:
  402630:	mov	x29, #0x0                   	// #0
  402634:	mov	x30, #0x0                   	// #0
  402638:	mov	x5, x0
  40263c:	ldr	x1, [sp]
  402640:	add	x2, sp, #0x8
  402644:	mov	x6, sp
  402648:	movz	x0, #0x0, lsl #48
  40264c:	movk	x0, #0x0, lsl #32
  402650:	movk	x0, #0x40, lsl #16
  402654:	movk	x0, #0x273c
  402658:	movz	x3, #0x0, lsl #48
  40265c:	movk	x3, #0x0, lsl #32
  402660:	movk	x3, #0x40, lsl #16
  402664:	movk	x3, #0xcb10
  402668:	movz	x4, #0x0, lsl #48
  40266c:	movk	x4, #0x0, lsl #32
  402670:	movk	x4, #0x40, lsl #16
  402674:	movk	x4, #0xcb90
  402678:	bl	402260 <__libc_start_main@plt>
  40267c:	bl	402390 <abort@plt>
  402680:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  402684:	ldr	x0, [x0, #3936]
  402688:	cbz	x0, 402690 <tigetstr@plt+0x70>
  40268c:	b	402350 <__gmon_start__@plt>
  402690:	ret
  402694:	nop
  402698:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40269c:	add	x0, x0, #0x2d0
  4026a0:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  4026a4:	add	x1, x1, #0x2d0
  4026a8:	cmp	x1, x0
  4026ac:	b.eq	4026c4 <tigetstr@plt+0xa4>  // b.none
  4026b0:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  4026b4:	ldr	x1, [x1, #3008]
  4026b8:	cbz	x1, 4026c4 <tigetstr@plt+0xa4>
  4026bc:	mov	x16, x1
  4026c0:	br	x16
  4026c4:	ret
  4026c8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4026cc:	add	x0, x0, #0x2d0
  4026d0:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  4026d4:	add	x1, x1, #0x2d0
  4026d8:	sub	x1, x1, x0
  4026dc:	lsr	x2, x1, #63
  4026e0:	add	x1, x2, x1, asr #3
  4026e4:	cmp	xzr, x1, asr #1
  4026e8:	asr	x1, x1, #1
  4026ec:	b.eq	402704 <tigetstr@plt+0xe4>  // b.none
  4026f0:	adrp	x2, 40c000 <tigetstr@plt+0x99e0>
  4026f4:	ldr	x2, [x2, #3016]
  4026f8:	cbz	x2, 402704 <tigetstr@plt+0xe4>
  4026fc:	mov	x16, x2
  402700:	br	x16
  402704:	ret
  402708:	stp	x29, x30, [sp, #-32]!
  40270c:	mov	x29, sp
  402710:	str	x19, [sp, #16]
  402714:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  402718:	ldrb	w0, [x19, #720]
  40271c:	cbnz	w0, 40272c <tigetstr@plt+0x10c>
  402720:	bl	402698 <tigetstr@plt+0x78>
  402724:	mov	w0, #0x1                   	// #1
  402728:	strb	w0, [x19, #720]
  40272c:	ldr	x19, [sp, #16]
  402730:	ldp	x29, x30, [sp], #32
  402734:	ret
  402738:	b	4026c8 <tigetstr@plt+0xa8>
  40273c:	stp	x29, x30, [sp, #-96]!
  402740:	stp	x28, x27, [sp, #16]
  402744:	stp	x26, x25, [sp, #32]
  402748:	stp	x24, x23, [sp, #48]
  40274c:	stp	x22, x21, [sp, #64]
  402750:	stp	x20, x19, [sp, #80]
  402754:	mov	x29, sp
  402758:	sub	sp, sp, #0xa, lsl #12
  40275c:	sub	sp, sp, #0x70
  402760:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  402764:	ldr	x8, [x8, #3856]
  402768:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40276c:	mov	w27, w0
  402770:	mov	x26, x1
  402774:	ldr	x8, [x8]
  402778:	str	x8, [x9, #728]
  40277c:	ldr	x8, [x1]
  402780:	mov	x0, x8
  402784:	bl	402460 <_nc_rootname@plt>
  402788:	adrp	x19, 421000 <tigetstr@plt+0x1e9e0>
  40278c:	ldr	x19, [x19, #3968]
  402790:	str	x0, [x19]
  402794:	adrp	x0, 403000 <tigetstr@plt+0x9e0>
  402798:	add	x0, x0, #0x888
  40279c:	bl	40cb98 <tigetstr@plt+0xa578>
  4027a0:	ldr	x0, [x19]
  4027a4:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4027a8:	add	x1, x1, #0xaa0
  4027ac:	bl	40cab0 <tigetstr@plt+0xa490>
  4027b0:	ldr	x8, [x19]
  4027b4:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4027b8:	and	w9, w0, #0x1
  4027bc:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  4027c0:	add	x1, x1, #0xaaa
  4027c4:	mov	x0, x8
  4027c8:	strb	w9, [x10, #736]
  4027cc:	bl	40cab0 <tigetstr@plt+0xa490>
  4027d0:	and	w8, w0, #0x1
  4027d4:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  4027d8:	tst	w0, #0x1
  4027dc:	mov	w9, #0x2                   	// #2
  4027e0:	mov	w10, #0x4                   	// #4
  4027e4:	strb	w8, [x19, #740]
  4027e8:	csel	w8, w10, w9, ne  // ne = any
  4027ec:	str	w8, [sp, #56]
  4027f0:	csel	w8, w9, wzr, ne  // ne = any
  4027f4:	mov	w0, wzr
  4027f8:	str	w8, [sp, #52]
  4027fc:	bl	4022d0 <use_extended_names@plt>
  402800:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  402804:	ldr	x8, [x8, #4024]
  402808:	adrp	x2, 40d000 <tigetstr@plt+0xa9e0>
  40280c:	add	x2, x2, #0xab4
  402810:	mov	w0, w27
  402814:	mov	x1, x26
  402818:	str	wzr, [x8]
  40281c:	bl	4022c0 <getopt@plt>
  402820:	cmn	w0, #0x1
  402824:	b.eq	402b74 <tigetstr@plt+0x554>  // b.none
  402828:	mov	w8, #0xffff                	// #65535
  40282c:	str	w8, [sp, #76]
  402830:	mov	w8, #0x1                   	// #1
  402834:	mov	w25, w0
  402838:	mov	w23, #0xffffffff            	// #-1
  40283c:	mov	w24, #0x3c                  	// #60
  402840:	str	w8, [sp, #68]
  402844:	mov	w21, #0x3f                  	// #63
  402848:	bl	402410 <__ctype_b_loc@plt>
  40284c:	adrp	x20, 40d000 <tigetstr@plt+0xa9e0>
  402850:	mov	x22, x0
  402854:	add	x20, x20, #0xab4
  402858:	mov	w8, #0x1                   	// #1
  40285c:	str	wzr, [sp, #48]
  402860:	str	xzr, [sp, #88]
  402864:	stp	wzr, wzr, [sp, #60]
  402868:	stp	xzr, xzr, [sp, #32]
  40286c:	str	xzr, [sp, #16]
  402870:	str	wzr, [sp, #28]
  402874:	stp	wzr, w8, [sp, #80]
  402878:	mov	w28, w21
  40287c:	mov	w21, w25
  402880:	ldr	w25, [sp, #76]
  402884:	b	4028b8 <tigetstr@plt+0x298>
  402888:	mov	w8, #0xa                   	// #10
  40288c:	madd	w8, w23, w8, w21
  402890:	sub	w23, w8, #0x30
  402894:	mov	w21, #0x76                  	// #118
  402898:	mov	w0, w27
  40289c:	mov	x1, x26
  4028a0:	mov	x2, x20
  4028a4:	mov	w28, w21
  4028a8:	bl	4022c0 <getopt@plt>
  4028ac:	mov	w21, w0
  4028b0:	cmn	w0, #0x1
  4028b4:	b.eq	402b54 <tigetstr@plt+0x534>  // b.none
  4028b8:	ldr	x8, [x22]
  4028bc:	ldrh	w8, [x8, w21, sxtw #1]
  4028c0:	tbz	w8, #11, 402930 <tigetstr@plt+0x310>
  4028c4:	cmp	w28, #0x77
  4028c8:	b.eq	4028f8 <tigetstr@plt+0x2d8>  // b.none
  4028cc:	cmp	w28, #0x76
  4028d0:	b.eq	402888 <tigetstr@plt+0x268>  // b.none
  4028d4:	cmp	w28, #0x51
  4028d8:	b.ne	40290c <tigetstr@plt+0x2ec>  // b.any
  4028dc:	ldr	w8, [sp, #80]
  4028e0:	mov	w9, #0xa                   	// #10
  4028e4:	madd	w8, w8, w9, w21
  4028e8:	sub	w8, w8, #0x30
  4028ec:	str	w8, [sp, #80]
  4028f0:	mov	w21, #0x51                  	// #81
  4028f4:	b	402898 <tigetstr@plt+0x278>
  4028f8:	mov	w8, #0xa                   	// #10
  4028fc:	madd	w8, w24, w8, w21
  402900:	sub	w24, w8, #0x30
  402904:	mov	w21, #0x77                  	// #119
  402908:	b	402898 <tigetstr@plt+0x278>
  40290c:	cmp	w21, #0x30
  402910:	b.eq	402924 <tigetstr@plt+0x304>  // b.none
  402914:	cmp	w21, #0x31
  402918:	b.ne	403508 <tigetstr@plt+0xee8>  // b.any
  40291c:	mov	w24, wzr
  402920:	b	402898 <tigetstr@plt+0x278>
  402924:	mov	w25, #0x1                   	// #1
  402928:	mov	w24, #0xffff                	// #65535
  40292c:	b	402898 <tigetstr@plt+0x278>
  402930:	sub	w8, w21, #0x43
  402934:	cmp	w8, #0x35
  402938:	str	w25, [sp, #76]
  40293c:	b.hi	403508 <tigetstr@plt+0xee8>  // b.pmore
  402940:	adrp	x11, 40c000 <tigetstr@plt+0x99e0>
  402944:	add	x11, x11, #0xbd0
  402948:	adr	x9, 402960 <tigetstr@plt+0x340>
  40294c:	ldrh	w10, [x11, x8, lsl #1]
  402950:	add	x9, x9, x10, lsl #2
  402954:	mov	w28, wzr
  402958:	mov	w25, #0x1                   	// #1
  40295c:	br	x9
  402960:	ldr	w25, [sp, #64]
  402964:	mov	w8, #0x1                   	// #1
  402968:	mov	w9, #0x2                   	// #2
  40296c:	strb	w8, [x19, #740]
  402970:	mov	w8, #0x4                   	// #4
  402974:	stp	w9, w8, [sp, #52]
  402978:	b	402b20 <tigetstr@plt+0x500>
  40297c:	ldr	w25, [sp, #64]
  402980:	mov	w8, #0x1                   	// #1
  402984:	str	w8, [sp, #92]
  402988:	b	402b20 <tigetstr@plt+0x500>
  40298c:	ldr	w25, [sp, #64]
  402990:	mov	w8, #0x1                   	// #1
  402994:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  402998:	strb	w8, [x9, #736]
  40299c:	mov	w8, #0x2                   	// #2
  4029a0:	stp	wzr, w8, [sp, #52]
  4029a4:	b	402b20 <tigetstr@plt+0x500>
  4029a8:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  4029ac:	ldr	x9, [x9, #4024]
  4029b0:	ldr	w25, [sp, #64]
  4029b4:	mov	w8, #0x1                   	// #1
  4029b8:	str	w8, [x9]
  4029bc:	b	402b20 <tigetstr@plt+0x500>
  4029c0:	ldr	w25, [sp, #64]
  4029c4:	mov	w10, #0x1                   	// #1
  4029c8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4029cc:	mov	w9, #0x1                   	// #1
  4029d0:	strb	w10, [x8, #736]
  4029d4:	mov	w8, #0x3                   	// #3
  4029d8:	stp	w9, w8, [sp, #52]
  4029dc:	b	402b20 <tigetstr@plt+0x500>
  4029e0:	ldr	w25, [sp, #64]
  4029e4:	str	wzr, [sp, #80]
  4029e8:	b	402b20 <tigetstr@plt+0x500>
  4029ec:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  4029f0:	ldr	x8, [x8, #3872]
  4029f4:	ldr	w25, [sp, #64]
  4029f8:	ldr	x8, [x8]
  4029fc:	str	x8, [sp, #40]
  402a00:	b	402b20 <tigetstr@plt+0x500>
  402a04:	ldr	w25, [sp, #64]
  402a08:	str	wzr, [sp, #84]
  402a0c:	b	402b20 <tigetstr@plt+0x500>
  402a10:	mov	w25, #0x1                   	// #1
  402a14:	b	402b20 <tigetstr@plt+0x500>
  402a18:	ldr	w25, [sp, #64]
  402a1c:	mov	w8, #0x1                   	// #1
  402a20:	str	w8, [sp, #48]
  402a24:	b	402b20 <tigetstr@plt+0x500>
  402a28:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  402a2c:	ldr	x8, [x8, #3904]
  402a30:	mov	w9, #0x1                   	// #1
  402a34:	strb	w9, [x8]
  402a38:	mov	w0, #0x1                   	// #1
  402a3c:	mov	w25, #0x1                   	// #1
  402a40:	bl	4022d0 <use_extended_names@plt>
  402a44:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402a48:	strb	w25, [x8, #761]
  402a4c:	ldr	w25, [sp, #64]
  402a50:	b	402b20 <tigetstr@plt+0x500>
  402a54:	ldr	w25, [sp, #64]
  402a58:	mov	w8, #0x1                   	// #1
  402a5c:	str	w8, [sp, #32]
  402a60:	b	402b20 <tigetstr@plt+0x500>
  402a64:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  402a68:	ldr	x8, [x8, #3872]
  402a6c:	ldr	x0, [x8]
  402a70:	bl	403a10 <tigetstr@plt+0x13f0>
  402a74:	ldr	w25, [sp, #64]
  402a78:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402a7c:	str	x0, [x8, #752]
  402a80:	b	402b20 <tigetstr@plt+0x500>
  402a84:	ldr	w25, [sp, #64]
  402a88:	mov	w8, #0x1                   	// #1
  402a8c:	str	w8, [sp, #36]
  402a90:	b	402b20 <tigetstr@plt+0x500>
  402a94:	ldr	w25, [sp, #64]
  402a98:	mov	w8, #0xffffffff            	// #-1
  402a9c:	str	w8, [sp, #92]
  402aa0:	b	402b20 <tigetstr@plt+0x500>
  402aa4:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  402aa8:	ldr	x8, [x8, #3872]
  402aac:	ldr	w25, [sp, #64]
  402ab0:	ldr	x8, [x8]
  402ab4:	str	x8, [sp, #16]
  402ab8:	b	402b20 <tigetstr@plt+0x500>
  402abc:	ldr	w25, [sp, #64]
  402ac0:	mov	w8, #0x1                   	// #1
  402ac4:	str	w8, [sp, #88]
  402ac8:	b	402b20 <tigetstr@plt+0x500>
  402acc:	ldr	w25, [sp, #64]
  402ad0:	mov	w8, #0x1                   	// #1
  402ad4:	str	w8, [sp, #28]
  402ad8:	b	402b20 <tigetstr@plt+0x500>
  402adc:	ldr	w25, [sp, #64]
  402ae0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402ae4:	mov	w9, #0x1                   	// #1
  402ae8:	strb	w9, [x8, #760]
  402aec:	b	402b20 <tigetstr@plt+0x500>
  402af0:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  402af4:	ldr	x8, [x8, #3904]
  402af8:	ldr	w25, [sp, #64]
  402afc:	strb	wzr, [x8]
  402b00:	mov	w8, #0x1                   	// #1
  402b04:	str	w8, [sp, #60]
  402b08:	b	402b20 <tigetstr@plt+0x500>
  402b0c:	ldr	w25, [sp, #64]
  402b10:	mov	w23, wzr
  402b14:	b	402b20 <tigetstr@plt+0x500>
  402b18:	ldr	w25, [sp, #64]
  402b1c:	mov	w24, wzr
  402b20:	ldr	w28, [sp, #68]
  402b24:	adrp	x2, 40d000 <tigetstr@plt+0xa9e0>
  402b28:	add	x2, x2, #0xab4
  402b2c:	mov	w0, w27
  402b30:	mov	x1, x26
  402b34:	bl	4022c0 <getopt@plt>
  402b38:	mov	w8, w25
  402b3c:	mov	w25, w0
  402b40:	cmn	w0, #0x1
  402b44:	stp	w28, w8, [sp, #68]
  402b48:	str	w8, [sp, #64]
  402b4c:	b.ne	402878 <tigetstr@plt+0x258>  // b.any
  402b50:	b	402b5c <tigetstr@plt+0x53c>
  402b54:	ldp	w8, w28, [sp, #64]
  402b58:	stp	w8, w25, [sp, #72]
  402b5c:	ldp	w22, w21, [sp, #28]
  402b60:	ldr	w25, [sp, #76]
  402b64:	cmp	w23, #0x0
  402b68:	cset	w8, eq  // eq = none
  402b6c:	csel	w8, w23, w8, gt
  402b70:	b	402bb0 <tigetstr@plt+0x590>
  402b74:	mov	w9, #0x1                   	// #1
  402b78:	str	wzr, [sp, #48]
  402b7c:	str	xzr, [sp, #88]
  402b80:	str	wzr, [sp, #60]
  402b84:	mov	w21, wzr
  402b88:	str	xzr, [sp, #16]
  402b8c:	str	xzr, [sp, #40]
  402b90:	mov	w22, wzr
  402b94:	str	wzr, [sp, #72]
  402b98:	str	wzr, [sp, #36]
  402b9c:	mov	w8, wzr
  402ba0:	mov	w28, #0x1                   	// #1
  402ba4:	mov	w24, #0x3c                  	// #60
  402ba8:	mov	w25, #0xffff                	// #65535
  402bac:	stp	wzr, w9, [sp, #80]
  402bb0:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  402bb4:	ldr	x9, [x9, #3944]
  402bb8:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  402bbc:	str	w8, [x11, #744]
  402bc0:	mov	w11, #0xbfff                	// #49151
  402bc4:	ldr	w10, [x9]
  402bc8:	movk	w11, #0x3, lsl #16
  402bcc:	and	w10, w10, w11
  402bd0:	orr	w8, w10, w8, lsl #13
  402bd4:	str	w8, [x9]
  402bd8:	cbz	w8, 402bfc <tigetstr@plt+0x5dc>
  402bdc:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  402be0:	ldr	x8, [x8, #4048]
  402be4:	adrp	x11, 403000 <tigetstr@plt+0x9e0>
  402be8:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  402bec:	add	x11, x11, #0xd24
  402bf0:	ldr	x9, [x8]
  402bf4:	str	x11, [x8]
  402bf8:	str	x9, [x10, #768]
  402bfc:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  402c00:	ldr	x9, [x9, #3880]
  402c04:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  402c08:	ldrsw	x8, [x9]
  402c0c:	cmp	w8, w27
  402c10:	b.ge	402cc4 <tigetstr@plt+0x6a4>  // b.tcont
  402c14:	add	w10, w8, #0x1
  402c18:	cmp	w10, w27
  402c1c:	str	w10, [x9]
  402c20:	b.lt	403560 <tigetstr@plt+0xf40>  // b.tstop
  402c24:	ldr	x20, [x26, x8, lsl #3]
  402c28:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  402c2c:	ldr	x0, [x23, #776]
  402c30:	cbnz	x0, 402c64 <tigetstr@plt+0x644>
  402c34:	add	x1, sp, #0x60
  402c38:	mov	x0, x20
  402c3c:	bl	40753c <tigetstr@plt+0x4f1c>
  402c40:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  402c44:	str	x0, [x23, #776]
  402c48:	add	x1, x1, #0xb4a
  402c4c:	mov	x0, x20
  402c50:	bl	402400 <strcmp@plt>
  402c54:	adrp	x8, 40d000 <tigetstr@plt+0xa9e0>
  402c58:	add	x8, x8, #0xb4c
  402c5c:	cmp	w0, #0x0
  402c60:	csel	x20, x8, x20, eq  // eq = none
  402c64:	ldrb	w8, [x27, #736]
  402c68:	cmp	w8, #0x0
  402c6c:	cset	w8, eq  // eq = none
  402c70:	bic	w8, w8, w21
  402c74:	tbnz	w8, #0, 402dd0 <tigetstr@plt+0x7b0>
  402c78:	ldp	w9, w2, [sp, #52]
  402c7c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402c80:	cmp	w28, #0x0
  402c84:	ldr	w6, [x8, #744]
  402c88:	mov	w8, #0x4                   	// #4
  402c8c:	csel	w1, w8, w9, eq  // eq = none
  402c90:	ldr	w8, [sp, #36]
  402c94:	ldr	w9, [sp, #80]
  402c98:	ldr	x0, [sp, #40]
  402c9c:	mov	w4, w24
  402ca0:	orr	w8, w8, w21
  402ca4:	and	w7, w8, #0x1
  402ca8:	ldr	w8, [sp, #48]
  402cac:	str	w9, [sp, #8]
  402cb0:	and	w9, w21, #0x1
  402cb4:	strb	w9, [sp]
  402cb8:	and	w3, w8, #0x1
  402cbc:	mov	w5, w25
  402cc0:	b	402e04 <tigetstr@plt+0x7e4>
  402cc4:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  402cc8:	ldrb	w8, [x27, #736]
  402ccc:	cbz	w8, 403574 <tigetstr@plt+0xf54>
  402cd0:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  402cd4:	add	x0, x0, #0xb11
  402cd8:	bl	4025c0 <getenv@plt>
  402cdc:	cbz	x0, 4034b0 <tigetstr@plt+0xe90>
  402ce0:	mov	x20, x0
  402ce4:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  402ce8:	add	x0, x0, #0xb19
  402cec:	bl	4025c0 <getenv@plt>
  402cf0:	bl	403a10 <tigetstr@plt+0x13f0>
  402cf4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402cf8:	str	x0, [x8, #752]
  402cfc:	cbz	x0, 4034b0 <tigetstr@plt+0xe90>
  402d00:	mov	x0, x20
  402d04:	mov	w1, wzr
  402d08:	bl	4023c0 <access@plt>
  402d0c:	cbz	w0, 402c2c <tigetstr@plt+0x60c>
  402d10:	adrp	x8, 40d000 <tigetstr@plt+0xa9e0>
  402d14:	add	x8, x8, #0xc22
  402d18:	ldr	x8, [x8]
  402d1c:	mov	w9, #0x5858                	// #22616
  402d20:	movk	w9, #0x58, lsl #16
  402d24:	mov	w0, #0x3f                  	// #63
  402d28:	str	w25, [sp, #76]
  402d2c:	mov	w26, w22
  402d30:	mov	w22, w21
  402d34:	str	w9, [sp, #4200]
  402d38:	str	x8, [sp, #4192]
  402d3c:	bl	402590 <umask@plt>
  402d40:	mov	w21, w0
  402d44:	add	x0, sp, #0x1, lsl #12
  402d48:	add	x0, x0, #0x60
  402d4c:	bl	402500 <mkstemp@plt>
  402d50:	tbnz	w0, #31, 4035ac <tigetstr@plt+0xf8c>
  402d54:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  402d58:	add	x1, x1, #0xc2e
  402d5c:	bl	4022a0 <fdopen@plt>
  402d60:	mov	x25, x0
  402d64:	mov	w0, w21
  402d68:	bl	402590 <umask@plt>
  402d6c:	str	x25, [x23, #776]
  402d70:	cbz	x25, 4035b8 <tigetstr@plt+0xf98>
  402d74:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  402d78:	add	x21, sp, #0x1, lsl #12
  402d7c:	add	x1, x1, #0xbb2
  402d80:	mov	x0, x25
  402d84:	mov	x2, x20
  402d88:	add	x21, x21, #0x60
  402d8c:	bl	4025e0 <fprintf@plt>
  402d90:	ldr	x0, [x23, #776]
  402d94:	bl	402210 <fclose@plt>
  402d98:	add	x0, sp, #0x1, lsl #12
  402d9c:	add	x0, x0, #0x60
  402da0:	mov	x1, xzr
  402da4:	bl	40753c <tigetstr@plt+0x4f1c>
  402da8:	ldr	w25, [sp, #76]
  402dac:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402db0:	add	x20, sp, #0x1, lsl #12
  402db4:	str	x21, [x8, #784]
  402db8:	add	x20, x20, #0x60
  402dbc:	mov	w21, w22
  402dc0:	mov	w22, w26
  402dc4:	str	x0, [x23, #776]
  402dc8:	cbnz	x0, 402c64 <tigetstr@plt+0x644>
  402dcc:	b	402c34 <tigetstr@plt+0x614>
  402dd0:	ldrb	w8, [x19, #740]
  402dd4:	cbz	w8, 402e08 <tigetstr@plt+0x7e8>
  402dd8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402ddc:	ldr	w6, [x8, #744]
  402de0:	ldp	w8, w1, [sp, #48]
  402de4:	ldr	x0, [sp, #40]
  402de8:	ldr	w2, [sp, #56]
  402dec:	mov	w4, w24
  402df0:	and	w3, w8, #0x1
  402df4:	mov	w5, w25
  402df8:	mov	w7, wzr
  402dfc:	str	wzr, [sp, #8]
  402e00:	strb	wzr, [sp]
  402e04:	bl	4088d4 <tigetstr@plt+0x62b4>
  402e08:	mov	x0, x20
  402e0c:	bl	402200 <_nc_set_source@plt>
  402e10:	ldrb	w8, [x27, #736]
  402e14:	ldrb	w9, [x19, #740]
  402e18:	cmp	w28, #0x0
  402e1c:	ldr	w20, [sp, #72]
  402e20:	cset	w10, eq  // eq = none
  402e24:	orr	w8, w9, w8
  402e28:	cmp	w8, #0x0
  402e2c:	ldr	x0, [x23, #776]
  402e30:	cset	w8, ne  // ne = any
  402e34:	orr	w8, w21, w8
  402e38:	adrp	x9, 407000 <tigetstr@plt+0x49e0>
  402e3c:	orr	w10, w20, w10
  402e40:	add	x9, x9, #0x6a4
  402e44:	tst	w8, #0x1
  402e48:	and	w2, w10, #0x1
  402e4c:	csel	x4, xzr, x9, ne  // ne = any
  402e50:	mov	x1, xzr
  402e54:	mov	w3, wzr
  402e58:	bl	4021f0 <_nc_read_entry_source@plt>
  402e5c:	adrp	x25, 421000 <tigetstr@plt+0x1e9e0>
  402e60:	adrp	x24, 421000 <tigetstr@plt+0x1e9e0>
  402e64:	ldr	x25, [x25, #3864]
  402e68:	ldr	x24, [x24, #3984]
  402e6c:	tbz	w21, #0, 402f70 <tigetstr@plt+0x950>
  402e70:	and	w1, w20, #0x1
  402e74:	mov	w0, #0x1                   	// #1
  402e78:	bl	402450 <_nc_resolve_uses2@plt>
  402e7c:	ldr	w8, [sp, #84]
  402e80:	and	w8, w8, w21
  402e84:	tbz	w8, #0, 4035e4 <tigetstr@plt+0xfc4>
  402e88:	ldrb	w8, [x19, #740]
  402e8c:	ldrb	w9, [x27, #736]
  402e90:	orr	w8, w9, w8
  402e94:	cbz	w8, 4035e4 <tigetstr@plt+0xfc4>
  402e98:	ldr	x20, [x25]
  402e9c:	cbz	x20, 4035c4 <tigetstr@plt+0xfa4>
  402ea0:	adrp	x22, 40d000 <tigetstr@plt+0xa9e0>
  402ea4:	mov	w28, w21
  402ea8:	mov	w27, #0x1000                	// #4096
  402eac:	mov	w21, #0x3ff                 	// #1023
  402eb0:	add	x22, x22, #0xcaa
  402eb4:	b	402ef4 <tigetstr@plt+0x8d4>
  402eb8:	adrp	x24, 422000 <tigetstr@plt+0x1f9e0>
  402ebc:	ldrb	w4, [x24, #736]
  402ec0:	ldr	w5, [sp, #92]
  402ec4:	mov	w3, #0x1                   	// #1
  402ec8:	mov	x0, x20
  402ecc:	mov	x1, xzr
  402ed0:	mov	w2, wzr
  402ed4:	bl	408d48 <tigetstr@plt+0x6728>
  402ed8:	ldrb	w8, [x24, #736]
  402edc:	cmp	w8, #0x0
  402ee0:	csel	w8, w21, w27, eq  // eq = none
  402ee4:	cmp	w0, w8
  402ee8:	b.gt	402f2c <tigetstr@plt+0x90c>
  402eec:	ldr	x20, [x20, #1008]
  402ef0:	cbz	x20, 402fb0 <tigetstr@plt+0x990>
  402ef4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402ef8:	ldr	x8, [x8, #752]
  402efc:	cbz	x8, 402eb8 <tigetstr@plt+0x898>
  402f00:	ldr	x1, [x8]
  402f04:	cbz	x1, 402eec <tigetstr@plt+0x8cc>
  402f08:	ldr	x24, [x20]
  402f0c:	add	x25, x8, #0x8
  402f10:	mov	x0, x24
  402f14:	mov	x2, x22
  402f18:	bl	402510 <_nc_name_match@plt>
  402f1c:	cbnz	w0, 402eb8 <tigetstr@plt+0x898>
  402f20:	ldr	x1, [x25], #8
  402f24:	cbnz	x1, 402f10 <tigetstr@plt+0x8f0>
  402f28:	b	402eec <tigetstr@plt+0x8cc>
  402f2c:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  402f30:	ldr	x8, [x8, #3856]
  402f34:	mov	w26, w0
  402f38:	ldr	x24, [x8]
  402f3c:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  402f40:	ldr	x8, [x8, #3968]
  402f44:	ldr	x0, [x20]
  402f48:	ldr	x25, [x8]
  402f4c:	bl	402100 <_nc_first_name@plt>
  402f50:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  402f54:	mov	x3, x0
  402f58:	mov	x0, x24
  402f5c:	add	x1, x1, #0xb54
  402f60:	mov	x2, x25
  402f64:	mov	w4, w26
  402f68:	bl	4025e0 <fprintf@plt>
  402f6c:	b	402eec <tigetstr@plt+0x8cc>
  402f70:	ldrb	w8, [x27, #736]
  402f74:	ldrb	w9, [x19, #740]
  402f78:	orr	w10, w9, w8
  402f7c:	cmp	w10, #0x0
  402f80:	cset	w10, ne  // ne = any
  402f84:	bic	w10, w10, w22
  402f88:	tbnz	w10, #0, 402fd4 <tigetstr@plt+0x9b4>
  402f8c:	and	w1, w20, #0x1
  402f90:	mov	w0, #0x1                   	// #1
  402f94:	bl	402450 <_nc_resolve_uses2@plt>
  402f98:	cmp	w0, #0x0
  402f9c:	cset	w8, ne  // ne = any
  402fa0:	orr	w8, w21, w8
  402fa4:	tbnz	w8, #0, 402fcc <tigetstr@plt+0x9ac>
  402fa8:	mov	w0, #0x1                   	// #1
  402fac:	bl	402140 <exit@plt>
  402fb0:	adrp	x24, 421000 <tigetstr@plt+0x1e9e0>
  402fb4:	adrp	x25, 421000 <tigetstr@plt+0x1e9e0>
  402fb8:	ldr	x24, [x24, #3984]
  402fbc:	ldr	x25, [x25, #3864]
  402fc0:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  402fc4:	mov	w21, w28
  402fc8:	tbnz	w28, #0, 4035e4 <tigetstr@plt+0xfc4>
  402fcc:	ldrb	w8, [x27, #736]
  402fd0:	ldrb	w9, [x19, #740]
  402fd4:	orr	w8, w9, w8
  402fd8:	cbz	w8, 40360c <tigetstr@plt+0xfec>
  402fdc:	mov	w9, #0xffffffff            	// #-1
  402fe0:	str	w9, [x24]
  402fe4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  402fe8:	adrp	x10, 421000 <tigetstr@plt+0x1e9e0>
  402fec:	ldr	x20, [x25]
  402ff0:	ldr	x8, [x8, #752]
  402ff4:	ldr	x10, [x10, #4016]
  402ff8:	adrp	x28, 421000 <tigetstr@plt+0x1e9e0>
  402ffc:	str	w9, [x10]
  403000:	ldr	x28, [x28, #3896]
  403004:	cbz	x20, 403390 <tigetstr@plt+0xd70>
  403008:	ldr	w9, [sp, #60]
  40300c:	adrp	x24, 40d000 <tigetstr@plt+0xa9e0>
  403010:	add	x24, x24, #0xcaa
  403014:	and	w9, w9, #0x1
  403018:	str	w9, [sp, #80]
  40301c:	ldr	w9, [sp, #84]
  403020:	and	w9, w9, #0x1
  403024:	str	w9, [sp, #76]
  403028:	b	40303c <tigetstr@plt+0xa1c>
  40302c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403030:	ldr	x20, [x20, #1008]
  403034:	ldr	x8, [x8, #752]
  403038:	cbz	x20, 403390 <tigetstr@plt+0xd70>
  40303c:	ldr	x25, [x20]
  403040:	cbz	x8, 403070 <tigetstr@plt+0xa50>
  403044:	ldr	x1, [x8]
  403048:	cbz	x1, 40302c <tigetstr@plt+0xa0c>
  40304c:	add	x22, x8, #0x8
  403050:	mov	x0, x25
  403054:	mov	x2, x24
  403058:	bl	402510 <_nc_name_match@plt>
  40305c:	cbnz	w0, 40306c <tigetstr@plt+0xa4c>
  403060:	ldr	x1, [x22], #8
  403064:	cbnz	x1, 403050 <tigetstr@plt+0xa30>
  403068:	b	40302c <tigetstr@plt+0xa0c>
  40306c:	ldr	x25, [x20]
  403070:	ldr	x22, [x20, #992]
  403074:	ldr	x26, [x20, #984]
  403078:	mov	x0, x25
  40307c:	bl	402100 <_nc_first_name@plt>
  403080:	bl	402360 <_nc_set_type@plt>
  403084:	ldr	w8, [sp, #88]
  403088:	tbnz	w8, #0, 40330c <tigetstr@plt+0xcec>
  40308c:	ldr	x0, [x23, #776]
  403090:	ldr	x1, [x20, #984]
  403094:	mov	w2, wzr
  403098:	sub	x22, x22, x26
  40309c:	bl	402380 <fseek@plt>
  4030a0:	cmp	x22, #0x1
  4030a4:	b.lt	40330c <tigetstr@plt+0xcec>  // b.tstop
  4030a8:	add	x22, x22, #0x1
  4030ac:	b	4030c8 <tigetstr@plt+0xaa8>
  4030b0:	ldr	x1, [x28]
  4030b4:	mov	w0, w25
  4030b8:	bl	402190 <putc@plt>
  4030bc:	sub	x22, x22, #0x1
  4030c0:	cmp	x22, #0x1
  4030c4:	b.le	40330c <tigetstr@plt+0xcec>
  4030c8:	ldr	x0, [x23, #776]
  4030cc:	bl	402280 <fgetc@plt>
  4030d0:	cmn	w0, #0x1
  4030d4:	b.eq	40330c <tigetstr@plt+0xcec>  // b.none
  4030d8:	mov	w25, w0
  4030dc:	ldr	x0, [x23, #776]
  4030e0:	bl	402610 <ferror@plt>
  4030e4:	cbnz	w0, 40330c <tigetstr@plt+0xcec>
  4030e8:	ldrb	w8, [x27, #736]
  4030ec:	cbnz	w8, 4030b0 <tigetstr@plt+0xa90>
  4030f0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4030f4:	ldrb	w8, [x8, #792]
  4030f8:	cmp	w8, #0x1
  4030fc:	b.ne	4031b8 <tigetstr@plt+0xb98>  // b.any
  403100:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403104:	ldr	x9, [x8, #808]
  403108:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  40310c:	ldr	x8, [x10, #800]
  403110:	add	x9, x9, #0x1
  403114:	cmp	x9, x8
  403118:	b.cc	403154 <tigetstr@plt+0xb34>  // b.lo, b.ul, b.last
  40311c:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  403120:	ldr	x0, [x21, #816]
  403124:	add	x1, x8, #0x84
  403128:	str	x1, [x10, #800]
  40312c:	mov	x26, x10
  403130:	bl	4021e0 <_nc_doalloc@plt>
  403134:	str	x0, [x21, #816]
  403138:	cbz	x0, 4034f0 <tigetstr@plt+0xed0>
  40313c:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  403140:	ldr	x0, [x21, #824]
  403144:	ldr	x1, [x26, #800]
  403148:	bl	4021e0 <_nc_doalloc@plt>
  40314c:	str	x0, [x21, #824]
  403150:	cbz	x0, 4034fc <tigetstr@plt+0xedc>
  403154:	cmp	w25, #0x40
  403158:	b.eq	40316c <tigetstr@plt+0xb4c>  // b.none
  40315c:	cmp	w25, #0x3e
  403160:	b.eq	4031d8 <tigetstr@plt+0xbb8>  // b.none
  403164:	cmp	w25, #0xa
  403168:	b.ne	40328c <tigetstr@plt+0xc6c>  // b.any
  40316c:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  403170:	ldr	x8, [x11, #808]
  403174:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  403178:	ldr	x9, [x21, #816]
  40317c:	mov	w0, #0x3c                  	// #60
  403180:	add	x10, x8, #0x1
  403184:	str	x10, [x11, #808]
  403188:	strb	wzr, [x9, x8]
  40318c:	ldr	x1, [x28]
  403190:	bl	402190 <putc@plt>
  403194:	ldr	x0, [x21, #816]
  403198:	ldr	x1, [x28]
  40319c:	bl	402130 <fputs@plt>
  4031a0:	ldr	x1, [x28]
  4031a4:	mov	w0, w25
  4031a8:	bl	402190 <putc@plt>
  4031ac:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4031b0:	strb	wzr, [x8, #792]
  4031b4:	b	4030bc <tigetstr@plt+0xa9c>
  4031b8:	cmp	w25, #0x3c
  4031bc:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4031c0:	str	xzr, [x8, #808]
  4031c4:	b.ne	4030b0 <tigetstr@plt+0xa90>  // b.any
  4031c8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4031cc:	mov	w9, #0x1                   	// #1
  4031d0:	strb	w9, [x8, #792]
  4031d4:	b	4030bc <tigetstr@plt+0xa9c>
  4031d8:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  4031dc:	ldr	x8, [x10, #808]
  4031e0:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4031e4:	ldr	x25, [x9, #816]
  4031e8:	mov	w1, #0x23                  	// #35
  4031ec:	add	x9, x8, #0x1
  4031f0:	str	x9, [x10, #808]
  4031f4:	strb	wzr, [x25, x8]
  4031f8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4031fc:	ldr	x26, [x8, #824]
  403200:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403204:	mov	x0, x25
  403208:	strb	wzr, [x8, #792]
  40320c:	strb	wzr, [x26]
  403210:	bl	402480 <strchr@plt>
  403214:	mov	x27, x0
  403218:	cbnz	x0, 403230 <tigetstr@plt+0xc10>
  40321c:	mov	w1, #0x3d                  	// #61
  403220:	mov	x0, x25
  403224:	bl	402480 <strchr@plt>
  403228:	mov	x27, x0
  40322c:	cbz	x0, 4032e8 <tigetstr@plt+0xcc8>
  403230:	mov	x0, x26
  403234:	mov	x1, x27
  403238:	bl	4024c0 <strcpy@plt>
  40323c:	strb	wzr, [x27]
  403240:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403244:	ldr	x25, [x8, #816]
  403248:	mov	x0, x25
  40324c:	bl	408808 <tigetstr@plt+0x61e8>
  403250:	ldr	x1, [x28]
  403254:	cbz	x0, 4032ac <tigetstr@plt+0xc8c>
  403258:	mov	x25, x0
  40325c:	mov	w0, #0x3a                  	// #58
  403260:	bl	402190 <putc@plt>
  403264:	ldr	x1, [x28]
  403268:	mov	x0, x25
  40326c:	bl	402130 <fputs@plt>
  403270:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403274:	ldr	x0, [x8, #824]
  403278:	ldr	x1, [x28]
  40327c:	bl	402130 <fputs@plt>
  403280:	ldr	x1, [x28]
  403284:	mov	w0, #0x3a                  	// #58
  403288:	b	4032dc <tigetstr@plt+0xcbc>
  40328c:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  403290:	ldr	x8, [x11, #808]
  403294:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  403298:	ldr	x9, [x9, #816]
  40329c:	add	x10, x8, #0x1
  4032a0:	str	x10, [x11, #808]
  4032a4:	strb	w25, [x9, x8]
  4032a8:	b	4030bc <tigetstr@plt+0xa9c>
  4032ac:	mov	w0, #0x3c                  	// #60
  4032b0:	bl	402190 <putc@plt>
  4032b4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4032b8:	ldr	x0, [x8, #816]
  4032bc:	ldr	x1, [x28]
  4032c0:	bl	402130 <fputs@plt>
  4032c4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4032c8:	ldr	x0, [x8, #824]
  4032cc:	ldr	x1, [x28]
  4032d0:	bl	402130 <fputs@plt>
  4032d4:	ldr	x1, [x28]
  4032d8:	mov	w0, #0x3e                  	// #62
  4032dc:	bl	402190 <putc@plt>
  4032e0:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  4032e4:	b	4030bc <tigetstr@plt+0xa9c>
  4032e8:	mov	w1, #0x40                  	// #64
  4032ec:	mov	x0, x25
  4032f0:	bl	402480 <strchr@plt>
  4032f4:	cbz	x0, 403248 <tigetstr@plt+0xc28>
  4032f8:	ldrb	w8, [x0, #1]
  4032fc:	mov	x27, x0
  403300:	cmp	w8, #0x3e
  403304:	b.eq	403230 <tigetstr@plt+0xc10>  // b.none
  403308:	b	403248 <tigetstr@plt+0xc28>
  40330c:	mov	x0, x20
  403310:	bl	40c714 <tigetstr@plt+0xa0f4>
  403314:	ldp	w2, w1, [sp, #76]
  403318:	ldr	w3, [sp, #92]
  40331c:	mov	x0, x20
  403320:	mov	x4, xzr
  403324:	bl	40b4d4 <tigetstr@plt+0x8eb4>
  403328:	ldr	w8, [x20, #72]
  40332c:	cbz	w8, 40335c <tigetstr@plt+0xd3c>
  403330:	mov	x22, xzr
  403334:	add	x25, x20, #0x50
  403338:	ldr	x0, [x25], #24
  40333c:	ldrb	w8, [x19, #740]
  403340:	cmp	w8, #0x0
  403344:	cset	w1, eq  // eq = none
  403348:	bl	40c20c <tigetstr@plt+0x9bec>
  40334c:	ldr	w8, [x20, #72]
  403350:	add	x22, x22, #0x1
  403354:	cmp	x22, x8
  403358:	b.cc	403338 <tigetstr@plt+0xd18>  // b.lo, b.ul, b.last
  40335c:	bl	40c2b8 <tigetstr@plt+0x9c98>
  403360:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403364:	ldr	w8, [x8, #744]
  403368:	ldr	w9, [sp, #84]
  40336c:	cmp	w8, #0x0
  403370:	cset	w8, eq  // eq = none
  403374:	orr	w8, w9, w8
  403378:	tbnz	w8, #0, 40302c <tigetstr@plt+0xa0c>
  40337c:	mov	w1, w0
  403380:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403384:	add	x0, x0, #0xb7c
  403388:	bl	4025a0 <printf@plt>
  40338c:	b	40302c <tigetstr@plt+0xa0c>
  403390:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  403394:	ldr	x9, [x9, #3848]
  403398:	cmp	x8, #0x0
  40339c:	cset	w8, ne  // ne = any
  4033a0:	ldr	x9, [x9]
  4033a4:	cmp	x9, #0x0
  4033a8:	cset	w10, eq  // eq = none
  4033ac:	orr	w8, w8, w10
  4033b0:	ldr	w10, [sp, #88]
  4033b4:	orr	w8, w10, w8
  4033b8:	tbz	w8, #0, 4033c4 <tigetstr@plt+0xda4>
  4033bc:	mov	w26, wzr
  4033c0:	b	403458 <tigetstr@plt+0xe38>
  4033c4:	ldr	x0, [x23, #776]
  4033c8:	ldr	x1, [x9, #992]
  4033cc:	mov	w2, wzr
  4033d0:	bl	402380 <fseek@plt>
  4033d4:	ldr	x0, [x23, #776]
  4033d8:	bl	402280 <fgetc@plt>
  4033dc:	cmn	w0, #0x1
  4033e0:	mov	w26, wzr
  4033e4:	b.eq	403458 <tigetstr@plt+0xe38>  // b.none
  4033e8:	mov	w21, wzr
  4033ec:	mov	w22, wzr
  4033f0:	mov	w20, wzr
  4033f4:	mov	w8, w20
  4033f8:	cmp	w0, #0x23
  4033fc:	cset	w9, eq  // eq = none
  403400:	cmp	w8, #0xa
  403404:	cset	w10, eq  // eq = none
  403408:	and	w10, w10, w9
  40340c:	mov	w20, w0
  403410:	orr	w21, w21, w10
  403414:	csel	w22, w9, w22, eq  // eq = none
  403418:	tbz	w21, #0, 403444 <tigetstr@plt+0xe24>
  40341c:	cmp	w8, #0xa
  403420:	cset	w8, eq  // eq = none
  403424:	cmp	w20, #0xa
  403428:	cset	w9, eq  // eq = none
  40342c:	and	w8, w8, w9
  403430:	orr	w8, w22, w8
  403434:	tbz	w8, #0, 403444 <tigetstr@plt+0xe24>
  403438:	ldr	x1, [x28]
  40343c:	mov	w0, w20
  403440:	bl	402190 <putc@plt>
  403444:	ldr	x0, [x23, #776]
  403448:	bl	402280 <fgetc@plt>
  40344c:	cmn	w0, #0x1
  403450:	mov	w26, wzr
  403454:	b.ne	4033f4 <tigetstr@plt+0xdd4>  // b.any
  403458:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40345c:	ldrb	w8, [x8, #760]
  403460:	cmp	w8, #0x1
  403464:	b.ne	4034a8 <tigetstr@plt+0xe88>  // b.any
  403468:	tbnz	w26, #0, 4034a8 <tigetstr@plt+0xe88>
  40346c:	ldrb	w8, [x27, #736]
  403470:	ldrb	w9, [x19, #740]
  403474:	orr	w8, w9, w8
  403478:	tst	w8, #0xff
  40347c:	b.ne	4034a8 <tigetstr@plt+0xe88>  // b.any
  403480:	bl	4024d0 <_nc_tic_written@plt>
  403484:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403488:	ldr	x19, [x8, #728]
  40348c:	cbnz	w0, 4034c4 <tigetstr@plt+0xea4>
  403490:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403494:	add	x0, x0, #0xba3
  403498:	mov	w1, #0x13                  	// #19
  40349c:	mov	w2, #0x1                   	// #1
  4034a0:	mov	x3, x19
  4034a4:	bl	402490 <fwrite@plt>
  4034a8:	mov	w0, wzr
  4034ac:	bl	402140 <exit@plt>
  4034b0:	ldr	x0, [x23, #776]
  4034b4:	adrp	x20, 40d000 <tigetstr@plt+0xa9e0>
  4034b8:	add	x20, x20, #0xb04
  4034bc:	cbnz	x0, 402c64 <tigetstr@plt+0x644>
  4034c0:	b	402c34 <tigetstr@plt+0x614>
  4034c4:	mov	w20, w0
  4034c8:	mov	x0, xzr
  4034cc:	bl	4023f0 <_nc_tic_dir@plt>
  4034d0:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4034d4:	mov	x3, x0
  4034d8:	add	x1, x1, #0xb89
  4034dc:	mov	x0, x19
  4034e0:	mov	w2, w20
  4034e4:	bl	4025e0 <fprintf@plt>
  4034e8:	mov	w0, wzr
  4034ec:	bl	402140 <exit@plt>
  4034f0:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4034f4:	add	x0, x0, #0xcac
  4034f8:	bl	407690 <tigetstr@plt+0x5070>
  4034fc:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403500:	add	x0, x0, #0xcc2
  403504:	bl	407690 <tigetstr@plt+0x5070>
  403508:	bl	4038d4 <tigetstr@plt+0x12b4>
  40350c:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  403510:	ldr	x8, [x8, #3944]
  403514:	cmp	w23, #0x0
  403518:	cset	w9, eq  // eq = none
  40351c:	csel	w9, w23, w9, gt
  403520:	ldr	w10, [x8]
  403524:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  403528:	str	w9, [x11, #744]
  40352c:	mov	w11, #0xbfff                	// #49151
  403530:	ldr	x0, [sp, #16]
  403534:	movk	w11, #0x3, lsl #16
  403538:	and	w10, w10, w11
  40353c:	orr	w9, w10, w9, lsl #13
  403540:	str	w9, [x8]
  403544:	bl	40392c <tigetstr@plt+0x130c>
  403548:	mov	w0, wzr
  40354c:	bl	402140 <exit@plt>
  403550:	bl	4021c0 <curses_version@plt>
  403554:	bl	4023e0 <puts@plt>
  403558:	mov	w0, wzr
  40355c:	bl	402140 <exit@plt>
  403560:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  403564:	ldr	x8, [x8, #3856]
  403568:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  40356c:	add	x1, x1, #0xadc
  403570:	b	403584 <tigetstr@plt+0xf64>
  403574:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  403578:	ldr	x8, [x8, #3856]
  40357c:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  403580:	add	x1, x1, #0xb25
  403584:	ldr	x0, [x8]
  403588:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  40358c:	ldr	x8, [x8, #3968]
  403590:	ldr	x2, [x8]
  403594:	adrp	x4, 40c000 <tigetstr@plt+0x99e0>
  403598:	add	x4, x4, #0xc41
  40359c:	mov	x3, x2
  4035a0:	bl	4025e0 <fprintf@plt>
  4035a4:	mov	w0, #0x1                   	// #1
  4035a8:	bl	402140 <exit@plt>
  4035ac:	mov	w0, w21
  4035b0:	bl	402590 <umask@plt>
  4035b4:	str	xzr, [x23, #776]
  4035b8:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4035bc:	add	x0, x0, #0xb1e
  4035c0:	bl	407690 <tigetstr@plt+0x5070>
  4035c4:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  4035c8:	adrp	x10, 421000 <tigetstr@plt+0x1e9e0>
  4035cc:	ldr	x9, [x9, #4016]
  4035d0:	ldr	x10, [x10, #3984]
  4035d4:	mov	w8, #0xffffffff            	// #-1
  4035d8:	str	w8, [x9]
  4035dc:	str	w8, [x10]
  4035e0:	b	403600 <tigetstr@plt+0xfe0>
  4035e4:	mov	w8, #0xffffffff            	// #-1
  4035e8:	str	w8, [x24]
  4035ec:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  4035f0:	ldr	x20, [x25]
  4035f4:	ldr	x9, [x9, #4016]
  4035f8:	str	w8, [x9]
  4035fc:	cbnz	x20, 40362c <tigetstr@plt+0x100c>
  403600:	mov	w26, #0x1                   	// #1
  403604:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  403608:	b	403458 <tigetstr@plt+0xe38>
  40360c:	ldr	x0, [sp, #16]
  403610:	mov	x20, x24
  403614:	bl	4020f0 <_nc_set_writedir@plt>
  403618:	ldr	x23, [x25]
  40361c:	cbnz	x23, 4036cc <tigetstr@plt+0x10ac>
  403620:	mov	w26, wzr
  403624:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  403628:	b	403458 <tigetstr@plt+0xe38>
  40362c:	ldr	w8, [sp, #60]
  403630:	mov	w26, w21
  403634:	adrp	x23, 40d000 <tigetstr@plt+0xa9e0>
  403638:	mov	x27, x24
  40363c:	and	w21, w8, #0x1
  403640:	ldr	w8, [sp, #84]
  403644:	add	x23, x23, #0xcaa
  403648:	and	w22, w8, #0x1
  40364c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403650:	ldr	x8, [x8, #752]
  403654:	ldr	x24, [x20]
  403658:	cbz	x8, 403688 <tigetstr@plt+0x1068>
  40365c:	ldr	x1, [x8]
  403660:	cbz	x1, 4036bc <tigetstr@plt+0x109c>
  403664:	add	x25, x8, #0x8
  403668:	mov	x0, x24
  40366c:	mov	x2, x23
  403670:	bl	402510 <_nc_name_match@plt>
  403674:	cbnz	w0, 403684 <tigetstr@plt+0x1064>
  403678:	ldr	x1, [x25], #8
  40367c:	cbz	x1, 4036bc <tigetstr@plt+0x109c>
  403680:	b	403668 <tigetstr@plt+0x1048>
  403684:	ldr	x24, [x20]
  403688:	mov	x0, x24
  40368c:	bl	402100 <_nc_first_name@plt>
  403690:	bl	402360 <_nc_set_type@plt>
  403694:	ldr	x8, [x20, #1000]
  403698:	mov	x0, x20
  40369c:	str	w8, [x27]
  4036a0:	bl	40c714 <tigetstr@plt+0xa0f4>
  4036a4:	ldr	w3, [sp, #92]
  4036a8:	mov	x0, x20
  4036ac:	mov	w1, w21
  4036b0:	mov	w2, w22
  4036b4:	mov	x4, xzr
  4036b8:	bl	40b4d4 <tigetstr@plt+0x8eb4>
  4036bc:	ldr	x20, [x20, #1008]
  4036c0:	cbnz	x20, 40364c <tigetstr@plt+0x102c>
  4036c4:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  4036c8:	b	403458 <tigetstr@plt+0xe38>
  4036cc:	mov	w24, #0x27                  	// #39
  4036d0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4036d4:	ldr	x8, [x8, #752]
  4036d8:	cbnz	x8, 403848 <tigetstr@plt+0x1228>
  4036dc:	mov	x25, xzr
  4036e0:	ldr	x8, [x23, #32]
  4036e4:	ldr	x21, [x8, x25, lsl #3]
  4036e8:	add	x8, x21, #0x1
  4036ec:	cmp	x8, #0x2
  4036f0:	b.cc	40381c <tigetstr@plt+0x11fc>  // b.lo, b.ul, b.last
  4036f4:	mov	w1, #0x7b                  	// #123
  4036f8:	mov	x0, x21
  4036fc:	bl	402480 <strchr@plt>
  403700:	cbz	x0, 40381c <tigetstr@plt+0x11fc>
  403704:	ldrb	w8, [x21]
  403708:	cbnz	w8, 403718 <tigetstr@plt+0x10f8>
  40370c:	add	x26, sp, #0x2, lsl #12
  403710:	add	x26, x26, #0x68
  403714:	b	4037e8 <tigetstr@plt+0x11c8>
  403718:	add	x27, sp, #0x2, lsl #12
  40371c:	add	x27, x27, #0x68
  403720:	mov	x9, x21
  403724:	mov	x26, x27
  403728:	and	w10, w8, #0xff
  40372c:	add	x28, x9, #0x1
  403730:	cmp	w10, #0x25
  403734:	strb	w8, [x26], #1
  403738:	b.eq	40375c <tigetstr@plt+0x113c>  // b.none
  40373c:	cmp	w10, #0x5c
  403740:	b.ne	4037d8 <tigetstr@plt+0x11b8>  // b.any
  403744:	ldrb	w8, [x9, #1]
  403748:	add	x26, x27, #0x2
  40374c:	strb	w8, [x27, #1]
  403750:	cbz	w8, 4037e8 <tigetstr@plt+0x11c8>
  403754:	add	x28, x9, #0x2
  403758:	b	4037d8 <tigetstr@plt+0x11b8>
  40375c:	ldrb	w8, [x28]
  403760:	cmp	w8, #0x7b
  403764:	b.ne	4037dc <tigetstr@plt+0x11bc>  // b.any
  403768:	add	x1, sp, #0x2, lsl #12
  40376c:	add	x0, x9, #0x2
  403770:	add	x1, x1, #0x60
  403774:	mov	w2, wzr
  403778:	str	xzr, [sp, #8288]
  40377c:	bl	402430 <strtol@plt>
  403780:	ldr	x8, [sp, #8288]
  403784:	cbz	x8, 4037d8 <tigetstr@plt+0x11b8>
  403788:	mov	x22, x0
  40378c:	cmp	x0, #0x7e
  403790:	b.gt	4037d8 <tigetstr@plt+0x11b8>
  403794:	cmp	x22, #0x5c
  403798:	b.eq	4037d8 <tigetstr@plt+0x11b8>  // b.none
  40379c:	cmp	x22, #0x1
  4037a0:	b.lt	4037d8 <tigetstr@plt+0x11b8>  // b.tstop
  4037a4:	ldrb	w8, [x8]
  4037a8:	cmp	w8, #0x7d
  4037ac:	b.ne	4037d8 <tigetstr@plt+0x11b8>  // b.any
  4037b0:	bl	402410 <__ctype_b_loc@plt>
  4037b4:	ldr	x8, [x0]
  4037b8:	ldrh	w8, [x8, x22, lsl #1]
  4037bc:	tbz	w8, #14, 4037d8 <tigetstr@plt+0x11b8>
  4037c0:	ldr	x8, [sp, #8288]
  4037c4:	add	x26, x27, #0x4
  4037c8:	strb	w24, [x27, #1]
  4037cc:	strb	w22, [x27, #2]
  4037d0:	add	x28, x8, #0x1
  4037d4:	strb	w24, [x27, #3]
  4037d8:	ldrb	w8, [x28]
  4037dc:	mov	x9, x28
  4037e0:	mov	x27, x26
  4037e4:	cbnz	w8, 403728 <tigetstr@plt+0x1108>
  4037e8:	add	x0, sp, #0x2, lsl #12
  4037ec:	add	x0, x0, #0x68
  4037f0:	strb	wzr, [x26]
  4037f4:	bl	402110 <strlen@plt>
  4037f8:	mov	x22, x0
  4037fc:	mov	x0, x21
  403800:	bl	402110 <strlen@plt>
  403804:	cmp	x22, x0
  403808:	b.cs	40381c <tigetstr@plt+0x11fc>  // b.hs, b.nlast
  40380c:	add	x1, sp, #0x2, lsl #12
  403810:	add	x1, x1, #0x68
  403814:	mov	x0, x21
  403818:	bl	4024c0 <strcpy@plt>
  40381c:	add	x25, x25, #0x1
  403820:	cmp	x25, #0x19e
  403824:	b.ne	4036e0 <tigetstr@plt+0x10c0>  // b.any
  403828:	ldr	x0, [x23]
  40382c:	bl	402100 <_nc_first_name@plt>
  403830:	bl	402360 <_nc_set_type@plt>
  403834:	ldr	x8, [x23, #1000]
  403838:	mov	x0, x23
  40383c:	str	w8, [x20]
  403840:	bl	402340 <_nc_write_entry@plt>
  403844:	b	403874 <tigetstr@plt+0x1254>
  403848:	ldr	x1, [x8]
  40384c:	cbz	x1, 403874 <tigetstr@plt+0x1254>
  403850:	ldr	x21, [x23]
  403854:	add	x22, x8, #0x8
  403858:	adrp	x2, 40d000 <tigetstr@plt+0xa9e0>
  40385c:	mov	x0, x21
  403860:	add	x2, x2, #0xcaa
  403864:	bl	402510 <_nc_name_match@plt>
  403868:	cbnz	w0, 4036dc <tigetstr@plt+0x10bc>
  40386c:	ldr	x1, [x22], #8
  403870:	cbnz	x1, 403858 <tigetstr@plt+0x1238>
  403874:	ldr	x23, [x23, #1008]
  403878:	mov	w26, wzr
  40387c:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  403880:	cbnz	x23, 4036d0 <tigetstr@plt+0x10b0>
  403884:	b	403458 <tigetstr@plt+0xe38>
  403888:	stp	x29, x30, [sp, #-32]!
  40388c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403890:	ldr	x0, [x8, #776]
  403894:	str	x19, [sp, #16]
  403898:	mov	x29, sp
  40389c:	cbz	x0, 4038a4 <tigetstr@plt+0x1284>
  4038a0:	bl	402210 <fclose@plt>
  4038a4:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  4038a8:	ldr	x0, [x19, #784]
  4038ac:	cbz	x0, 4038b8 <tigetstr@plt+0x1298>
  4038b0:	bl	402170 <remove@plt>
  4038b4:	cbnz	w0, 4038c4 <tigetstr@plt+0x12a4>
  4038b8:	ldr	x19, [sp, #16]
  4038bc:	ldp	x29, x30, [sp], #32
  4038c0:	ret
  4038c4:	ldr	x0, [x19, #784]
  4038c8:	ldr	x19, [sp, #16]
  4038cc:	ldp	x29, x30, [sp], #32
  4038d0:	b	402160 <perror@plt>
  4038d4:	stp	x29, x30, [sp, #-32]!
  4038d8:	str	x19, [sp, #16]
  4038dc:	adrp	x19, 421000 <tigetstr@plt+0x1e9e0>
  4038e0:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  4038e4:	ldr	x19, [x19, #3856]
  4038e8:	ldr	x8, [x8, #3968]
  4038ec:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4038f0:	adrp	x3, 40c000 <tigetstr@plt+0x99e0>
  4038f4:	ldr	x0, [x19]
  4038f8:	ldr	x2, [x8]
  4038fc:	add	x1, x1, #0xbb7
  403900:	add	x3, x3, #0xc41
  403904:	mov	x29, sp
  403908:	bl	4025e0 <fprintf@plt>
  40390c:	ldr	x3, [x19]
  403910:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  403914:	add	x0, x0, #0xc97
  403918:	mov	w1, #0x64e                 	// #1614
  40391c:	mov	w2, #0x1                   	// #1
  403920:	bl	402490 <fwrite@plt>
  403924:	mov	w0, #0x1                   	// #1
  403928:	bl	402140 <exit@plt>
  40392c:	stp	x29, x30, [sp, #-48]!
  403930:	stp	x22, x21, [sp, #16]
  403934:	stp	x20, x19, [sp, #32]
  403938:	mov	x29, sp
  40393c:	cbz	x0, 40394c <tigetstr@plt+0x132c>
  403940:	mov	x19, x0
  403944:	mov	w22, #0x1                   	// #1
  403948:	b	40396c <tigetstr@plt+0x134c>
  40394c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403950:	add	x0, x0, #0xbc5
  403954:	bl	4025c0 <getenv@plt>
  403958:	cmp	x0, #0x0
  40395c:	mov	x0, xzr
  403960:	cset	w22, ne  // ne = any
  403964:	bl	4023f0 <_nc_tic_dir@plt>
  403968:	mov	x19, x0
  40396c:	mov	x0, x19
  403970:	bl	4076ac <tigetstr@plt+0x508c>
  403974:	cbz	x0, 40398c <tigetstr@plt+0x136c>
  403978:	mov	x20, x0
  40397c:	bl	4023e0 <puts@plt>
  403980:	mov	x0, x20
  403984:	bl	402440 <free@plt>
  403988:	mov	x19, xzr
  40398c:	bl	402550 <_nc_home_terminfo@plt>
  403990:	cbz	x0, 4039b8 <tigetstr@plt+0x1398>
  403994:	mov	x20, x0
  403998:	bl	4076ac <tigetstr@plt+0x508c>
  40399c:	cbz	x0, 4039b4 <tigetstr@plt+0x1394>
  4039a0:	mov	x21, x0
  4039a4:	bl	4023e0 <puts@plt>
  4039a8:	mov	x0, x21
  4039ac:	bl	402440 <free@plt>
  4039b0:	b	4039b8 <tigetstr@plt+0x1398>
  4039b4:	cbz	w22, 4039d0 <tigetstr@plt+0x13b0>
  4039b8:	mov	x20, x19
  4039bc:	cbnz	x19, 4039d0 <tigetstr@plt+0x13b0>
  4039c0:	ldp	x20, x19, [sp, #32]
  4039c4:	ldp	x22, x21, [sp, #16]
  4039c8:	ldp	x29, x30, [sp], #48
  4039cc:	ret
  4039d0:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  4039d4:	ldr	x8, [x8, #3896]
  4039d8:	ldr	x0, [x8]
  4039dc:	bl	4024b0 <fflush@plt>
  4039e0:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  4039e4:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  4039e8:	ldr	x8, [x8, #3856]
  4039ec:	ldr	x9, [x9, #3968]
  4039f0:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4039f4:	add	x1, x1, #0xbce
  4039f8:	ldr	x0, [x8]
  4039fc:	ldr	x2, [x9]
  403a00:	mov	x3, x20
  403a04:	bl	4025e0 <fprintf@plt>
  403a08:	mov	w0, #0x1                   	// #1
  403a0c:	bl	402140 <exit@plt>
  403a10:	stp	x29, x30, [sp, #-80]!
  403a14:	stp	x28, x25, [sp, #16]
  403a18:	stp	x24, x23, [sp, #32]
  403a1c:	stp	x22, x21, [sp, #48]
  403a20:	stp	x20, x19, [sp, #64]
  403a24:	mov	x29, sp
  403a28:	sub	sp, sp, #0x2, lsl #12
  403a2c:	cbz	x0, 403aec <tigetstr@plt+0x14cc>
  403a30:	mov	w1, #0x2f                  	// #47
  403a34:	mov	x20, x0
  403a38:	bl	402480 <strchr@plt>
  403a3c:	cbz	x0, 403af4 <tigetstr@plt+0x14d4>
  403a40:	mov	x0, x20
  403a44:	mov	x1, xzr
  403a48:	bl	40753c <tigetstr@plt+0x4f1c>
  403a4c:	mov	x20, x0
  403a50:	mov	x0, sp
  403a54:	mov	w1, #0x2000                	// #8192
  403a58:	mov	x2, x20
  403a5c:	mov	x21, sp
  403a60:	bl	4025f0 <fgets@plt>
  403a64:	cbz	x0, 403bd0 <tigetstr@plt+0x15b0>
  403a68:	bl	402410 <__ctype_b_loc@plt>
  403a6c:	mov	x19, x0
  403a70:	mov	w22, wzr
  403a74:	sub	x23, x21, #0x1
  403a78:	b	403a9c <tigetstr@plt+0x147c>
  403a7c:	mov	x0, x21
  403a80:	bl	402440 <free@plt>
  403a84:	add	w22, w22, #0x1
  403a88:	mov	x0, sp
  403a8c:	mov	w1, #0x2000                	// #8192
  403a90:	mov	x2, x20
  403a94:	bl	4025f0 <fgets@plt>
  403a98:	cbz	x0, 403bd4 <tigetstr@plt+0x15b4>
  403a9c:	ldr	x8, [x19]
  403aa0:	mov	x0, x23
  403aa4:	ldrb	w9, [x0, #1]!
  403aa8:	ldrh	w10, [x8, x9, lsl #1]
  403aac:	tbnz	w10, #13, 403aa4 <tigetstr@plt+0x1484>
  403ab0:	cbz	w9, 403a88 <tigetstr@plt+0x1468>
  403ab4:	bl	402310 <strdup@plt>
  403ab8:	cbz	x0, 403d0c <tigetstr@plt+0x16ec>
  403abc:	mov	x21, x0
  403ac0:	bl	402110 <strlen@plt>
  403ac4:	subs	x8, x0, #0x1
  403ac8:	b.eq	403a7c <tigetstr@plt+0x145c>  // b.none
  403acc:	ldr	x9, [x19]
  403ad0:	ldrb	w10, [x21, x8]
  403ad4:	ldrh	w10, [x9, x10, lsl #1]
  403ad8:	tbz	w10, #13, 403a7c <tigetstr@plt+0x145c>
  403adc:	strb	wzr, [x21, x8]
  403ae0:	subs	x8, x8, #0x1
  403ae4:	b.ne	403ad0 <tigetstr@plt+0x14b0>  // b.any
  403ae8:	b	403a7c <tigetstr@plt+0x145c>
  403aec:	mov	x19, xzr
  403af0:	b	403cec <tigetstr@plt+0x16cc>
  403af4:	mov	w9, wzr
  403af8:	mov	w8, wzr
  403afc:	b	403b0c <tigetstr@plt+0x14ec>
  403b00:	add	w8, w8, #0x1
  403b04:	add	w9, w9, #0x1
  403b08:	cbz	w10, 403b20 <tigetstr@plt+0x1500>
  403b0c:	ldrb	w10, [x20, w9, uxtw]
  403b10:	cmp	w10, #0x2c
  403b14:	b.eq	403b00 <tigetstr@plt+0x14e0>  // b.none
  403b18:	cbz	w10, 403b00 <tigetstr@plt+0x14e0>
  403b1c:	b	403b04 <tigetstr@plt+0x14e4>
  403b20:	add	w0, w8, #0x1
  403b24:	mov	w1, #0x8                   	// #8
  403b28:	bl	4022e0 <calloc@plt>
  403b2c:	cbz	x0, 403d18 <tigetstr@plt+0x16f8>
  403b30:	mov	x19, x0
  403b34:	mov	w8, wzr
  403b38:	mov	w23, wzr
  403b3c:	mov	x22, x20
  403b40:	b	403b60 <tigetstr@plt+0x1540>
  403b44:	add	w8, w23, #0x1
  403b48:	str	x22, [x19, w23, uxtw #3]
  403b4c:	mov	w23, w8
  403b50:	add	w8, w25, #0x1
  403b54:	add	x22, x20, x8
  403b58:	add	w8, w25, #0x1
  403b5c:	cbz	w24, 403c90 <tigetstr@plt+0x1670>
  403b60:	mov	w25, w8
  403b64:	ldrb	w24, [x20, x25]
  403b68:	cmp	w24, #0x2c
  403b6c:	b.eq	403b74 <tigetstr@plt+0x1554>  // b.none
  403b70:	cbnz	w24, 403b58 <tigetstr@plt+0x1538>
  403b74:	strb	wzr, [x20, x25]
  403b78:	bl	402410 <__ctype_b_loc@plt>
  403b7c:	ldr	x8, [x0]
  403b80:	mov	x21, x0
  403b84:	sub	x0, x22, #0x1
  403b88:	ldrb	w9, [x0, #1]!
  403b8c:	ldrh	w10, [x8, x9, lsl #1]
  403b90:	tbnz	w10, #13, 403b88 <tigetstr@plt+0x1568>
  403b94:	cbz	w9, 403b50 <tigetstr@plt+0x1530>
  403b98:	bl	402310 <strdup@plt>
  403b9c:	cbz	x0, 403d0c <tigetstr@plt+0x16ec>
  403ba0:	mov	x22, x0
  403ba4:	bl	402110 <strlen@plt>
  403ba8:	subs	x8, x0, #0x1
  403bac:	b.eq	403b44 <tigetstr@plt+0x1524>  // b.none
  403bb0:	ldr	x9, [x21]
  403bb4:	ldrb	w10, [x22, x8]
  403bb8:	ldrh	w10, [x9, x10, lsl #1]
  403bbc:	tbz	w10, #13, 403b44 <tigetstr@plt+0x1524>
  403bc0:	strb	wzr, [x22, x8]
  403bc4:	subs	x8, x8, #0x1
  403bc8:	b.ne	403bb4 <tigetstr@plt+0x1594>  // b.any
  403bcc:	b	403b44 <tigetstr@plt+0x1524>
  403bd0:	mov	w22, wzr
  403bd4:	add	w0, w22, #0x1
  403bd8:	mov	w1, #0x8                   	// #8
  403bdc:	bl	4022e0 <calloc@plt>
  403be0:	cbz	x0, 403d18 <tigetstr@plt+0x16f8>
  403be4:	mov	x19, x0
  403be8:	mov	x0, x20
  403bec:	bl	402300 <rewind@plt>
  403bf0:	mov	x0, sp
  403bf4:	mov	w1, #0x2000                	// #8192
  403bf8:	mov	x2, x20
  403bfc:	mov	x22, sp
  403c00:	bl	4025f0 <fgets@plt>
  403c04:	cbz	x0, 403c88 <tigetstr@plt+0x1668>
  403c08:	bl	402410 <__ctype_b_loc@plt>
  403c0c:	mov	x21, x0
  403c10:	mov	w23, wzr
  403c14:	sub	x24, x22, #0x1
  403c18:	b	403c38 <tigetstr@plt+0x1618>
  403c1c:	str	x22, [x19, w23, uxtw #3]
  403c20:	add	w23, w23, #0x1
  403c24:	mov	x0, sp
  403c28:	mov	w1, #0x2000                	// #8192
  403c2c:	mov	x2, x20
  403c30:	bl	4025f0 <fgets@plt>
  403c34:	cbz	x0, 403c88 <tigetstr@plt+0x1668>
  403c38:	ldr	x8, [x21]
  403c3c:	mov	x0, x24
  403c40:	ldrb	w9, [x0, #1]!
  403c44:	ldrh	w10, [x8, x9, lsl #1]
  403c48:	tbnz	w10, #13, 403c40 <tigetstr@plt+0x1620>
  403c4c:	cbz	w9, 403c24 <tigetstr@plt+0x1604>
  403c50:	bl	402310 <strdup@plt>
  403c54:	cbz	x0, 403d0c <tigetstr@plt+0x16ec>
  403c58:	mov	x22, x0
  403c5c:	bl	402110 <strlen@plt>
  403c60:	subs	x8, x0, #0x1
  403c64:	b.eq	403c1c <tigetstr@plt+0x15fc>  // b.none
  403c68:	ldr	x9, [x21]
  403c6c:	ldrb	w10, [x22, x8]
  403c70:	ldrh	w10, [x9, x10, lsl #1]
  403c74:	tbz	w10, #13, 403c1c <tigetstr@plt+0x15fc>
  403c78:	strb	wzr, [x22, x8]
  403c7c:	subs	x8, x8, #0x1
  403c80:	b.ne	403c6c <tigetstr@plt+0x164c>  // b.any
  403c84:	b	403c1c <tigetstr@plt+0x15fc>
  403c88:	mov	x0, x20
  403c8c:	bl	402210 <fclose@plt>
  403c90:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403c94:	ldrb	w8, [x8, #760]
  403c98:	cmp	w8, #0x1
  403c9c:	b.ne	403cec <tigetstr@plt+0x16cc>  // b.any
  403ca0:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  403ca4:	ldr	x3, [x22, #728]
  403ca8:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403cac:	add	x0, x0, #0xbf4
  403cb0:	mov	w1, #0x1f                  	// #31
  403cb4:	mov	w2, #0x1                   	// #1
  403cb8:	bl	402490 <fwrite@plt>
  403cbc:	ldr	x3, [x19]
  403cc0:	cbz	x3, 403cec <tigetstr@plt+0x16cc>
  403cc4:	adrp	x21, 40d000 <tigetstr@plt+0xa9e0>
  403cc8:	mov	w20, #0x1                   	// #1
  403ccc:	add	x21, x21, #0xc14
  403cd0:	ldr	x0, [x22, #728]
  403cd4:	mov	x1, x21
  403cd8:	mov	w2, w20
  403cdc:	bl	4025e0 <fprintf@plt>
  403ce0:	ldr	x3, [x19, w20, uxtw #3]
  403ce4:	add	w20, w20, #0x1
  403ce8:	cbnz	x3, 403cd0 <tigetstr@plt+0x16b0>
  403cec:	mov	x0, x19
  403cf0:	add	sp, sp, #0x2, lsl #12
  403cf4:	ldp	x20, x19, [sp, #64]
  403cf8:	ldp	x22, x21, [sp, #48]
  403cfc:	ldp	x24, x23, [sp, #32]
  403d00:	ldp	x28, x25, [sp, #16]
  403d04:	ldp	x29, x30, [sp], #80
  403d08:	ret
  403d0c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403d10:	add	x0, x0, #0xc1b
  403d14:	bl	407690 <tigetstr@plt+0x5070>
  403d18:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403d1c:	add	x0, x0, #0xbe6
  403d20:	bl	407690 <tigetstr@plt+0x5070>
  403d24:	stp	x29, x30, [sp, #-96]!
  403d28:	stp	x28, x27, [sp, #16]
  403d2c:	stp	x26, x25, [sp, #32]
  403d30:	stp	x24, x23, [sp, #48]
  403d34:	stp	x22, x21, [sp, #64]
  403d38:	stp	x20, x19, [sp, #80]
  403d3c:	mov	x29, sp
  403d40:	sub	sp, sp, #0x250
  403d44:	str	w1, [sp, #28]
  403d48:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  403d4c:	ldr	x8, [x8, #3960]
  403d50:	mov	x25, x0
  403d54:	str	x0, [sp, #56]
  403d58:	ldr	w8, [x8]
  403d5c:	cmp	w8, #0x1
  403d60:	b.ne	403d70 <tigetstr@plt+0x1750>  // b.any
  403d64:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  403d68:	ldrb	w8, [x8, #740]
  403d6c:	cbnz	w8, 4044f0 <tigetstr@plt+0x1ed0>
  403d70:	ldrh	w19, [x25, #60]
  403d74:	mov	w1, #0x1                   	// #1
  403d78:	add	x0, x19, #0x1
  403d7c:	bl	4022e0 <calloc@plt>
  403d80:	mov	w8, #0x18                  	// #24
  403d84:	orr	x9, xzr, #0x18
  403d88:	str	x0, [sp, #48]
  403d8c:	madd	x0, x19, x8, x9
  403d90:	bl	402230 <malloc@plt>
  403d94:	cbz	x0, 407524 <tigetstr@plt+0x4f04>
  403d98:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  403d9c:	ldr	x9, [x9, #3952]
  403da0:	mov	x21, x0
  403da4:	ldr	w14, [x9, #4]
  403da8:	cbz	w14, 403e14 <tigetstr@plt+0x17f4>
  403dac:	adrp	x13, 421000 <tigetstr@plt+0x1e9e0>
  403db0:	ldr	x10, [x25, #32]
  403db4:	ldr	x13, [x13, #4000]
  403db8:	ldr	x18, [sp, #48]
  403dbc:	mov	x15, xzr
  403dc0:	mov	w8, wzr
  403dc4:	mov	w11, #0x1                   	// #1
  403dc8:	mov	w12, #0x18                  	// #24
  403dcc:	b	403de4 <tigetstr@plt+0x17c4>
  403dd0:	add	x14, x9, w11, uxtw #3
  403dd4:	ldr	w14, [x14, #4]
  403dd8:	mov	w15, w11
  403ddc:	add	w11, w11, #0x1
  403de0:	cbz	w14, 403e1c <tigetstr@plt+0x17fc>
  403de4:	lsl	x15, x15, #3
  403de8:	ldr	w15, [x9, x15]
  403dec:	ldr	x16, [x10, x15, lsl #3]
  403df0:	add	x17, x16, #0x1
  403df4:	cmp	x17, #0x2
  403df8:	b.cc	403dd0 <tigetstr@plt+0x17b0>  // b.lo, b.ul, b.last
  403dfc:	ldr	x15, [x13, x15, lsl #3]
  403e00:	smaddl	x17, w8, w12, x21
  403e04:	add	w8, w8, #0x1
  403e08:	str	w14, [x17]
  403e0c:	stp	x15, x16, [x17, #8]
  403e10:	b	403dd0 <tigetstr@plt+0x17b0>
  403e14:	ldr	x18, [sp, #48]
  403e18:	mov	w8, wzr
  403e1c:	cmp	w19, #0x19f
  403e20:	b.cc	403ea0 <tigetstr@plt+0x1880>  // b.lo, b.ul, b.last
  403e24:	ldrh	w13, [x25, #66]
  403e28:	ldrh	w14, [x25, #64]
  403e2c:	ldrh	w15, [x25, #62]
  403e30:	ldr	x9, [x25, #48]
  403e34:	mov	w10, #0x19e                 	// #414
  403e38:	add	w13, w13, w14
  403e3c:	add	w13, w13, w15
  403e40:	sub	w13, w13, w19
  403e44:	add	w13, w13, #0x19e
  403e48:	mov	w11, #0x18                  	// #24
  403e4c:	mov	w12, #0xffffffff            	// #-1
  403e50:	lsl	x13, x13, #32
  403e54:	mov	x14, #0x100000000           	// #4294967296
  403e58:	b	403e6c <tigetstr@plt+0x184c>
  403e5c:	add	x10, x10, #0x1
  403e60:	cmp	x19, x10
  403e64:	add	x13, x13, x14
  403e68:	b.eq	403ea0 <tigetstr@plt+0x1880>  // b.none
  403e6c:	asr	x15, x13, #29
  403e70:	ldr	x15, [x9, x15]
  403e74:	ldrb	w16, [x15]
  403e78:	cmp	w16, #0x6b
  403e7c:	b.ne	403e5c <tigetstr@plt+0x183c>  // b.any
  403e80:	smaddl	x16, w8, w11, x21
  403e84:	str	w12, [x16]
  403e88:	str	x15, [x16, #8]
  403e8c:	ldr	x15, [x25, #32]
  403e90:	add	w8, w8, #0x1
  403e94:	ldr	x15, [x15, x10, lsl #3]
  403e98:	str	x15, [x16, #16]
  403e9c:	b	403e5c <tigetstr@plt+0x183c>
  403ea0:	mov	w9, #0x18                  	// #24
  403ea4:	smull	x8, w8, w9
  403ea8:	str	wzr, [x21, x8]
  403eac:	cbz	x18, 407530 <tigetstr@plt+0x4f10>
  403eb0:	ldr	w28, [x21]
  403eb4:	cbz	w28, 4044dc <tigetstr@plt+0x1ebc>
  403eb8:	ldr	x9, [sp, #48]
  403ebc:	mov	x27, xzr
  403ec0:	mov	w26, wzr
  403ec4:	mov	w23, #0x2                   	// #2
  403ec8:	mov	w24, #0x18                  	// #24
  403ecc:	str	wzr, [sp, #24]
  403ed0:	b	403ef4 <tigetstr@plt+0x18d4>
  403ed4:	ldr	w8, [sp, #40]
  403ed8:	tbz	w8, #0, 403f34 <tigetstr@plt+0x1914>
  403edc:	add	w27, w26, #0x1
  403ee0:	umull	x8, w27, w24
  403ee4:	ldr	w28, [x21, x8]
  403ee8:	add	w23, w23, #0x1
  403eec:	mov	w26, w27
  403ef0:	cbz	w28, 404160 <tigetstr@plt+0x1b40>
  403ef4:	madd	x8, x27, x24, x21
  403ef8:	ldr	x22, [x8, #16]
  403efc:	add	x8, x22, #0x1
  403f00:	cmp	x8, #0x2
  403f04:	b.cc	403edc <tigetstr@plt+0x18bc>  // b.lo, b.ul, b.last
  403f08:	add	w19, w26, #0x1
  403f0c:	umull	x8, w19, w24
  403f10:	ldr	w25, [x21, x8]
  403f14:	cbz	w25, 403edc <tigetstr@plt+0x18bc>
  403f18:	madd	x8, x27, x24, x21
  403f1c:	add	x8, x8, #0x8
  403f20:	str	x8, [sp, #32]
  403f24:	mov	w8, #0x1                   	// #1
  403f28:	mov	w20, w23
  403f2c:	str	w8, [sp, #40]
  403f30:	b	403f80 <tigetstr@plt+0x1960>
  403f34:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  403f38:	ldr	x8, [x8, #3856]
  403f3c:	mov	w0, #0xa                   	// #10
  403f40:	ldr	x1, [x8]
  403f44:	bl	4021b0 <fputc@plt>
  403f48:	ldr	x9, [sp, #48]
  403f4c:	b	403edc <tigetstr@plt+0x18bc>
  403f50:	madd	x8, x19, x24, x21
  403f54:	ldr	x2, [x8, #8]
  403f58:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  403f5c:	add	x1, x1, #0x88
  403f60:	bl	4025e0 <fprintf@plt>
  403f64:	str	wzr, [sp, #40]
  403f68:	ldr	x9, [sp, #48]
  403f6c:	umull	x8, w20, w24
  403f70:	ldr	w25, [x21, x8]
  403f74:	mov	w19, w20
  403f78:	add	w20, w20, #0x1
  403f7c:	cbz	w25, 403ed4 <tigetstr@plt+0x18b4>
  403f80:	madd	x8, x19, x24, x21
  403f84:	ldr	x1, [x8, #16]
  403f88:	add	x8, x1, #0x1
  403f8c:	cmp	x8, #0x2
  403f90:	b.cc	403f6c <tigetstr@plt+0x194c>  // b.lo, b.ul, b.last
  403f94:	ldrb	w8, [x9, x19]
  403f98:	cbnz	w8, 403f6c <tigetstr@plt+0x194c>
  403f9c:	mov	x0, x22
  403fa0:	bl	4024e0 <_nc_capcmp@plt>
  403fa4:	cbnz	w0, 403f68 <tigetstr@plt+0x1948>
  403fa8:	ldr	x8, [sp, #48]
  403fac:	mov	w9, #0x1                   	// #1
  403fb0:	strb	w9, [x8, x27]
  403fb4:	strb	w9, [x8, x19]
  403fb8:	ldr	w8, [sp, #40]
  403fbc:	tbz	w8, #0, 404044 <tigetstr@plt+0x1a24>
  403fc0:	ldr	w8, [sp, #24]
  403fc4:	tbnz	w8, #0, 403fd4 <tigetstr@plt+0x19b4>
  403fc8:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403fcc:	add	x0, x0, #0xf94
  403fd0:	bl	402470 <_nc_warning@plt>
  403fd4:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  403fd8:	ldr	x8, [x8, #3856]
  403fdc:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403fe0:	mov	w1, #0x3                   	// #3
  403fe4:	mov	w2, #0x1                   	// #1
  403fe8:	ldr	x3, [x8]
  403fec:	add	x0, x0, #0xfc1
  403ff0:	bl	402490 <fwrite@plt>
  403ff4:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  403ff8:	ldr	x8, [x8, #3856]
  403ffc:	cmp	w28, #0x1
  404000:	ldr	x0, [x8]
  404004:	b.lt	4040b8 <tigetstr@plt+0x1a98>  // b.tstop
  404008:	str	x0, [sp, #40]
  40400c:	mov	w0, w28
  404010:	bl	402330 <keyname@plt>
  404014:	mov	x2, x0
  404018:	ldr	x0, [sp, #40]
  40401c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404020:	add	x1, x1, #0x482
  404024:	bl	4025e0 <fprintf@plt>
  404028:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  40402c:	ldr	x8, [x8, #3856]
  404030:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404034:	add	x1, x1, #0x75
  404038:	ldr	x0, [x8]
  40403c:	ldr	x8, [sp, #32]
  404040:	b	4040c4 <tigetstr@plt+0x1aa4>
  404044:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  404048:	ldr	x8, [x8, #3856]
  40404c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  404050:	mov	w1, #0x2                   	// #2
  404054:	mov	w2, #0x1                   	// #1
  404058:	ldr	x3, [x8]
  40405c:	add	x0, x0, #0xfd5
  404060:	bl	402490 <fwrite@plt>
  404064:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  404068:	ldr	x8, [x8, #3856]
  40406c:	cmp	w25, #0x1
  404070:	ldr	x0, [x8]
  404074:	b.lt	403f50 <tigetstr@plt+0x1930>  // b.tstop
  404078:	str	x0, [sp, #40]
  40407c:	mov	w0, w25
  404080:	bl	402330 <keyname@plt>
  404084:	mov	x2, x0
  404088:	ldr	x0, [sp, #40]
  40408c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404090:	add	x1, x1, #0x482
  404094:	bl	4025e0 <fprintf@plt>
  404098:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  40409c:	ldr	x8, [x8, #3856]
  4040a0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4040a4:	add	x1, x1, #0x75
  4040a8:	ldr	x0, [x8]
  4040ac:	madd	x8, x19, x24, x21
  4040b0:	ldr	x2, [x8, #8]
  4040b4:	b	403f60 <tigetstr@plt+0x1940>
  4040b8:	ldr	x8, [sp, #32]
  4040bc:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4040c0:	add	x1, x1, #0x88
  4040c4:	ldr	x2, [x8]
  4040c8:	bl	4025e0 <fprintf@plt>
  4040cc:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  4040d0:	ldr	x8, [x8, #3856]
  4040d4:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4040d8:	mov	w1, #0xf                   	// #15
  4040dc:	mov	w2, #0x1                   	// #1
  4040e0:	ldr	x3, [x8]
  4040e4:	add	x0, x0, #0xfc5
  4040e8:	bl	402490 <fwrite@plt>
  4040ec:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  4040f0:	ldr	x8, [x8, #3856]
  4040f4:	cmp	w25, #0x1
  4040f8:	ldr	x0, [x8]
  4040fc:	b.lt	40413c <tigetstr@plt+0x1b1c>  // b.tstop
  404100:	str	x0, [sp, #40]
  404104:	mov	w0, w25
  404108:	mov	x25, x8
  40410c:	bl	402330 <keyname@plt>
  404110:	mov	x2, x0
  404114:	ldr	x0, [sp, #40]
  404118:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40411c:	add	x1, x1, #0x482
  404120:	bl	4025e0 <fprintf@plt>
  404124:	madd	x8, x19, x24, x21
  404128:	ldr	x0, [x25]
  40412c:	ldr	x2, [x8, #8]
  404130:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404134:	add	x1, x1, #0x75
  404138:	b	40414c <tigetstr@plt+0x1b2c>
  40413c:	madd	x8, x19, x24, x21
  404140:	ldr	x2, [x8, #8]
  404144:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404148:	add	x1, x1, #0x88
  40414c:	bl	4025e0 <fprintf@plt>
  404150:	mov	w8, #0x1                   	// #1
  404154:	str	wzr, [sp, #40]
  404158:	str	w8, [sp, #24]
  40415c:	b	403f68 <tigetstr@plt+0x1948>
  404160:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404164:	ldrb	w8, [x8, #761]
  404168:	cmp	w8, #0x1
  40416c:	b.ne	4044dc <tigetstr@plt+0x1ebc>  // b.any
  404170:	adrp	x26, 40d000 <tigetstr@plt+0xa9e0>
  404174:	adrp	x22, 40d000 <tigetstr@plt+0xa9e0>
  404178:	adrp	x24, 40d000 <tigetstr@plt+0xa9e0>
  40417c:	adrp	x20, 40d000 <tigetstr@plt+0xa9e0>
  404180:	adrp	x19, 40d000 <tigetstr@plt+0xa9e0>
  404184:	adrp	x10, 40d000 <tigetstr@plt+0xa9e0>
  404188:	mov	x8, xzr
  40418c:	mov	w25, #0x1                   	// #1
  404190:	mov	w28, #0x18                  	// #24
  404194:	add	x26, x26, #0xfd8
  404198:	add	x22, x22, #0xfdc
  40419c:	add	x24, x24, #0xfe5
  4041a0:	add	x20, x20, #0xfea
  4041a4:	add	x19, x19, #0xfef
  4041a8:	add	x10, x10, #0xff4
  4041ac:	b	4041f8 <tigetstr@plt+0x1bd8>
  4041b0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4041b4:	add	x0, x0, #0x46
  4041b8:	mov	x1, x27
  4041bc:	bl	402470 <_nc_warning@plt>
  4041c0:	adrp	x20, 40d000 <tigetstr@plt+0xa9e0>
  4041c4:	adrp	x24, 40d000 <tigetstr@plt+0xa9e0>
  4041c8:	adrp	x19, 40d000 <tigetstr@plt+0xa9e0>
  4041cc:	adrp	x22, 40d000 <tigetstr@plt+0xa9e0>
  4041d0:	add	x20, x20, #0xfea
  4041d4:	add	x24, x24, #0xfe5
  4041d8:	add	x19, x19, #0xfef
  4041dc:	mov	x10, x23
  4041e0:	add	x22, x22, #0xfdc
  4041e4:	umull	x8, w25, w28
  4041e8:	ldr	w9, [x21, x8]
  4041ec:	mov	w8, w25
  4041f0:	add	w25, w25, #0x1
  4041f4:	cbz	w9, 4044dc <tigetstr@plt+0x1ebc>
  4041f8:	madd	x8, x8, x28, x21
  4041fc:	ldr	x9, [x8, #16]
  404200:	add	x9, x9, #0x1
  404204:	cmp	x9, #0x2
  404208:	b.cc	4041e4 <tigetstr@plt+0x1bc4>  // b.lo, b.ul, b.last
  40420c:	ldr	x27, [x8, #8]
  404210:	mov	w2, #0x3                   	// #3
  404214:	mov	x1, x26
  404218:	mov	x23, x10
  40421c:	mov	x0, x27
  404220:	bl	402250 <strncmp@plt>
  404224:	cbz	w0, 404320 <tigetstr@plt+0x1d00>
  404228:	mov	w2, #0x3                   	// #3
  40422c:	mov	x0, x27
  404230:	mov	x1, x22
  404234:	bl	402250 <strncmp@plt>
  404238:	cbz	w0, 404340 <tigetstr@plt+0x1d20>
  40423c:	mov	w2, #0x4                   	// #4
  404240:	mov	x0, x27
  404244:	mov	x1, x24
  404248:	bl	402250 <strncmp@plt>
  40424c:	cbz	w0, 404360 <tigetstr@plt+0x1d40>
  404250:	mov	w2, #0x4                   	// #4
  404254:	mov	x0, x27
  404258:	mov	x1, x20
  40425c:	bl	402250 <strncmp@plt>
  404260:	cbz	w0, 404384 <tigetstr@plt+0x1d64>
  404264:	mov	w2, #0x4                   	// #4
  404268:	mov	x0, x27
  40426c:	mov	x1, x19
  404270:	bl	402250 <strncmp@plt>
  404274:	cbz	w0, 4043a8 <tigetstr@plt+0x1d88>
  404278:	mov	w2, #0x4                   	// #4
  40427c:	mov	x0, x27
  404280:	mov	x1, x23
  404284:	mov	x22, x23
  404288:	bl	402250 <strncmp@plt>
  40428c:	cbz	w0, 4043cc <tigetstr@plt+0x1dac>
  404290:	adrp	x26, 40d000 <tigetstr@plt+0xa9e0>
  404294:	add	x26, x26, #0xff9
  404298:	mov	w2, #0x4                   	// #4
  40429c:	mov	x0, x27
  4042a0:	mov	x1, x26
  4042a4:	bl	402250 <strncmp@plt>
  4042a8:	adrp	x22, 40d000 <tigetstr@plt+0xa9e0>
  4042ac:	add	x22, x22, #0xfdc
  4042b0:	cbz	w0, 4043ec <tigetstr@plt+0x1dcc>
  4042b4:	adrp	x26, 40d000 <tigetstr@plt+0xa9e0>
  4042b8:	add	x26, x26, #0xffe
  4042bc:	mov	w2, #0x4                   	// #4
  4042c0:	mov	x0, x27
  4042c4:	mov	x1, x26
  4042c8:	bl	402250 <strncmp@plt>
  4042cc:	cbz	w0, 40440c <tigetstr@plt+0x1dec>
  4042d0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4042d4:	mov	w2, #0x3                   	// #3
  4042d8:	mov	x0, x27
  4042dc:	add	x1, x1, #0x3
  4042e0:	bl	402250 <strncmp@plt>
  4042e4:	adrp	x26, 40d000 <tigetstr@plt+0xa9e0>
  4042e8:	mov	x10, x23
  4042ec:	add	x26, x26, #0xfd8
  4042f0:	cbnz	w0, 4041e4 <tigetstr@plt+0x1bc4>
  4042f4:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4042f8:	mov	x0, x27
  4042fc:	add	x1, x1, #0x3
  404300:	bl	402400 <strcmp@plt>
  404304:	mov	x10, x23
  404308:	cbz	w0, 4041e4 <tigetstr@plt+0x1bc4>
  40430c:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  404310:	mov	w19, #0x8                   	// #8
  404314:	add	x22, x22, #0x3
  404318:	mov	w20, #0x8                   	// #8
  40431c:	b	404358 <tigetstr@plt+0x1d38>
  404320:	mov	x0, x27
  404324:	mov	x1, x26
  404328:	bl	402400 <strcmp@plt>
  40432c:	cbz	w0, 404228 <tigetstr@plt+0x1c08>
  404330:	mov	x19, xzr
  404334:	mov	w20, wzr
  404338:	mov	x22, x26
  40433c:	b	404358 <tigetstr@plt+0x1d38>
  404340:	mov	x0, x27
  404344:	mov	x1, x22
  404348:	bl	402400 <strcmp@plt>
  40434c:	cbz	w0, 40423c <tigetstr@plt+0x1c1c>
  404350:	mov	w19, #0x1                   	// #1
  404354:	mov	w20, #0x1                   	// #1
  404358:	mov	w8, #0x3                   	// #3
  40435c:	b	404434 <tigetstr@plt+0x1e14>
  404360:	mov	x0, x27
  404364:	mov	x1, x24
  404368:	bl	402400 <strcmp@plt>
  40436c:	cbz	w0, 404250 <tigetstr@plt+0x1c30>
  404370:	mov	w19, #0x2                   	// #2
  404374:	mov	x22, x24
  404378:	mov	w20, #0x2                   	// #2
  40437c:	mov	w8, #0x4                   	// #4
  404380:	b	404434 <tigetstr@plt+0x1e14>
  404384:	mov	x0, x27
  404388:	mov	x1, x20
  40438c:	bl	402400 <strcmp@plt>
  404390:	cbz	w0, 404264 <tigetstr@plt+0x1c44>
  404394:	mov	w19, #0x3                   	// #3
  404398:	mov	x22, x20
  40439c:	mov	w20, #0x3                   	// #3
  4043a0:	mov	w8, #0x4                   	// #4
  4043a4:	b	404434 <tigetstr@plt+0x1e14>
  4043a8:	mov	x0, x27
  4043ac:	mov	x1, x19
  4043b0:	bl	402400 <strcmp@plt>
  4043b4:	cbz	w0, 404278 <tigetstr@plt+0x1c58>
  4043b8:	mov	x22, x19
  4043bc:	mov	w19, #0x4                   	// #4
  4043c0:	mov	w20, #0x4                   	// #4
  4043c4:	mov	w8, #0x4                   	// #4
  4043c8:	b	404434 <tigetstr@plt+0x1e14>
  4043cc:	mov	x0, x27
  4043d0:	mov	x1, x22
  4043d4:	bl	402400 <strcmp@plt>
  4043d8:	cbz	w0, 404290 <tigetstr@plt+0x1c70>
  4043dc:	mov	w19, #0x5                   	// #5
  4043e0:	mov	w20, #0x5                   	// #5
  4043e4:	mov	w8, #0x4                   	// #4
  4043e8:	b	404434 <tigetstr@plt+0x1e14>
  4043ec:	mov	x0, x27
  4043f0:	mov	x1, x26
  4043f4:	bl	402400 <strcmp@plt>
  4043f8:	cbz	w0, 4042b4 <tigetstr@plt+0x1c94>
  4043fc:	mov	w19, #0x6                   	// #6
  404400:	mov	x22, x26
  404404:	mov	w20, #0x6                   	// #6
  404408:	b	404428 <tigetstr@plt+0x1e08>
  40440c:	mov	x0, x27
  404410:	mov	x1, x26
  404414:	bl	402400 <strcmp@plt>
  404418:	cbz	w0, 4042d0 <tigetstr@plt+0x1cb0>
  40441c:	mov	w19, #0x7                   	// #7
  404420:	mov	x22, x26
  404424:	mov	w20, #0x7                   	// #7
  404428:	adrp	x26, 40d000 <tigetstr@plt+0xa9e0>
  40442c:	mov	w8, #0x4                   	// #4
  404430:	add	x26, x26, #0xfd8
  404434:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404438:	add	x0, x27, x8
  40443c:	add	x2, sp, #0x140
  404440:	add	x3, sp, #0x40
  404444:	add	x1, x1, #0x865
  404448:	bl	402540 <__isoc99_sscanf@plt>
  40444c:	cmp	w0, #0x1
  404450:	b.ne	4041b0 <tigetstr@plt+0x1b90>  // b.any
  404454:	ldr	w8, [sp, #320]
  404458:	subs	w8, w8, #0x2
  40445c:	b.ne	404498 <tigetstr@plt+0x1e78>  // b.any
  404460:	cmp	w20, #0x8
  404464:	b.eq	404470 <tigetstr@plt+0x1e50>  // b.none
  404468:	cmp	w20, #0x1
  40446c:	b.ne	404480 <tigetstr@plt+0x1e60>  // b.any
  404470:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  404474:	add	x8, x8, #0xb80
  404478:	add	x8, x8, x19, lsl #4
  40447c:	ldr	x22, [x8, #8]
  404480:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404484:	add	x0, x0, #0xb
  404488:	mov	x1, x22
  40448c:	mov	x2, x27
  404490:	bl	402470 <_nc_warning@plt>
  404494:	b	4041c0 <tigetstr@plt+0x1ba0>
  404498:	adrp	x20, 40d000 <tigetstr@plt+0xa9e0>
  40449c:	adrp	x24, 40d000 <tigetstr@plt+0xa9e0>
  4044a0:	adrp	x19, 40d000 <tigetstr@plt+0xa9e0>
  4044a4:	adrp	x22, 40d000 <tigetstr@plt+0xa9e0>
  4044a8:	cmp	w8, #0xe
  4044ac:	add	x20, x20, #0xfea
  4044b0:	add	x24, x24, #0xfe5
  4044b4:	add	x19, x19, #0xfef
  4044b8:	mov	x10, x23
  4044bc:	add	x22, x22, #0xfdc
  4044c0:	b.cc	4041e4 <tigetstr@plt+0x1bc4>  // b.lo, b.ul, b.last
  4044c4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4044c8:	add	x0, x0, #0x2a
  4044cc:	mov	x1, x27
  4044d0:	bl	402470 <_nc_warning@plt>
  4044d4:	mov	x10, x23
  4044d8:	b	4041e4 <tigetstr@plt+0x1bc4>
  4044dc:	mov	x0, x21
  4044e0:	bl	402440 <free@plt>
  4044e4:	ldr	x0, [sp, #48]
  4044e8:	bl	402440 <free@plt>
  4044ec:	ldr	x25, [sp, #56]
  4044f0:	ldrh	w8, [x25, #60]
  4044f4:	cbz	w8, 4051f0 <tigetstr@plt+0x2bd0>
  4044f8:	mov	x22, xzr
  4044fc:	b	404524 <tigetstr@plt+0x1f04>
  404500:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404504:	add	x0, x0, #0x35f
  404508:	mov	x1, x25
  40450c:	bl	402470 <_nc_warning@plt>
  404510:	ldr	x25, [sp, #56]
  404514:	add	x22, x22, #0x1
  404518:	ldrh	w8, [x25, #60]
  40451c:	cmp	x22, x8
  404520:	b.cs	4051f0 <tigetstr@plt+0x2bd0>  // b.hs, b.nlast
  404524:	ldr	x9, [x25, #32]
  404528:	ldr	x24, [x9, x22, lsl #3]
  40452c:	add	x9, x24, #0x1
  404530:	cmp	x9, #0x2
  404534:	b.cc	404510 <tigetstr@plt+0x1ef0>  // b.lo, b.ul, b.last
  404538:	cmp	x22, #0x19e
  40453c:	b.cc	404578 <tigetstr@plt+0x1f58>  // b.lo, b.ul, b.last
  404540:	ldr	x12, [sp, #56]
  404544:	and	x8, x8, #0xffff
  404548:	sub	w8, w22, w8
  40454c:	mov	w19, #0x1                   	// #1
  404550:	ldrh	w10, [x12, #66]
  404554:	ldrh	w11, [x12, #64]
  404558:	ldr	x9, [x12, #48]
  40455c:	ldrh	w12, [x12, #62]
  404560:	add	w8, w8, w10
  404564:	add	w8, w8, w11
  404568:	add	w8, w8, w12
  40456c:	sbfiz	x8, x8, #3, #32
  404570:	ldr	x25, [x9, x8]
  404574:	b	4045f8 <tigetstr@plt+0x1fd8>
  404578:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  40457c:	ldr	x8, [x8, #4000]
  404580:	adrp	x23, 40d000 <tigetstr@plt+0xa9e0>
  404584:	add	x23, x23, #0x69c
  404588:	ldr	x25, [x8, x22, lsl #3]
  40458c:	ldrb	w8, [x25]
  404590:	cmp	w8, #0x75
  404594:	b.ne	4045b0 <tigetstr@plt+0x1f90>  // b.any
  404598:	ldrb	w9, [x25, #1]
  40459c:	sub	w9, w9, #0x30
  4045a0:	cmp	w9, #0x9
  4045a4:	b.hi	4045b0 <tigetstr@plt+0x1f90>  // b.pmore
  4045a8:	ldrb	w9, [x25, #2]
  4045ac:	cbz	w9, 4045d8 <tigetstr@plt+0x1fb8>
  4045b0:	cmp	w8, #0x6b
  4045b4:	b.eq	4045e0 <tigetstr@plt+0x1fc0>  // b.none
  4045b8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4045bc:	ldrb	w8, [x8, #761]
  4045c0:	cbz	w8, 4045e0 <tigetstr@plt+0x1fc0>
  4045c4:	mov	x0, x25
  4045c8:	bl	402420 <_nc_find_user_entry@plt>
  4045cc:	cbz	x0, 4045e0 <tigetstr@plt+0x1fc0>
  4045d0:	ldr	w8, [x0, #12]
  4045d4:	tbnz	w8, #31, 4045e0 <tigetstr@plt+0x1fc0>
  4045d8:	mov	w19, wzr
  4045dc:	b	404600 <tigetstr@plt+0x1fe0>
  4045e0:	adrp	x8, 40d000 <tigetstr@plt+0xa9e0>
  4045e4:	add	x8, x8, #0x2e6
  4045e8:	ldrsh	w8, [x8, x22, lsl #1]
  4045ec:	cmp	w8, #0x1
  4045f0:	b.lt	404964 <tigetstr@plt+0x2344>  // b.tstop
  4045f4:	mov	w19, wzr
  4045f8:	adrp	x23, 40d000 <tigetstr@plt+0xa9e0>
  4045fc:	add	x23, x23, #0x69c
  404600:	mov	x21, xzr
  404604:	add	x20, x23, x21
  404608:	mov	x0, x25
  40460c:	mov	x1, x20
  404610:	bl	402400 <strcmp@plt>
  404614:	cbz	w0, 40462c <tigetstr@plt+0x200c>
  404618:	add	x21, x21, #0x10
  40461c:	cmp	x21, #0x400
  404620:	b.ne	404604 <tigetstr@plt+0x1fe4>  // b.any
  404624:	mov	w26, wzr
  404628:	b	404630 <tigetstr@plt+0x2010>
  40462c:	ldr	w26, [x20, #12]
  404630:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404634:	mov	x0, x25
  404638:	add	x1, x1, #0x99
  40463c:	bl	402400 <strcmp@plt>
  404640:	cbnz	w0, 40465c <tigetstr@plt+0x203c>
  404644:	ldr	x8, [sp, #56]
  404648:	ldr	x8, [x8, #32]
  40464c:	ldr	x8, [x8, #2760]
  404650:	cmp	x8, #0x0
  404654:	mov	w8, #0x2                   	// #2
  404658:	csel	w26, w8, w26, eq  // eq = none
  40465c:	mov	w21, wzr
  404660:	mov	x20, x24
  404664:	strb	wzr, [sp, #72]
  404668:	str	xzr, [sp, #64]
  40466c:	b	404678 <tigetstr@plt+0x2058>
  404670:	cbz	w8, 4046e8 <tigetstr@plt+0x20c8>
  404674:	add	x20, x20, #0x1
  404678:	ldrb	w8, [x20]
  40467c:	cmp	w8, #0x25
  404680:	b.ne	404670 <tigetstr@plt+0x2050>  // b.any
  404684:	mov	x8, x20
  404688:	ldrb	w9, [x8, #1]!
  40468c:	cmp	w9, #0x70
  404690:	b.eq	4046a4 <tigetstr@plt+0x2084>  // b.none
  404694:	cbz	w9, 4046d8 <tigetstr@plt+0x20b8>
  404698:	mov	x20, x8
  40469c:	add	x20, x8, #0x1
  4046a0:	b	404678 <tigetstr@plt+0x2058>
  4046a4:	ldrb	w23, [x20, #2]!
  4046a8:	cbz	w23, 404744 <tigetstr@plt+0x2124>
  4046ac:	bl	402410 <__ctype_b_loc@plt>
  4046b0:	ldr	x8, [x0]
  4046b4:	ldrh	w8, [x8, w23, uxtw #1]
  4046b8:	tbz	w8, #11, 404744 <tigetstr@plt+0x2124>
  4046bc:	sub	x8, x23, #0x30
  4046c0:	cmp	w8, w21
  4046c4:	csel	w21, w8, w21, gt
  4046c8:	add	x9, sp, #0x40
  4046cc:	mov	w10, #0x1                   	// #1
  4046d0:	strb	w10, [x9, x8]
  4046d4:	b	404674 <tigetstr@plt+0x2054>
  4046d8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4046dc:	add	x0, x0, #0x9f
  4046e0:	mov	x1, x25
  4046e4:	bl	402470 <_nc_warning@plt>
  4046e8:	cbz	w19, 4047c4 <tigetstr@plt+0x21a4>
  4046ec:	ldrb	w8, [x25]
  4046f0:	cmp	w8, #0x75
  4046f4:	b.ne	404710 <tigetstr@plt+0x20f0>  // b.any
  4046f8:	ldrb	w9, [x25, #1]
  4046fc:	sub	w10, w9, #0x30
  404700:	cmp	w10, #0x9
  404704:	b.hi	404710 <tigetstr@plt+0x20f0>  // b.pmore
  404708:	ldrb	w10, [x25, #2]
  40470c:	cbz	w10, 404784 <tigetstr@plt+0x2164>
  404710:	cmp	w8, #0x6b
  404714:	mov	w3, #0xffffffff            	// #-1
  404718:	b.eq	40475c <tigetstr@plt+0x213c>  // b.none
  40471c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404720:	ldrb	w8, [x8, #761]
  404724:	cbz	w8, 40475c <tigetstr@plt+0x213c>
  404728:	mov	x0, x25
  40472c:	bl	402420 <_nc_find_user_entry@plt>
  404730:	cbz	x0, 404758 <tigetstr@plt+0x2138>
  404734:	ldr	w3, [x0, #12]
  404738:	cmp	w3, w21
  40473c:	b.ne	404764 <tigetstr@plt+0x2144>  // b.any
  404740:	b	404798 <tigetstr@plt+0x2178>
  404744:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404748:	add	x0, x0, #0xc1
  40474c:	mov	x1, x25
  404750:	bl	402470 <_nc_warning@plt>
  404754:	b	404928 <tigetstr@plt+0x2308>
  404758:	mov	w3, #0xffffffff            	// #-1
  40475c:	cmp	w3, w21
  404760:	b.eq	404798 <tigetstr@plt+0x2178>  // b.none
  404764:	orr	w8, w3, w21
  404768:	tbnz	w8, #31, 404798 <tigetstr@plt+0x2178>
  40476c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404770:	add	x0, x0, #0xe0
  404774:	mov	x1, x25
  404778:	mov	w2, w21
  40477c:	bl	402470 <_nc_warning@plt>
  404780:	b	4047c0 <tigetstr@plt+0x21a0>
  404784:	cmp	w9, #0x36
  404788:	cset	w8, eq  // eq = none
  40478c:	lsl	w3, w8, #1
  404790:	cmp	w3, w21
  404794:	b.ne	404764 <tigetstr@plt+0x2144>  // b.any
  404798:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40479c:	ldr	w8, [x8, #744]
  4047a0:	mov	w26, w21
  4047a4:	cmp	w8, #0x2
  4047a8:	b.cc	4047c4 <tigetstr@plt+0x21a4>  // b.lo, b.ul, b.last
  4047ac:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4047b0:	add	x0, x0, #0x116
  4047b4:	mov	x1, x25
  4047b8:	mov	w2, w21
  4047bc:	bl	402470 <_nc_warning@plt>
  4047c0:	mov	w26, w21
  4047c4:	ldrb	w8, [sp, #64]
  4047c8:	cbz	w8, 4047dc <tigetstr@plt+0x21bc>
  4047cc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4047d0:	add	x0, x0, #0x14c
  4047d4:	mov	x1, x25
  4047d8:	bl	402470 <_nc_warning@plt>
  4047dc:	cmp	w26, w21
  4047e0:	b.eq	404858 <tigetstr@plt+0x2238>  // b.none
  4047e4:	tbnz	w26, #31, 404858 <tigetstr@plt+0x2238>
  4047e8:	ldr	x8, [sp, #56]
  4047ec:	ldr	x8, [x8, #32]
  4047f0:	ldr	x8, [x8, #1048]
  4047f4:	cmp	x8, x24
  4047f8:	b.eq	404858 <tigetstr@plt+0x2238>  // b.none
  4047fc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404800:	add	x0, x0, #0x182
  404804:	mov	x1, x25
  404808:	mov	w2, w21
  40480c:	mov	w3, w26
  404810:	bl	402470 <_nc_warning@plt>
  404814:	cmp	w21, #0x2
  404818:	b.lt	404858 <tigetstr@plt+0x2238>  // b.tstop
  40481c:	mov	w19, w21
  404820:	mov	w20, #0x1                   	// #1
  404824:	b	404834 <tigetstr@plt+0x2214>
  404828:	add	x20, x20, #0x1
  40482c:	cmp	x19, x20
  404830:	b.eq	404858 <tigetstr@plt+0x2238>  // b.none
  404834:	add	x8, sp, #0x40
  404838:	ldrb	w8, [x8, x20]
  40483c:	cbnz	w8, 404828 <tigetstr@plt+0x2208>
  404840:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404844:	add	x0, x0, #0x1a5
  404848:	mov	x1, x25
  40484c:	mov	w2, w20
  404850:	bl	402470 <_nc_warning@plt>
  404854:	b	404828 <tigetstr@plt+0x2208>
  404858:	tbnz	w21, #31, 404928 <tigetstr@plt+0x2308>
  40485c:	add	x1, sp, #0x140
  404860:	sub	x2, x29, #0xc
  404864:	mov	x0, x24
  404868:	bl	4022b0 <_nc_tparm_analyze@plt>
  40486c:	ldur	w8, [x29, #-12]
  404870:	cmp	w0, w8
  404874:	csel	w20, w8, w0, lt  // lt = tstop
  404878:	cmp	w21, w20
  40487c:	b.eq	404928 <tigetstr@plt+0x2308>  // b.none
  404880:	cmp	w26, w20
  404884:	b.eq	404928 <tigetstr@plt+0x2308>  // b.none
  404888:	ldrb	w8, [x25]
  40488c:	cmp	w8, #0x75
  404890:	b.ne	4048ac <tigetstr@plt+0x228c>  // b.any
  404894:	ldrb	w9, [x25, #1]
  404898:	sub	w10, w9, #0x30
  40489c:	cmp	w10, #0x9
  4048a0:	b.hi	4048ac <tigetstr@plt+0x228c>  // b.pmore
  4048a4:	ldrb	w10, [x25, #2]
  4048a8:	cbz	w10, 404c7c <tigetstr@plt+0x265c>
  4048ac:	cmp	w8, #0x6b
  4048b0:	mov	w3, #0xffffffff            	// #-1
  4048b4:	b.eq	4048e4 <tigetstr@plt+0x22c4>  // b.none
  4048b8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4048bc:	ldrb	w8, [x8, #761]
  4048c0:	cbz	w8, 4048e4 <tigetstr@plt+0x22c4>
  4048c4:	mov	x0, x25
  4048c8:	bl	402420 <_nc_find_user_entry@plt>
  4048cc:	cbz	x0, 4048e0 <tigetstr@plt+0x22c0>
  4048d0:	ldr	w3, [x0, #12]
  4048d4:	cmp	w3, w20
  4048d8:	b.eq	4048ec <tigetstr@plt+0x22cc>  // b.none
  4048dc:	b	4048f8 <tigetstr@plt+0x22d8>
  4048e0:	mov	w3, #0xffffffff            	// #-1
  4048e4:	cmp	w3, w20
  4048e8:	b.ne	4048f8 <tigetstr@plt+0x22d8>  // b.any
  4048ec:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4048f0:	ldrb	w8, [x8, #761]
  4048f4:	tbnz	w8, #0, 404928 <tigetstr@plt+0x2308>
  4048f8:	tbnz	w3, #31, 404910 <tigetstr@plt+0x22f0>
  4048fc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404900:	add	x0, x0, #0x1bb
  404904:	mov	w1, w20
  404908:	mov	x2, x25
  40490c:	b	404924 <tigetstr@plt+0x2304>
  404910:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404914:	add	x0, x0, #0x1ec
  404918:	mov	w1, w20
  40491c:	mov	x2, x25
  404920:	mov	w3, w21
  404924:	bl	402470 <_nc_warning@plt>
  404928:	cmp	x22, #0x19e
  40492c:	b.cc	404964 <tigetstr@plt+0x2344>  // b.lo, b.ul, b.last
  404930:	ldr	x12, [sp, #56]
  404934:	ldrh	w9, [x12, #60]
  404938:	ldrh	w10, [x12, #66]
  40493c:	ldrh	w11, [x12, #64]
  404940:	ldr	x8, [x12, #48]
  404944:	ldrh	w12, [x12, #62]
  404948:	sub	w9, w22, w9
  40494c:	add	w9, w9, w10
  404950:	add	w9, w9, w11
  404954:	add	w9, w9, w12
  404958:	lsl	x9, x9, #32
  40495c:	add	x8, x8, x9, asr #29
  404960:	b	404970 <tigetstr@plt+0x2350>
  404964:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  404968:	ldr	x8, [x8, #4000]
  40496c:	add	x8, x8, x22, lsl #3
  404970:	ldr	x25, [x8]
  404974:	mov	x19, xzr
  404978:	mov	x20, xzr
  40497c:	mov	x26, x24
  404980:	str	x24, [sp, #48]
  404984:	b	404990 <tigetstr@plt+0x2370>
  404988:	cbz	w8, 404b9c <tigetstr@plt+0x257c>
  40498c:	add	x26, x26, #0x1
  404990:	ldrb	w8, [x26]
  404994:	cmp	w8, #0x24
  404998:	b.ne	404988 <tigetstr@plt+0x2368>  // b.any
  40499c:	ldrb	w8, [x26, #1]
  4049a0:	cmp	w8, #0x3c
  4049a4:	b.ne	40498c <tigetstr@plt+0x236c>  // b.any
  4049a8:	mov	x24, xzr
  4049ac:	mov	w23, wzr
  4049b0:	mov	w27, wzr
  4049b4:	mov	w19, wzr
  4049b8:	add	x21, x26, #0x2
  4049bc:	add	x20, x26, #0x3
  4049c0:	b	4049e8 <tigetstr@plt+0x23c8>
  4049c4:	cmp	w28, #0x2f
  4049c8:	b.ne	404a08 <tigetstr@plt+0x23e8>  // b.any
  4049cc:	cmp	w28, #0x2a
  4049d0:	cinc	w27, w27, eq  // eq = none
  4049d4:	cmp	w28, #0x2f
  4049d8:	cinc	w19, w19, eq  // eq = none
  4049dc:	cmp	x24, #0x0
  4049e0:	csel	x24, x8, x24, eq  // eq = none
  4049e4:	add	x20, x20, #0x1
  4049e8:	mov	x8, x20
  4049ec:	ldrb	w28, [x8, #-1]!
  4049f0:	cmp	w28, #0x2e
  4049f4:	b.gt	4049c4 <tigetstr@plt+0x23a4>
  4049f8:	cmp	w28, #0x2a
  4049fc:	b.eq	4049cc <tigetstr@plt+0x23ac>  // b.none
  404a00:	cbnz	w28, 404a10 <tigetstr@plt+0x23f0>
  404a04:	b	404a60 <tigetstr@plt+0x2440>
  404a08:	cmp	w28, #0x3e
  404a0c:	b.eq	404a68 <tigetstr@plt+0x2448>  // b.none
  404a10:	bl	402410 <__ctype_b_loc@plt>
  404a14:	ldr	x8, [x0]
  404a18:	ldrh	w8, [x8, x28, lsl #1]
  404a1c:	tbnz	w8, #3, 404a40 <tigetstr@plt+0x2420>
  404a20:	cmp	w28, #0x3f
  404a24:	b.hi	404acc <tigetstr@plt+0x24ac>  // b.pmore
  404a28:	mov	w8, #0x1                   	// #1
  404a2c:	mov	x9, #0x1                   	// #1
  404a30:	lsl	x8, x8, x28
  404a34:	movk	x9, #0x6800, lsl #32
  404a38:	and	x8, x8, x9
  404a3c:	cbz	x8, 404acc <tigetstr@plt+0x24ac>
  404a40:	orr	w8, w19, w27
  404a44:	cmp	w8, #0x0
  404a48:	cset	w8, ne  // ne = any
  404a4c:	csel	w27, wzr, w27, eq  // eq = none
  404a50:	orr	w23, w23, w8
  404a54:	csel	w19, wzr, w19, eq  // eq = none
  404a58:	add	x20, x20, #0x1
  404a5c:	b	4049e8 <tigetstr@plt+0x23c8>
  404a60:	sub	x20, x20, #0x1
  404a64:	b	404ac4 <tigetstr@plt+0x24a4>
  404a68:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404a6c:	add	x2, sp, #0x140
  404a70:	add	x3, sp, #0x40
  404a74:	mov	x0, x21
  404a78:	add	x1, x1, #0x21d
  404a7c:	bl	402540 <__isoc99_sscanf@plt>
  404a80:	cmp	w0, #0x2
  404a84:	sub	x8, x20, #0x1
  404a88:	b.ne	404aac <tigetstr@plt+0x248c>  // b.any
  404a8c:	cmp	x24, #0x0
  404a90:	csel	x9, x8, x24, eq  // eq = none
  404a94:	ldrb	w10, [sp, #64]
  404a98:	ldrb	w9, [x9]
  404a9c:	cmp	w10, w9
  404aa0:	cset	w9, eq  // eq = none
  404aa4:	bic	w9, w9, w23
  404aa8:	tbnz	w9, #0, 404aec <tigetstr@plt+0x24cc>
  404aac:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404ab0:	sub	w2, w8, w21
  404ab4:	add	x0, x0, #0x222
  404ab8:	mov	x1, x25
  404abc:	mov	x3, x21
  404ac0:	bl	402470 <_nc_warning@plt>
  404ac4:	mov	x19, x26
  404ac8:	b	40498c <tigetstr@plt+0x236c>
  404acc:	sub	x9, x20, #0x2
  404ad0:	cmp	w28, #0x0
  404ad4:	sub	x8, x20, #0x1
  404ad8:	mov	x19, x26
  404adc:	csel	x26, x26, x9, eq  // eq = none
  404ae0:	csel	x20, x8, x20, eq  // eq = none
  404ae4:	add	x26, x26, #0x1
  404ae8:	b	404990 <tigetstr@plt+0x2370>
  404aec:	ldrb	w8, [x25]
  404af0:	cmp	w8, #0x6b
  404af4:	b.ne	404b04 <tigetstr@plt+0x24e4>  // b.any
  404af8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404afc:	add	x0, x0, #0x242
  404b00:	b	404b38 <tigetstr@plt+0x2518>
  404b04:	cbz	w27, 404b44 <tigetstr@plt+0x2524>
  404b08:	mov	x21, xzr
  404b0c:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  404b10:	add	x8, x8, #0xc20
  404b14:	ldr	x1, [x8, x21]
  404b18:	mov	x0, x25
  404b1c:	bl	402400 <strcmp@plt>
  404b20:	cbz	w0, 404b44 <tigetstr@plt+0x2524>
  404b24:	add	x21, x21, #0x8
  404b28:	cmp	x21, #0xd8
  404b2c:	b.ne	404b0c <tigetstr@plt+0x24ec>  // b.any
  404b30:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404b34:	add	x0, x0, #0x25c
  404b38:	mov	x1, x25
  404b3c:	bl	402470 <_nc_warning@plt>
  404b40:	b	404ac4 <tigetstr@plt+0x24a4>
  404b44:	cbnz	w19, 404ac4 <tigetstr@plt+0x24a4>
  404b48:	ldr	x8, [sp, #56]
  404b4c:	ldr	x8, [x8, #16]
  404b50:	ldrb	w8, [x8, #20]
  404b54:	cbnz	w8, 404ac4 <tigetstr@plt+0x24a4>
  404b58:	ldr	x8, [sp, #56]
  404b5c:	ldr	x0, [x8]
  404b60:	bl	402100 <_nc_first_name@plt>
  404b64:	mov	w1, #0x2b                  	// #43
  404b68:	bl	402480 <strchr@plt>
  404b6c:	cbnz	x0, 404ac4 <tigetstr@plt+0x24a4>
  404b70:	adrp	x8, 40e000 <tigetstr@plt+0xb9e0>
  404b74:	adrp	x9, 40e000 <tigetstr@plt+0xb9e0>
  404b78:	cmp	w27, #0x0
  404b7c:	add	x8, x8, #0x44b
  404b80:	add	x9, x9, #0x2b0
  404b84:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404b88:	csel	x1, x9, x8, ne  // ne = any
  404b8c:	add	x0, x0, #0x28d
  404b90:	mov	x2, x25
  404b94:	bl	402470 <_nc_warning@plt>
  404b98:	b	404ac4 <tigetstr@plt+0x24a4>
  404b9c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404ba0:	mov	x0, x25
  404ba4:	add	x1, x1, #0x2c3
  404ba8:	bl	402400 <strcmp@plt>
  404bac:	ldr	x21, [sp, #48]
  404bb0:	cbz	w0, 404bc8 <tigetstr@plt+0x25a8>
  404bb4:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404bb8:	mov	x0, x25
  404bbc:	add	x1, x1, #0x2c9
  404bc0:	bl	402400 <strcmp@plt>
  404bc4:	cbnz	w0, 404cd0 <tigetstr@plt+0x26b0>
  404bc8:	cbz	x19, 404bf0 <tigetstr@plt+0x25d0>
  404bcc:	cmp	x19, x21
  404bd0:	b.eq	404bdc <tigetstr@plt+0x25bc>  // b.none
  404bd4:	ldrb	w8, [x20]
  404bd8:	cbnz	w8, 404cd0 <tigetstr@plt+0x26b0>
  404bdc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404be0:	add	x0, x0, #0x2ce
  404be4:	mov	x1, x25
  404be8:	bl	402470 <_nc_warning@plt>
  404bec:	b	404cd0 <tigetstr@plt+0x26b0>
  404bf0:	cbz	x21, 404cd0 <tigetstr@plt+0x26b0>
  404bf4:	ldrb	w8, [x21]
  404bf8:	cmp	w8, #0x9a
  404bfc:	b.eq	404c1c <tigetstr@plt+0x25fc>  // b.none
  404c00:	cmp	w8, #0x1b
  404c04:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404c08:	ldrb	w8, [x21, #1]
  404c0c:	cmp	w8, #0x5b
  404c10:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404c14:	mov	w8, #0x2                   	// #2
  404c18:	b	404c20 <tigetstr@plt+0x2600>
  404c1c:	mov	w8, #0x1                   	// #1
  404c20:	ldrb	w9, [x21, w8, uxtw]
  404c24:	cmp	w9, #0x3f
  404c28:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404c2c:	add	x9, x8, x21
  404c30:	ldrb	w9, [x9, #1]
  404c34:	cmp	w9, #0x35
  404c38:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404c3c:	add	x9, x8, x21
  404c40:	ldrb	w9, [x9, #2]
  404c44:	cmp	w9, #0x68
  404c48:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404c4c:	add	w8, w8, #0x3
  404c50:	add	x8, x21, x8
  404c54:	ldrb	w9, [x8]
  404c58:	cmp	w9, #0x9a
  404c5c:	b.eq	404c94 <tigetstr@plt+0x2674>  // b.none
  404c60:	cmp	w9, #0x1b
  404c64:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404c68:	ldrb	w9, [x8, #1]
  404c6c:	cmp	w9, #0x5b
  404c70:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404c74:	mov	w9, #0x2                   	// #2
  404c78:	b	404c98 <tigetstr@plt+0x2678>
  404c7c:	cmp	w9, #0x36
  404c80:	cset	w8, eq  // eq = none
  404c84:	lsl	w3, w8, #1
  404c88:	cmp	w3, w20
  404c8c:	b.eq	4048ec <tigetstr@plt+0x22cc>  // b.none
  404c90:	b	4048f8 <tigetstr@plt+0x22d8>
  404c94:	mov	w9, #0x1                   	// #1
  404c98:	ldrb	w10, [x8, w9, uxtw]
  404c9c:	cmp	w10, #0x3f
  404ca0:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404ca4:	add	x10, x9, x8
  404ca8:	ldrb	w10, [x10, #1]
  404cac:	cmp	w10, #0x35
  404cb0:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404cb4:	add	x8, x9, x8
  404cb8:	ldrb	w8, [x8, #2]
  404cbc:	cmp	w8, #0x6c
  404cc0:	b.ne	404cd0 <tigetstr@plt+0x26b0>  // b.any
  404cc4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404cc8:	add	x0, x0, #0x2f0
  404ccc:	b	404be4 <tigetstr@plt+0x25c4>
  404cd0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  404cd4:	ldrb	w8, [x8, #740]
  404cd8:	cbz	w8, 404510 <tigetstr@plt+0x1ef0>
  404cdc:	cmp	x22, #0x19d
  404ce0:	b.ls	404d28 <tigetstr@plt+0x2708>  // b.plast
  404ce4:	ldr	x12, [sp, #56]
  404ce8:	ldrh	w9, [x12, #60]
  404cec:	ldrh	w10, [x12, #66]
  404cf0:	ldrh	w11, [x12, #64]
  404cf4:	ldr	x8, [x12, #48]
  404cf8:	ldrh	w12, [x12, #62]
  404cfc:	sub	w9, w22, w9
  404d00:	add	w9, w9, w10
  404d04:	add	w9, w9, w11
  404d08:	add	w9, w9, w12
  404d0c:	ldrb	w10, [x21]
  404d10:	sbfiz	x9, x9, #3, #32
  404d14:	ldr	x25, [x8, x9]
  404d18:	cmp	w10, #0x6b
  404d1c:	b.ne	404d44 <tigetstr@plt+0x2724>  // b.any
  404d20:	mov	w20, wzr
  404d24:	b	404d50 <tigetstr@plt+0x2730>
  404d28:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  404d2c:	ldr	x8, [x8, #4000]
  404d30:	ldr	x25, [x8, x22, lsl #3]
  404d34:	adrp	x8, 40d000 <tigetstr@plt+0xa9e0>
  404d38:	add	x8, x8, #0x2e6
  404d3c:	ldrsh	w20, [x8, x22, lsl #1]
  404d40:	b	404d50 <tigetstr@plt+0x2730>
  404d44:	mov	x0, x21
  404d48:	bl	408ca0 <tigetstr@plt+0x6680>
  404d4c:	and	w20, w0, #0x1
  404d50:	mov	w1, #0x1                   	// #1
  404d54:	mov	x0, x21
  404d58:	mov	w2, wzr
  404d5c:	bl	4023b0 <_nc_tic_expand@plt>
  404d60:	cbz	x0, 404500 <tigetstr@plt+0x1ee0>
  404d64:	mov	x28, x0
  404d68:	mov	x0, x25
  404d6c:	mov	x1, x28
  404d70:	mov	w2, w20
  404d74:	bl	402150 <_nc_infotocap@plt>
  404d78:	cbz	x0, 404de0 <tigetstr@plt+0x27c0>
  404d7c:	mov	x23, x0
  404d80:	cmp	w20, #0x1
  404d84:	b.lt	404e0c <tigetstr@plt+0x27ec>  // b.tstop
  404d88:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404d8c:	mov	x0, x25
  404d90:	add	x1, x1, #0x396
  404d94:	bl	402400 <strcmp@plt>
  404d98:	cbz	w0, 404dec <tigetstr@plt+0x27cc>
  404d9c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404da0:	mov	x0, x25
  404da4:	add	x1, x1, #0x39b
  404da8:	bl	402400 <strcmp@plt>
  404dac:	cbz	w0, 404dec <tigetstr@plt+0x27cc>
  404db0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404db4:	mov	x0, x25
  404db8:	add	x1, x1, #0x3a0
  404dbc:	bl	402400 <strcmp@plt>
  404dc0:	cbz	w0, 404dec <tigetstr@plt+0x27cc>
  404dc4:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404dc8:	mov	x0, x25
  404dcc:	add	x1, x1, #0x3a6
  404dd0:	bl	402400 <strcmp@plt>
  404dd4:	cbz	w0, 404dec <tigetstr@plt+0x27cc>
  404dd8:	mov	w19, #0x5                   	// #5
  404ddc:	b	404ecc <tigetstr@plt+0x28ac>
  404de0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404de4:	add	x0, x0, #0x37a
  404de8:	b	404508 <tigetstr@plt+0x1ee8>
  404dec:	ldr	x8, [sp, #56]
  404df0:	ldr	x8, [x8, #24]
  404df4:	ldr	w19, [x8, #52]
  404df8:	cmp	w19, #0xf
  404dfc:	b.gt	404ec8 <tigetstr@plt+0x28a8>
  404e00:	cmp	w19, #0x1
  404e04:	b.ge	404ecc <tigetstr@plt+0x28ac>  // b.tcont
  404e08:	b	404510 <tigetstr@plt+0x1ef0>
  404e0c:	cbnz	w20, 404510 <tigetstr@plt+0x1ef0>
  404e10:	mov	x20, x28
  404e14:	b	404e1c <tigetstr@plt+0x27fc>
  404e18:	add	x20, x20, #0x1
  404e1c:	ldrb	w8, [x20]
  404e20:	cmp	w8, #0x5c
  404e24:	b.eq	404e38 <tigetstr@plt+0x2818>  // b.none
  404e28:	cbz	w8, 404f98 <tigetstr@plt+0x2978>
  404e2c:	cmp	w8, #0x24
  404e30:	b.ne	404e18 <tigetstr@plt+0x27f8>  // b.any
  404e34:	b	404e44 <tigetstr@plt+0x2824>
  404e38:	ldrb	w8, [x20, #1]!
  404e3c:	cmp	w8, #0x24
  404e40:	b.ne	404e18 <tigetstr@plt+0x27f8>  // b.any
  404e44:	ldrb	w8, [x20, #1]
  404e48:	cmp	w8, #0x3c
  404e4c:	b.ne	404e18 <tigetstr@plt+0x27f8>  // b.any
  404e50:	mov	x19, x20
  404e54:	ldrb	w21, [x19, #2]!
  404e58:	bl	402410 <__ctype_b_loc@plt>
  404e5c:	ldr	x9, [x0]
  404e60:	cmp	x21, #0x2e
  404e64:	b.ne	404e74 <tigetstr@plt+0x2854>  // b.any
  404e68:	ldrb	w8, [x9, #93]
  404e6c:	tbz	w8, #3, 404e90 <tigetstr@plt+0x2870>
  404e70:	b	404e7c <tigetstr@plt+0x285c>
  404e74:	ldrh	w8, [x9, x21, lsl #1]
  404e78:	tbz	w8, #11, 404e18 <tigetstr@plt+0x27f8>
  404e7c:	ldrb	w8, [x19, #1]!
  404e80:	ldrh	w10, [x9, x8, lsl #1]
  404e84:	tbnz	w10, #11, 404e7c <tigetstr@plt+0x285c>
  404e88:	cmp	w8, #0x2e
  404e8c:	b.ne	404ea4 <tigetstr@plt+0x2884>  // b.any
  404e90:	ldrb	w8, [x19, #1]!
  404e94:	ldrh	w10, [x9, x8, lsl #1]
  404e98:	tbnz	w10, #11, 404e90 <tigetstr@plt+0x2870>
  404e9c:	b	404ea4 <tigetstr@plt+0x2884>
  404ea0:	ldrb	w8, [x19, #1]!
  404ea4:	and	w9, w8, #0xff
  404ea8:	cmp	w9, #0x2f
  404eac:	b.eq	404ea0 <tigetstr@plt+0x2880>  // b.none
  404eb0:	cmp	w9, #0x2a
  404eb4:	b.eq	404ea0 <tigetstr@plt+0x2880>  // b.none
  404eb8:	and	w8, w8, #0xff
  404ebc:	cmp	w8, #0x3e
  404ec0:	csel	x20, x19, x20, eq  // eq = none
  404ec4:	b	404e1c <tigetstr@plt+0x27fc>
  404ec8:	mov	w19, #0x10                  	// #16
  404ecc:	mov	w26, wzr
  404ed0:	mov	w21, #0x1                   	// #1
  404ed4:	b	404f14 <tigetstr@plt+0x28f4>
  404ed8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  404edc:	add	x0, x0, #0x3d9
  404ee0:	mov	x1, x25
  404ee4:	mov	w2, w26
  404ee8:	mov	x3, x20
  404eec:	mov	x4, x27
  404ef0:	bl	402470 <_nc_warning@plt>
  404ef4:	mov	w21, wzr
  404ef8:	mov	x0, x20
  404efc:	bl	402440 <free@plt>
  404f00:	mov	x0, x27
  404f04:	bl	402440 <free@plt>
  404f08:	add	w26, w26, #0x1
  404f0c:	cmp	w19, w26
  404f10:	b.eq	404510 <tigetstr@plt+0x1ef0>  // b.none
  404f14:	mov	x0, x25
  404f18:	mov	x1, x28
  404f1c:	mov	w2, w26
  404f20:	bl	407d84 <tigetstr@plt+0x5764>
  404f24:	mov	x20, x0
  404f28:	mov	x0, x25
  404f2c:	mov	x1, x23
  404f30:	mov	w2, w26
  404f34:	bl	407d84 <tigetstr@plt+0x5764>
  404f38:	mov	x27, x0
  404f3c:	mov	x0, x20
  404f40:	mov	x1, x27
  404f44:	bl	402400 <strcmp@plt>
  404f48:	cbz	w0, 404ef8 <tigetstr@plt+0x28d8>
  404f4c:	tbz	w21, #0, 404ed8 <tigetstr@plt+0x28b8>
  404f50:	adrp	x21, 421000 <tigetstr@plt+0x1e9e0>
  404f54:	ldr	x21, [x21, #3856]
  404f58:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404f5c:	add	x1, x1, #0x3ac
  404f60:	mov	x2, x25
  404f64:	ldr	x0, [x21]
  404f68:	bl	4025e0 <fprintf@plt>
  404f6c:	ldr	x0, [x21]
  404f70:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404f74:	add	x1, x1, #0x3c1
  404f78:	mov	x2, x28
  404f7c:	bl	4025e0 <fprintf@plt>
  404f80:	ldr	x0, [x21]
  404f84:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  404f88:	add	x1, x1, #0x3cd
  404f8c:	mov	x2, x23
  404f90:	bl	4025e0 <fprintf@plt>
  404f94:	b	404ed8 <tigetstr@plt+0x28b8>
  404f98:	bl	402410 <__ctype_b_loc@plt>
  404f9c:	ldr	x27, [x0]
  404fa0:	ldrb	w21, [x23]
  404fa4:	mov	x26, x23
  404fa8:	ldrh	w8, [x27, x21, lsl #1]
  404fac:	tbz	w8, #11, 404fc0 <tigetstr@plt+0x29a0>
  404fb0:	mov	x26, x23
  404fb4:	ldrb	w21, [x26, #1]!
  404fb8:	ldrh	w8, [x27, x21, lsl #1]
  404fbc:	tbnz	w8, #11, 404fb4 <tigetstr@plt+0x2994>
  404fc0:	cmp	w21, #0x2e
  404fc4:	b.ne	404fdc <tigetstr@plt+0x29bc>  // b.any
  404fc8:	ldrb	w21, [x26, #1]!
  404fcc:	ldrh	w8, [x27, x21, lsl #1]
  404fd0:	tbnz	w8, #11, 404fc8 <tigetstr@plt+0x29a8>
  404fd4:	b	404fdc <tigetstr@plt+0x29bc>
  404fd8:	ldrb	w21, [x26, #1]!
  404fdc:	cmp	w21, #0x2a
  404fe0:	b.eq	404fd8 <tigetstr@plt+0x29b8>  // b.none
  404fe4:	cmp	x20, x28
  404fe8:	b.ls	404510 <tigetstr@plt+0x1ef0>  // b.plast
  404fec:	mov	w9, wzr
  404ff0:	mov	w8, wzr
  404ff4:	mov	w24, wzr
  404ff8:	mov	w14, wzr
  404ffc:	mov	x15, x28
  405000:	tst	w21, #0xff
  405004:	b.eq	4051a8 <tigetstr@plt+0x2b88>  // b.none
  405008:	ldrb	w10, [x15]
  40500c:	cmp	w10, #0x24
  405010:	b.ne	4050f4 <tigetstr@plt+0x2ad4>  // b.any
  405014:	ldrb	w10, [x15, #1]
  405018:	cmp	w10, #0x3c
  40501c:	b.ne	40513c <tigetstr@plt+0x2b1c>  // b.any
  405020:	mov	w11, #0x24                  	// #36
  405024:	mov	x10, x15
  405028:	b	405030 <tigetstr@plt+0x2a10>
  40502c:	ldrb	w11, [x10, #1]!
  405030:	and	w12, w11, #0xff
  405034:	cmp	w12, #0x5c
  405038:	b.eq	405044 <tigetstr@plt+0x2a24>  // b.none
  40503c:	cbnz	w12, 405048 <tigetstr@plt+0x2a28>
  405040:	b	4050d4 <tigetstr@plt+0x2ab4>
  405044:	ldrb	w11, [x10, #1]!
  405048:	and	w11, w11, #0xff
  40504c:	cmp	w11, #0x24
  405050:	b.ne	40502c <tigetstr@plt+0x2a0c>  // b.any
  405054:	ldrb	w11, [x10, #1]
  405058:	cmp	w11, #0x3c
  40505c:	b.ne	40502c <tigetstr@plt+0x2a0c>  // b.any
  405060:	mov	x11, x10
  405064:	ldrb	w12, [x11, #2]!
  405068:	cmp	x12, #0x2e
  40506c:	b.ne	40507c <tigetstr@plt+0x2a5c>  // b.any
  405070:	ldrb	w12, [x27, #93]
  405074:	tbz	w12, #3, 405098 <tigetstr@plt+0x2a78>
  405078:	b	405084 <tigetstr@plt+0x2a64>
  40507c:	ldrh	w12, [x27, x12, lsl #1]
  405080:	tbz	w12, #11, 40502c <tigetstr@plt+0x2a0c>
  405084:	ldrb	w12, [x11, #1]!
  405088:	ldrh	w13, [x27, x12, lsl #1]
  40508c:	tbnz	w13, #11, 405084 <tigetstr@plt+0x2a64>
  405090:	cmp	w12, #0x2e
  405094:	b.ne	4050ac <tigetstr@plt+0x2a8c>  // b.any
  405098:	ldrb	w12, [x11, #1]!
  40509c:	ldrh	w13, [x27, x12, lsl #1]
  4050a0:	tbnz	w13, #11, 405098 <tigetstr@plt+0x2a78>
  4050a4:	b	4050ac <tigetstr@plt+0x2a8c>
  4050a8:	ldrb	w12, [x11, #1]!
  4050ac:	and	w13, w12, #0xff
  4050b0:	cmp	w13, #0x2f
  4050b4:	b.eq	4050a8 <tigetstr@plt+0x2a88>  // b.none
  4050b8:	cmp	w13, #0x2a
  4050bc:	b.eq	4050a8 <tigetstr@plt+0x2a88>  // b.none
  4050c0:	and	w12, w12, #0xff
  4050c4:	cmp	w12, #0x3e
  4050c8:	csel	x10, x11, x10, eq  // eq = none
  4050cc:	ldrb	w11, [x10]
  4050d0:	b	405030 <tigetstr@plt+0x2a10>
  4050d4:	cmp	x10, x15
  4050d8:	b.eq	40513c <tigetstr@plt+0x2b1c>  // b.none
  4050dc:	mov	w24, #0x1                   	// #1
  4050e0:	cmp	x10, x20
  4050e4:	mov	w14, #0x1                   	// #1
  4050e8:	mov	x15, x10
  4050ec:	b.cc	405000 <tigetstr@plt+0x29e0>  // b.lo, b.ul, b.last
  4050f0:	b	4051b8 <tigetstr@plt+0x2b98>
  4050f4:	cmp	w10, #0x5c
  4050f8:	b.ne	40513c <tigetstr@plt+0x2b1c>  // b.any
  4050fc:	mov	x19, x15
  405100:	ldrb	w8, [x19, #1]!
  405104:	ldrh	w9, [x27, x8, lsl #1]
  405108:	tbz	w9, #2, 40513c <tigetstr@plt+0x2b1c>
  40510c:	cmp	w8, #0x5e
  405110:	b.ne	405138 <tigetstr@plt+0x2b18>  // b.any
  405114:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  405118:	mov	w2, #0x4                   	// #4
  40511c:	mov	x0, x26
  405120:	add	x1, x1, #0x48c
  405124:	str	x15, [sp, #40]
  405128:	str	w14, [sp, #48]
  40512c:	bl	402250 <strncmp@plt>
  405130:	cbz	w0, 405188 <tigetstr@plt+0x2b68>
  405134:	ldr	w14, [sp, #48]
  405138:	mov	x15, x19
  40513c:	and	w8, w21, #0xff
  405140:	cmp	w8, #0x5c
  405144:	b.ne	405160 <tigetstr@plt+0x2b40>  // b.any
  405148:	mov	x8, x26
  40514c:	ldrb	w9, [x8, #1]!
  405150:	ldrh	w9, [x27, x9, lsl #1]
  405154:	tst	w9, #0x4
  405158:	csel	x26, x26, x8, eq  // eq = none
  40515c:	ldrb	w21, [x26]
  405160:	ldrb	w8, [x15], #1
  405164:	cmp	w8, w21, uxtb
  405168:	b.ne	4051c4 <tigetstr@plt+0x2ba4>  // b.any
  40516c:	add	x26, x26, #0x1
  405170:	cmp	x15, x20
  405174:	b.cs	4051a0 <tigetstr@plt+0x2b80>  // b.hs, b.nlast
  405178:	ldrb	w21, [x26]
  40517c:	mov	w9, w14
  405180:	mov	w8, w24
  405184:	b	405000 <tigetstr@plt+0x29e0>
  405188:	ldr	x15, [sp, #40]
  40518c:	ldr	w14, [sp, #48]
  405190:	add	x26, x26, #0x4
  405194:	add	x15, x15, #0x2
  405198:	cmp	x15, x20
  40519c:	b.cc	405178 <tigetstr@plt+0x2b58>  // b.lo, b.ul, b.last
  4051a0:	mov	w8, w24
  4051a4:	mov	w9, w14
  4051a8:	tst	w9, #0xff
  4051ac:	b.eq	404510 <tigetstr@plt+0x1ef0>  // b.none
  4051b0:	tst	w8, #0xff
  4051b4:	b.eq	4051d4 <tigetstr@plt+0x2bb4>  // b.none
  4051b8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4051bc:	add	x0, x0, #0x41e
  4051c0:	b	404508 <tigetstr@plt+0x1ee8>
  4051c4:	tst	w24, #0xff
  4051c8:	b.eq	4051d4 <tigetstr@plt+0x2bb4>  // b.none
  4051cc:	tst	w14, #0xff
  4051d0:	b.eq	4051b8 <tigetstr@plt+0x2b98>  // b.none
  4051d4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4051d8:	add	x0, x0, #0x451
  4051dc:	mov	x1, x25
  4051e0:	mov	x2, x28
  4051e4:	mov	x3, x23
  4051e8:	bl	402470 <_nc_warning@plt>
  4051ec:	b	404510 <tigetstr@plt+0x1ef0>
  4051f0:	ldrh	w8, [x25, #56]
  4051f4:	cmp	w8, #0x2d
  4051f8:	b.cc	405230 <tigetstr@plt+0x2c10>  // b.lo, b.ul, b.last
  4051fc:	mov	w19, #0x2c                  	// #44
  405200:	ldrh	w9, [x25, #62]
  405204:	ldr	x10, [x25, #48]
  405208:	mov	w1, wzr
  40520c:	sub	w8, w9, w8, uxth
  405210:	add	w8, w19, w8
  405214:	sbfiz	x8, x8, #3, #32
  405218:	ldr	x0, [x10, x8]
  40521c:	bl	4078e0 <tigetstr@plt+0x52c0>
  405220:	ldrh	w8, [x25, #56]
  405224:	add	x19, x19, #0x1
  405228:	cmp	x19, x8
  40522c:	b.cc	405200 <tigetstr@plt+0x2be0>  // b.lo, b.ul, b.last
  405230:	ldrh	w8, [x25, #58]
  405234:	cmp	w8, #0x28
  405238:	b.cc	405278 <tigetstr@plt+0x2c58>  // b.lo, b.ul, b.last
  40523c:	mov	w19, #0x27                  	// #39
  405240:	ldrh	w9, [x25, #64]
  405244:	ldrh	w10, [x25, #62]
  405248:	ldr	x11, [x25, #48]
  40524c:	mov	w1, #0x1                   	// #1
  405250:	add	w9, w9, w10
  405254:	sub	w8, w9, w8, uxth
  405258:	add	w8, w19, w8
  40525c:	sbfiz	x8, x8, #3, #32
  405260:	ldr	x0, [x11, x8]
  405264:	bl	4078e0 <tigetstr@plt+0x52c0>
  405268:	ldrh	w8, [x25, #58]
  40526c:	add	x19, x19, #0x1
  405270:	cmp	x19, x8
  405274:	b.cc	405240 <tigetstr@plt+0x2c20>  // b.lo, b.ul, b.last
  405278:	ldrh	w8, [x25, #60]
  40527c:	cmp	w8, #0x19f
  405280:	b.cc	4052c8 <tigetstr@plt+0x2ca8>  // b.lo, b.ul, b.last
  405284:	mov	w19, #0x19e                 	// #414
  405288:	ldrh	w9, [x25, #66]
  40528c:	ldrh	w10, [x25, #64]
  405290:	ldrh	w11, [x25, #62]
  405294:	ldr	x12, [x25, #48]
  405298:	mov	w1, #0x2                   	// #2
  40529c:	add	w9, w9, w10
  4052a0:	add	w9, w9, w11
  4052a4:	sub	w8, w9, w8, uxth
  4052a8:	add	w8, w19, w8
  4052ac:	sbfiz	x8, x8, #3, #32
  4052b0:	ldr	x0, [x12, x8]
  4052b4:	bl	4078e0 <tigetstr@plt+0x52c0>
  4052b8:	ldrh	w8, [x25, #60]
  4052bc:	add	x19, x19, #0x1
  4052c0:	cmp	x19, x8
  4052c4:	b.cc	405288 <tigetstr@plt+0x2c68>  // b.lo, b.ul, b.last
  4052c8:	mov	x26, x25
  4052cc:	ldr	x19, [x26, #32]!
  4052d0:	ldr	x8, [x19, #1240]
  4052d4:	add	x9, x8, #0x1
  4052d8:	cmp	x9, #0x2
  4052dc:	b.cc	405304 <tigetstr@plt+0x2ce4>  // b.lo, b.ul, b.last
  4052e0:	ldr	x9, [x19, #200]
  4052e4:	add	x9, x9, #0x1
  4052e8:	cmp	x9, #0x1
  4052ec:	b.hi	405304 <tigetstr@plt+0x2ce4>  // b.pmore
  4052f0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4052f4:	add	x0, x0, #0x4ec
  4052f8:	bl	402470 <_nc_warning@plt>
  4052fc:	ldr	x19, [x26]
  405300:	ldr	x8, [x19, #1240]
  405304:	add	x8, x8, #0x1
  405308:	cmp	x8, #0x2
  40530c:	b.cc	405330 <tigetstr@plt+0x2d10>  // b.lo, b.ul, b.last
  405310:	ldr	x8, [x19, #304]
  405314:	add	x8, x8, #0x1
  405318:	cmp	x8, #0x1
  40531c:	b.hi	405330 <tigetstr@plt+0x2d10>  // b.pmore
  405320:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405324:	add	x0, x0, #0x512
  405328:	bl	402470 <_nc_warning@plt>
  40532c:	ldr	x19, [x26]
  405330:	ldr	x21, [x19, #200]
  405334:	ldr	x20, [x19, #304]
  405338:	add	x8, x21, #0x1
  40533c:	cmp	x8, #0x2
  405340:	b.cs	40534c <tigetstr@plt+0x2d2c>  // b.hs, b.nlast
  405344:	mov	w21, wzr
  405348:	b	405380 <tigetstr@plt+0x2d60>
  40534c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405350:	add	x0, x0, #0x537
  405354:	mov	x1, x21
  405358:	bl	402400 <strcmp@plt>
  40535c:	cbz	w0, 40537c <tigetstr@plt+0x2d5c>
  405360:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405364:	add	x0, x0, #0x53b
  405368:	mov	x1, x21
  40536c:	bl	402400 <strcmp@plt>
  405370:	cmp	w0, #0x0
  405374:	cset	w21, eq  // eq = none
  405378:	b	405380 <tigetstr@plt+0x2d60>
  40537c:	mov	w21, #0x2                   	// #2
  405380:	add	x8, x20, #0x1
  405384:	cmp	x8, #0x2
  405388:	b.cs	405394 <tigetstr@plt+0x2d74>  // b.hs, b.nlast
  40538c:	mov	w20, wzr
  405390:	b	4053c8 <tigetstr@plt+0x2da8>
  405394:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405398:	add	x0, x0, #0x53d
  40539c:	mov	x1, x20
  4053a0:	bl	402400 <strcmp@plt>
  4053a4:	cbz	w0, 4053c4 <tigetstr@plt+0x2da4>
  4053a8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4053ac:	add	x0, x0, #0x541
  4053b0:	mov	x1, x20
  4053b4:	bl	402400 <strcmp@plt>
  4053b8:	cmp	w0, #0x0
  4053bc:	cset	w20, eq  // eq = none
  4053c0:	b	4053c8 <tigetstr@plt+0x2da8>
  4053c4:	mov	w20, #0x2                   	// #2
  4053c8:	ldr	x1, [x19, #1240]
  4053cc:	add	x8, x1, #0x1
  4053d0:	cmp	x8, #0x2
  4053d4:	b.cs	4053e8 <tigetstr@plt+0x2dc8>  // b.hs, b.nlast
  4053d8:	mov	w19, wzr
  4053dc:	cmp	w20, w21
  4053e0:	b.ne	405408 <tigetstr@plt+0x2de8>  // b.any
  4053e4:	b	40541c <tigetstr@plt+0x2dfc>
  4053e8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4053ec:	add	x0, x0, #0x543
  4053f0:	bl	402400 <strcmp@plt>
  4053f4:	cmp	w0, #0x0
  4053f8:	cset	w8, eq  // eq = none
  4053fc:	lsl	w19, w8, #1
  405400:	cmp	w20, w21
  405404:	b.eq	40541c <tigetstr@plt+0x2dfc>  // b.none
  405408:	cbz	w21, 40541c <tigetstr@plt+0x2dfc>
  40540c:	cbz	w20, 40541c <tigetstr@plt+0x2dfc>
  405410:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405414:	add	x0, x0, #0x54a
  405418:	bl	402470 <_nc_warning@plt>
  40541c:	cmp	w21, #0x2
  405420:	b.ne	40543c <tigetstr@plt+0x2e1c>  // b.any
  405424:	cmp	w20, #0x2
  405428:	b.ne	40543c <tigetstr@plt+0x2e1c>  // b.any
  40542c:	cbz	w19, 40543c <tigetstr@plt+0x2e1c>
  405430:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405434:	add	x0, x0, #0x567
  405438:	b	405458 <tigetstr@plt+0x2e38>
  40543c:	cmp	w21, #0x1
  405440:	b.ne	40545c <tigetstr@plt+0x2e3c>  // b.any
  405444:	cmp	w20, #0x1
  405448:	b.ne	40545c <tigetstr@plt+0x2e3c>  // b.any
  40544c:	cbnz	w19, 40545c <tigetstr@plt+0x2e3c>
  405450:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405454:	add	x0, x0, #0x588
  405458:	bl	402470 <_nc_warning@plt>
  40545c:	ldr	x8, [x26]
  405460:	ldr	x8, [x8, #1168]
  405464:	add	x9, x8, #0x1
  405468:	cmp	x9, #0x2
  40546c:	b.cs	405624 <tigetstr@plt+0x3004>  // b.hs, b.nlast
  405470:	ldr	x8, [x25, #24]
  405474:	ldp	w1, w2, [x8, #52]
  405478:	cmp	w1, #0x0
  40547c:	cset	w8, gt
  405480:	cmp	w2, #0x0
  405484:	cset	w9, gt
  405488:	eor	w8, w8, w9
  40548c:	tbz	w8, #0, 4054a0 <tigetstr@plt+0x2e80>
  405490:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405494:	add	x0, x0, #0x639
  405498:	bl	402470 <_nc_warning@plt>
  40549c:	b	4054b4 <tigetstr@plt+0x2e94>
  4054a0:	cmp	w1, w2
  4054a4:	b.le	4054b4 <tigetstr@plt+0x2e94>
  4054a8:	ldr	x8, [x26]
  4054ac:	ldr	x8, [x8, #2400]
  4054b0:	cbz	x8, 405490 <tigetstr@plt+0x2e70>
  4054b4:	ldr	x8, [x26]
  4054b8:	ldr	x9, [x8, #2424]
  4054bc:	add	x9, x9, #0x1
  4054c0:	cmp	x9, #0x2
  4054c4:	b.cc	4054e8 <tigetstr@plt+0x2ec8>  // b.lo, b.ul, b.last
  4054c8:	ldr	x9, [x8, #2416]
  4054cc:	add	x9, x9, #0x1
  4054d0:	cmp	x9, #0x1
  4054d4:	b.hi	4054e8 <tigetstr@plt+0x2ec8>  // b.pmore
  4054d8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4054dc:	add	x0, x0, #0x674
  4054e0:	bl	402470 <_nc_warning@plt>
  4054e4:	ldr	x8, [x26]
  4054e8:	ldr	x9, [x8, #2416]
  4054ec:	add	x9, x9, #0x1
  4054f0:	cmp	x9, #0x2
  4054f4:	b.cc	405518 <tigetstr@plt+0x2ef8>  // b.lo, b.ul, b.last
  4054f8:	ldr	x9, [x8, #2424]
  4054fc:	add	x9, x9, #0x1
  405500:	cmp	x9, #0x1
  405504:	b.hi	405518 <tigetstr@plt+0x2ef8>  // b.pmore
  405508:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40550c:	add	x0, x0, #0x699
  405510:	bl	402470 <_nc_warning@plt>
  405514:	ldr	x8, [x26]
  405518:	ldr	x9, [x8, #2880]
  40551c:	add	x9, x9, #0x1
  405520:	cmp	x9, #0x2
  405524:	b.cc	405548 <tigetstr@plt+0x2f28>  // b.lo, b.ul, b.last
  405528:	ldr	x9, [x8, #2872]
  40552c:	add	x9, x9, #0x1
  405530:	cmp	x9, #0x1
  405534:	b.hi	405548 <tigetstr@plt+0x2f28>  // b.pmore
  405538:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40553c:	add	x0, x0, #0x6be
  405540:	bl	402470 <_nc_warning@plt>
  405544:	ldr	x8, [x26]
  405548:	ldr	x9, [x8, #2872]
  40554c:	add	x9, x9, #0x1
  405550:	cmp	x9, #0x2
  405554:	b.cc	405578 <tigetstr@plt+0x2f58>  // b.lo, b.ul, b.last
  405558:	ldr	x9, [x8, #2880]
  40555c:	add	x9, x9, #0x1
  405560:	cmp	x9, #0x1
  405564:	b.hi	405578 <tigetstr@plt+0x2f58>  // b.pmore
  405568:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40556c:	add	x0, x0, #0x6e7
  405570:	bl	402470 <_nc_warning@plt>
  405574:	ldr	x8, [x26]
  405578:	ldr	x9, [x8, #2400]
  40557c:	add	x9, x9, #0x1
  405580:	cmp	x9, #0x2
  405584:	b.cc	4055a8 <tigetstr@plt+0x2f88>  // b.lo, b.ul, b.last
  405588:	ldr	x9, [x8, #2408]
  40558c:	add	x9, x9, #0x1
  405590:	cmp	x9, #0x1
  405594:	b.hi	4055a8 <tigetstr@plt+0x2f88>  // b.pmore
  405598:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40559c:	add	x0, x0, #0x710
  4055a0:	bl	402470 <_nc_warning@plt>
  4055a4:	ldr	x8, [x26]
  4055a8:	ldr	x9, [x8, #2408]
  4055ac:	add	x9, x9, #0x1
  4055b0:	cmp	x9, #0x2
  4055b4:	b.cc	4055d8 <tigetstr@plt+0x2fb8>  // b.lo, b.ul, b.last
  4055b8:	ldr	x9, [x8, #2400]
  4055bc:	add	x9, x9, #0x1
  4055c0:	cmp	x9, #0x1
  4055c4:	b.hi	4055d8 <tigetstr@plt+0x2fb8>  // b.pmore
  4055c8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4055cc:	add	x0, x0, #0x736
  4055d0:	bl	402470 <_nc_warning@plt>
  4055d4:	ldr	x8, [x26]
  4055d8:	ldr	x0, [x8, #2416]
  4055dc:	add	x9, x0, #0x1
  4055e0:	cmp	x9, #0x2
  4055e4:	b.cc	40580c <tigetstr@plt+0x31ec>  // b.lo, b.ul, b.last
  4055e8:	ldr	x1, [x8, #2872]
  4055ec:	add	x8, x1, #0x1
  4055f0:	cmp	x8, #0x2
  4055f4:	b.cc	40580c <tigetstr@plt+0x31ec>  // b.lo, b.ul, b.last
  4055f8:	bl	4024e0 <_nc_capcmp@plt>
  4055fc:	cbz	w0, 405800 <tigetstr@plt+0x31e0>
  405600:	ldp	x9, x8, [x25, #24]
  405604:	ldr	x0, [x8, #2416]
  405608:	ldr	x1, [x8, #2872]
  40560c:	ldr	w2, [x9, #52]
  405610:	bl	408060 <tigetstr@plt+0x5a40>
  405614:	tbz	w0, #0, 40580c <tigetstr@plt+0x31ec>
  405618:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40561c:	add	x0, x0, #0x780
  405620:	b	405808 <tigetstr@plt+0x31e8>
  405624:	movi	v0.2d, #0x0
  405628:	stp	q0, q0, [sp, #320]
  40562c:	stp	q0, q0, [sp, #352]
  405630:	stp	q0, q0, [sp, #384]
  405634:	stp	q0, q0, [sp, #416]
  405638:	stp	q0, q0, [sp, #448]
  40563c:	stp	q0, q0, [sp, #480]
  405640:	stp	q0, q0, [sp, #512]
  405644:	stp	q0, q0, [sp, #544]
  405648:	ldrb	w9, [x8]
  40564c:	cbz	w9, 405670 <tigetstr@plt+0x3050>
  405650:	add	x8, x8, #0x2
  405654:	add	x10, sp, #0x140
  405658:	ldurb	w11, [x8, #-1]
  40565c:	cbz	w11, 40567c <tigetstr@plt+0x305c>
  405660:	and	x9, x9, #0xff
  405664:	strb	w11, [x10, x9]
  405668:	ldrb	w9, [x8], #2
  40566c:	cbnz	w9, 405658 <tigetstr@plt+0x3038>
  405670:	ldrb	w8, [sp, #393]
  405674:	cbnz	w8, 405690 <tigetstr@plt+0x3070>
  405678:	b	4056a4 <tigetstr@plt+0x3084>
  40567c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405680:	add	x0, x0, #0x5ba
  405684:	bl	402470 <_nc_warning@plt>
  405688:	ldrb	w8, [sp, #393]
  40568c:	cbz	w8, 4056a4 <tigetstr@plt+0x3084>
  405690:	ldrb	w8, [sp, #425]
  405694:	cbnz	w8, 4056a4 <tigetstr@plt+0x3084>
  405698:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40569c:	add	x0, x0, #0x5dc
  4056a0:	bl	402470 <_nc_warning@plt>
  4056a4:	ldrb	w9, [sp, #428]
  4056a8:	add	x8, sp, #0x40
  4056ac:	cbz	w9, 405750 <tigetstr@plt+0x3130>
  4056b0:	ldrb	w9, [sp, #429]
  4056b4:	cbz	w9, 405764 <tigetstr@plt+0x3144>
  4056b8:	ldrb	w9, [sp, #427]
  4056bc:	cbz	w9, 405774 <tigetstr@plt+0x3154>
  4056c0:	ldrb	w9, [sp, #426]
  4056c4:	cbz	w9, 405784 <tigetstr@plt+0x3164>
  4056c8:	ldrb	w9, [sp, #436]
  4056cc:	cbz	w9, 405794 <tigetstr@plt+0x3174>
  4056d0:	ldrb	w9, [sp, #437]
  4056d4:	cbz	w9, 4057a4 <tigetstr@plt+0x3184>
  4056d8:	ldrb	w9, [sp, #438]
  4056dc:	cbz	w9, 4057b4 <tigetstr@plt+0x3194>
  4056e0:	ldrb	w9, [sp, #439]
  4056e4:	cbz	w9, 4057c4 <tigetstr@plt+0x31a4>
  4056e8:	ldrb	w9, [sp, #433]
  4056ec:	cbz	w9, 4057d4 <tigetstr@plt+0x31b4>
  4056f0:	ldrb	w9, [sp, #440]
  4056f4:	cbz	w9, 4057e4 <tigetstr@plt+0x31c4>
  4056f8:	ldrb	w9, [sp, #430]
  4056fc:	cbz	w9, 4057f4 <tigetstr@plt+0x31d4>
  405700:	strb	wzr, [x8]
  405704:	ldrb	w8, [sp, #64]
  405708:	cbz	w8, 405470 <tigetstr@plt+0x2e50>
  40570c:	ldr	x8, [sp, #64]
  405710:	ldr	w9, [sp, #72]
  405714:	mov	x10, #0x6d6c                	// #28012
  405718:	movk	x10, #0x6a6b, lsl #16
  40571c:	movk	x10, #0x7574, lsl #32
  405720:	mov	w11, #0x7871                	// #30833
  405724:	movk	x10, #0x7776, lsl #48
  405728:	movk	w11, #0x6e, lsl #16
  40572c:	eor	x8, x8, x10
  405730:	eor	x9, x9, x11
  405734:	orr	x8, x8, x9
  405738:	cbz	x8, 405470 <tigetstr@plt+0x2e50>
  40573c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405740:	add	x0, x0, #0x60b
  405744:	add	x1, sp, #0x40
  405748:	bl	402470 <_nc_warning@plt>
  40574c:	b	405470 <tigetstr@plt+0x2e50>
  405750:	orr	x8, x8, #0x1
  405754:	mov	w9, #0x6c                  	// #108
  405758:	strb	w9, [sp, #64]
  40575c:	ldrb	w9, [sp, #429]
  405760:	cbnz	w9, 4056b8 <tigetstr@plt+0x3098>
  405764:	mov	w9, #0x6d                  	// #109
  405768:	strb	w9, [x8], #1
  40576c:	ldrb	w9, [sp, #427]
  405770:	cbnz	w9, 4056c0 <tigetstr@plt+0x30a0>
  405774:	mov	w9, #0x6b                  	// #107
  405778:	strb	w9, [x8], #1
  40577c:	ldrb	w9, [sp, #426]
  405780:	cbnz	w9, 4056c8 <tigetstr@plt+0x30a8>
  405784:	mov	w9, #0x6a                  	// #106
  405788:	strb	w9, [x8], #1
  40578c:	ldrb	w9, [sp, #436]
  405790:	cbnz	w9, 4056d0 <tigetstr@plt+0x30b0>
  405794:	mov	w9, #0x74                  	// #116
  405798:	strb	w9, [x8], #1
  40579c:	ldrb	w9, [sp, #437]
  4057a0:	cbnz	w9, 4056d8 <tigetstr@plt+0x30b8>
  4057a4:	mov	w9, #0x75                  	// #117
  4057a8:	strb	w9, [x8], #1
  4057ac:	ldrb	w9, [sp, #438]
  4057b0:	cbnz	w9, 4056e0 <tigetstr@plt+0x30c0>
  4057b4:	mov	w9, #0x76                  	// #118
  4057b8:	strb	w9, [x8], #1
  4057bc:	ldrb	w9, [sp, #439]
  4057c0:	cbnz	w9, 4056e8 <tigetstr@plt+0x30c8>
  4057c4:	mov	w9, #0x77                  	// #119
  4057c8:	strb	w9, [x8], #1
  4057cc:	ldrb	w9, [sp, #433]
  4057d0:	cbnz	w9, 4056f0 <tigetstr@plt+0x30d0>
  4057d4:	mov	w9, #0x71                  	// #113
  4057d8:	strb	w9, [x8], #1
  4057dc:	ldrb	w9, [sp, #440]
  4057e0:	cbnz	w9, 4056f8 <tigetstr@plt+0x30d8>
  4057e4:	mov	w9, #0x78                  	// #120
  4057e8:	strb	w9, [x8], #1
  4057ec:	ldrb	w9, [sp, #430]
  4057f0:	cbnz	w9, 405700 <tigetstr@plt+0x30e0>
  4057f4:	mov	w9, #0x6e                  	// #110
  4057f8:	strb	w9, [x8], #1
  4057fc:	b	405700 <tigetstr@plt+0x30e0>
  405800:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405804:	add	x0, x0, #0x75c
  405808:	bl	402470 <_nc_warning@plt>
  40580c:	ldr	x8, [x26]
  405810:	ldr	x0, [x8, #2424]
  405814:	add	x9, x0, #0x1
  405818:	cmp	x9, #0x2
  40581c:	b.cc	405868 <tigetstr@plt+0x3248>  // b.lo, b.ul, b.last
  405820:	ldr	x1, [x8, #2880]
  405824:	add	x8, x1, #0x1
  405828:	cmp	x8, #0x2
  40582c:	b.cc	405868 <tigetstr@plt+0x3248>  // b.lo, b.ul, b.last
  405830:	bl	4024e0 <_nc_capcmp@plt>
  405834:	cbz	w0, 40585c <tigetstr@plt+0x323c>
  405838:	ldp	x9, x8, [x25, #24]
  40583c:	ldr	x0, [x8, #2424]
  405840:	ldr	x1, [x8, #2880]
  405844:	ldr	w2, [x9, #52]
  405848:	bl	408060 <tigetstr@plt+0x5a40>
  40584c:	tbz	w0, #0, 405868 <tigetstr@plt+0x3248>
  405850:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405854:	add	x0, x0, #0x7be
  405858:	b	405864 <tigetstr@plt+0x3244>
  40585c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405860:	add	x0, x0, #0x79a
  405864:	bl	402470 <_nc_warning@plt>
  405868:	ldr	x8, [x25, #24]
  40586c:	ldr	w9, [x8, #52]
  405870:	tbnz	w9, #31, 4058f4 <tigetstr@plt+0x32d4>
  405874:	ldr	w8, [x8, #56]
  405878:	tbnz	w8, #31, 4058f4 <tigetstr@plt+0x32d4>
  40587c:	ldr	x8, [x26]
  405880:	ldr	x9, [x8, #2416]
  405884:	add	x9, x9, #0x1
  405888:	cmp	x9, #0x2
  40588c:	b.cc	4058a0 <tigetstr@plt+0x3280>  // b.lo, b.ul, b.last
  405890:	ldr	x9, [x8, #2424]
  405894:	add	x9, x9, #0x1
  405898:	cmp	x9, #0x1
  40589c:	b.hi	4058c8 <tigetstr@plt+0x32a8>  // b.pmore
  4058a0:	ldr	x9, [x8, #2872]
  4058a4:	add	x9, x9, #0x1
  4058a8:	cmp	x9, #0x2
  4058ac:	b.cc	4058c0 <tigetstr@plt+0x32a0>  // b.lo, b.ul, b.last
  4058b0:	ldr	x9, [x8, #2880]
  4058b4:	add	x9, x9, #0x1
  4058b8:	cmp	x9, #0x1
  4058bc:	b.hi	4058c8 <tigetstr@plt+0x32a8>  // b.pmore
  4058c0:	ldr	x9, [x8, #2408]
  4058c4:	cbz	x9, 4058f4 <tigetstr@plt+0x32d4>
  4058c8:	ldr	x9, [x8, #2376]
  4058cc:	add	x9, x9, #0x1
  4058d0:	cmp	x9, #0x1
  4058d4:	b.hi	4058f4 <tigetstr@plt+0x32d4>  // b.pmore
  4058d8:	ldr	x8, [x8, #2384]
  4058dc:	add	x8, x8, #0x1
  4058e0:	cmp	x8, #0x1
  4058e4:	b.hi	4058f4 <tigetstr@plt+0x32d4>  // b.pmore
  4058e8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4058ec:	add	x0, x0, #0x7d8
  4058f0:	bl	402470 <_nc_warning@plt>
  4058f4:	ldr	x9, [x25, #16]
  4058f8:	ldr	x8, [x25, #32]
  4058fc:	ldrb	w10, [x9, #27]
  405900:	ldr	x9, [x8, #2400]
  405904:	add	x9, x9, #0x1
  405908:	cmp	x9, #0x1
  40590c:	cbz	w10, 405930 <tigetstr@plt+0x3310>
  405910:	b.hi	405950 <tigetstr@plt+0x3330>  // b.pmore
  405914:	ldr	x8, [x8, #2392]
  405918:	add	x8, x8, #0x1
  40591c:	cmp	x8, #0x1
  405920:	b.hi	405950 <tigetstr@plt+0x3330>  // b.pmore
  405924:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405928:	add	x0, x0, #0x80a
  40592c:	b	40594c <tigetstr@plt+0x332c>
  405930:	b.hi	405944 <tigetstr@plt+0x3324>  // b.pmore
  405934:	ldr	x8, [x8, #2392]
  405938:	add	x8, x8, #0x1
  40593c:	cmp	x8, #0x2
  405940:	b.cc	405950 <tigetstr@plt+0x3330>  // b.lo, b.ul, b.last
  405944:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405948:	add	x0, x0, #0x837
  40594c:	bl	402470 <_nc_warning@plt>
  405950:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405954:	add	x0, x0, #0x85b
  405958:	bl	402620 <tigetstr@plt>
  40595c:	add	x8, x0, #0x1
  405960:	cmp	x8, #0x2
  405964:	b.cs	405b04 <tigetstr@plt+0x34e4>  // b.hs, b.nlast
  405968:	ldr	x8, [x25, #16]
  40596c:	ldrb	w9, [x8, #7]
  405970:	cbz	w9, 405980 <tigetstr@plt+0x3360>
  405974:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  405978:	add	x1, x1, #0x892
  40597c:	b	405990 <tigetstr@plt+0x3370>
  405980:	ldrb	w8, [x8, #6]
  405984:	cbz	w8, 405d1c <tigetstr@plt+0x36fc>
  405988:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40598c:	add	x1, x1, #0x89c
  405990:	mov	x0, x25
  405994:	bl	408120 <tigetstr@plt+0x5b00>
  405998:	ldr	x8, [x26]
  40599c:	ldr	x9, [x8, #880]
  4059a0:	add	x9, x9, #0x1
  4059a4:	cmp	x9, #0x2
  4059a8:	b.cc	4059cc <tigetstr@plt+0x33ac>  // b.lo, b.ul, b.last
  4059ac:	ldr	x9, [x8, #424]
  4059b0:	add	x9, x9, #0x1
  4059b4:	cmp	x9, #0x1
  4059b8:	b.hi	4059cc <tigetstr@plt+0x33ac>  // b.pmore
  4059bc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4059c0:	add	x0, x0, #0x917
  4059c4:	bl	402470 <_nc_warning@plt>
  4059c8:	ldr	x8, [x26]
  4059cc:	ldr	x9, [x8, #848]
  4059d0:	add	x9, x9, #0x1
  4059d4:	cmp	x9, #0x2
  4059d8:	b.cc	4059fc <tigetstr@plt+0x33dc>  // b.lo, b.ul, b.last
  4059dc:	ldr	x9, [x8, #176]
  4059e0:	add	x9, x9, #0x1
  4059e4:	cmp	x9, #0x1
  4059e8:	b.hi	4059fc <tigetstr@plt+0x33dc>  // b.pmore
  4059ec:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4059f0:	add	x0, x0, #0x93b
  4059f4:	bl	402470 <_nc_warning@plt>
  4059f8:	ldr	x8, [x26]
  4059fc:	ldr	x9, [x8, #880]
  405a00:	add	x9, x9, #0x1
  405a04:	cmp	x9, #0x2
  405a08:	b.cc	405a2c <tigetstr@plt+0x340c>  // b.lo, b.ul, b.last
  405a0c:	ldr	x9, [x8, #848]
  405a10:	add	x9, x9, #0x1
  405a14:	cmp	x9, #0x1
  405a18:	b.hi	405a2c <tigetstr@plt+0x340c>  // b.pmore
  405a1c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405a20:	add	x0, x0, #0x95f
  405a24:	bl	402470 <_nc_warning@plt>
  405a28:	ldr	x8, [x26]
  405a2c:	ldr	x9, [x8, #856]
  405a30:	add	x9, x9, #0x1
  405a34:	cmp	x9, #0x2
  405a38:	b.cc	405a5c <tigetstr@plt+0x343c>  // b.lo, b.ul, b.last
  405a3c:	ldr	x9, [x8, #88]
  405a40:	add	x9, x9, #0x1
  405a44:	cmp	x9, #0x1
  405a48:	b.hi	405a5c <tigetstr@plt+0x343c>  // b.pmore
  405a4c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405a50:	add	x0, x0, #0x988
  405a54:	bl	402470 <_nc_warning@plt>
  405a58:	ldr	x8, [x26]
  405a5c:	ldr	x9, [x8, #912]
  405a60:	add	x9, x9, #0x1
  405a64:	cmp	x9, #0x2
  405a68:	b.cc	405a8c <tigetstr@plt+0x346c>  // b.lo, b.ul, b.last
  405a6c:	ldr	x9, [x8, #152]
  405a70:	add	x9, x9, #0x1
  405a74:	cmp	x9, #0x1
  405a78:	b.hi	405a8c <tigetstr@plt+0x346c>  // b.pmore
  405a7c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405a80:	add	x0, x0, #0x9ac
  405a84:	bl	402470 <_nc_warning@plt>
  405a88:	ldr	x8, [x26]
  405a8c:	ldr	x9, [x8, #888]
  405a90:	add	x9, x9, #0x1
  405a94:	cmp	x9, #0x2
  405a98:	b.cc	405abc <tigetstr@plt+0x349c>  // b.lo, b.ul, b.last
  405a9c:	ldr	x9, [x8, #112]
  405aa0:	add	x9, x9, #0x1
  405aa4:	cmp	x9, #0x1
  405aa8:	b.hi	405abc <tigetstr@plt+0x349c>  // b.pmore
  405aac:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405ab0:	add	x0, x0, #0x9cc
  405ab4:	bl	402470 <_nc_warning@plt>
  405ab8:	ldr	x8, [x26]
  405abc:	ldr	x9, [x8, #896]
  405ac0:	add	x9, x9, #0x1
  405ac4:	cmp	x9, #0x2
  405ac8:	b.cc	405aec <tigetstr@plt+0x34cc>  // b.lo, b.ul, b.last
  405acc:	ldr	x9, [x8, #136]
  405ad0:	add	x9, x9, #0x1
  405ad4:	cmp	x9, #0x1
  405ad8:	b.hi	405aec <tigetstr@plt+0x34cc>  // b.pmore
  405adc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405ae0:	add	x0, x0, #0x9f0
  405ae4:	bl	402470 <_nc_warning@plt>
  405ae8:	ldr	x8, [x26]
  405aec:	ldr	x9, [x8, #856]
  405af0:	add	x10, x9, #0x1
  405af4:	cmp	x10, #0x2
  405af8:	b.cs	405b64 <tigetstr@plt+0x3544>  // b.hs, b.nlast
  405afc:	mov	w10, wzr
  405b00:	b	405b6c <tigetstr@plt+0x354c>
  405b04:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  405b08:	add	x1, x1, #0x85f
  405b0c:	add	x2, sp, #0x140
  405b10:	add	x3, sp, #0x40
  405b14:	sub	x4, x29, #0xc
  405b18:	sub	x5, x29, #0x10
  405b1c:	mov	x20, x0
  405b20:	bl	402540 <__isoc99_sscanf@plt>
  405b24:	cmp	w0, #0x3
  405b28:	b.ne	405b50 <tigetstr@plt+0x3530>  // b.any
  405b2c:	ldr	w8, [sp, #320]
  405b30:	cmp	w8, #0x1
  405b34:	b.lt	405b50 <tigetstr@plt+0x3530>  // b.tstop
  405b38:	ldr	w8, [sp, #64]
  405b3c:	cmp	w8, #0x1
  405b40:	b.lt	405b50 <tigetstr@plt+0x3530>  // b.tstop
  405b44:	ldur	w8, [x29, #-12]
  405b48:	cmp	w8, #0x0
  405b4c:	b.gt	405968 <tigetstr@plt+0x3348>
  405b50:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405b54:	add	x0, x0, #0x86a
  405b58:	mov	x1, x20
  405b5c:	bl	402470 <_nc_warning@plt>
  405b60:	b	405968 <tigetstr@plt+0x3348>
  405b64:	mov	w10, #0x1                   	// #1
  405b68:	str	x9, [sp, #320]
  405b6c:	ldr	x11, [x8, #912]
  405b70:	add	x12, x11, #0x1
  405b74:	cmp	x12, #0x2
  405b78:	b.cc	405b8c <tigetstr@plt+0x356c>  // b.lo, b.ul, b.last
  405b7c:	add	w12, w10, #0x1
  405b80:	add	x13, sp, #0x140
  405b84:	str	x11, [x13, w10, uxtw #3]
  405b88:	mov	w10, w12
  405b8c:	ldr	x11, [x8, #888]
  405b90:	add	x12, x11, #0x1
  405b94:	cmp	x12, #0x2
  405b98:	b.cc	405bac <tigetstr@plt+0x358c>  // b.lo, b.ul, b.last
  405b9c:	add	w12, w10, #0x1
  405ba0:	add	x13, sp, #0x140
  405ba4:	str	x11, [x13, w10, uxtw #3]
  405ba8:	mov	w10, w12
  405bac:	ldr	x11, [x8, #896]
  405bb0:	add	x12, x11, #0x1
  405bb4:	cmp	x12, #0x2
  405bb8:	b.cs	405bc4 <tigetstr@plt+0x35a4>  // b.hs, b.nlast
  405bbc:	cbnz	w10, 405bd8 <tigetstr@plt+0x35b8>
  405bc0:	b	405c64 <tigetstr@plt+0x3644>
  405bc4:	add	w12, w10, #0x1
  405bc8:	add	x13, sp, #0x140
  405bcc:	str	x11, [x13, w10, uxtw #3]
  405bd0:	mov	w10, w12
  405bd4:	cbz	w10, 405c64 <tigetstr@plt+0x3644>
  405bd8:	cmp	w10, #0x4
  405bdc:	b.ne	405bec <tigetstr@plt+0x35cc>  // b.any
  405be0:	add	x0, sp, #0x140
  405be4:	bl	408244 <tigetstr@plt+0x5c24>
  405be8:	b	405c64 <tigetstr@plt+0x3644>
  405bec:	add	x9, x9, #0x1
  405bf0:	cmp	x9, #0x1
  405bf4:	b.hi	405c08 <tigetstr@plt+0x35e8>  // b.pmore
  405bf8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405bfc:	add	x0, x0, #0xa16
  405c00:	bl	402470 <_nc_warning@plt>
  405c04:	ldr	x8, [x26]
  405c08:	ldr	x9, [x8, #912]
  405c0c:	add	x9, x9, #0x1
  405c10:	cmp	x9, #0x1
  405c14:	b.hi	405c28 <tigetstr@plt+0x3608>  // b.pmore
  405c18:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405c1c:	add	x0, x0, #0xa30
  405c20:	bl	402470 <_nc_warning@plt>
  405c24:	ldr	x8, [x26]
  405c28:	ldr	x9, [x8, #888]
  405c2c:	add	x9, x9, #0x1
  405c30:	cmp	x9, #0x1
  405c34:	b.hi	405c48 <tigetstr@plt+0x3628>  // b.pmore
  405c38:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405c3c:	add	x0, x0, #0xa48
  405c40:	bl	402470 <_nc_warning@plt>
  405c44:	ldr	x8, [x26]
  405c48:	ldr	x8, [x8, #896]
  405c4c:	add	x8, x8, #0x1
  405c50:	cmp	x8, #0x1
  405c54:	b.hi	405c64 <tigetstr@plt+0x3644>  // b.pmore
  405c58:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405c5c:	add	x0, x0, #0xa62
  405c60:	bl	402470 <_nc_warning@plt>
  405c64:	ldr	x24, [x26]
  405c68:	ldr	x20, [x24, #88]
  405c6c:	add	x8, x20, #0x1
  405c70:	cmp	x8, #0x2
  405c74:	b.cs	405c80 <tigetstr@plt+0x3660>  // b.hs, b.nlast
  405c78:	mov	w8, wzr
  405c7c:	b	405c88 <tigetstr@plt+0x3668>
  405c80:	mov	w8, #0x1                   	// #1
  405c84:	str	x20, [sp, #320]
  405c88:	ldr	x21, [x24, #152]
  405c8c:	add	x9, x21, #0x1
  405c90:	cmp	x9, #0x2
  405c94:	b.cc	405ca8 <tigetstr@plt+0x3688>  // b.lo, b.ul, b.last
  405c98:	add	w9, w8, #0x1
  405c9c:	add	x10, sp, #0x140
  405ca0:	str	x21, [x10, w8, uxtw #3]
  405ca4:	mov	w8, w9
  405ca8:	ldr	x23, [x24, #112]
  405cac:	add	x9, x23, #0x1
  405cb0:	cmp	x9, #0x2
  405cb4:	b.cc	405cc8 <tigetstr@plt+0x36a8>  // b.lo, b.ul, b.last
  405cb8:	add	w9, w8, #0x1
  405cbc:	add	x10, sp, #0x140
  405cc0:	str	x23, [x10, w8, uxtw #3]
  405cc4:	mov	w8, w9
  405cc8:	ldr	x22, [x24, #136]
  405ccc:	add	x9, x22, #0x1
  405cd0:	cmp	x9, #0x2
  405cd4:	b.cs	405ce0 <tigetstr@plt+0x36c0>  // b.hs, b.nlast
  405cd8:	cbnz	w8, 405cf4 <tigetstr@plt+0x36d4>
  405cdc:	b	405e40 <tigetstr@plt+0x3820>
  405ce0:	add	w9, w8, #0x1
  405ce4:	add	x10, sp, #0x140
  405ce8:	str	x22, [x10, w8, uxtw #3]
  405cec:	mov	w8, w9
  405cf0:	cbz	w8, 405e40 <tigetstr@plt+0x3820>
  405cf4:	cmp	w8, #0x4
  405cf8:	b.ne	405d08 <tigetstr@plt+0x36e8>  // b.any
  405cfc:	add	x0, sp, #0x140
  405d00:	bl	408244 <tigetstr@plt+0x5c24>
  405d04:	b	405e40 <tigetstr@plt+0x3820>
  405d08:	add	x8, x20, #0x1
  405d0c:	cmp	x8, #0x2
  405d10:	b.cs	405d48 <tigetstr@plt+0x3728>  // b.hs, b.nlast
  405d14:	mov	w19, wzr
  405d18:	b	405d60 <tigetstr@plt+0x3740>
  405d1c:	ldr	x0, [x25]
  405d20:	mov	w1, #0x2b                  	// #43
  405d24:	bl	402480 <strchr@plt>
  405d28:	cbnz	x0, 405998 <tigetstr@plt+0x3378>
  405d2c:	ldr	x8, [x26]
  405d30:	ldr	x9, [x8, #64]
  405d34:	add	x9, x9, #0x1
  405d38:	cmp	x9, #0x2
  405d3c:	b.cs	406ea8 <tigetstr@plt+0x4888>  // b.hs, b.nlast
  405d40:	mov	w19, wzr
  405d44:	b	406eac <tigetstr@plt+0x488c>
  405d48:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  405d4c:	add	x1, x1, #0x382
  405d50:	mov	x0, x20
  405d54:	bl	402400 <strcmp@plt>
  405d58:	cmp	w0, #0x0
  405d5c:	cset	w19, ne  // ne = any
  405d60:	add	x8, x23, #0x1
  405d64:	cmp	x8, #0x2
  405d68:	b.cc	405d84 <tigetstr@plt+0x3764>  // b.lo, b.ul, b.last
  405d6c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  405d70:	add	x1, x1, #0xa7d
  405d74:	mov	x0, x23
  405d78:	bl	402400 <strcmp@plt>
  405d7c:	cmp	w0, #0x0
  405d80:	cinc	w19, w19, ne  // ne = any
  405d84:	add	x8, x21, #0x1
  405d88:	cmp	x8, #0x2
  405d8c:	b.cc	405da0 <tigetstr@plt+0x3780>  // b.lo, b.ul, b.last
  405d90:	mov	x0, x21
  405d94:	bl	402110 <strlen@plt>
  405d98:	cmp	x0, #0x1
  405d9c:	cinc	w19, w19, hi  // hi = pmore
  405da0:	add	x8, x22, #0x1
  405da4:	cmp	x8, #0x2
  405da8:	b.cs	405e2c <tigetstr@plt+0x380c>  // b.hs, b.nlast
  405dac:	cbz	w19, 405e40 <tigetstr@plt+0x3820>
  405db0:	add	x8, x20, #0x1
  405db4:	cmp	x8, #0x1
  405db8:	b.hi	405dcc <tigetstr@plt+0x37ac>  // b.pmore
  405dbc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405dc0:	add	x0, x0, #0xa7f
  405dc4:	bl	402470 <_nc_warning@plt>
  405dc8:	ldr	x24, [x26]
  405dcc:	ldr	x8, [x24, #152]
  405dd0:	add	x8, x8, #0x1
  405dd4:	cmp	x8, #0x1
  405dd8:	b.hi	405dec <tigetstr@plt+0x37cc>  // b.pmore
  405ddc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405de0:	add	x0, x0, #0xa94
  405de4:	bl	402470 <_nc_warning@plt>
  405de8:	ldr	x24, [x26]
  405dec:	ldr	x8, [x24, #112]
  405df0:	add	x8, x8, #0x1
  405df4:	cmp	x8, #0x1
  405df8:	b.hi	405e0c <tigetstr@plt+0x37ec>  // b.pmore
  405dfc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405e00:	add	x0, x0, #0xaa7
  405e04:	bl	402470 <_nc_warning@plt>
  405e08:	ldr	x24, [x26]
  405e0c:	ldr	x8, [x24, #136]
  405e10:	add	x8, x8, #0x1
  405e14:	cmp	x8, #0x1
  405e18:	b.hi	405e40 <tigetstr@plt+0x3820>  // b.pmore
  405e1c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405e20:	add	x0, x0, #0xabc
  405e24:	bl	402470 <_nc_warning@plt>
  405e28:	b	405e40 <tigetstr@plt+0x3820>
  405e2c:	mov	x0, x22
  405e30:	bl	402110 <strlen@plt>
  405e34:	cbnz	w19, 405db0 <tigetstr@plt+0x3790>
  405e38:	cmp	x0, #0x2
  405e3c:	b.cs	405db0 <tigetstr@plt+0x3790>  // b.hs, b.nlast
  405e40:	ldr	x21, [x26]
  405e44:	ldr	x24, [x21, #1112]
  405e48:	add	x8, x24, #0x1
  405e4c:	cmp	x8, #0x2
  405e50:	b.cs	405e98 <tigetstr@plt+0x3878>  // b.hs, b.nlast
  405e54:	ldr	x23, [x21, #1120]
  405e58:	add	x8, x23, #0x1
  405e5c:	cmp	x8, #0x1
  405e60:	b.hi	405edc <tigetstr@plt+0x38bc>  // b.pmore
  405e64:	ldr	x8, [x21, #1128]
  405e68:	add	x8, x8, #0x1
  405e6c:	cmp	x8, #0x1
  405e70:	b.hi	405edc <tigetstr@plt+0x38bc>  // b.pmore
  405e74:	ldr	x8, [x21, #1136]
  405e78:	add	x8, x8, #0x1
  405e7c:	cmp	x8, #0x1
  405e80:	b.hi	405edc <tigetstr@plt+0x38bc>  // b.pmore
  405e84:	ldr	x8, [x21, #1144]
  405e88:	add	x8, x8, #0x1
  405e8c:	cmp	x8, #0x2
  405e90:	b.cc	405f40 <tigetstr@plt+0x3920>  // b.lo, b.ul, b.last
  405e94:	b	405edc <tigetstr@plt+0x38bc>
  405e98:	ldr	x23, [x21, #1120]
  405e9c:	add	x8, x23, #0x1
  405ea0:	cmp	x8, #0x2
  405ea4:	b.cc	405edc <tigetstr@plt+0x38bc>  // b.lo, b.ul, b.last
  405ea8:	ldr	x27, [x21, #1128]
  405eac:	add	x8, x27, #0x1
  405eb0:	cmp	x8, #0x2
  405eb4:	b.cc	405edc <tigetstr@plt+0x38bc>  // b.lo, b.ul, b.last
  405eb8:	ldr	x25, [x21, #1136]
  405ebc:	add	x8, x25, #0x1
  405ec0:	cmp	x8, #0x2
  405ec4:	b.cc	405ed8 <tigetstr@plt+0x38b8>  // b.lo, b.ul, b.last
  405ec8:	ldr	x22, [x21, #1144]
  405ecc:	add	x8, x22, #0x1
  405ed0:	cmp	x8, #0x2
  405ed4:	b.cs	407044 <tigetstr@plt+0x4a24>  // b.hs, b.nlast
  405ed8:	ldr	x25, [sp, #56]
  405edc:	add	x8, x24, #0x1
  405ee0:	cmp	x8, #0x2
  405ee4:	strb	wzr, [sp, #320]
  405ee8:	b.cs	40648c <tigetstr@plt+0x3e6c>  // b.hs, b.nlast
  405eec:	add	x8, x23, #0x1
  405ef0:	cmp	x8, #0x2
  405ef4:	b.cs	406508 <tigetstr@plt+0x3ee8>  // b.hs, b.nlast
  405ef8:	ldr	x8, [x21, #1128]
  405efc:	add	x9, x8, #0x1
  405f00:	cmp	x9, #0x2
  405f04:	b.cs	406580 <tigetstr@plt+0x3f60>  // b.hs, b.nlast
  405f08:	ldr	x8, [x21, #1136]
  405f0c:	add	x9, x8, #0x1
  405f10:	cmp	x9, #0x2
  405f14:	b.cs	4065f8 <tigetstr@plt+0x3fd8>  // b.hs, b.nlast
  405f18:	ldr	x8, [x21, #1144]
  405f1c:	add	x9, x8, #0x1
  405f20:	cmp	x9, #0x2
  405f24:	b.cs	406670 <tigetstr@plt+0x4050>  // b.hs, b.nlast
  405f28:	ldrb	w8, [sp, #320]
  405f2c:	cbz	w8, 405f40 <tigetstr@plt+0x3920>
  405f30:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405f34:	add	x0, x0, #0xc75
  405f38:	add	x1, sp, #0x140
  405f3c:	bl	402470 <_nc_warning@plt>
  405f40:	ldr	x21, [x26]
  405f44:	ldr	x8, [x21, #616]
  405f48:	add	x8, x8, #0x1
  405f4c:	cmp	x8, #0x2
  405f50:	b.cc	405f74 <tigetstr@plt+0x3954>  // b.lo, b.ul, b.last
  405f54:	ldr	x8, [x21, #472]
  405f58:	add	x8, x8, #0x1
  405f5c:	cmp	x8, #0x1
  405f60:	b.hi	405f74 <tigetstr@plt+0x3954>  // b.pmore
  405f64:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405f68:	add	x0, x0, #0xc94
  405f6c:	bl	402470 <_nc_warning@plt>
  405f70:	ldr	x21, [x26]
  405f74:	ldr	x8, [x21, #2560]
  405f78:	add	x8, x8, #0x1
  405f7c:	cmp	x8, #0x2
  405f80:	b.cc	405fa4 <tigetstr@plt+0x3984>  // b.lo, b.ul, b.last
  405f84:	ldr	x8, [x21, #2472]
  405f88:	add	x8, x8, #0x1
  405f8c:	cmp	x8, #0x1
  405f90:	b.hi	405fa4 <tigetstr@plt+0x3984>  // b.pmore
  405f94:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405f98:	add	x0, x0, #0xcbc
  405f9c:	bl	402470 <_nc_warning@plt>
  405fa0:	ldr	x21, [x26]
  405fa4:	ldr	x8, [x21, #2472]
  405fa8:	add	x8, x8, #0x1
  405fac:	cmp	x8, #0x2
  405fb0:	b.cc	405fd4 <tigetstr@plt+0x39b4>  // b.lo, b.ul, b.last
  405fb4:	ldr	x8, [x21, #2560]
  405fb8:	add	x8, x8, #0x1
  405fbc:	cmp	x8, #0x1
  405fc0:	b.hi	405fd4 <tigetstr@plt+0x39b4>  // b.pmore
  405fc4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405fc8:	add	x0, x0, #0xcee
  405fcc:	bl	402470 <_nc_warning@plt>
  405fd0:	ldr	x21, [x26]
  405fd4:	ldr	x8, [x21, #2568]
  405fd8:	add	x8, x8, #0x1
  405fdc:	cmp	x8, #0x2
  405fe0:	b.cc	406004 <tigetstr@plt+0x39e4>  // b.lo, b.ul, b.last
  405fe4:	ldr	x8, [x21, #2488]
  405fe8:	add	x8, x8, #0x1
  405fec:	cmp	x8, #0x1
  405ff0:	b.hi	406004 <tigetstr@plt+0x39e4>  // b.pmore
  405ff4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  405ff8:	add	x0, x0, #0xd20
  405ffc:	bl	402470 <_nc_warning@plt>
  406000:	ldr	x21, [x26]
  406004:	ldr	x8, [x21, #2488]
  406008:	add	x8, x8, #0x1
  40600c:	cmp	x8, #0x2
  406010:	b.cc	406034 <tigetstr@plt+0x3a14>  // b.lo, b.ul, b.last
  406014:	ldr	x8, [x21, #2568]
  406018:	add	x8, x8, #0x1
  40601c:	cmp	x8, #0x1
  406020:	b.hi	406034 <tigetstr@plt+0x3a14>  // b.pmore
  406024:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406028:	add	x0, x0, #0xd4c
  40602c:	bl	402470 <_nc_warning@plt>
  406030:	ldr	x21, [x26]
  406034:	ldr	x8, [x21, #2576]
  406038:	add	x8, x8, #0x1
  40603c:	cmp	x8, #0x2
  406040:	b.cc	406064 <tigetstr@plt+0x3a44>  // b.lo, b.ul, b.last
  406044:	ldr	x8, [x21, #2496]
  406048:	add	x8, x8, #0x1
  40604c:	cmp	x8, #0x1
  406050:	b.hi	406064 <tigetstr@plt+0x3a44>  // b.pmore
  406054:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406058:	add	x0, x0, #0xd78
  40605c:	bl	402470 <_nc_warning@plt>
  406060:	ldr	x21, [x26]
  406064:	ldr	x8, [x21, #2496]
  406068:	add	x8, x8, #0x1
  40606c:	cmp	x8, #0x2
  406070:	b.cc	406094 <tigetstr@plt+0x3a74>  // b.lo, b.ul, b.last
  406074:	ldr	x8, [x21, #2576]
  406078:	add	x8, x8, #0x1
  40607c:	cmp	x8, #0x1
  406080:	b.hi	406094 <tigetstr@plt+0x3a74>  // b.pmore
  406084:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406088:	add	x0, x0, #0xda6
  40608c:	bl	402470 <_nc_warning@plt>
  406090:	ldr	x21, [x26]
  406094:	ldr	x8, [x21, #2584]
  406098:	add	x8, x8, #0x1
  40609c:	cmp	x8, #0x2
  4060a0:	b.cc	4060c4 <tigetstr@plt+0x3aa4>  // b.lo, b.ul, b.last
  4060a4:	ldr	x8, [x21, #2504]
  4060a8:	add	x8, x8, #0x1
  4060ac:	cmp	x8, #0x1
  4060b0:	b.hi	4060c4 <tigetstr@plt+0x3aa4>  // b.pmore
  4060b4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4060b8:	add	x0, x0, #0xdd4
  4060bc:	bl	402470 <_nc_warning@plt>
  4060c0:	ldr	x21, [x26]
  4060c4:	ldr	x8, [x21, #2504]
  4060c8:	add	x8, x8, #0x1
  4060cc:	cmp	x8, #0x2
  4060d0:	b.cc	4060f4 <tigetstr@plt+0x3ad4>  // b.lo, b.ul, b.last
  4060d4:	ldr	x8, [x21, #2584]
  4060d8:	add	x8, x8, #0x1
  4060dc:	cmp	x8, #0x1
  4060e0:	b.hi	4060f4 <tigetstr@plt+0x3ad4>  // b.pmore
  4060e4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4060e8:	add	x0, x0, #0xdfc
  4060ec:	bl	402470 <_nc_warning@plt>
  4060f0:	ldr	x21, [x26]
  4060f4:	ldr	x8, [x21, #2592]
  4060f8:	add	x8, x8, #0x1
  4060fc:	cmp	x8, #0x2
  406100:	b.cc	406124 <tigetstr@plt+0x3b04>  // b.lo, b.ul, b.last
  406104:	ldr	x8, [x21, #2528]
  406108:	add	x8, x8, #0x1
  40610c:	cmp	x8, #0x1
  406110:	b.hi	406124 <tigetstr@plt+0x3b04>  // b.pmore
  406114:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406118:	add	x0, x0, #0xe24
  40611c:	bl	402470 <_nc_warning@plt>
  406120:	ldr	x21, [x26]
  406124:	ldr	x8, [x21, #2528]
  406128:	add	x8, x8, #0x1
  40612c:	cmp	x8, #0x2
  406130:	b.cc	406154 <tigetstr@plt+0x3b34>  // b.lo, b.ul, b.last
  406134:	ldr	x8, [x21, #2592]
  406138:	add	x8, x8, #0x1
  40613c:	cmp	x8, #0x1
  406140:	b.hi	406154 <tigetstr@plt+0x3b34>  // b.pmore
  406144:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406148:	add	x0, x0, #0xe4e
  40614c:	bl	402470 <_nc_warning@plt>
  406150:	ldr	x21, [x26]
  406154:	ldr	x8, [x21, #2600]
  406158:	add	x8, x8, #0x1
  40615c:	cmp	x8, #0x2
  406160:	b.cc	406184 <tigetstr@plt+0x3b64>  // b.lo, b.ul, b.last
  406164:	ldr	x8, [x21, #2536]
  406168:	add	x8, x8, #0x1
  40616c:	cmp	x8, #0x1
  406170:	b.hi	406184 <tigetstr@plt+0x3b64>  // b.pmore
  406174:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406178:	add	x0, x0, #0xe78
  40617c:	bl	402470 <_nc_warning@plt>
  406180:	ldr	x21, [x26]
  406184:	ldr	x8, [x21, #2536]
  406188:	add	x8, x8, #0x1
  40618c:	cmp	x8, #0x2
  406190:	b.cc	4061b4 <tigetstr@plt+0x3b94>  // b.lo, b.ul, b.last
  406194:	ldr	x8, [x21, #2600]
  406198:	add	x8, x8, #0x1
  40619c:	cmp	x8, #0x1
  4061a0:	b.hi	4061b4 <tigetstr@plt+0x3b94>  // b.pmore
  4061a4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4061a8:	add	x0, x0, #0xea8
  4061ac:	bl	402470 <_nc_warning@plt>
  4061b0:	ldr	x21, [x26]
  4061b4:	ldr	x8, [x21, #2608]
  4061b8:	add	x8, x8, #0x1
  4061bc:	cmp	x8, #0x2
  4061c0:	b.cc	4061e4 <tigetstr@plt+0x3bc4>  // b.lo, b.ul, b.last
  4061c4:	ldr	x8, [x21, #2544]
  4061c8:	add	x8, x8, #0x1
  4061cc:	cmp	x8, #0x1
  4061d0:	b.hi	4061e4 <tigetstr@plt+0x3bc4>  // b.pmore
  4061d4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4061d8:	add	x0, x0, #0xed8
  4061dc:	bl	402470 <_nc_warning@plt>
  4061e0:	ldr	x21, [x26]
  4061e4:	ldr	x8, [x21, #2544]
  4061e8:	add	x8, x8, #0x1
  4061ec:	cmp	x8, #0x2
  4061f0:	b.cc	406214 <tigetstr@plt+0x3bf4>  // b.lo, b.ul, b.last
  4061f4:	ldr	x8, [x21, #2608]
  4061f8:	add	x8, x8, #0x1
  4061fc:	cmp	x8, #0x1
  406200:	b.hi	406214 <tigetstr@plt+0x3bf4>  // b.pmore
  406204:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406208:	add	x0, x0, #0xf0c
  40620c:	bl	402470 <_nc_warning@plt>
  406210:	ldr	x21, [x26]
  406214:	ldr	x8, [x21, #2616]
  406218:	add	x8, x8, #0x1
  40621c:	cmp	x8, #0x2
  406220:	b.cc	406244 <tigetstr@plt+0x3c24>  // b.lo, b.ul, b.last
  406224:	ldr	x8, [x21, #2552]
  406228:	add	x8, x8, #0x1
  40622c:	cmp	x8, #0x1
  406230:	b.hi	406244 <tigetstr@plt+0x3c24>  // b.pmore
  406234:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406238:	add	x0, x0, #0xf40
  40623c:	bl	402470 <_nc_warning@plt>
  406240:	ldr	x21, [x26]
  406244:	ldr	x8, [x21, #2552]
  406248:	add	x8, x8, #0x1
  40624c:	cmp	x8, #0x2
  406250:	b.cc	406274 <tigetstr@plt+0x3c54>  // b.lo, b.ul, b.last
  406254:	ldr	x8, [x21, #2616]
  406258:	add	x8, x8, #0x1
  40625c:	cmp	x8, #0x1
  406260:	b.hi	406274 <tigetstr@plt+0x3c54>  // b.pmore
  406264:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406268:	add	x0, x0, #0xf6a
  40626c:	bl	402470 <_nc_warning@plt>
  406270:	ldr	x21, [x26]
  406274:	ldr	x8, [x21, #2776]
  406278:	add	x8, x8, #0x1
  40627c:	cmp	x8, #0x2
  406280:	b.cc	4062a4 <tigetstr@plt+0x3c84>  // b.lo, b.ul, b.last
  406284:	ldr	x8, [x21, #2792]
  406288:	add	x8, x8, #0x1
  40628c:	cmp	x8, #0x1
  406290:	b.hi	4062a4 <tigetstr@plt+0x3c84>  // b.pmore
  406294:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406298:	add	x0, x0, #0xf94
  40629c:	bl	402470 <_nc_warning@plt>
  4062a0:	ldr	x21, [x26]
  4062a4:	ldr	x8, [x21, #2728]
  4062a8:	add	x8, x8, #0x1
  4062ac:	cmp	x8, #0x2
  4062b0:	b.cc	4062d4 <tigetstr@plt+0x3cb4>  // b.lo, b.ul, b.last
  4062b4:	ldr	x8, [x21, #2720]
  4062b8:	add	x8, x8, #0x1
  4062bc:	cmp	x8, #0x1
  4062c0:	b.hi	4062d4 <tigetstr@plt+0x3cb4>  // b.pmore
  4062c4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4062c8:	add	x0, x0, #0xfc0
  4062cc:	bl	402470 <_nc_warning@plt>
  4062d0:	ldr	x21, [x26]
  4062d4:	ldr	x8, [x21, #2736]
  4062d8:	add	x8, x8, #0x1
  4062dc:	cmp	x8, #0x2
  4062e0:	b.cc	406304 <tigetstr@plt+0x3ce4>  // b.lo, b.ul, b.last
  4062e4:	ldr	x8, [x21, #2168]
  4062e8:	add	x8, x8, #0x1
  4062ec:	cmp	x8, #0x1
  4062f0:	b.hi	406304 <tigetstr@plt+0x3ce4>  // b.pmore
  4062f4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4062f8:	add	x0, x0, #0xff0
  4062fc:	bl	402470 <_nc_warning@plt>
  406300:	ldr	x21, [x26]
  406304:	ldr	x8, [x21, #2744]
  406308:	add	x8, x8, #0x1
  40630c:	cmp	x8, #0x2
  406310:	b.cc	406334 <tigetstr@plt+0x3d14>  // b.lo, b.ul, b.last
  406314:	ldr	x8, [x21, #2176]
  406318:	add	x8, x8, #0x1
  40631c:	cmp	x8, #0x1
  406320:	b.hi	406334 <tigetstr@plt+0x3d14>  // b.pmore
  406324:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406328:	add	x0, x0, #0x1c
  40632c:	bl	402470 <_nc_warning@plt>
  406330:	ldr	x21, [x26]
  406334:	ldr	x8, [x21, #2760]
  406338:	add	x8, x8, #0x1
  40633c:	cmp	x8, #0x2
  406340:	b.cc	406364 <tigetstr@plt+0x3d44>  // b.lo, b.ul, b.last
  406344:	ldr	x8, [x21, #2752]
  406348:	add	x8, x8, #0x1
  40634c:	cmp	x8, #0x1
  406350:	b.hi	406364 <tigetstr@plt+0x3d44>  // b.pmore
  406354:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406358:	add	x0, x0, #0x4a
  40635c:	bl	402470 <_nc_warning@plt>
  406360:	ldr	x21, [x26]
  406364:	ldr	x8, [x21, #2680]
  406368:	add	x8, x8, #0x1
  40636c:	cmp	x8, #0x2
  406370:	b.cc	406394 <tigetstr@plt+0x3d74>  // b.lo, b.ul, b.last
  406374:	ldr	x8, [x21, #2632]
  406378:	add	x8, x8, #0x1
  40637c:	cmp	x8, #0x1
  406380:	b.hi	406394 <tigetstr@plt+0x3d74>  // b.pmore
  406384:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406388:	add	x0, x0, #0x74
  40638c:	bl	402470 <_nc_warning@plt>
  406390:	ldr	x21, [x26]
  406394:	ldr	x8, [x21, #2688]
  406398:	add	x8, x8, #0x1
  40639c:	cmp	x8, #0x2
  4063a0:	b.cc	4063c4 <tigetstr@plt+0x3da4>  // b.lo, b.ul, b.last
  4063a4:	ldr	x8, [x21, #2640]
  4063a8:	add	x8, x8, #0x1
  4063ac:	cmp	x8, #0x1
  4063b0:	b.hi	4063c4 <tigetstr@plt+0x3da4>  // b.pmore
  4063b4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4063b8:	add	x0, x0, #0x96
  4063bc:	bl	402470 <_nc_warning@plt>
  4063c0:	ldr	x21, [x26]
  4063c4:	ldr	x8, [x21, #2696]
  4063c8:	add	x8, x8, #0x1
  4063cc:	cmp	x8, #0x2
  4063d0:	b.cc	4063f4 <tigetstr@plt+0x3dd4>  // b.lo, b.ul, b.last
  4063d4:	ldr	x8, [x21, #2648]
  4063d8:	add	x8, x8, #0x1
  4063dc:	cmp	x8, #0x1
  4063e0:	b.hi	4063f4 <tigetstr@plt+0x3dd4>  // b.pmore
  4063e4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4063e8:	add	x0, x0, #0xb8
  4063ec:	bl	402470 <_nc_warning@plt>
  4063f0:	ldr	x21, [x26]
  4063f4:	ldr	x8, [x21, #2704]
  4063f8:	add	x8, x8, #0x1
  4063fc:	cmp	x8, #0x2
  406400:	b.cc	406420 <tigetstr@plt+0x3e00>  // b.lo, b.ul, b.last
  406404:	ldr	x8, [x21, #2664]
  406408:	add	x8, x8, #0x1
  40640c:	cmp	x8, #0x1
  406410:	b.hi	406420 <tigetstr@plt+0x3e00>  // b.pmore
  406414:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406418:	add	x0, x0, #0xdc
  40641c:	bl	402470 <_nc_warning@plt>
  406420:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  406424:	ldr	x8, [x8, #3912]
  406428:	ldrb	w8, [x8]
  40642c:	cbz	w8, 406800 <tigetstr@plt+0x41e0>
  406430:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406434:	add	x0, x0, #0x1ce
  406438:	bl	402290 <tigetflag@plt>
  40643c:	mov	w21, w0
  406440:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406444:	add	x0, x0, #0x12b
  406448:	bl	402290 <tigetflag@plt>
  40644c:	ldr	x8, [x25, #16]
  406450:	mov	w23, w0
  406454:	ldrb	w19, [x8, #28]
  406458:	ldr	x8, [x25]
  40645c:	mov	x0, x8
  406460:	bl	402100 <_nc_first_name@plt>
  406464:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  406468:	add	x1, x1, #0xfa
  40646c:	mov	w2, #0x6                   	// #6
  406470:	mov	x20, x0
  406474:	bl	402250 <strncmp@plt>
  406478:	mov	w22, w0
  40647c:	str	w19, [sp, #40]
  406480:	cbz	w0, 4066e8 <tigetstr@plt+0x40c8>
  406484:	str	wzr, [sp, #48]
  406488:	b	406700 <tigetstr@plt+0x40e0>
  40648c:	ldrb	w8, [x24]
  406490:	cmp	w8, #0x1b
  406494:	b.ne	405eec <tigetstr@plt+0x38cc>  // b.any
  406498:	ldrb	w8, [x24, #1]
  40649c:	cmp	w8, #0x4f
  4064a0:	b.ne	405eec <tigetstr@plt+0x38cc>  // b.any
  4064a4:	add	x20, x24, #0x2
  4064a8:	mov	x0, x20
  4064ac:	bl	402110 <strlen@plt>
  4064b0:	cmp	x0, #0x1
  4064b4:	b.ne	405eec <tigetstr@plt+0x38cc>  // b.any
  4064b8:	ldrb	w1, [x20]
  4064bc:	cbz	w1, 405eec <tigetstr@plt+0x38cc>
  4064c0:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  4064c4:	add	x20, x20, #0xca9
  4064c8:	mov	w2, #0x13                  	// #19
  4064cc:	mov	x0, x20
  4064d0:	bl	4024f0 <memchr@plt>
  4064d4:	cbz	x0, 405eec <tigetstr@plt+0x38cc>
  4064d8:	cmp	x0, x20
  4064dc:	b.mi	405eec <tigetstr@plt+0x38cc>  // b.first
  4064e0:	add	x0, sp, #0x140
  4064e4:	add	x19, sp, #0x140
  4064e8:	bl	402110 <strlen@plt>
  4064ec:	mov	w9, #0x6b20                	// #27424
  4064f0:	add	x8, x19, x0
  4064f4:	movk	w9, #0x3161, lsl #16
  4064f8:	str	w9, [x8]
  4064fc:	strb	wzr, [x8, #4]
  406500:	ldr	x23, [x21, #1120]
  406504:	b	405eec <tigetstr@plt+0x38cc>
  406508:	ldrb	w8, [x23]
  40650c:	cmp	w8, #0x1b
  406510:	b.ne	405ef8 <tigetstr@plt+0x38d8>  // b.any
  406514:	ldrb	w8, [x23, #1]
  406518:	cmp	w8, #0x4f
  40651c:	b.ne	405ef8 <tigetstr@plt+0x38d8>  // b.any
  406520:	add	x20, x23, #0x2
  406524:	mov	x0, x20
  406528:	bl	402110 <strlen@plt>
  40652c:	cmp	x0, #0x1
  406530:	b.ne	405ef8 <tigetstr@plt+0x38d8>  // b.any
  406534:	ldrb	w1, [x20]
  406538:	cbz	w1, 405ef8 <tigetstr@plt+0x38d8>
  40653c:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  406540:	add	x20, x20, #0xca9
  406544:	mov	w2, #0x13                  	// #19
  406548:	mov	x0, x20
  40654c:	bl	4024f0 <memchr@plt>
  406550:	cbz	x0, 405ef8 <tigetstr@plt+0x38d8>
  406554:	cmp	x0, x20
  406558:	b.mi	405ef8 <tigetstr@plt+0x38d8>  // b.first
  40655c:	add	x0, sp, #0x140
  406560:	add	x19, sp, #0x140
  406564:	bl	402110 <strlen@plt>
  406568:	mov	w9, #0x6b20                	// #27424
  40656c:	add	x8, x19, x0
  406570:	movk	w9, #0x3361, lsl #16
  406574:	str	w9, [x8]
  406578:	strb	wzr, [x8, #4]
  40657c:	b	405ef8 <tigetstr@plt+0x38d8>
  406580:	ldrb	w9, [x8]
  406584:	cmp	w9, #0x1b
  406588:	b.ne	405f08 <tigetstr@plt+0x38e8>  // b.any
  40658c:	ldrb	w9, [x8, #1]
  406590:	cmp	w9, #0x4f
  406594:	b.ne	405f08 <tigetstr@plt+0x38e8>  // b.any
  406598:	add	x20, x8, #0x2
  40659c:	mov	x0, x20
  4065a0:	bl	402110 <strlen@plt>
  4065a4:	cmp	x0, #0x1
  4065a8:	b.ne	405f08 <tigetstr@plt+0x38e8>  // b.any
  4065ac:	ldrb	w1, [x20]
  4065b0:	cbz	w1, 405f08 <tigetstr@plt+0x38e8>
  4065b4:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  4065b8:	add	x20, x20, #0xca9
  4065bc:	mov	w2, #0x13                  	// #19
  4065c0:	mov	x0, x20
  4065c4:	bl	4024f0 <memchr@plt>
  4065c8:	cbz	x0, 405f08 <tigetstr@plt+0x38e8>
  4065cc:	cmp	x0, x20
  4065d0:	b.mi	405f08 <tigetstr@plt+0x38e8>  // b.first
  4065d4:	add	x0, sp, #0x140
  4065d8:	add	x19, sp, #0x140
  4065dc:	bl	402110 <strlen@plt>
  4065e0:	mov	w9, #0x6b20                	// #27424
  4065e4:	add	x8, x19, x0
  4065e8:	movk	w9, #0x3262, lsl #16
  4065ec:	str	w9, [x8]
  4065f0:	strb	wzr, [x8, #4]
  4065f4:	b	405f08 <tigetstr@plt+0x38e8>
  4065f8:	ldrb	w9, [x8]
  4065fc:	cmp	w9, #0x1b
  406600:	b.ne	405f18 <tigetstr@plt+0x38f8>  // b.any
  406604:	ldrb	w9, [x8, #1]
  406608:	cmp	w9, #0x4f
  40660c:	b.ne	405f18 <tigetstr@plt+0x38f8>  // b.any
  406610:	add	x20, x8, #0x2
  406614:	mov	x0, x20
  406618:	bl	402110 <strlen@plt>
  40661c:	cmp	x0, #0x1
  406620:	b.ne	405f18 <tigetstr@plt+0x38f8>  // b.any
  406624:	ldrb	w1, [x20]
  406628:	cbz	w1, 405f18 <tigetstr@plt+0x38f8>
  40662c:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  406630:	add	x20, x20, #0xca9
  406634:	mov	w2, #0x13                  	// #19
  406638:	mov	x0, x20
  40663c:	bl	4024f0 <memchr@plt>
  406640:	cbz	x0, 405f18 <tigetstr@plt+0x38f8>
  406644:	cmp	x0, x20
  406648:	b.mi	405f18 <tigetstr@plt+0x38f8>  // b.first
  40664c:	add	x0, sp, #0x140
  406650:	add	x19, sp, #0x140
  406654:	bl	402110 <strlen@plt>
  406658:	mov	w9, #0x6b20                	// #27424
  40665c:	add	x8, x19, x0
  406660:	movk	w9, #0x3163, lsl #16
  406664:	str	w9, [x8]
  406668:	strb	wzr, [x8, #4]
  40666c:	b	405f18 <tigetstr@plt+0x38f8>
  406670:	ldrb	w9, [x8]
  406674:	cmp	w9, #0x1b
  406678:	b.ne	405f28 <tigetstr@plt+0x3908>  // b.any
  40667c:	ldrb	w9, [x8, #1]
  406680:	cmp	w9, #0x4f
  406684:	b.ne	405f28 <tigetstr@plt+0x3908>  // b.any
  406688:	add	x20, x8, #0x2
  40668c:	mov	x0, x20
  406690:	bl	402110 <strlen@plt>
  406694:	cmp	x0, #0x1
  406698:	b.ne	405f28 <tigetstr@plt+0x3908>  // b.any
  40669c:	ldrb	w1, [x20]
  4066a0:	cbz	w1, 405f28 <tigetstr@plt+0x3908>
  4066a4:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  4066a8:	add	x20, x20, #0xca9
  4066ac:	mov	w2, #0x13                  	// #19
  4066b0:	mov	x0, x20
  4066b4:	bl	4024f0 <memchr@plt>
  4066b8:	cbz	x0, 405f28 <tigetstr@plt+0x3908>
  4066bc:	cmp	x0, x20
  4066c0:	b.mi	405f28 <tigetstr@plt+0x3908>  // b.first
  4066c4:	add	x0, sp, #0x140
  4066c8:	add	x19, sp, #0x140
  4066cc:	bl	402110 <strlen@plt>
  4066d0:	mov	w9, #0x6b20                	// #27424
  4066d4:	add	x8, x19, x0
  4066d8:	movk	w9, #0x3363, lsl #16
  4066dc:	str	w9, [x8]
  4066e0:	strb	wzr, [x8, #4]
  4066e4:	b	405f28 <tigetstr@plt+0x3908>
  4066e8:	mov	w1, #0x2e                  	// #46
  4066ec:	mov	x0, x20
  4066f0:	bl	402480 <strchr@plt>
  4066f4:	cmp	x0, #0x0
  4066f8:	cset	w8, eq  // eq = none
  4066fc:	str	w8, [sp, #48]
  406700:	ldr	x19, [x26]
  406704:	ldr	x24, [x19, #2840]
  406708:	add	x8, x24, #0x1
  40670c:	cmp	x8, #0x2
  406710:	b.cs	40671c <tigetstr@plt+0x40fc>  // b.hs, b.nlast
  406714:	mov	w12, wzr
  406718:	b	406734 <tigetstr@plt+0x4114>
  40671c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406720:	add	x0, x0, #0x101
  406724:	mov	x1, x24
  406728:	bl	402400 <strcmp@plt>
  40672c:	cmp	w0, #0x0
  406730:	cset	w12, eq  // eq = none
  406734:	ldr	x25, [x19, #2384]
  406738:	and	w27, w23, #0xfe
  40673c:	and	w28, w21, #0xfe
  406740:	add	x8, x25, #0x1
  406744:	cmp	x8, #0x2
  406748:	b.cs	406764 <tigetstr@plt+0x4144>  // b.hs, b.nlast
  40674c:	ldr	x25, [x19, #2376]
  406750:	add	x8, x25, #0x1
  406754:	cmp	x8, #0x2
  406758:	b.cs	406764 <tigetstr@plt+0x4144>  // b.hs, b.nlast
  40675c:	mov	w25, wzr
  406760:	b	4067a0 <tigetstr@plt+0x4180>
  406764:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  406768:	add	x1, x1, #0x25d
  40676c:	mov	x0, x25
  406770:	mov	w19, w12
  406774:	bl	402520 <strstr@plt>
  406778:	cbz	x0, 406784 <tigetstr@plt+0x4164>
  40677c:	mov	w25, #0x1                   	// #1
  406780:	b	40679c <tigetstr@plt+0x417c>
  406784:	adrp	x1, 40f000 <tigetstr@plt+0xc9e0>
  406788:	add	x1, x1, #0x263
  40678c:	mov	x0, x25
  406790:	bl	402520 <strstr@plt>
  406794:	cmp	x0, #0x0
  406798:	cset	w25, ne  // ne = any
  40679c:	mov	w12, w19
  4067a0:	cmp	w28, #0x0
  4067a4:	cset	w8, eq  // eq = none
  4067a8:	cmp	w27, #0x0
  4067ac:	cset	w10, eq  // eq = none
  4067b0:	cmp	w23, #0x0
  4067b4:	cset	w11, ne  // ne = any
  4067b8:	cmp	w21, #0x0
  4067bc:	cset	w9, ne  // ne = any
  4067c0:	and	w9, w9, w8
  4067c4:	cmp	w9, #0x1
  4067c8:	and	w8, w11, w10
  4067cc:	b.ne	4067e0 <tigetstr@plt+0x41c0>  // b.any
  4067d0:	cbz	w8, 4067e0 <tigetstr@plt+0x41c0>
  4067d4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4067d8:	add	x0, x0, #0x105
  4067dc:	b	4067f8 <tigetstr@plt+0x41d8>
  4067e0:	ldr	w11, [sp, #48]
  4067e4:	and	w10, w9, w11
  4067e8:	cmp	w10, #0x1
  4067ec:	b.ne	406a74 <tigetstr@plt+0x4454>  // b.any
  4067f0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4067f4:	add	x0, x0, #0x12e
  4067f8:	bl	402470 <_nc_warning@plt>
  4067fc:	ldr	x25, [sp, #56]
  406800:	ldr	x8, [x26]
  406804:	ldr	x9, [x8, #904]
  406808:	add	x9, x9, #0x1
  40680c:	cmp	x9, #0x2
  406810:	b.cc	406834 <tigetstr@plt+0x4214>  // b.lo, b.ul, b.last
  406814:	ldr	x9, [x8, #872]
  406818:	add	x9, x9, #0x1
  40681c:	cmp	x9, #0x1
  406820:	b.hi	406834 <tigetstr@plt+0x4214>  // b.pmore
  406824:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406828:	add	x0, x0, #0xcd7
  40682c:	bl	402470 <_nc_warning@plt>
  406830:	ldr	x8, [x26]
  406834:	ldr	x9, [x8, #872]
  406838:	add	x9, x9, #0x1
  40683c:	cmp	x9, #0x2
  406840:	b.cc	406864 <tigetstr@plt+0x4244>  // b.lo, b.ul, b.last
  406844:	ldr	x9, [x8, #904]
  406848:	add	x9, x9, #0x1
  40684c:	cmp	x9, #0x1
  406850:	b.hi	406864 <tigetstr@plt+0x4244>  // b.pmore
  406854:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406858:	add	x0, x0, #0xcf5
  40685c:	bl	402470 <_nc_warning@plt>
  406860:	ldr	x8, [x26]
  406864:	ldr	x9, [x8, #840]
  406868:	add	x9, x9, #0x1
  40686c:	cmp	x9, #0x2
  406870:	b.cc	406894 <tigetstr@plt+0x4274>  // b.lo, b.ul, b.last
  406874:	ldr	x9, [x8, #864]
  406878:	add	x9, x9, #0x1
  40687c:	cmp	x9, #0x1
  406880:	b.hi	406894 <tigetstr@plt+0x4274>  // b.pmore
  406884:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406888:	add	x0, x0, #0xd13
  40688c:	bl	402470 <_nc_warning@plt>
  406890:	ldr	x8, [x26]
  406894:	ldr	x9, [x8, #864]
  406898:	add	x9, x9, #0x1
  40689c:	cmp	x9, #0x2
  4068a0:	b.cc	4068c4 <tigetstr@plt+0x42a4>  // b.lo, b.ul, b.last
  4068a4:	ldr	x9, [x8, #840]
  4068a8:	add	x9, x9, #0x1
  4068ac:	cmp	x9, #0x1
  4068b0:	b.hi	4068c4 <tigetstr@plt+0x42a4>  // b.pmore
  4068b4:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4068b8:	add	x0, x0, #0xd2c
  4068bc:	bl	402470 <_nc_warning@plt>
  4068c0:	ldr	x8, [x26]
  4068c4:	ldr	x9, [x8, #104]
  4068c8:	add	x9, x9, #0x1
  4068cc:	cmp	x9, #0x2
  4068d0:	b.cc	4068f4 <tigetstr@plt+0x42d4>  // b.lo, b.ul, b.last
  4068d4:	ldr	x9, [x8, #128]
  4068d8:	add	x9, x9, #0x1
  4068dc:	cmp	x9, #0x1
  4068e0:	b.hi	4068f4 <tigetstr@plt+0x42d4>  // b.pmore
  4068e4:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4068e8:	add	x0, x0, #0xd45
  4068ec:	bl	402470 <_nc_warning@plt>
  4068f0:	ldr	x8, [x26]
  4068f4:	ldr	x0, [x8, #160]
  4068f8:	add	x9, x0, #0x1
  4068fc:	cmp	x9, #0x2
  406900:	b.cc	406928 <tigetstr@plt+0x4308>  // b.lo, b.ul, b.last
  406904:	ldr	x9, [x8, #128]
  406908:	add	x9, x9, #0x1
  40690c:	cmp	x9, #0x1
  406910:	b.hi	406928 <tigetstr@plt+0x4308>  // b.pmore
  406914:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406918:	add	x0, x0, #0xd6b
  40691c:	bl	402470 <_nc_warning@plt>
  406920:	ldr	x8, [x26]
  406924:	ldr	x0, [x8, #160]
  406928:	add	x9, x0, #0x1
  40692c:	cmp	x9, #0x2
  406930:	b.cc	406958 <tigetstr@plt+0x4338>  // b.lo, b.ul, b.last
  406934:	ldr	x1, [x8, #128]
  406938:	add	x8, x1, #0x1
  40693c:	cmp	x8, #0x2
  406940:	b.cc	406958 <tigetstr@plt+0x4338>  // b.lo, b.ul, b.last
  406944:	bl	4024e0 <_nc_capcmp@plt>
  406948:	cbnz	w0, 406958 <tigetstr@plt+0x4338>
  40694c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406950:	add	x0, x0, #0xd8f
  406954:	bl	402470 <_nc_warning@plt>
  406958:	ldr	x8, [x26]
  40695c:	ldr	x9, [x8, #24]
  406960:	add	x10, x9, #0x1
  406964:	cmp	x10, #0x2
  406968:	b.cc	406990 <tigetstr@plt+0x4370>  // b.lo, b.ul, b.last
  40696c:	ldr	x10, [x8, #1024]
  406970:	add	x10, x10, #0x1
  406974:	cmp	x10, #0x1
  406978:	b.hi	406990 <tigetstr@plt+0x4370>  // b.pmore
  40697c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406980:	add	x0, x0, #0xdb7
  406984:	bl	402470 <_nc_warning@plt>
  406988:	ldr	x8, [x26]
  40698c:	ldr	x9, [x8, #24]
  406990:	add	x9, x9, #0x1
  406994:	cmp	x9, #0x2
  406998:	b.cc	4069bc <tigetstr@plt+0x439c>  // b.lo, b.ul, b.last
  40699c:	ldr	x9, [x8, #1008]
  4069a0:	add	x9, x9, #0x1
  4069a4:	cmp	x9, #0x1
  4069a8:	b.hi	4069bc <tigetstr@plt+0x439c>  // b.pmore
  4069ac:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4069b0:	add	x0, x0, #0xddf
  4069b4:	bl	402470 <_nc_warning@plt>
  4069b8:	ldr	x8, [x26]
  4069bc:	ldr	x9, [x8, #32]
  4069c0:	add	x9, x9, #0x1
  4069c4:	cmp	x9, #0x2
  4069c8:	b.cc	4069ec <tigetstr@plt+0x43cc>  // b.lo, b.ul, b.last
  4069cc:	ldr	x9, [x8, #1056]
  4069d0:	add	x9, x9, #0x1
  4069d4:	cmp	x9, #0x1
  4069d8:	b.hi	4069ec <tigetstr@plt+0x43cc>  // b.pmore
  4069dc:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4069e0:	add	x0, x0, #0xe0a
  4069e4:	bl	402470 <_nc_warning@plt>
  4069e8:	ldr	x8, [x26]
  4069ec:	ldr	x0, [x8, #1048]
  4069f0:	add	x9, x0, #0x1
  4069f4:	cmp	x9, #0x2
  4069f8:	b.cs	406a30 <tigetstr@plt+0x4410>  // b.hs, b.nlast
  4069fc:	ldr	x8, [x8, #312]
  406a00:	add	x8, x8, #0x1
  406a04:	cmp	x8, #0x2
  406a08:	b.cc	406c10 <tigetstr@plt+0x45f0>  // b.lo, b.ul, b.last
  406a0c:	cmn	x0, #0x1
  406a10:	b.eq	406c10 <tigetstr@plt+0x45f0>  // b.none
  406a14:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  406a18:	ldr	x8, [x8, #3960]
  406a1c:	ldr	w8, [x8]
  406a20:	cbnz	w8, 406c10 <tigetstr@plt+0x45f0>
  406a24:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406a28:	add	x0, x0, #0xef6
  406a2c:	b	406c0c <tigetstr@plt+0x45ec>
  406a30:	adrp	x19, 421000 <tigetstr@plt+0x1e9e0>
  406a34:	ldr	x19, [x19, #3992]
  406a38:	str	wzr, [x19]
  406a3c:	ldr	x3, [x8, #312]
  406a40:	add	x8, x3, #0x1
  406a44:	cmp	x8, #0x2
  406a48:	b.cs	406aa0 <tigetstr@plt+0x4480>  // b.hs, b.nlast
  406a4c:	mov	x1, xzr
  406a50:	mov	x2, xzr
  406a54:	mov	x3, xzr
  406a58:	mov	x4, xzr
  406a5c:	mov	x5, xzr
  406a60:	mov	x6, xzr
  406a64:	mov	x7, xzr
  406a68:	stp	xzr, xzr, [sp]
  406a6c:	bl	402240 <tparm@plt>
  406a70:	b	406ab8 <tigetstr@plt+0x4498>
  406a74:	cbz	w9, 406e78 <tigetstr@plt+0x4858>
  406a78:	cmp	w22, #0x0
  406a7c:	cset	w8, ne  // ne = any
  406a80:	orr	w8, w12, w8
  406a84:	tbnz	w8, #0, 406fcc <tigetstr@plt+0x49ac>
  406a88:	add	x8, x24, #0x1
  406a8c:	cmp	x8, #0x1
  406a90:	b.hi	406fc0 <tigetstr@plt+0x49a0>  // b.pmore
  406a94:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406a98:	add	x0, x0, #0x18f
  406a9c:	b	406fc8 <tigetstr@plt+0x49a8>
  406aa0:	adrp	x4, 40f000 <tigetstr@plt+0xc9e0>
  406aa4:	add	x4, x4, #0x340
  406aa8:	mov	x0, x25
  406aac:	mov	x1, xzr
  406ab0:	mov	w2, wzr
  406ab4:	bl	4079d0 <tigetstr@plt+0x53b0>
  406ab8:	bl	402310 <strdup@plt>
  406abc:	ldr	w8, [x19]
  406ac0:	mov	x20, x0
  406ac4:	cbz	w8, 406ad4 <tigetstr@plt+0x44b4>
  406ac8:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406acc:	add	x0, x0, #0xe28
  406ad0:	bl	402470 <_nc_warning@plt>
  406ad4:	cbz	x20, 406c04 <tigetstr@plt+0x45e4>
  406ad8:	ldr	x8, [x25, #32]
  406adc:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  406ae0:	add	x4, x4, #0xe45
  406ae4:	mov	w2, #0x1                   	// #1
  406ae8:	ldr	x3, [x8, #280]
  406aec:	mov	x0, x25
  406af0:	mov	x1, x20
  406af4:	bl	4079d0 <tigetstr@plt+0x53b0>
  406af8:	ldr	x8, [x25, #32]
  406afc:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  406b00:	add	x4, x4, #0xe59
  406b04:	mov	w2, #0x2                   	// #2
  406b08:	ldr	x3, [x8, #288]
  406b0c:	mov	x0, x25
  406b10:	mov	x1, x20
  406b14:	bl	4079d0 <tigetstr@plt+0x53b0>
  406b18:	ldr	x8, [x25, #32]
  406b1c:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  406b20:	add	x4, x4, #0xe6e
  406b24:	mov	w2, #0x3                   	// #3
  406b28:	ldr	x3, [x8, #272]
  406b2c:	mov	x0, x25
  406b30:	mov	x1, x20
  406b34:	bl	4079d0 <tigetstr@plt+0x53b0>
  406b38:	ldr	x8, [x25, #32]
  406b3c:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  406b40:	add	x4, x4, #0xe81
  406b44:	mov	w2, #0x4                   	// #4
  406b48:	ldr	x3, [x8, #208]
  406b4c:	mov	x0, x25
  406b50:	mov	x1, x20
  406b54:	bl	4079d0 <tigetstr@plt+0x53b0>
  406b58:	ldr	x8, [x25, #32]
  406b5c:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  406b60:	add	x4, x4, #0xe92
  406b64:	mov	w2, #0x5                   	// #5
  406b68:	ldr	x3, [x8, #240]
  406b6c:	mov	x0, x25
  406b70:	mov	x1, x20
  406b74:	bl	4079d0 <tigetstr@plt+0x53b0>
  406b78:	ldr	x8, [x25, #32]
  406b7c:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  406b80:	add	x4, x4, #0xea1
  406b84:	mov	w2, #0x6                   	// #6
  406b88:	ldr	x3, [x8, #216]
  406b8c:	mov	x0, x25
  406b90:	mov	x1, x20
  406b94:	bl	4079d0 <tigetstr@plt+0x53b0>
  406b98:	ldr	x8, [x25, #32]
  406b9c:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  406ba0:	add	x4, x4, #0xeb1
  406ba4:	mov	w2, #0x7                   	// #7
  406ba8:	ldr	x3, [x8, #256]
  406bac:	mov	x0, x25
  406bb0:	mov	x1, x20
  406bb4:	bl	4079d0 <tigetstr@plt+0x53b0>
  406bb8:	ldr	x8, [x25, #32]
  406bbc:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  406bc0:	add	x4, x4, #0xec3
  406bc4:	mov	w2, #0x8                   	// #8
  406bc8:	ldr	x3, [x8, #264]
  406bcc:	mov	x0, x25
  406bd0:	mov	x1, x20
  406bd4:	bl	4079d0 <tigetstr@plt+0x53b0>
  406bd8:	ldr	x8, [x25, #32]
  406bdc:	adrp	x4, 40e000 <tigetstr@plt+0xb9e0>
  406be0:	add	x4, x4, #0x4fb
  406be4:	mov	w2, #0x9                   	// #9
  406be8:	ldr	x3, [x8, #200]
  406bec:	mov	x0, x25
  406bf0:	mov	x1, x20
  406bf4:	bl	4079d0 <tigetstr@plt+0x53b0>
  406bf8:	mov	x0, x20
  406bfc:	bl	402440 <free@plt>
  406c00:	b	406c10 <tigetstr@plt+0x45f0>
  406c04:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406c08:	add	x0, x0, #0xed8
  406c0c:	bl	402470 <_nc_warning@plt>
  406c10:	ldr	x8, [x26]
  406c14:	ldr	x9, [x8, #312]
  406c18:	add	x9, x9, #0x1
  406c1c:	cmp	x9, #0x2
  406c20:	b.cc	406d70 <tigetstr@plt+0x4750>  // b.lo, b.ul, b.last
  406c24:	mov	x0, x25
  406c28:	bl	402570 <_nc_trim_sgr0@plt>
  406c2c:	mov	x20, x0
  406c30:	cbz	x0, 406d48 <tigetstr@plt+0x4728>
  406c34:	ldrb	w8, [x20]
  406c38:	cbnz	w8, 406c48 <tigetstr@plt+0x4628>
  406c3c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406c40:	add	x0, x0, #0xf09
  406c44:	bl	402470 <_nc_warning@plt>
  406c48:	ldr	x8, [x26]
  406c4c:	ldr	x21, [x8, #2568]
  406c50:	add	x9, x21, #0x1
  406c54:	cmp	x9, #0x2
  406c58:	b.cc	406c9c <tigetstr@plt+0x467c>  // b.lo, b.ul, b.last
  406c5c:	ldr	x22, [x8, #312]
  406c60:	mov	w0, #0xffffffff            	// #-1
  406c64:	mov	x1, x20
  406c68:	mov	x2, x21
  406c6c:	bl	40859c <tigetstr@plt+0x5f7c>
  406c70:	tbnz	w0, #0, 406c88 <tigetstr@plt+0x4668>
  406c74:	mov	w0, #0xffffffff            	// #-1
  406c78:	mov	x1, x22
  406c7c:	mov	x2, x21
  406c80:	bl	40859c <tigetstr@plt+0x5f7c>
  406c84:	tbz	w0, #0, 406c9c <tigetstr@plt+0x467c>
  406c88:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406c8c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  406c90:	add	x0, x0, #0x335
  406c94:	add	x1, x1, #0xd66
  406c98:	bl	402470 <_nc_warning@plt>
  406c9c:	ldr	x8, [x26]
  406ca0:	ldr	x21, [x8, #344]
  406ca4:	add	x9, x21, #0x1
  406ca8:	cmp	x9, #0x2
  406cac:	b.cc	406cf0 <tigetstr@plt+0x46d0>  // b.lo, b.ul, b.last
  406cb0:	ldr	x22, [x8, #312]
  406cb4:	mov	w0, #0xffffffff            	// #-1
  406cb8:	mov	x1, x20
  406cbc:	mov	x2, x21
  406cc0:	bl	40859c <tigetstr@plt+0x5f7c>
  406cc4:	tbnz	w0, #0, 406cdc <tigetstr@plt+0x46bc>
  406cc8:	mov	w0, #0xffffffff            	// #-1
  406ccc:	mov	x1, x22
  406cd0:	mov	x2, x21
  406cd4:	bl	40859c <tigetstr@plt+0x5f7c>
  406cd8:	tbz	w0, #0, 406cf0 <tigetstr@plt+0x46d0>
  406cdc:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406ce0:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  406ce4:	add	x0, x0, #0x335
  406ce8:	add	x1, x1, #0xf1f
  406cec:	bl	402470 <_nc_warning@plt>
  406cf0:	ldr	x8, [x26]
  406cf4:	ldr	x21, [x8, #352]
  406cf8:	add	x9, x21, #0x1
  406cfc:	cmp	x9, #0x2
  406d00:	b.cc	406d54 <tigetstr@plt+0x4734>  // b.lo, b.ul, b.last
  406d04:	ldr	x22, [x8, #312]
  406d08:	mov	w0, #0xffffffff            	// #-1
  406d0c:	mov	x1, x20
  406d10:	mov	x2, x21
  406d14:	bl	40859c <tigetstr@plt+0x5f7c>
  406d18:	tbnz	w0, #0, 406d30 <tigetstr@plt+0x4710>
  406d1c:	mov	w0, #0xffffffff            	// #-1
  406d20:	mov	x1, x22
  406d24:	mov	x2, x21
  406d28:	bl	40859c <tigetstr@plt+0x5f7c>
  406d2c:	tbz	w0, #0, 406d54 <tigetstr@plt+0x4734>
  406d30:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406d34:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  406d38:	add	x0, x0, #0x335
  406d3c:	add	x1, x1, #0xf32
  406d40:	bl	402470 <_nc_warning@plt>
  406d44:	b	406d54 <tigetstr@plt+0x4734>
  406d48:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406d4c:	add	x0, x0, #0xf09
  406d50:	bl	402470 <_nc_warning@plt>
  406d54:	ldr	x8, [x26]
  406d58:	ldr	x9, [x8, #312]
  406d5c:	cmp	x20, x9
  406d60:	b.eq	406d70 <tigetstr@plt+0x4750>  // b.none
  406d64:	mov	x0, x20
  406d68:	bl	402440 <free@plt>
  406d6c:	ldr	x8, [x26]
  406d70:	adrp	x21, 40e000 <tigetstr@plt+0xb9e0>
  406d74:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  406d78:	adrp	x23, 40e000 <tigetstr@plt+0xb9e0>
  406d7c:	adrp	x24, 40e000 <tigetstr@plt+0xb9e0>
  406d80:	mov	w20, wzr
  406d84:	add	x21, x21, #0x6d6
  406d88:	add	x22, x22, #0x6ff
  406d8c:	add	x23, x23, #0x68a
  406d90:	add	x24, x24, #0x6af
  406d94:	ldr	x3, [x8, #2872]
  406d98:	mov	x0, x25
  406d9c:	mov	w1, w20
  406da0:	mov	x2, x21
  406da4:	bl	407b38 <tigetstr@plt+0x5518>
  406da8:	ldr	x8, [x25, #32]
  406dac:	mov	x0, x25
  406db0:	mov	w1, w20
  406db4:	mov	x2, x22
  406db8:	ldr	x3, [x8, #2880]
  406dbc:	bl	407b38 <tigetstr@plt+0x5518>
  406dc0:	ldr	x8, [x25, #32]
  406dc4:	mov	x0, x25
  406dc8:	mov	w1, w20
  406dcc:	mov	x2, x23
  406dd0:	ldr	x3, [x8, #2416]
  406dd4:	bl	407b38 <tigetstr@plt+0x5518>
  406dd8:	ldr	x8, [x25, #32]
  406ddc:	mov	x0, x25
  406de0:	mov	w1, w20
  406de4:	mov	x2, x24
  406de8:	ldr	x3, [x8, #2424]
  406dec:	bl	407b38 <tigetstr@plt+0x5518>
  406df0:	ldr	x8, [x25, #32]
  406df4:	add	w20, w20, #0x1
  406df8:	cmp	w20, #0xa
  406dfc:	b.ne	406d94 <tigetstr@plt+0x4774>  // b.any
  406e00:	ldr	x9, [x8, #248]
  406e04:	add	x9, x9, #0x1
  406e08:	cmp	x9, #0x1
  406e0c:	b.hi	406e20 <tigetstr@plt+0x4800>  // b.pmore
  406e10:	ldr	x9, [x8, #336]
  406e14:	add	x9, x9, #0x1
  406e18:	cmp	x9, #0x2
  406e1c:	b.cc	406e3c <tigetstr@plt+0x481c>  // b.lo, b.ul, b.last
  406e20:	ldr	x8, [x8, #416]
  406e24:	add	x8, x8, #0x1
  406e28:	cmp	x8, #0x2
  406e2c:	b.cc	406e3c <tigetstr@plt+0x481c>  // b.lo, b.ul, b.last
  406e30:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406e34:	add	x0, x0, #0xf46
  406e38:	bl	402470 <_nc_warning@plt>
  406e3c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  406e40:	ldr	x8, [x8, #768]
  406e44:	cbz	x8, 406e58 <tigetstr@plt+0x4838>
  406e48:	ldr	w9, [sp, #28]
  406e4c:	mov	x0, x25
  406e50:	and	w1, w9, #0x1
  406e54:	blr	x8
  406e58:	add	sp, sp, #0x250
  406e5c:	ldp	x20, x19, [sp, #80]
  406e60:	ldp	x22, x21, [sp, #64]
  406e64:	ldp	x24, x23, [sp, #48]
  406e68:	ldp	x26, x25, [sp, #32]
  406e6c:	ldp	x28, x27, [sp, #16]
  406e70:	ldp	x29, x30, [sp], #96
  406e74:	ret
  406e78:	ldr	x25, [sp, #56]
  406e7c:	eor	w9, w12, #0x1
  406e80:	orr	w8, w8, w9
  406e84:	orr	w8, w11, w8
  406e88:	tbnz	w8, #0, 406800 <tigetstr@plt+0x41e0>
  406e8c:	mov	w1, #0x2b                  	// #43
  406e90:	mov	x0, x20
  406e94:	bl	402480 <strchr@plt>
  406e98:	cbnz	x0, 406800 <tigetstr@plt+0x41e0>
  406e9c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406ea0:	add	x0, x0, #0x23a
  406ea4:	b	40703c <tigetstr@plt+0x4a1c>
  406ea8:	mov	w19, #0x1                   	// #1
  406eac:	ldr	x9, [x8, #80]
  406eb0:	add	x9, x9, #0x1
  406eb4:	cmp	x9, #0x2
  406eb8:	b.cs	406ec4 <tigetstr@plt+0x48a4>  // b.hs, b.nlast
  406ebc:	mov	w9, wzr
  406ec0:	b	406ecc <tigetstr@plt+0x48ac>
  406ec4:	mov	w19, #0xa                   	// #10
  406ec8:	mov	w9, #0xa                   	// #10
  406ecc:	ldr	x10, [x8, #96]
  406ed0:	add	x10, x10, #0x1
  406ed4:	cmp	x10, #0x2
  406ed8:	b.cc	406ee4 <tigetstr@plt+0x48c4>  // b.lo, b.ul, b.last
  406edc:	add	w19, w19, #0x1
  406ee0:	orr	w9, w9, #0x1
  406ee4:	ldr	x10, [x8, #120]
  406ee8:	add	x10, x10, #0x1
  406eec:	cmp	x10, #0x2
  406ef0:	b.cc	406efc <tigetstr@plt+0x48dc>  // b.lo, b.ul, b.last
  406ef4:	mov	w19, #0xa                   	// #10
  406ef8:	mov	w9, #0xa                   	// #10
  406efc:	ldr	x10, [x8, #144]
  406f00:	add	x10, x10, #0x1
  406f04:	cmp	x10, #0x2
  406f08:	b.cc	406f14 <tigetstr@plt+0x48f4>  // b.lo, b.ul, b.last
  406f0c:	add	w19, w19, #0x1
  406f10:	add	w9, w9, #0x1
  406f14:	ldr	x10, [x8, #1016]
  406f18:	add	x10, x10, #0x1
  406f1c:	cmp	x10, #0x2
  406f20:	b.cc	406f28 <tigetstr@plt+0x4908>  // b.lo, b.ul, b.last
  406f24:	add	w9, w9, #0x1
  406f28:	ldr	x10, [x8, #88]
  406f2c:	add	x10, x10, #0x1
  406f30:	cmp	x10, #0x2
  406f34:	b.cc	406f3c <tigetstr@plt+0x491c>  // b.lo, b.ul, b.last
  406f38:	add	w19, w19, #0x1
  406f3c:	ldr	x10, [x8, #152]
  406f40:	add	x10, x10, #0x1
  406f44:	cmp	x10, #0x2
  406f48:	b.cc	406f50 <tigetstr@plt+0x4930>  // b.lo, b.ul, b.last
  406f4c:	add	w19, w19, #0x1
  406f50:	ldr	x10, [x8, #112]
  406f54:	add	x10, x10, #0x1
  406f58:	cmp	x10, #0x2
  406f5c:	b.cc	406f64 <tigetstr@plt+0x4944>  // b.lo, b.ul, b.last
  406f60:	add	w9, w9, #0x1
  406f64:	ldr	x8, [x8, #136]
  406f68:	add	x8, x8, #0x1
  406f6c:	cmp	x8, #0x2
  406f70:	b.cc	406f78 <tigetstr@plt+0x4958>  // b.lo, b.ul, b.last
  406f74:	add	w9, w9, #0x1
  406f78:	cmp	w19, #0x1
  406f7c:	b.gt	406f94 <tigetstr@plt+0x4974>
  406f80:	cmp	w9, #0x1
  406f84:	b.gt	406f94 <tigetstr@plt+0x4974>
  406f88:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406f8c:	add	x0, x0, #0x8a9
  406f90:	b	406fb8 <tigetstr@plt+0x4998>
  406f94:	cmp	w9, #0x1
  406f98:	b.gt	406fa8 <tigetstr@plt+0x4988>
  406f9c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406fa0:	add	x0, x0, #0x8ca
  406fa4:	bl	402470 <_nc_warning@plt>
  406fa8:	cmp	w19, #0x1
  406fac:	b.gt	405998 <tigetstr@plt+0x3378>
  406fb0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  406fb4:	add	x0, x0, #0x8f2
  406fb8:	bl	402470 <_nc_warning@plt>
  406fbc:	b	405998 <tigetstr@plt+0x3378>
  406fc0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406fc4:	add	x0, x0, #0x15f
  406fc8:	bl	402470 <_nc_warning@plt>
  406fcc:	ldr	w8, [sp, #40]
  406fd0:	cmp	w8, #0x1
  406fd4:	b.ne	406ffc <tigetstr@plt+0x49dc>  // b.any
  406fd8:	tbnz	w25, #0, 40701c <tigetstr@plt+0x49fc>
  406fdc:	ldr	x8, [sp, #56]
  406fe0:	ldr	x8, [x8, #24]
  406fe4:	ldr	w8, [x8, #52]
  406fe8:	cmp	w8, #0x1
  406fec:	b.lt	40701c <tigetstr@plt+0x49fc>  // b.tstop
  406ff0:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  406ff4:	add	x0, x0, #0x1d1
  406ff8:	b	407018 <tigetstr@plt+0x49f8>
  406ffc:	ldr	x8, [sp, #56]
  407000:	ldr	x8, [x8, #24]
  407004:	ldr	w8, [x8, #52]
  407008:	cmp	w8, #0x1
  40700c:	b.lt	40701c <tigetstr@plt+0x49fc>  // b.tstop
  407010:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  407014:	add	x0, x0, #0x1b1
  407018:	bl	402470 <_nc_warning@plt>
  40701c:	ldr	x8, [x26]
  407020:	ldr	x25, [sp, #56]
  407024:	ldr	x8, [x8, #1080]
  407028:	add	x8, x8, #0x1
  40702c:	cmp	x8, #0x2
  407030:	b.cc	406800 <tigetstr@plt+0x41e0>  // b.lo, b.ul, b.last
  407034:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  407038:	add	x0, x0, #0x212
  40703c:	bl	402470 <_nc_warning@plt>
  407040:	b	406800 <tigetstr@plt+0x41e0>
  407044:	ldrb	w28, [x24]
  407048:	cmp	w28, #0x1b
  40704c:	b.ne	407078 <tigetstr@plt+0x4a58>  // b.any
  407050:	ldrb	w8, [x24, #1]
  407054:	cmp	w8, #0x4f
  407058:	b.ne	407078 <tigetstr@plt+0x4a58>  // b.any
  40705c:	add	x20, x24, #0x2
  407060:	mov	x0, x20
  407064:	bl	402110 <strlen@plt>
  407068:	cmp	x0, #0x1
  40706c:	b.ne	407078 <tigetstr@plt+0x4a58>  // b.any
  407070:	ldrb	w8, [x20]
  407074:	b	40707c <tigetstr@plt+0x4a5c>
  407078:	mov	w8, wzr
  40707c:	strb	w8, [sp, #64]
  407080:	ldrb	w8, [x23]
  407084:	cmp	w8, #0x1b
  407088:	str	w8, [sp, #32]
  40708c:	b.ne	4070b8 <tigetstr@plt+0x4a98>  // b.any
  407090:	ldrb	w8, [x23, #1]
  407094:	cmp	w8, #0x4f
  407098:	b.ne	4070b8 <tigetstr@plt+0x4a98>  // b.any
  40709c:	add	x20, x23, #0x2
  4070a0:	mov	x0, x20
  4070a4:	bl	402110 <strlen@plt>
  4070a8:	cmp	x0, #0x1
  4070ac:	b.ne	4070b8 <tigetstr@plt+0x4a98>  // b.any
  4070b0:	ldrb	w8, [x20]
  4070b4:	b	4070bc <tigetstr@plt+0x4a9c>
  4070b8:	mov	w8, wzr
  4070bc:	strb	w8, [sp, #65]
  4070c0:	ldrb	w19, [x27]
  4070c4:	cmp	w19, #0x1b
  4070c8:	str	w19, [sp, #40]
  4070cc:	b.ne	4070f8 <tigetstr@plt+0x4ad8>  // b.any
  4070d0:	ldrb	w8, [x27, #1]
  4070d4:	cmp	w8, #0x4f
  4070d8:	b.ne	4070f8 <tigetstr@plt+0x4ad8>  // b.any
  4070dc:	add	x20, x27, #0x2
  4070e0:	mov	x0, x20
  4070e4:	bl	402110 <strlen@plt>
  4070e8:	cmp	x0, #0x1
  4070ec:	b.ne	4070f8 <tigetstr@plt+0x4ad8>  // b.any
  4070f0:	ldrb	w8, [x20]
  4070f4:	b	4070fc <tigetstr@plt+0x4adc>
  4070f8:	mov	w8, wzr
  4070fc:	strb	w8, [sp, #66]
  407100:	ldrb	w19, [x25]
  407104:	cmp	w19, #0x1b
  407108:	str	w19, [sp, #48]
  40710c:	b.ne	407138 <tigetstr@plt+0x4b18>  // b.any
  407110:	ldrb	w8, [x25, #1]
  407114:	cmp	w8, #0x4f
  407118:	b.ne	407138 <tigetstr@plt+0x4b18>  // b.any
  40711c:	add	x20, x25, #0x2
  407120:	mov	x0, x20
  407124:	bl	402110 <strlen@plt>
  407128:	cmp	x0, #0x1
  40712c:	b.ne	407138 <tigetstr@plt+0x4b18>  // b.any
  407130:	ldrb	w8, [x20]
  407134:	b	40713c <tigetstr@plt+0x4b1c>
  407138:	mov	w8, wzr
  40713c:	strb	w8, [sp, #67]
  407140:	ldrb	w19, [x22]
  407144:	cmp	w19, #0x1b
  407148:	b.ne	407174 <tigetstr@plt+0x4b54>  // b.any
  40714c:	ldrb	w8, [x22, #1]
  407150:	cmp	w8, #0x4f
  407154:	b.ne	407174 <tigetstr@plt+0x4b54>  // b.any
  407158:	add	x20, x22, #0x2
  40715c:	mov	x0, x20
  407160:	bl	402110 <strlen@plt>
  407164:	cmp	x0, #0x1
  407168:	b.ne	407174 <tigetstr@plt+0x4b54>  // b.any
  40716c:	ldrb	w8, [x20]
  407170:	b	407178 <tigetstr@plt+0x4b58>
  407174:	mov	w8, wzr
  407178:	strb	w8, [sp, #68]
  40717c:	ldr	w8, [sp, #64]
  407180:	strb	wzr, [sp, #69]
  407184:	ldrh	w9, [sp, #68]
  407188:	mov	w10, #0x7371                	// #29553
  40718c:	movk	w10, #0x7072, lsl #16
  407190:	eor	w8, w8, w10
  407194:	mov	w10, #0x6e                  	// #110
  407198:	eor	w9, w9, w10
  40719c:	orr	w8, w8, w9
  4071a0:	cbz	w8, 407504 <tigetstr@plt+0x4ee4>
  4071a4:	cmp	w28, #0x1b
  4071a8:	b.ne	4071f4 <tigetstr@plt+0x4bd4>  // b.any
  4071ac:	ldrb	w8, [x24, #1]
  4071b0:	cmp	w8, #0x4f
  4071b4:	b.ne	4071f4 <tigetstr@plt+0x4bd4>  // b.any
  4071b8:	add	x20, x24, #0x2
  4071bc:	mov	x0, x20
  4071c0:	bl	402110 <strlen@plt>
  4071c4:	cmp	x0, #0x1
  4071c8:	b.ne	4071f4 <tigetstr@plt+0x4bd4>  // b.any
  4071cc:	ldrb	w1, [x20]
  4071d0:	cbz	w1, 4071f4 <tigetstr@plt+0x4bd4>
  4071d4:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  4071d8:	add	x20, x20, #0xca9
  4071dc:	mov	w2, #0x13                  	// #19
  4071e0:	mov	x0, x20
  4071e4:	bl	4024f0 <memchr@plt>
  4071e8:	cbz	x0, 4071f4 <tigetstr@plt+0x4bd4>
  4071ec:	sub	x24, x0, x20
  4071f0:	b	4071f8 <tigetstr@plt+0x4bd8>
  4071f4:	mov	x24, #0xffffffffffffffff    	// #-1
  4071f8:	ldr	w8, [sp, #32]
  4071fc:	cmp	w8, #0x1b
  407200:	b.ne	40724c <tigetstr@plt+0x4c2c>  // b.any
  407204:	ldrb	w8, [x23, #1]
  407208:	cmp	w8, #0x4f
  40720c:	b.ne	40724c <tigetstr@plt+0x4c2c>  // b.any
  407210:	add	x20, x23, #0x2
  407214:	mov	x0, x20
  407218:	bl	402110 <strlen@plt>
  40721c:	cmp	x0, #0x1
  407220:	b.ne	40724c <tigetstr@plt+0x4c2c>  // b.any
  407224:	ldrb	w1, [x20]
  407228:	cbz	w1, 40724c <tigetstr@plt+0x4c2c>
  40722c:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  407230:	add	x20, x20, #0xca9
  407234:	mov	w2, #0x13                  	// #19
  407238:	mov	x0, x20
  40723c:	bl	4024f0 <memchr@plt>
  407240:	cbz	x0, 40724c <tigetstr@plt+0x4c2c>
  407244:	sub	x23, x0, x20
  407248:	b	407250 <tigetstr@plt+0x4c30>
  40724c:	mov	x23, #0xffffffffffffffff    	// #-1
  407250:	ldr	w8, [sp, #40]
  407254:	cmp	w8, #0x1b
  407258:	b.ne	4072a4 <tigetstr@plt+0x4c84>  // b.any
  40725c:	ldrb	w8, [x27, #1]
  407260:	cmp	w8, #0x4f
  407264:	b.ne	4072a4 <tigetstr@plt+0x4c84>  // b.any
  407268:	add	x20, x27, #0x2
  40726c:	mov	x0, x20
  407270:	bl	402110 <strlen@plt>
  407274:	cmp	x0, #0x1
  407278:	b.ne	4072a4 <tigetstr@plt+0x4c84>  // b.any
  40727c:	ldrb	w1, [x20]
  407280:	cbz	w1, 4072a4 <tigetstr@plt+0x4c84>
  407284:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  407288:	add	x20, x20, #0xca9
  40728c:	mov	w2, #0x13                  	// #19
  407290:	mov	x0, x20
  407294:	bl	4024f0 <memchr@plt>
  407298:	cbz	x0, 4072a4 <tigetstr@plt+0x4c84>
  40729c:	sub	x27, x0, x20
  4072a0:	b	4072a8 <tigetstr@plt+0x4c88>
  4072a4:	mov	x27, #0xffffffffffffffff    	// #-1
  4072a8:	ldr	w8, [sp, #48]
  4072ac:	cmp	w8, #0x1b
  4072b0:	b.ne	4072fc <tigetstr@plt+0x4cdc>  // b.any
  4072b4:	ldrb	w8, [x25, #1]
  4072b8:	cmp	w8, #0x4f
  4072bc:	b.ne	4072fc <tigetstr@plt+0x4cdc>  // b.any
  4072c0:	add	x20, x25, #0x2
  4072c4:	mov	x0, x20
  4072c8:	bl	402110 <strlen@plt>
  4072cc:	cmp	x0, #0x1
  4072d0:	b.ne	4072fc <tigetstr@plt+0x4cdc>  // b.any
  4072d4:	ldrb	w1, [x20]
  4072d8:	cbz	w1, 4072fc <tigetstr@plt+0x4cdc>
  4072dc:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  4072e0:	add	x20, x20, #0xca9
  4072e4:	mov	w2, #0x13                  	// #19
  4072e8:	mov	x0, x20
  4072ec:	bl	4024f0 <memchr@plt>
  4072f0:	cbz	x0, 4072fc <tigetstr@plt+0x4cdc>
  4072f4:	sub	x25, x0, x20
  4072f8:	b	407300 <tigetstr@plt+0x4ce0>
  4072fc:	mov	x25, #0xffffffffffffffff    	// #-1
  407300:	cmp	w19, #0x1b
  407304:	b.ne	407350 <tigetstr@plt+0x4d30>  // b.any
  407308:	ldrb	w8, [x22, #1]
  40730c:	cmp	w8, #0x4f
  407310:	b.ne	407350 <tigetstr@plt+0x4d30>  // b.any
  407314:	add	x20, x22, #0x2
  407318:	mov	x0, x20
  40731c:	bl	402110 <strlen@plt>
  407320:	cmp	x0, #0x1
  407324:	b.ne	407350 <tigetstr@plt+0x4d30>  // b.any
  407328:	ldrb	w1, [x20]
  40732c:	cbz	w1, 407350 <tigetstr@plt+0x4d30>
  407330:	adrp	x20, 40e000 <tigetstr@plt+0xb9e0>
  407334:	add	x20, x20, #0xca9
  407338:	mov	w2, #0x13                  	// #19
  40733c:	mov	x0, x20
  407340:	bl	4024f0 <memchr@plt>
  407344:	cbz	x0, 407350 <tigetstr@plt+0x4d30>
  407348:	sub	x19, x0, x20
  40734c:	b	407354 <tigetstr@plt+0x4d34>
  407350:	mov	x19, #0xffffffffffffffff    	// #-1
  407354:	orr	x8, x23, x24
  407358:	orr	x8, x8, x27
  40735c:	orr	x8, x8, x25
  407360:	orr	x8, x8, x19
  407364:	tbnz	x8, #63, 407504 <tigetstr@plt+0x4ee4>
  407368:	cmp	x23, x24
  40736c:	mov	w9, #0x2                   	// #2
  407370:	cset	w8, gt
  407374:	csinc	w9, w9, wzr, gt
  407378:	cmp	x27, x23
  40737c:	csel	w8, w8, w9, le
  407380:	cmp	x25, x27
  407384:	cinc	w8, w8, gt
  407388:	cmp	x19, x25
  40738c:	cinc	w8, w8, gt
  407390:	cmp	w8, #0x4
  407394:	b.eq	40751c <tigetstr@plt+0x4efc>  // b.none
  407398:	mov	x20, #0xffffffffffffffff    	// #-1
  40739c:	mov	w21, #0x5                   	// #5
  4073a0:	mov	w28, #0x3                   	// #3
  4073a4:	mov	w22, #0x4                   	// #4
  4073a8:	strb	wzr, [sp, #320]
  4073ac:	b	4073d8 <tigetstr@plt+0x4db8>
  4073b0:	add	x0, sp, #0x140
  4073b4:	bl	402110 <strlen@plt>
  4073b8:	add	x8, sp, #0x140
  4073bc:	mov	w9, #0x6b20                	// #27424
  4073c0:	add	x8, x8, x0
  4073c4:	movk	w9, #0x3363, lsl #16
  4073c8:	str	w9, [x8]
  4073cc:	strb	wzr, [x8, #4]
  4073d0:	subs	w21, w21, #0x1
  4073d4:	b.eq	40750c <tigetstr@plt+0x4eec>  // b.none
  4073d8:	cmp	x24, #0x64
  4073dc:	cset	w8, lt  // lt = tstop
  4073e0:	cmp	x24, x20
  4073e4:	cset	w9, gt
  4073e8:	and	w10, w8, w9
  4073ec:	tst	w8, w9
  4073f0:	mov	w9, #0x64                  	// #100
  4073f4:	csel	x9, x24, x9, ne  // ne = any
  4073f8:	cmp	x23, x20
  4073fc:	mvn	w8, w10
  407400:	cset	w10, gt
  407404:	cmp	x23, x9
  407408:	cset	w11, lt  // lt = tstop
  40740c:	sbfx	w8, w8, #0, #1
  407410:	tst	w10, w11
  407414:	csinc	w8, w8, wzr, eq  // eq = none
  407418:	csel	x9, x23, x9, ne  // ne = any
  40741c:	cmp	x27, x20
  407420:	cset	w10, gt
  407424:	cmp	x27, x9
  407428:	cset	w11, lt  // lt = tstop
  40742c:	tst	w10, w11
  407430:	mov	w10, #0x2                   	// #2
  407434:	csel	w8, w10, w8, ne  // ne = any
  407438:	csel	x9, x27, x9, ne  // ne = any
  40743c:	cmp	x25, x20
  407440:	cset	w10, gt
  407444:	cmp	x25, x9
  407448:	cset	w11, lt  // lt = tstop
  40744c:	tst	w10, w11
  407450:	csel	w8, w28, w8, ne  // ne = any
  407454:	csel	x9, x25, x9, ne  // ne = any
  407458:	cmp	x19, x20
  40745c:	cset	w10, gt
  407460:	cmp	x19, x9
  407464:	cset	w11, lt  // lt = tstop
  407468:	tst	w10, w11
  40746c:	csel	w8, w22, w8, ne  // ne = any
  407470:	csel	x20, x19, x9, ne  // ne = any
  407474:	cmp	w8, #0x4
  407478:	b.hi	4073d0 <tigetstr@plt+0x4db0>  // b.pmore
  40747c:	adrp	x11, 40c000 <tigetstr@plt+0x99e0>
  407480:	add	x11, x11, #0xc3c
  407484:	adr	x9, 4073b0 <tigetstr@plt+0x4d90>
  407488:	ldrb	w10, [x11, x8]
  40748c:	add	x9, x9, x10, lsl #2
  407490:	br	x9
  407494:	add	x0, sp, #0x140
  407498:	bl	402110 <strlen@plt>
  40749c:	add	x8, sp, #0x140
  4074a0:	mov	w9, #0x6b20                	// #27424
  4074a4:	add	x8, x8, x0
  4074a8:	movk	w9, #0x3161, lsl #16
  4074ac:	b	4073c8 <tigetstr@plt+0x4da8>
  4074b0:	add	x0, sp, #0x140
  4074b4:	bl	402110 <strlen@plt>
  4074b8:	add	x8, sp, #0x140
  4074bc:	mov	w9, #0x6b20                	// #27424
  4074c0:	add	x8, x8, x0
  4074c4:	movk	w9, #0x3262, lsl #16
  4074c8:	b	4073c8 <tigetstr@plt+0x4da8>
  4074cc:	add	x0, sp, #0x140
  4074d0:	bl	402110 <strlen@plt>
  4074d4:	add	x8, sp, #0x140
  4074d8:	mov	w9, #0x6b20                	// #27424
  4074dc:	add	x8, x8, x0
  4074e0:	movk	w9, #0x3163, lsl #16
  4074e4:	b	4073c8 <tigetstr@plt+0x4da8>
  4074e8:	add	x0, sp, #0x140
  4074ec:	bl	402110 <strlen@plt>
  4074f0:	add	x8, sp, #0x140
  4074f4:	mov	w9, #0x6b20                	// #27424
  4074f8:	add	x8, x8, x0
  4074fc:	movk	w9, #0x3361, lsl #16
  407500:	b	4073c8 <tigetstr@plt+0x4da8>
  407504:	ldr	x25, [sp, #56]
  407508:	b	405f74 <tigetstr@plt+0x3954>
  40750c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  407510:	add	x0, x0, #0xc51
  407514:	add	x1, sp, #0x140
  407518:	bl	402470 <_nc_warning@plt>
  40751c:	ldr	x25, [sp, #56]
  407520:	b	405f40 <tigetstr@plt+0x3920>
  407524:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  407528:	add	x0, x0, #0x67
  40752c:	bl	407690 <tigetstr@plt+0x5070>
  407530:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  407534:	add	x0, x0, #0xf85
  407538:	bl	407690 <tigetstr@plt+0x5070>
  40753c:	sub	sp, sp, #0xb0
  407540:	stp	x20, x19, [sp, #160]
  407544:	mov	x20, x1
  407548:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  40754c:	add	x1, x1, #0xb4a
  407550:	stp	x29, x30, [sp, #128]
  407554:	str	x21, [sp, #144]
  407558:	add	x29, sp, #0x80
  40755c:	mov	x19, x0
  407560:	bl	402400 <strcmp@plt>
  407564:	cbz	w0, 4075cc <tigetstr@plt+0x4fac>
  407568:	mov	x2, sp
  40756c:	mov	w0, wzr
  407570:	mov	x1, x19
  407574:	bl	4025d0 <__xstat@plt>
  407578:	tbnz	w0, #31, 407618 <tigetstr@plt+0x4ff8>
  40757c:	ldr	w8, [sp, #16]
  407580:	and	w21, w8, #0xf000
  407584:	cmp	w21, #0x4, lsl #12
  407588:	b.eq	4075fc <tigetstr@plt+0x4fdc>  // b.none
  40758c:	cmp	w21, #0x1, lsl #12
  407590:	b.eq	4075a4 <tigetstr@plt+0x4f84>  // b.none
  407594:	cmp	w21, #0x2, lsl #12
  407598:	b.eq	4075a4 <tigetstr@plt+0x4f84>  // b.none
  40759c:	cmp	w21, #0x8, lsl #12
  4075a0:	b.ne	4075fc <tigetstr@plt+0x4fdc>  // b.any
  4075a4:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4075a8:	add	x1, x1, #0x30f
  4075ac:	mov	x0, x19
  4075b0:	bl	402220 <fopen@plt>
  4075b4:	cbz	x0, 407660 <tigetstr@plt+0x5040>
  4075b8:	cmp	w21, #0x8, lsl #12
  4075bc:	b.eq	4075e8 <tigetstr@plt+0x4fc8>  // b.none
  4075c0:	cbz	x20, 4075fc <tigetstr@plt+0x4fdc>
  4075c4:	mov	x1, x19
  4075c8:	b	4075e0 <tigetstr@plt+0x4fc0>
  4075cc:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  4075d0:	ldr	x8, [x8, #3928]
  4075d4:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4075d8:	add	x1, x1, #0xb4c
  4075dc:	ldr	x0, [x8]
  4075e0:	mov	x2, x20
  4075e4:	bl	407778 <tigetstr@plt+0x5158>
  4075e8:	ldp	x20, x19, [sp, #160]
  4075ec:	ldr	x21, [sp, #144]
  4075f0:	ldp	x29, x30, [sp, #128]
  4075f4:	add	sp, sp, #0xb0
  4075f8:	ret
  4075fc:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  407600:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  407604:	ldr	x8, [x8, #3856]
  407608:	ldr	x9, [x9, #3968]
  40760c:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  407610:	add	x1, x1, #0xc3b
  407614:	b	407678 <tigetstr@plt+0x5058>
  407618:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  40761c:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  407620:	ldr	x8, [x8, #3856]
  407624:	ldr	x9, [x9, #3968]
  407628:	ldr	x20, [x8]
  40762c:	ldr	x21, [x9]
  407630:	bl	4025b0 <__errno_location@plt>
  407634:	ldr	w0, [x0]
  407638:	bl	402320 <strerror@plt>
  40763c:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  407640:	mov	x4, x0
  407644:	add	x1, x1, #0xc30
  407648:	mov	x0, x20
  40764c:	mov	x2, x21
  407650:	mov	x3, x19
  407654:	bl	4025e0 <fprintf@plt>
  407658:	mov	w0, #0x1                   	// #1
  40765c:	bl	402140 <exit@plt>
  407660:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  407664:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  407668:	ldr	x8, [x8, #3856]
  40766c:	ldr	x9, [x9, #3968]
  407670:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  407674:	add	x1, x1, #0xc51
  407678:	ldr	x0, [x8]
  40767c:	ldr	x2, [x9]
  407680:	mov	x3, x19
  407684:	bl	4025e0 <fprintf@plt>
  407688:	mov	w0, #0x1                   	// #1
  40768c:	bl	402140 <exit@plt>
  407690:	stp	x29, x30, [sp, #-16]!
  407694:	mov	x29, sp
  407698:	bl	402160 <perror@plt>
  40769c:	mov	w0, #0x1                   	// #1
  4076a0:	bl	402140 <exit@plt>
  4076a4:	mov	w0, wzr
  4076a8:	ret
  4076ac:	sub	sp, sp, #0xb0
  4076b0:	stp	x29, x30, [sp, #128]
  4076b4:	str	x21, [sp, #144]
  4076b8:	stp	x20, x19, [sp, #160]
  4076bc:	add	x29, sp, #0x80
  4076c0:	bl	402310 <strdup@plt>
  4076c4:	mov	x19, x0
  4076c8:	mov	x2, sp
  4076cc:	mov	w0, wzr
  4076d0:	mov	x1, x19
  4076d4:	bl	4025d0 <__xstat@plt>
  4076d8:	tbnz	w0, #31, 407700 <tigetstr@plt+0x50e0>
  4076dc:	ldr	w8, [sp, #16]
  4076e0:	and	w8, w8, #0xf000
  4076e4:	cmp	w8, #0x4, lsl #12
  4076e8:	b.ne	40774c <tigetstr@plt+0x512c>  // b.any
  4076ec:	mov	w1, #0x7                   	// #7
  4076f0:	mov	x0, x19
  4076f4:	bl	4023c0 <access@plt>
  4076f8:	cbnz	w0, 40774c <tigetstr@plt+0x512c>
  4076fc:	b	407758 <tigetstr@plt+0x5138>
  407700:	mov	x0, x19
  407704:	bl	402120 <_nc_pathlast@plt>
  407708:	cbz	w0, 40774c <tigetstr@plt+0x512c>
  40770c:	mov	w20, w0
  407710:	ldrb	w21, [x19, x20]
  407714:	mov	x2, sp
  407718:	mov	w0, wzr
  40771c:	mov	x1, x19
  407720:	strb	wzr, [x19, x20]
  407724:	bl	4025d0 <__xstat@plt>
  407728:	tbnz	w0, #31, 40774c <tigetstr@plt+0x512c>
  40772c:	ldr	w8, [sp, #16]
  407730:	and	w8, w8, #0xf000
  407734:	cmp	w8, #0x4, lsl #12
  407738:	b.ne	40774c <tigetstr@plt+0x512c>  // b.any
  40773c:	mov	w1, #0x7                   	// #7
  407740:	mov	x0, x19
  407744:	bl	4023c0 <access@plt>
  407748:	cbz	w0, 407770 <tigetstr@plt+0x5150>
  40774c:	mov	x0, x19
  407750:	bl	402440 <free@plt>
  407754:	mov	x19, xzr
  407758:	mov	x0, x19
  40775c:	ldp	x20, x19, [sp, #160]
  407760:	ldr	x21, [sp, #144]
  407764:	ldp	x29, x30, [sp, #128]
  407768:	add	sp, sp, #0xb0
  40776c:	ret
  407770:	strb	w21, [x19, x20]
  407774:	b	407758 <tigetstr@plt+0x5138>
  407778:	stp	x29, x30, [sp, #-64]!
  40777c:	stp	x28, x23, [sp, #16]
  407780:	stp	x22, x21, [sp, #32]
  407784:	stp	x20, x19, [sp, #48]
  407788:	mov	x29, sp
  40778c:	sub	sp, sp, #0x1, lsl #12
  407790:	cmp	x2, #0x0
  407794:	mov	x8, sp
  407798:	csel	x19, x8, x2, eq  // eq = none
  40779c:	cbz	x0, 4078c0 <tigetstr@plt+0x52a0>
  4077a0:	adrp	x8, 40d000 <tigetstr@plt+0xa9e0>
  4077a4:	add	x8, x8, #0xc22
  4077a8:	ldr	x8, [x8]
  4077ac:	mov	w9, #0x5858                	// #22616
  4077b0:	mov	x21, x0
  4077b4:	movk	w9, #0x58, lsl #16
  4077b8:	mov	w0, #0x3f                  	// #63
  4077bc:	mov	x20, x1
  4077c0:	str	w9, [x19, #8]
  4077c4:	str	x8, [x19]
  4077c8:	bl	402590 <umask@plt>
  4077cc:	mov	w23, w0
  4077d0:	mov	x0, x19
  4077d4:	bl	402500 <mkstemp@plt>
  4077d8:	tbnz	w0, #31, 4078cc <tigetstr@plt+0x52ac>
  4077dc:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4077e0:	add	x1, x1, #0xc2e
  4077e4:	bl	4022a0 <fdopen@plt>
  4077e8:	mov	x22, x0
  4077ec:	mov	w0, w23
  4077f0:	bl	402590 <umask@plt>
  4077f4:	cbz	x22, 4078d4 <tigetstr@plt+0x52b4>
  4077f8:	mov	x0, x21
  4077fc:	bl	4024a0 <clearerr@plt>
  407800:	mov	x0, x21
  407804:	bl	402280 <fgetc@plt>
  407808:	mov	w23, w0
  40780c:	mov	x0, x21
  407810:	bl	4023d0 <feof@plt>
  407814:	cbnz	w0, 407838 <tigetstr@plt+0x5218>
  407818:	mov	x0, x21
  40781c:	bl	402610 <ferror@plt>
  407820:	cbnz	w0, 407888 <tigetstr@plt+0x5268>
  407824:	cbz	w23, 407890 <tigetstr@plt+0x5270>
  407828:	mov	w0, w23
  40782c:	mov	x1, x22
  407830:	bl	4021b0 <fputc@plt>
  407834:	b	407800 <tigetstr@plt+0x51e0>
  407838:	mov	x0, x21
  40783c:	bl	402210 <fclose@plt>
  407840:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  407844:	add	x1, x1, #0xca7
  407848:	mov	x0, x19
  40784c:	bl	402220 <fopen@plt>
  407850:	mov	x20, x0
  407854:	mov	x0, x22
  407858:	bl	402210 <fclose@plt>
  40785c:	mov	x0, x19
  407860:	bl	402310 <strdup@plt>
  407864:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  407868:	str	x0, [x8, #784]
  40786c:	mov	x0, x20
  407870:	add	sp, sp, #0x1, lsl #12
  407874:	ldp	x20, x19, [sp, #48]
  407878:	ldp	x22, x21, [sp, #32]
  40787c:	ldp	x28, x23, [sp, #16]
  407880:	ldp	x29, x30, [sp], #64
  407884:	ret
  407888:	mov	x0, x20
  40788c:	bl	407690 <tigetstr@plt+0x5070>
  407890:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  407894:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  407898:	ldr	x8, [x8, #3856]
  40789c:	ldr	x9, [x9, #3968]
  4078a0:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4078a4:	add	x1, x1, #0xc8c
  4078a8:	ldr	x0, [x8]
  4078ac:	ldr	x2, [x9]
  4078b0:	mov	x3, x20
  4078b4:	bl	4025e0 <fprintf@plt>
  4078b8:	mov	w0, #0x1                   	// #1
  4078bc:	bl	402140 <exit@plt>
  4078c0:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4078c4:	add	x0, x0, #0xc64
  4078c8:	bl	407690 <tigetstr@plt+0x5070>
  4078cc:	mov	w0, w23
  4078d0:	bl	402590 <umask@plt>
  4078d4:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4078d8:	add	x0, x0, #0xc78
  4078dc:	bl	407690 <tigetstr@plt+0x5070>
  4078e0:	stp	x29, x30, [sp, #-32]!
  4078e4:	stp	x20, x19, [sp, #16]
  4078e8:	ldrb	w8, [x0]
  4078ec:	mov	x19, x0
  4078f0:	mov	w20, w1
  4078f4:	mov	x29, sp
  4078f8:	cmp	w8, #0x6b
  4078fc:	b.eq	40790c <tigetstr@plt+0x52ec>  // b.none
  407900:	mov	x0, x19
  407904:	bl	402420 <_nc_find_user_entry@plt>
  407908:	cbnz	x0, 407960 <tigetstr@plt+0x5340>
  40790c:	mov	w0, wzr
  407910:	bl	402530 <_nc_get_hash_table@plt>
  407914:	mov	x1, x0
  407918:	mov	x0, x19
  40791c:	bl	402560 <_nc_find_entry@plt>
  407920:	cbz	x0, 407954 <tigetstr@plt+0x5334>
  407924:	ldrsw	x8, [x0, #8]
  407928:	tbnz	w8, #31, 407954 <tigetstr@plt+0x5334>
  40792c:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  407930:	cmp	w20, #0x2
  407934:	add	x9, x9, #0xcf8
  407938:	b.hi	407984 <tigetstr@plt+0x5364>  // b.pmore
  40793c:	ldr	x2, [x9, w20, sxtw #3]
  407940:	cmp	w8, #0x2
  407944:	b.ls	407994 <tigetstr@plt+0x5374>  // b.plast
  407948:	adrp	x3, 40e000 <tigetstr@plt+0xb9e0>
  40794c:	add	x3, x3, #0x4d5
  407950:	b	407998 <tigetstr@plt+0x5378>
  407954:	ldrb	w8, [x19]
  407958:	cmp	w8, #0x6b
  40795c:	b.ne	40796c <tigetstr@plt+0x534c>  // b.any
  407960:	ldp	x20, x19, [sp, #16]
  407964:	ldp	x29, x30, [sp], #32
  407968:	ret
  40796c:	cmp	w20, #0x2
  407970:	b.hi	4079b0 <tigetstr@plt+0x5390>  // b.pmore
  407974:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  407978:	add	x8, x8, #0xcf8
  40797c:	ldr	x1, [x8, w20, sxtw #3]
  407980:	b	4079b8 <tigetstr@plt+0x5398>
  407984:	adrp	x2, 40e000 <tigetstr@plt+0xb9e0>
  407988:	add	x2, x2, #0x4d5
  40798c:	cmp	w8, #0x2
  407990:	b.hi	407948 <tigetstr@plt+0x5328>  // b.pmore
  407994:	ldr	x3, [x9, x8, lsl #3]
  407998:	mov	x1, x19
  40799c:	ldp	x20, x19, [sp, #16]
  4079a0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4079a4:	add	x0, x0, #0x491
  4079a8:	ldp	x29, x30, [sp], #32
  4079ac:	b	402470 <_nc_warning@plt>
  4079b0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4079b4:	add	x1, x1, #0x4d5
  4079b8:	mov	x2, x19
  4079bc:	ldp	x20, x19, [sp, #16]
  4079c0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4079c4:	add	x0, x0, #0x4b7
  4079c8:	ldp	x29, x30, [sp], #32
  4079cc:	b	402470 <_nc_warning@plt>
  4079d0:	sub	sp, sp, #0x50
  4079d4:	stp	x29, x30, [sp, #16]
  4079d8:	stp	x24, x23, [sp, #32]
  4079dc:	stp	x22, x21, [sp, #48]
  4079e0:	stp	x20, x19, [sp, #64]
  4079e4:	adrp	x24, 421000 <tigetstr@plt+0x1e9e0>
  4079e8:	ldr	x24, [x24, #3992]
  4079ec:	cmp	w2, #0x1
  4079f0:	mov	w19, w2
  4079f4:	mov	x23, x1
  4079f8:	str	wzr, [x24]
  4079fc:	cset	w1, eq  // eq = none
  407a00:	cmp	w2, #0x2
  407a04:	ldr	x8, [x0, #32]
  407a08:	cset	w2, eq  // eq = none
  407a0c:	cmp	w19, #0x3
  407a10:	mov	x22, x3
  407a14:	cset	w3, eq  // eq = none
  407a18:	cmp	w19, #0x4
  407a1c:	mov	x20, x4
  407a20:	cset	w4, eq  // eq = none
  407a24:	cmp	w19, #0x5
  407a28:	cset	w5, eq  // eq = none
  407a2c:	cmp	w19, #0x6
  407a30:	ldr	x0, [x8, #1048]
  407a34:	cset	w6, eq  // eq = none
  407a38:	cmp	w19, #0x7
  407a3c:	cset	w7, eq  // eq = none
  407a40:	cmp	w19, #0x8
  407a44:	cset	w8, eq  // eq = none
  407a48:	cmp	w19, #0x9
  407a4c:	cset	w9, eq  // eq = none
  407a50:	add	x29, sp, #0x10
  407a54:	stp	x8, x9, [sp]
  407a58:	bl	402240 <tparm@plt>
  407a5c:	mov	x21, x0
  407a60:	cbz	x0, 407a8c <tigetstr@plt+0x546c>
  407a64:	add	x8, x22, #0x1
  407a68:	cmp	x8, #0x2
  407a6c:	b.cs	407ab0 <tigetstr@plt+0x5490>  // b.hs, b.nlast
  407a70:	mov	x0, x21
  407a74:	mov	x1, x23
  407a78:	bl	4024e0 <_nc_capcmp@plt>
  407a7c:	cbz	w0, 407b04 <tigetstr@plt+0x54e4>
  407a80:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  407a84:	add	x0, x0, #0x294
  407a88:	b	407aa0 <tigetstr@plt+0x5480>
  407a8c:	add	x8, x22, #0x1
  407a90:	cmp	x8, #0x2
  407a94:	b.cc	407b04 <tigetstr@plt+0x54e4>  // b.lo, b.ul, b.last
  407a98:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  407a9c:	add	x0, x0, #0x2b0
  407aa0:	mov	w1, w19
  407aa4:	mov	x2, x20
  407aa8:	bl	402470 <_nc_warning@plt>
  407aac:	b	407b04 <tigetstr@plt+0x54e4>
  407ab0:	mov	w0, w19
  407ab4:	mov	x1, x21
  407ab8:	mov	x2, x22
  407abc:	bl	40859c <tigetstr@plt+0x5f7c>
  407ac0:	tbnz	w0, #0, 407b04 <tigetstr@plt+0x54e4>
  407ac4:	mov	w0, #0x1                   	// #1
  407ac8:	mov	x1, x22
  407acc:	bl	402600 <_nc_visbuf2@plt>
  407ad0:	mov	x22, x0
  407ad4:	mov	w0, #0x2                   	// #2
  407ad8:	mov	x1, x21
  407adc:	bl	402600 <_nc_visbuf2@plt>
  407ae0:	mov	x6, x0
  407ae4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  407ae8:	add	x0, x0, #0x269
  407aec:	mov	x1, x20
  407af0:	mov	w2, w19
  407af4:	mov	x3, x20
  407af8:	mov	x4, x22
  407afc:	mov	w5, w19
  407b00:	bl	402470 <_nc_warning@plt>
  407b04:	ldr	w8, [x24]
  407b08:	cbz	w8, 407b1c <tigetstr@plt+0x54fc>
  407b0c:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  407b10:	add	x0, x0, #0x2d0
  407b14:	mov	w1, w19
  407b18:	bl	402470 <_nc_warning@plt>
  407b1c:	mov	x0, x21
  407b20:	ldp	x20, x19, [sp, #64]
  407b24:	ldp	x22, x21, [sp, #48]
  407b28:	ldp	x24, x23, [sp, #32]
  407b2c:	ldp	x29, x30, [sp, #16]
  407b30:	add	sp, sp, #0x50
  407b34:	ret
  407b38:	stp	x29, x30, [sp, #-96]!
  407b3c:	add	x8, x3, #0x1
  407b40:	cmp	x8, #0x2
  407b44:	str	x27, [sp, #16]
  407b48:	stp	x26, x25, [sp, #32]
  407b4c:	stp	x24, x23, [sp, #48]
  407b50:	stp	x22, x21, [sp, #64]
  407b54:	stp	x20, x19, [sp, #80]
  407b58:	mov	x29, sp
  407b5c:	b.cc	407ba0 <tigetstr@plt+0x5580>  // b.lo, b.ul, b.last
  407b60:	sub	w8, w1, #0x1
  407b64:	mov	w9, #0x1                   	// #1
  407b68:	mov	x19, x2
  407b6c:	mov	w20, w1
  407b70:	mov	x21, x0
  407b74:	lsl	w8, w9, w8
  407b78:	cmp	w1, #0x0
  407b7c:	mov	x0, x3
  407b80:	mov	w1, wzr
  407b84:	mov	w2, wzr
  407b88:	mov	x23, x3
  407b8c:	csel	w24, wzr, w8, eq  // eq = none
  407b90:	bl	4021d0 <tgoto@plt>
  407b94:	add	x8, x0, #0x1
  407b98:	cmp	x8, #0x2
  407b9c:	b.cs	407bbc <tigetstr@plt+0x559c>  // b.hs, b.nlast
  407ba0:	ldp	x20, x19, [sp, #80]
  407ba4:	ldp	x22, x21, [sp, #64]
  407ba8:	ldp	x24, x23, [sp, #48]
  407bac:	ldp	x26, x25, [sp, #32]
  407bb0:	ldr	x27, [sp, #16]
  407bb4:	ldp	x29, x30, [sp], #96
  407bb8:	ret
  407bbc:	ldrb	w25, [x0]
  407bc0:	mov	x22, x0
  407bc4:	cmp	w25, #0x9a
  407bc8:	b.eq	407be8 <tigetstr@plt+0x55c8>  // b.none
  407bcc:	cmp	w25, #0x1b
  407bd0:	b.ne	407ba0 <tigetstr@plt+0x5580>  // b.any
  407bd4:	ldrb	w8, [x22, #1]
  407bd8:	cmp	w8, #0x5b
  407bdc:	b.ne	407ba0 <tigetstr@plt+0x5580>  // b.any
  407be0:	mov	w27, #0x2                   	// #2
  407be4:	b	407bec <tigetstr@plt+0x55cc>
  407be8:	mov	w27, #0x1                   	// #1
  407bec:	ldrb	w26, [x22, x27]
  407bf0:	cbz	w26, 407c3c <tigetstr@plt+0x561c>
  407bf4:	bl	402410 <__ctype_b_loc@plt>
  407bf8:	ldr	x9, [x0]
  407bfc:	add	x8, x27, x22
  407c00:	add	x8, x8, #0x1
  407c04:	b	407c10 <tigetstr@plt+0x55f0>
  407c08:	ldrb	w26, [x8], #1
  407c0c:	cbz	w26, 407c3c <tigetstr@plt+0x561c>
  407c10:	and	w10, w26, #0xff
  407c14:	cmp	w10, #0x3b
  407c18:	b.eq	407c08 <tigetstr@plt+0x55e8>  // b.none
  407c1c:	and	x10, x26, #0xff
  407c20:	ldrh	w10, [x9, x10, lsl #1]
  407c24:	tbnz	w10, #11, 407c08 <tigetstr@plt+0x55e8>
  407c28:	and	w9, w26, #0xff
  407c2c:	cmp	w9, #0x6d
  407c30:	b.ne	407ba0 <tigetstr@plt+0x5580>  // b.any
  407c34:	ldrb	w8, [x8]
  407c38:	cbnz	w8, 407ba0 <tigetstr@plt+0x5580>
  407c3c:	ldr	x8, [x21, #32]
  407c40:	ldr	x9, [x8, #2872]
  407c44:	cmp	x9, x23
  407c48:	b.eq	407c74 <tigetstr@plt+0x5654>  // b.none
  407c4c:	ldr	x9, [x8, #2880]
  407c50:	cmp	x9, x23
  407c54:	b.eq	407c74 <tigetstr@plt+0x5654>  // b.none
  407c58:	ldr	x9, [x8, #2416]
  407c5c:	cmp	x9, x23
  407c60:	b.eq	407c74 <tigetstr@plt+0x5654>  // b.none
  407c64:	ldr	x8, [x8, #2424]
  407c68:	cmp	x8, x23
  407c6c:	cset	w23, eq  // eq = none
  407c70:	b	407c78 <tigetstr@plt+0x5658>
  407c74:	mov	w23, #0x1                   	// #1
  407c78:	cbz	w25, 407ba0 <tigetstr@plt+0x5580>
  407c7c:	bl	402410 <__ctype_b_loc@plt>
  407c80:	ldr	x8, [x0]
  407c84:	mov	w12, wzr
  407c88:	mov	w11, wzr
  407c8c:	mov	w14, wzr
  407c90:	add	x9, x22, #0x1
  407c94:	mov	w10, #0xa                   	// #10
  407c98:	b	407cc0 <tigetstr@plt+0x56a0>
  407c9c:	mul	w13, w14, w10
  407ca0:	add	w13, w13, w25, uxtb
  407ca4:	sub	w13, w13, #0x30
  407ca8:	add	w11, w11, #0x1
  407cac:	mov	w15, w12
  407cb0:	ldrb	w25, [x9], #1
  407cb4:	mov	w12, w15
  407cb8:	mov	w14, w13
  407cbc:	cbz	w25, 407d28 <tigetstr@plt+0x5708>
  407cc0:	and	x13, x25, #0xff
  407cc4:	ldrh	w13, [x8, x13, lsl #1]
  407cc8:	tbnz	w13, #11, 407c9c <tigetstr@plt+0x567c>
  407ccc:	cbz	w11, 407d10 <tigetstr@plt+0x56f0>
  407cd0:	cbz	w23, 407cf0 <tigetstr@plt+0x56d0>
  407cd4:	mov	w13, wzr
  407cd8:	cmp	w14, #0x26
  407cdc:	mov	w15, #0x2                   	// #2
  407ce0:	b.eq	407d18 <tigetstr@plt+0x56f8>  // b.none
  407ce4:	cmp	w14, #0x30
  407ce8:	mov	w11, w13
  407cec:	b.eq	407cb0 <tigetstr@plt+0x5690>  // b.none
  407cf0:	mov	w13, wzr
  407cf4:	cmp	w14, w20
  407cf8:	sub	w15, w12, #0x1
  407cfc:	b.ne	407d18 <tigetstr@plt+0x56f8>  // b.any
  407d00:	cmp	w12, #0x1
  407d04:	mov	w11, w13
  407d08:	b.ge	407cb0 <tigetstr@plt+0x5690>  // b.tcont
  407d0c:	b	407d20 <tigetstr@plt+0x5700>
  407d10:	mov	w13, wzr
  407d14:	b	407cac <tigetstr@plt+0x568c>
  407d18:	mov	w11, w13
  407d1c:	b	407cb0 <tigetstr@plt+0x5690>
  407d20:	mov	w11, #0x1                   	// #1
  407d24:	mov	w13, w20
  407d28:	cmp	w13, w20
  407d2c:	b.ne	407ba0 <tigetstr@plt+0x5580>  // b.any
  407d30:	cbz	w11, 407ba0 <tigetstr@plt+0x5580>
  407d34:	cbz	w20, 407d4c <tigetstr@plt+0x572c>
  407d38:	ldr	x8, [x21, #24]
  407d3c:	ldr	w8, [x8, #60]
  407d40:	tbnz	w8, #31, 407d4c <tigetstr@plt+0x572c>
  407d44:	and	w8, w8, w24
  407d48:	cbnz	w8, 407ba0 <tigetstr@plt+0x5580>
  407d4c:	adrp	x8, 40d000 <tigetstr@plt+0xa9e0>
  407d50:	add	x8, x8, #0x622
  407d54:	mov	w9, #0xb                   	// #11
  407d58:	smaddl	x1, w20, w9, x8
  407d5c:	mov	x2, x19
  407d60:	ldp	x20, x19, [sp, #80]
  407d64:	ldp	x22, x21, [sp, #64]
  407d68:	ldp	x24, x23, [sp, #48]
  407d6c:	ldp	x26, x25, [sp, #32]
  407d70:	ldr	x27, [sp, #16]
  407d74:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  407d78:	add	x0, x0, #0x354
  407d7c:	ldp	x29, x30, [sp], #96
  407d80:	b	402470 <_nc_warning@plt>
  407d84:	sub	sp, sp, #0x1b0
  407d88:	stp	x22, x21, [sp, #400]
  407d8c:	add	x8, sp, #0x14
  407d90:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  407d94:	stp	x24, x23, [sp, #384]
  407d98:	mov	w21, w2
  407d9c:	orr	x23, x8, #0x1
  407da0:	add	x22, x22, #0x486
  407da4:	stp	x28, x25, [sp, #368]
  407da8:	stp	x20, x19, [sp, #416]
  407dac:	mov	x19, x1
  407db0:	mov	x20, x0
  407db4:	add	x24, sp, #0x70
  407db8:	sxtw	x25, w21
  407dbc:	mov	x0, x23
  407dc0:	mov	x1, x22
  407dc4:	stp	x29, x30, [sp, #352]
  407dc8:	add	x29, sp, #0x160
  407dcc:	strb	wzr, [sp, #20]
  407dd0:	str	x25, [x24, #160]
  407dd4:	bl	402180 <sprintf@plt>
  407dd8:	mov	x0, x23
  407ddc:	str	x23, [x24, #80]
  407de0:	bl	402110 <strlen@plt>
  407de4:	add	x8, x0, x23
  407de8:	add	x23, x8, #0x1
  407dec:	mov	x0, x23
  407df0:	mov	x1, x22
  407df4:	mov	w2, w21
  407df8:	str	x25, [x24, #168]
  407dfc:	bl	402180 <sprintf@plt>
  407e00:	mov	x0, x23
  407e04:	str	x23, [x24, #88]
  407e08:	bl	402110 <strlen@plt>
  407e0c:	add	x8, x0, x23
  407e10:	add	x23, x8, #0x1
  407e14:	mov	x0, x23
  407e18:	mov	x1, x22
  407e1c:	mov	w2, w21
  407e20:	str	x25, [x24, #176]
  407e24:	bl	402180 <sprintf@plt>
  407e28:	mov	x0, x23
  407e2c:	str	x23, [x24, #96]
  407e30:	bl	402110 <strlen@plt>
  407e34:	add	x8, x0, x23
  407e38:	add	x23, x8, #0x1
  407e3c:	mov	x0, x23
  407e40:	mov	x1, x22
  407e44:	mov	w2, w21
  407e48:	str	x25, [x24, #184]
  407e4c:	bl	402180 <sprintf@plt>
  407e50:	mov	x0, x23
  407e54:	str	x23, [x24, #104]
  407e58:	bl	402110 <strlen@plt>
  407e5c:	add	x8, x0, x23
  407e60:	add	x23, x8, #0x1
  407e64:	mov	x0, x23
  407e68:	mov	x1, x22
  407e6c:	mov	w2, w21
  407e70:	str	x25, [x24, #192]
  407e74:	bl	402180 <sprintf@plt>
  407e78:	mov	x0, x23
  407e7c:	str	x23, [x24, #112]
  407e80:	bl	402110 <strlen@plt>
  407e84:	add	x8, x0, x23
  407e88:	add	x23, x8, #0x1
  407e8c:	mov	x0, x23
  407e90:	mov	x1, x22
  407e94:	mov	w2, w21
  407e98:	str	x25, [x24, #200]
  407e9c:	bl	402180 <sprintf@plt>
  407ea0:	mov	x0, x23
  407ea4:	str	x23, [x24, #120]
  407ea8:	bl	402110 <strlen@plt>
  407eac:	add	x8, x0, x23
  407eb0:	add	x23, x8, #0x1
  407eb4:	mov	x0, x23
  407eb8:	mov	x1, x22
  407ebc:	mov	w2, w21
  407ec0:	str	x25, [x24, #208]
  407ec4:	bl	402180 <sprintf@plt>
  407ec8:	mov	x0, x23
  407ecc:	str	x23, [x24, #128]
  407ed0:	bl	402110 <strlen@plt>
  407ed4:	add	x8, x0, x23
  407ed8:	add	x23, x8, #0x1
  407edc:	mov	x0, x23
  407ee0:	mov	x1, x22
  407ee4:	mov	w2, w21
  407ee8:	str	x25, [x24, #216]
  407eec:	bl	402180 <sprintf@plt>
  407ef0:	mov	x0, x23
  407ef4:	str	x23, [x24, #136]
  407ef8:	bl	402110 <strlen@plt>
  407efc:	add	x8, x0, x23
  407f00:	add	x23, x8, #0x1
  407f04:	mov	x0, x23
  407f08:	mov	x1, x22
  407f0c:	mov	w2, w21
  407f10:	str	x25, [x24, #224]
  407f14:	bl	402180 <sprintf@plt>
  407f18:	mov	x0, x20
  407f1c:	str	x23, [x24, #144]
  407f20:	bl	40c8e0 <tigetstr@plt+0xa2c0>
  407f24:	cmp	w0, #0x2
  407f28:	b.eq	407f48 <tigetstr@plt+0x5928>  // b.none
  407f2c:	cmp	w0, #0x1
  407f30:	b.ne	407f5c <tigetstr@plt+0x593c>  // b.any
  407f34:	ldr	x1, [x24, #160]
  407f38:	ldr	x2, [x24, #88]
  407f3c:	mov	x0, x19
  407f40:	bl	402240 <tparm@plt>
  407f44:	b	408040 <tigetstr@plt+0x5a20>
  407f48:	ldr	x1, [x24, #160]
  407f4c:	ldp	x2, x3, [x24, #88]
  407f50:	mov	x0, x19
  407f54:	bl	402240 <tparm@plt>
  407f58:	b	408040 <tigetstr@plt+0x5a20>
  407f5c:	add	x1, sp, #0x70
  407f60:	sub	x2, x29, #0x4
  407f64:	mov	x0, x19
  407f68:	bl	4022b0 <_nc_tparm_analyze@plt>
  407f6c:	ldp	x10, x11, [sp, #112]
  407f70:	ldp	x12, x13, [sp, #128]
  407f74:	sub	x8, x29, #0xa8
  407f78:	sub	x9, x29, #0x58
  407f7c:	ldr	x14, [sp, #144]
  407f80:	add	x17, x8, #0x8
  407f84:	add	x18, x9, #0x8
  407f88:	cmp	x10, #0x0
  407f8c:	ldp	x15, x16, [x24, #40]
  407f90:	add	x10, x8, #0x10
  407f94:	csel	x17, x18, x17, eq  // eq = none
  407f98:	add	x18, x9, #0x10
  407f9c:	cmp	x11, #0x0
  407fa0:	add	x11, x8, #0x18
  407fa4:	csel	x10, x18, x10, eq  // eq = none
  407fa8:	add	x18, x9, #0x18
  407fac:	cmp	x12, #0x0
  407fb0:	add	x12, x8, #0x20
  407fb4:	csel	x11, x18, x11, eq  // eq = none
  407fb8:	add	x18, x9, #0x20
  407fbc:	cmp	x13, #0x0
  407fc0:	add	x13, x8, #0x28
  407fc4:	csel	x12, x18, x12, eq  // eq = none
  407fc8:	add	x18, x9, #0x28
  407fcc:	cmp	x14, #0x0
  407fd0:	add	x14, x8, #0x30
  407fd4:	csel	x13, x18, x13, eq  // eq = none
  407fd8:	add	x18, x9, #0x30
  407fdc:	cmp	x15, #0x0
  407fe0:	add	x15, x8, #0x38
  407fe4:	csel	x14, x18, x14, eq  // eq = none
  407fe8:	add	x18, x9, #0x38
  407fec:	cmp	x16, #0x0
  407ff0:	csel	x15, x18, x15, eq  // eq = none
  407ff4:	ldp	x16, x18, [x24, #56]
  407ff8:	add	x8, x8, #0x40
  407ffc:	add	x9, x9, #0x40
  408000:	ldr	x1, [x17]
  408004:	cmp	x16, #0x0
  408008:	csel	x8, x9, x8, eq  // eq = none
  40800c:	ldr	x9, [x24, #224]
  408010:	ldr	x2, [x10]
  408014:	ldr	x3, [x11]
  408018:	ldr	x4, [x12]
  40801c:	ldr	x5, [x13]
  408020:	ldr	x6, [x14]
  408024:	ldr	x7, [x15]
  408028:	ldr	x8, [x8]
  40802c:	cmp	x18, #0x0
  408030:	csel	x9, x9, x23, eq  // eq = none
  408034:	mov	x0, x19
  408038:	stp	x8, x9, [sp]
  40803c:	bl	402240 <tparm@plt>
  408040:	bl	402310 <strdup@plt>
  408044:	ldp	x20, x19, [sp, #416]
  408048:	ldp	x22, x21, [sp, #400]
  40804c:	ldp	x24, x23, [sp, #384]
  408050:	ldp	x28, x25, [sp, #368]
  408054:	ldp	x29, x30, [sp, #352]
  408058:	add	sp, sp, #0x1b0
  40805c:	ret
  408060:	stp	x29, x30, [sp, #-80]!
  408064:	cmp	w2, #0x10
  408068:	mov	w8, #0x10                  	// #16
  40806c:	stp	x24, x23, [sp, #32]
  408070:	csel	w24, w2, w8, lt  // lt = tstop
  408074:	cmp	w24, #0x8
  408078:	stp	x26, x25, [sp, #16]
  40807c:	stp	x22, x21, [sp, #48]
  408080:	stp	x20, x19, [sp, #64]
  408084:	mov	x29, sp
  408088:	b.lt	408104 <tigetstr@plt+0x5ae4>  // b.tstop
  40808c:	mov	x19, x1
  408090:	mov	x20, x0
  408094:	mov	x21, xzr
  408098:	mov	w25, wzr
  40809c:	mov	w26, w24
  4080a0:	mov	x0, x20
  4080a4:	mov	x1, x21
  4080a8:	bl	402240 <tparm@plt>
  4080ac:	bl	402310 <strdup@plt>
  4080b0:	mov	x22, x0
  4080b4:	mov	x0, x19
  4080b8:	mov	x1, x21
  4080bc:	bl	402240 <tparm@plt>
  4080c0:	bl	402310 <strdup@plt>
  4080c4:	mov	x23, x0
  4080c8:	mov	x0, x22
  4080cc:	mov	x1, x23
  4080d0:	bl	402400 <strcmp@plt>
  4080d4:	cmp	w0, #0x0
  4080d8:	mov	x0, x22
  4080dc:	cinc	w25, w25, eq  // eq = none
  4080e0:	bl	402440 <free@plt>
  4080e4:	mov	x0, x23
  4080e8:	bl	402440 <free@plt>
  4080ec:	add	x21, x21, #0x1
  4080f0:	cmp	x21, x26
  4080f4:	b.cc	4080a0 <tigetstr@plt+0x5a80>  // b.lo, b.ul, b.last
  4080f8:	cmp	w25, w24
  4080fc:	cset	w0, eq  // eq = none
  408100:	b	408108 <tigetstr@plt+0x5ae8>
  408104:	mov	w0, wzr
  408108:	ldp	x20, x19, [sp, #64]
  40810c:	ldp	x22, x21, [sp, #48]
  408110:	ldp	x24, x23, [sp, #32]
  408114:	ldp	x26, x25, [sp, #16]
  408118:	ldp	x29, x30, [sp], #80
  40811c:	ret
  408120:	stp	x29, x30, [sp, #-32]!
  408124:	stp	x20, x19, [sp, #16]
  408128:	ldr	x8, [x0, #32]
  40812c:	mov	x20, x0
  408130:	mov	x19, x1
  408134:	mov	x29, sp
  408138:	ldr	x9, [x8, #64]
  40813c:	add	x9, x9, #0x1
  408140:	cmp	x9, #0x2
  408144:	b.cc	40815c <tigetstr@plt+0x5b3c>  // b.lo, b.ul, b.last
  408148:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40814c:	add	x0, x0, #0xad2
  408150:	mov	x1, x19
  408154:	bl	402470 <_nc_warning@plt>
  408158:	ldr	x8, [x20, #32]
  40815c:	ldr	x9, [x8, #80]
  408160:	add	x9, x9, #0x1
  408164:	cmp	x9, #0x2
  408168:	b.cc	408180 <tigetstr@plt+0x5b60>  // b.lo, b.ul, b.last
  40816c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408170:	add	x0, x0, #0xaf4
  408174:	mov	x1, x19
  408178:	bl	402470 <_nc_warning@plt>
  40817c:	ldr	x8, [x20, #32]
  408180:	ldr	x9, [x8, #96]
  408184:	add	x9, x9, #0x1
  408188:	cmp	x9, #0x2
  40818c:	b.cc	4081a4 <tigetstr@plt+0x5b84>  // b.lo, b.ul, b.last
  408190:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408194:	add	x0, x0, #0xb16
  408198:	mov	x1, x19
  40819c:	bl	402470 <_nc_warning@plt>
  4081a0:	ldr	x8, [x20, #32]
  4081a4:	ldr	x9, [x8, #120]
  4081a8:	add	x9, x9, #0x1
  4081ac:	cmp	x9, #0x2
  4081b0:	b.cc	4081c8 <tigetstr@plt+0x5ba8>  // b.lo, b.ul, b.last
  4081b4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4081b8:	add	x0, x0, #0xb35
  4081bc:	mov	x1, x19
  4081c0:	bl	402470 <_nc_warning@plt>
  4081c4:	ldr	x8, [x20, #32]
  4081c8:	ldr	x9, [x8, #144]
  4081cc:	add	x9, x9, #0x1
  4081d0:	cmp	x9, #0x2
  4081d4:	b.cc	4081ec <tigetstr@plt+0x5bcc>  // b.lo, b.ul, b.last
  4081d8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4081dc:	add	x0, x0, #0xb5b
  4081e0:	mov	x1, x19
  4081e4:	bl	402470 <_nc_warning@plt>
  4081e8:	ldr	x8, [x20, #32]
  4081ec:	ldr	x8, [x8, #1016]
  4081f0:	add	x9, x8, #0x1
  4081f4:	cmp	x9, #0x2
  4081f8:	b.cc	408214 <tigetstr@plt+0x5bf4>  // b.lo, b.ul, b.last
  4081fc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408200:	add	x0, x0, #0xb7b
  408204:	mov	x1, x19
  408208:	bl	402470 <_nc_warning@plt>
  40820c:	ldr	x8, [x20, #32]
  408210:	ldr	x8, [x8, #1016]
  408214:	add	x8, x8, #0x1
  408218:	cmp	x8, #0x2
  40821c:	b.cs	40822c <tigetstr@plt+0x5c0c>  // b.hs, b.nlast
  408220:	ldp	x20, x19, [sp, #16]
  408224:	ldp	x29, x30, [sp], #32
  408228:	ret
  40822c:	mov	x1, x19
  408230:	ldp	x20, x19, [sp, #16]
  408234:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408238:	add	x0, x0, #0xb7b
  40823c:	ldp	x29, x30, [sp], #32
  408240:	b	402470 <_nc_warning@plt>
  408244:	sub	sp, sp, #0x70
  408248:	stp	x29, x30, [sp, #16]
  40824c:	add	x29, sp, #0x10
  408250:	stp	x28, x27, [sp, #32]
  408254:	stp	x26, x25, [sp, #48]
  408258:	stp	x24, x23, [sp, #64]
  40825c:	stp	x22, x21, [sp, #80]
  408260:	stp	x20, x19, [sp, #96]
  408264:	mov	x19, x0
  408268:	sturh	wzr, [x29, #-4]
  40826c:	ldr	x20, [x19]
  408270:	ldr	x0, [x0, #8]
  408274:	mov	x1, x20
  408278:	bl	402400 <strcmp@plt>
  40827c:	mov	w21, wzr
  408280:	cbnz	w0, 4082a8 <tigetstr@plt+0x5c88>
  408284:	mov	w1, #0x1                   	// #1
  408288:	mov	x0, x20
  40828c:	mov	w2, wzr
  408290:	mov	w21, #0x1                   	// #1
  408294:	bl	4023b0 <_nc_tic_expand@plt>
  408298:	mov	x1, x0
  40829c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4082a0:	add	x0, x0, #0xb9a
  4082a4:	bl	402470 <_nc_warning@plt>
  4082a8:	sturb	wzr, [x29, #-2]
  4082ac:	ldr	x20, [x19]
  4082b0:	ldr	x0, [x19, #16]
  4082b4:	mov	x1, x20
  4082b8:	bl	402400 <strcmp@plt>
  4082bc:	cbnz	w0, 4082e4 <tigetstr@plt+0x5cc4>
  4082c0:	mov	w1, #0x1                   	// #1
  4082c4:	mov	x0, x20
  4082c8:	mov	w2, wzr
  4082cc:	mov	w21, #0x1                   	// #1
  4082d0:	bl	4023b0 <_nc_tic_expand@plt>
  4082d4:	mov	x1, x0
  4082d8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4082dc:	add	x0, x0, #0xb9a
  4082e0:	bl	402470 <_nc_warning@plt>
  4082e4:	ldp	x20, x0, [x19, #8]
  4082e8:	mov	x1, x20
  4082ec:	bl	402400 <strcmp@plt>
  4082f0:	cbnz	w0, 408318 <tigetstr@plt+0x5cf8>
  4082f4:	mov	w1, #0x1                   	// #1
  4082f8:	mov	x0, x20
  4082fc:	mov	w2, wzr
  408300:	mov	w21, #0x1                   	// #1
  408304:	bl	4023b0 <_nc_tic_expand@plt>
  408308:	mov	x1, x0
  40830c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408310:	add	x0, x0, #0xb9a
  408314:	bl	402470 <_nc_warning@plt>
  408318:	sturb	wzr, [x29, #-1]
  40831c:	ldr	x20, [x19]
  408320:	ldr	x0, [x19, #24]
  408324:	mov	x1, x20
  408328:	bl	402400 <strcmp@plt>
  40832c:	cbnz	w0, 408354 <tigetstr@plt+0x5d34>
  408330:	mov	w1, #0x1                   	// #1
  408334:	mov	x0, x20
  408338:	mov	w2, wzr
  40833c:	mov	w21, #0x1                   	// #1
  408340:	bl	4023b0 <_nc_tic_expand@plt>
  408344:	mov	x1, x0
  408348:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40834c:	add	x0, x0, #0xb9a
  408350:	bl	402470 <_nc_warning@plt>
  408354:	ldr	x20, [x19, #8]
  408358:	ldr	x0, [x19, #24]
  40835c:	mov	x1, x20
  408360:	bl	402400 <strcmp@plt>
  408364:	cbnz	w0, 40838c <tigetstr@plt+0x5d6c>
  408368:	mov	w1, #0x1                   	// #1
  40836c:	mov	x0, x20
  408370:	mov	w2, wzr
  408374:	mov	w21, #0x1                   	// #1
  408378:	bl	4023b0 <_nc_tic_expand@plt>
  40837c:	mov	x1, x0
  408380:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408384:	add	x0, x0, #0xb9a
  408388:	bl	402470 <_nc_warning@plt>
  40838c:	ldp	x20, x0, [x19, #16]
  408390:	mov	x1, x20
  408394:	bl	402400 <strcmp@plt>
  408398:	cbz	w0, 4083c4 <tigetstr@plt+0x5da4>
  40839c:	tbnz	w21, #0, 4083e4 <tigetstr@plt+0x5dc4>
  4083a0:	ldr	x20, [x19, #8]
  4083a4:	ldrb	w8, [x20]
  4083a8:	cmp	w8, #0x1b
  4083ac:	b.ne	408404 <tigetstr@plt+0x5de4>  // b.any
  4083b0:	ldrb	w8, [x20, #1]
  4083b4:	cmp	w8, #0x5b
  4083b8:	b.ne	4083e4 <tigetstr@plt+0x5dc4>  // b.any
  4083bc:	mov	w21, #0x2                   	// #2
  4083c0:	b	408410 <tigetstr@plt+0x5df0>
  4083c4:	mov	w1, #0x1                   	// #1
  4083c8:	mov	x0, x20
  4083cc:	mov	w2, wzr
  4083d0:	bl	4023b0 <_nc_tic_expand@plt>
  4083d4:	mov	x1, x0
  4083d8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4083dc:	add	x0, x0, #0xb9a
  4083e0:	bl	402470 <_nc_warning@plt>
  4083e4:	ldp	x20, x19, [sp, #96]
  4083e8:	ldp	x22, x21, [sp, #80]
  4083ec:	ldp	x24, x23, [sp, #64]
  4083f0:	ldp	x26, x25, [sp, #48]
  4083f4:	ldp	x28, x27, [sp, #32]
  4083f8:	ldp	x29, x30, [sp, #16]
  4083fc:	add	sp, sp, #0x70
  408400:	ret
  408404:	cmp	w8, #0x9a
  408408:	cset	w21, eq  // eq = none
  40840c:	b.ne	4083e4 <tigetstr@plt+0x5dc4>  // b.any
  408410:	ldrb	w22, [x20, x21]
  408414:	mov	x28, x21
  408418:	cbz	w22, 408450 <tigetstr@plt+0x5e30>
  40841c:	bl	402410 <__ctype_b_loc@plt>
  408420:	ldr	x8, [x0]
  408424:	add	x9, x20, #0x1
  408428:	mov	x10, x21
  40842c:	and	x11, x22, #0xff
  408430:	ldrh	w11, [x8, x11, lsl #1]
  408434:	tbz	w11, #11, 40844c <tigetstr@plt+0x5e2c>
  408438:	ldrb	w22, [x9, x10]
  40843c:	add	x28, x10, #0x1
  408440:	mov	x10, x28
  408444:	cbnz	w22, 40842c <tigetstr@plt+0x5e0c>
  408448:	b	408450 <tigetstr@plt+0x5e30>
  40844c:	mov	x28, x10
  408450:	ldrb	w8, [x20, x28]
  408454:	cmp	w8, #0x41
  408458:	b.ne	4083e4 <tigetstr@plt+0x5dc4>  // b.any
  40845c:	mov	w26, #0x1                   	// #1
  408460:	sturb	w26, [x29, #-3]
  408464:	ldr	x0, [x19]
  408468:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40846c:	add	x1, x1, #0x382
  408470:	bl	402400 <strcmp@plt>
  408474:	cbz	w0, 408480 <tigetstr@plt+0x5e60>
  408478:	mov	w26, wzr
  40847c:	b	408484 <tigetstr@plt+0x5e64>
  408480:	sturb	w26, [x29, #-4]
  408484:	ldr	x0, [x19, #16]
  408488:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40848c:	add	x1, x1, #0xa7d
  408490:	bl	402400 <strcmp@plt>
  408494:	cbnz	w0, 4084a0 <tigetstr@plt+0x5e80>
  408498:	mov	w8, #0x1                   	// #1
  40849c:	sturb	w8, [x29, #-2]
  4084a0:	sub	x8, x29, #0x4
  4084a4:	adrp	x25, 40e000 <tigetstr@plt+0xb9e0>
  4084a8:	mov	x24, xzr
  4084ac:	add	w22, w28, #0x1
  4084b0:	orr	x23, x8, #0x1
  4084b4:	add	x25, x25, #0xbb6
  4084b8:	tst	w26, #0xff
  4084bc:	b.ne	408580 <tigetstr@plt+0x5f60>  // b.any
  4084c0:	ldr	x26, [x19, x24, lsl #3]
  4084c4:	mov	x0, x26
  4084c8:	bl	402110 <strlen@plt>
  4084cc:	cmp	x0, #0x1
  4084d0:	b.eq	408580 <tigetstr@plt+0x5f60>  // b.none
  4084d4:	mov	x27, x0
  4084d8:	mov	x0, x26
  4084dc:	mov	x1, x20
  4084e0:	mov	x2, x21
  4084e4:	bl	4022f0 <bcmp@plt>
  4084e8:	cbz	w0, 40850c <tigetstr@plt+0x5eec>
  4084ec:	mov	w1, #0x1                   	// #1
  4084f0:	mov	x0, x26
  4084f4:	mov	w2, wzr
  4084f8:	bl	4023b0 <_nc_tic_expand@plt>
  4084fc:	mov	x1, x0
  408500:	mov	x0, x25
  408504:	bl	402470 <_nc_warning@plt>
  408508:	b	408580 <tigetstr@plt+0x5f60>
  40850c:	cmp	x27, x28
  408510:	b.cs	40853c <tigetstr@plt+0x5f1c>  // b.hs, b.nlast
  408514:	mov	w1, #0x1                   	// #1
  408518:	mov	x0, x26
  40851c:	mov	w2, wzr
  408520:	bl	4023b0 <_nc_tic_expand@plt>
  408524:	mov	x1, x0
  408528:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40852c:	add	x0, x0, #0xbd2
  408530:	mov	w2, w22
  408534:	bl	402470 <_nc_warning@plt>
  408538:	b	408580 <tigetstr@plt+0x5f60>
  40853c:	adrp	x8, 40e000 <tigetstr@plt+0xb9e0>
  408540:	add	x8, x8, #0xbfb
  408544:	ldrb	w27, [x8, x24]
  408548:	ldrb	w8, [x26, x28]
  40854c:	cmp	w8, w27
  408550:	b.eq	408580 <tigetstr@plt+0x5f60>  // b.none
  408554:	mov	w1, #0x1                   	// #1
  408558:	mov	x0, x26
  40855c:	mov	w2, wzr
  408560:	bl	4023b0 <_nc_tic_expand@plt>
  408564:	ldr	x8, [x19, x24, lsl #3]
  408568:	mov	x1, x0
  40856c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408570:	add	x0, x0, #0xc00
  408574:	ldrb	w3, [x8, x28]
  408578:	mov	w2, w27
  40857c:	bl	402470 <_nc_warning@plt>
  408580:	cmp	x24, #0x3
  408584:	b.eq	4083e4 <tigetstr@plt+0x5dc4>  // b.none
  408588:	ldrb	w26, [x23, x24]
  40858c:	add	x24, x24, #0x1
  408590:	tst	w26, #0xff
  408594:	b.ne	408580 <tigetstr@plt+0x5f60>  // b.any
  408598:	b	4084c0 <tigetstr@plt+0x5ea0>
  40859c:	stp	x29, x30, [sp, #-96]!
  4085a0:	stp	x26, x25, [sp, #32]
  4085a4:	stp	x24, x23, [sp, #48]
  4085a8:	stp	x22, x21, [sp, #64]
  4085ac:	stp	x20, x19, [sp, #80]
  4085b0:	ldrb	w26, [x2]
  4085b4:	mov	x22, x1
  4085b8:	mov	w19, w0
  4085bc:	str	x27, [sp, #16]
  4085c0:	mov	x29, sp
  4085c4:	cbz	w26, 4086e8 <tigetstr@plt+0x60c8>
  4085c8:	mov	x20, x2
  4085cc:	mov	w24, wzr
  4085d0:	mov	w25, #0x2                   	// #2
  4085d4:	mov	x23, x22
  4085d8:	mov	x21, x2
  4085dc:	b	4085e4 <tigetstr@plt+0x5fc4>
  4085e0:	add	x23, x23, #0x1
  4085e4:	ldrb	w27, [x23]
  4085e8:	cmp	w27, w26, uxtb
  4085ec:	b.eq	40866c <tigetstr@plt+0x604c>  // b.none
  4085f0:	tst	w27, #0xff
  4085f4:	b.eq	4086ac <tigetstr@plt+0x608c>  // b.none
  4085f8:	cbnz	w24, 408628 <tigetstr@plt+0x6008>
  4085fc:	and	w8, w26, #0xff
  408600:	cmp	w8, #0x3b
  408604:	b.eq	408610 <tigetstr@plt+0x5ff0>  // b.none
  408608:	cmp	w8, #0x30
  40860c:	b.ne	4085e0 <tigetstr@plt+0x5fc0>  // b.any
  408610:	and	w8, w27, #0xff
  408614:	cmp	w8, #0x6d
  408618:	b.ne	4085e0 <tigetstr@plt+0x5fc0>  // b.any
  40861c:	ldrb	w26, [x21, #1]!
  408620:	b	4085e4 <tigetstr@plt+0x5fc4>
  408624:	ldrb	w27, [x23, #1]!
  408628:	and	w8, w27, #0xff
  40862c:	cmp	w8, #0x2f
  408630:	b.eq	408624 <tigetstr@plt+0x6004>  // b.none
  408634:	bl	402410 <__ctype_b_loc@plt>
  408638:	ldr	x8, [x0]
  40863c:	and	x9, x27, #0xff
  408640:	ldrh	w9, [x8, x9, lsl #1]
  408644:	tbnz	w9, #11, 408624 <tigetstr@plt+0x6004>
  408648:	b	408650 <tigetstr@plt+0x6030>
  40864c:	ldrb	w26, [x21, #1]!
  408650:	and	w9, w26, #0xff
  408654:	cmp	w9, #0x2f
  408658:	b.eq	40864c <tigetstr@plt+0x602c>  // b.none
  40865c:	and	x9, x26, #0xff
  408660:	ldrh	w9, [x8, x9, lsl #1]
  408664:	tbnz	w9, #11, 40864c <tigetstr@plt+0x602c>
  408668:	b	4085e4 <tigetstr@plt+0x5fc4>
  40866c:	and	w8, w26, #0xff
  408670:	cmp	w8, #0x3c
  408674:	b.eq	40868c <tigetstr@plt+0x606c>  // b.none
  408678:	cmp	w8, #0x24
  40867c:	b.ne	408698 <tigetstr@plt+0x6078>  // b.any
  408680:	cmp	w24, #0x0
  408684:	csinc	w24, w24, wzr, ne  // ne = any
  408688:	b	40869c <tigetstr@plt+0x607c>
  40868c:	cmp	w24, #0x1
  408690:	csel	w24, w25, w24, eq  // eq = none
  408694:	b	40869c <tigetstr@plt+0x607c>
  408698:	mov	w24, wzr
  40869c:	ldrb	w26, [x21, #1]!
  4086a0:	add	x23, x23, #0x1
  4086a4:	cbnz	w26, 4085e4 <tigetstr@plt+0x5fc4>
  4086a8:	b	4086ec <tigetstr@plt+0x60cc>
  4086ac:	tbnz	w19, #31, 408788 <tigetstr@plt+0x6168>
  4086b0:	and	w8, w26, #0xff
  4086b4:	cmp	w8, #0x24
  4086b8:	b.ne	408730 <tigetstr@plt+0x6110>  // b.any
  4086bc:	ldrb	w8, [x21, #1]
  4086c0:	cmp	w8, #0x3c
  4086c4:	b.ne	408730 <tigetstr@plt+0x6110>  // b.any
  4086c8:	mov	x0, x21
  4086cc:	bl	402370 <_nc_visbuf@plt>
  4086d0:	mov	x1, x0
  4086d4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  4086d8:	add	x0, x0, #0x2ee
  4086dc:	bl	402470 <_nc_warning@plt>
  4086e0:	mov	w0, wzr
  4086e4:	b	4087ec <tigetstr@plt+0x61cc>
  4086e8:	mov	x23, x22
  4086ec:	mov	w9, wzr
  4086f0:	b	40870c <tigetstr@plt+0x60ec>
  4086f4:	mov	w11, wzr
  4086f8:	mov	w10, #0x1                   	// #1
  4086fc:	cmp	w9, w11
  408700:	csel	w9, w10, w9, eq  // eq = none
  408704:	add	x23, x8, #0x1
  408708:	cbz	w9, 4087d4 <tigetstr@plt+0x61b4>
  40870c:	ldrb	w20, [x23]
  408710:	mov	x8, x23
  408714:	cmp	w20, #0x24
  408718:	b.eq	4086f4 <tigetstr@plt+0x60d4>  // b.none
  40871c:	cmp	w20, #0x3c
  408720:	b.ne	408790 <tigetstr@plt+0x6170>  // b.any
  408724:	mov	w10, #0x2                   	// #2
  408728:	mov	w11, #0x1                   	// #1
  40872c:	b	4086fc <tigetstr@plt+0x60dc>
  408730:	adrp	x8, 40d000 <tigetstr@plt+0xa9e0>
  408734:	add	x8, x8, #0x622
  408738:	mov	w9, #0xb                   	// #11
  40873c:	mov	w0, #0x1                   	// #1
  408740:	mov	x1, x22
  408744:	umaddl	x19, w19, w9, x8
  408748:	bl	402600 <_nc_visbuf2@plt>
  40874c:	mov	x22, x0
  408750:	mov	w0, #0x2                   	// #2
  408754:	mov	x1, x20
  408758:	bl	402600 <_nc_visbuf2@plt>
  40875c:	mov	x20, x0
  408760:	mov	w0, #0x3                   	// #3
  408764:	mov	x1, x21
  408768:	bl	402600 <_nc_visbuf2@plt>
  40876c:	mov	x4, x0
  408770:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  408774:	add	x0, x0, #0x304
  408778:	mov	x1, x19
  40877c:	mov	x2, x22
  408780:	mov	x3, x20
  408784:	bl	402470 <_nc_warning@plt>
  408788:	mov	w0, wzr
  40878c:	b	4087ec <tigetstr@plt+0x61cc>
  408790:	cbz	w20, 4087d4 <tigetstr@plt+0x61b4>
  408794:	cbz	w9, 4087d4 <tigetstr@plt+0x61b4>
  408798:	add	x21, x8, #0x1
  40879c:	b	4087a4 <tigetstr@plt+0x6184>
  4087a0:	ldrb	w20, [x21], #1
  4087a4:	and	w8, w20, #0xff
  4087a8:	cmp	w8, #0x2f
  4087ac:	b.eq	4087a0 <tigetstr@plt+0x6180>  // b.none
  4087b0:	bl	402410 <__ctype_b_loc@plt>
  4087b4:	ldr	x8, [x0]
  4087b8:	and	x9, x20, #0xff
  4087bc:	ldrh	w8, [x8, x9, lsl #1]
  4087c0:	tbnz	w8, #11, 4087a0 <tigetstr@plt+0x6180>
  4087c4:	and	w8, w20, #0xff
  4087c8:	sub	x9, x21, #0x1
  4087cc:	cmp	w8, #0x3e
  4087d0:	csel	x8, x21, x9, eq  // eq = none
  4087d4:	cbz	w19, 4087e0 <tigetstr@plt+0x61c0>
  4087d8:	mov	w0, #0x1                   	// #1
  4087dc:	b	4087ec <tigetstr@plt+0x61cc>
  4087e0:	ldrb	w8, [x8]
  4087e4:	cmp	w8, #0x0
  4087e8:	cset	w0, eq  // eq = none
  4087ec:	ldp	x20, x19, [sp, #80]
  4087f0:	ldp	x22, x21, [sp, #64]
  4087f4:	ldp	x24, x23, [sp, #48]
  4087f8:	ldp	x26, x25, [sp, #32]
  4087fc:	ldr	x27, [sp, #16]
  408800:	ldp	x29, x30, [sp], #96
  408804:	ret
  408808:	stp	x29, x30, [sp, #-32]!
  40880c:	str	x19, [sp, #16]
  408810:	mov	x19, x0
  408814:	mov	w0, wzr
  408818:	mov	x29, sp
  40881c:	bl	402530 <_nc_get_hash_table@plt>
  408820:	mov	x1, x0
  408824:	mov	x0, x19
  408828:	bl	402560 <_nc_find_entry@plt>
  40882c:	cbz	x0, 4088c8 <tigetstr@plt+0x62a8>
  408830:	ldr	w8, [x0, #8]
  408834:	cmp	w8, #0x2
  408838:	b.eq	408870 <tigetstr@plt+0x6250>  // b.none
  40883c:	cmp	w8, #0x1
  408840:	b.eq	408898 <tigetstr@plt+0x6278>  // b.none
  408844:	cbnz	w8, 4088b4 <tigetstr@plt+0x6294>
  408848:	ldrsh	x8, [x0, #12]
  40884c:	cmp	x8, #0x2b
  408850:	b.gt	4088b4 <tigetstr@plt+0x6294>
  408854:	mov	x9, #0x1fffff              	// #2097151
  408858:	movk	x9, #0xee0, lsl #32
  40885c:	lsr	x9, x9, x8
  408860:	tbz	w9, #0, 4088b4 <tigetstr@plt+0x6294>
  408864:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  408868:	ldr	x9, [x9, #4032]
  40886c:	b	4088c4 <tigetstr@plt+0x62a4>
  408870:	ldrsh	x8, [x0, #12]
  408874:	cmp	x8, #0x18f
  408878:	b.gt	4088b4 <tigetstr@plt+0x6294>
  40887c:	adrp	x9, 410000 <tigetstr@plt+0xd9e0>
  408880:	add	x9, x9, #0xe70
  408884:	ldrb	w9, [x9, x8]
  408888:	cbz	w9, 4088b4 <tigetstr@plt+0x6294>
  40888c:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  408890:	ldr	x9, [x9, #4008]
  408894:	b	4088c4 <tigetstr@plt+0x62a4>
  408898:	ldrsh	x8, [x0, #12]
  40889c:	cmp	x8, #0x25
  4088a0:	b.gt	4088b4 <tigetstr@plt+0x6294>
  4088a4:	mov	x9, #0x8ff                 	// #2303
  4088a8:	movk	x9, #0x3e, lsl #32
  4088ac:	lsr	x9, x9, x8
  4088b0:	tbnz	w9, #0, 4088bc <tigetstr@plt+0x629c>
  4088b4:	mov	x0, xzr
  4088b8:	b	4088c8 <tigetstr@plt+0x62a8>
  4088bc:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  4088c0:	ldr	x9, [x9, #4056]
  4088c4:	ldr	x0, [x9, x8, lsl #3]
  4088c8:	ldr	x19, [sp, #16]
  4088cc:	ldp	x29, x30, [sp], #32
  4088d0:	ret
  4088d4:	stp	x29, x30, [sp, #-80]!
  4088d8:	stp	x26, x25, [sp, #16]
  4088dc:	stp	x24, x23, [sp, #32]
  4088e0:	stp	x22, x21, [sp, #48]
  4088e4:	stp	x20, x19, [sp, #64]
  4088e8:	mov	x29, sp
  4088ec:	ldrb	w9, [x29, #80]
  4088f0:	ldr	w8, [x29, #88]
  4088f4:	and	w11, w7, #0x1
  4088f8:	adrp	x12, 422000 <tigetstr@plt+0x1f9e0>
  4088fc:	and	w10, w3, #0x1
  408900:	strb	w11, [x12, #832]
  408904:	adrp	x12, 422000 <tigetstr@plt+0x1f9e0>
  408908:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  40890c:	strb	w10, [x12, #836]
  408910:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  408914:	cmp	w4, #0x1
  408918:	and	w9, w9, #0x1
  40891c:	mov	w19, w6
  408920:	mov	w22, w5
  408924:	mov	w21, w4
  408928:	mov	w20, w2
  40892c:	mov	w23, w1
  408930:	adrp	x25, 422000 <tigetstr@plt+0x1f9e0>
  408934:	adrp	x12, 422000 <tigetstr@plt+0x1f9e0>
  408938:	str	w5, [x11, #700]
  40893c:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  408940:	strb	w9, [x10, #840]
  408944:	cset	w9, lt  // lt = tstop
  408948:	and	w8, w8, #0x3
  40894c:	str	w4, [x25, #696]
  408950:	str	w8, [x12, #844]
  408954:	strb	w9, [x11, #848]
  408958:	cbz	x0, 4089e8 <tigetstr@plt+0x63c8>
  40895c:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  408960:	add	x1, x1, #0xe
  408964:	mov	x24, x0
  408968:	bl	402400 <strcmp@plt>
  40896c:	cbz	w0, 4089e0 <tigetstr@plt+0x63c0>
  408970:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  408974:	add	x1, x1, #0x13
  408978:	mov	x0, x24
  40897c:	bl	402400 <strcmp@plt>
  408980:	cbz	w0, 4089e0 <tigetstr@plt+0x63c0>
  408984:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  408988:	add	x1, x1, #0x18
  40898c:	mov	x0, x24
  408990:	bl	402400 <strcmp@plt>
  408994:	cbz	w0, 4089e0 <tigetstr@plt+0x63c0>
  408998:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40899c:	add	x1, x1, #0x1f
  4089a0:	mov	x0, x24
  4089a4:	bl	402400 <strcmp@plt>
  4089a8:	cbz	w0, 408c18 <tigetstr@plt+0x65f8>
  4089ac:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  4089b0:	add	x1, x1, #0x22
  4089b4:	mov	x0, x24
  4089b8:	bl	402400 <strcmp@plt>
  4089bc:	cbz	w0, 408c20 <tigetstr@plt+0x6600>
  4089c0:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  4089c4:	add	x1, x1, #0x26
  4089c8:	mov	x0, x24
  4089cc:	bl	402400 <strcmp@plt>
  4089d0:	cmp	w0, #0x0
  4089d4:	cset	w8, eq  // eq = none
  4089d8:	lsl	w8, w8, #2
  4089dc:	b	4089ec <tigetstr@plt+0x63cc>
  4089e0:	mov	w8, #0x1                   	// #1
  4089e4:	b	4089ec <tigetstr@plt+0x63cc>
  4089e8:	mov	w8, wzr
  4089ec:	adrp	x24, 422000 <tigetstr@plt+0x1f9e0>
  4089f0:	adrp	x26, 422000 <tigetstr@plt+0x1f9e0>
  4089f4:	cmp	w23, #0x4
  4089f8:	str	w8, [x24, #852]
  4089fc:	str	w23, [x26, #856]
  408a00:	b.hi	408ae4 <tigetstr@plt+0x64c4>  // b.pmore
  408a04:	adrp	x9, 40f000 <tigetstr@plt+0xc9e0>
  408a08:	mov	w8, w23
  408a0c:	add	x9, x9, #0x374
  408a10:	adr	x10, 408a20 <tigetstr@plt+0x6400>
  408a14:	ldrb	w11, [x9, x8]
  408a18:	add	x10, x10, x11, lsl #2
  408a1c:	br	x10
  408a20:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  408a24:	adrp	x11, 421000 <tigetstr@plt+0x1e9e0>
  408a28:	adrp	x13, 421000 <tigetstr@plt+0x1e9e0>
  408a2c:	ldr	x9, [x9, #3920]
  408a30:	ldr	x11, [x11, #4064]
  408a34:	ldr	x13, [x13, #4000]
  408a38:	b	408a98 <tigetstr@plt+0x6478>
  408a3c:	adrp	x10, 421000 <tigetstr@plt+0x1e9e0>
  408a40:	ldr	x10, [x10, #4032]
  408a44:	adrp	x12, 421000 <tigetstr@plt+0x1e9e0>
  408a48:	adrp	x14, 421000 <tigetstr@plt+0x1e9e0>
  408a4c:	ldr	x12, [x12, #4056]
  408a50:	ldr	x14, [x14, #4008]
  408a54:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  408a58:	adrp	x8, 411000 <tigetstr@plt+0xe9e0>
  408a5c:	str	x10, [x9, #864]
  408a60:	adrp	x9, 411000 <tigetstr@plt+0xe9e0>
  408a64:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  408a68:	adrp	x13, 422000 <tigetstr@plt+0x1f9e0>
  408a6c:	add	x8, x8, #0x2f
  408a70:	add	x9, x9, #0x32
  408a74:	str	x12, [x11, #872]
  408a78:	str	x14, [x13, #880]
  408a7c:	b	408ad4 <tigetstr@plt+0x64b4>
  408a80:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  408a84:	adrp	x11, 421000 <tigetstr@plt+0x1e9e0>
  408a88:	adrp	x13, 421000 <tigetstr@plt+0x1e9e0>
  408a8c:	ldr	x9, [x9, #4040]
  408a90:	ldr	x11, [x11, #3976]
  408a94:	ldr	x13, [x13, #3888]
  408a98:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  408a9c:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  408aa0:	adrp	x12, 422000 <tigetstr@plt+0x1f9e0>
  408aa4:	cmp	w22, #0x1
  408aa8:	adrp	x14, 411000 <tigetstr@plt+0xe9e0>
  408aac:	adrp	x15, 40d000 <tigetstr@plt+0xa9e0>
  408ab0:	add	x14, x14, #0x2a
  408ab4:	add	x15, x15, #0xfd5
  408ab8:	str	x9, [x8, #864]
  408abc:	ccmp	w21, #0x0, #0x4, gt
  408ac0:	adrp	x8, 411000 <tigetstr@plt+0xe9e0>
  408ac4:	str	x11, [x10, #872]
  408ac8:	str	x13, [x12, #880]
  408acc:	csel	x9, x15, x14, gt
  408ad0:	add	x8, x8, #0x2c
  408ad4:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  408ad8:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  408adc:	str	x9, [x10, #704]
  408ae0:	str	x8, [x11, #712]
  408ae4:	sub	w8, w20, #0x1
  408ae8:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  408aec:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  408af0:	cmp	w8, #0x3
  408af4:	strb	wzr, [x9, #888]
  408af8:	str	w20, [x10, #892]
  408afc:	b.hi	408bb8 <tigetstr@plt+0x6598>  // b.pmore
  408b00:	adrp	x9, 40f000 <tigetstr@plt+0xc9e0>
  408b04:	add	x9, x9, #0x379
  408b08:	adr	x10, 408b18 <tigetstr@plt+0x64f8>
  408b0c:	ldrb	w11, [x9, x8]
  408b10:	add	x10, x10, x11, lsl #2
  408b14:	br	x10
  408b18:	cbz	w19, 408bbc <tigetstr@plt+0x659c>
  408b1c:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  408b20:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  408b24:	ldr	x8, [x8, #3856]
  408b28:	ldr	x9, [x9, #3968]
  408b2c:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  408b30:	add	x1, x1, #0x34
  408b34:	ldr	x0, [x8]
  408b38:	ldr	x2, [x9]
  408b3c:	bl	4025e0 <fprintf@plt>
  408b40:	b	408bd4 <tigetstr@plt+0x65b4>
  408b44:	cbnz	w19, 408c28 <tigetstr@plt+0x6608>
  408b48:	adrp	x8, 40f000 <tigetstr@plt+0xc9e0>
  408b4c:	adrp	x9, 40f000 <tigetstr@plt+0xc9e0>
  408b50:	adrp	x10, 40f000 <tigetstr@plt+0xc9e0>
  408b54:	add	x8, x8, #0x534
  408b58:	add	x9, x9, #0x498
  408b5c:	add	x10, x10, #0x3e8
  408b60:	b	408ba0 <tigetstr@plt+0x6580>
  408b64:	cbnz	w19, 408c50 <tigetstr@plt+0x6630>
  408b68:	adrp	x8, 40f000 <tigetstr@plt+0xc9e0>
  408b6c:	adrp	x9, 40f000 <tigetstr@plt+0xc9e0>
  408b70:	adrp	x10, 40f000 <tigetstr@plt+0xc9e0>
  408b74:	add	x8, x8, #0xcf8
  408b78:	add	x9, x9, #0xc5c
  408b7c:	add	x10, x10, #0xbac
  408b80:	b	408ba0 <tigetstr@plt+0x6580>
  408b84:	cbnz	w19, 408c78 <tigetstr@plt+0x6658>
  408b88:	adrp	x8, 410000 <tigetstr@plt+0xd9e0>
  408b8c:	adrp	x9, 410000 <tigetstr@plt+0xd9e0>
  408b90:	adrp	x10, 410000 <tigetstr@plt+0xd9e0>
  408b94:	add	x8, x8, #0x4bc
  408b98:	add	x9, x9, #0x420
  408b9c:	add	x10, x10, #0x370
  408ba0:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  408ba4:	adrp	x12, 422000 <tigetstr@plt+0x1f9e0>
  408ba8:	adrp	x13, 422000 <tigetstr@plt+0x1f9e0>
  408bac:	str	x10, [x11, #896]
  408bb0:	str	x9, [x12, #904]
  408bb4:	str	x8, [x13, #912]
  408bb8:	cbnz	w19, 408bd4 <tigetstr@plt+0x65b4>
  408bbc:	ldp	x20, x19, [sp, #64]
  408bc0:	ldp	x22, x21, [sp, #48]
  408bc4:	ldp	x24, x23, [sp, #32]
  408bc8:	ldp	x26, x25, [sp, #16]
  408bcc:	ldp	x29, x30, [sp], #80
  408bd0:	ret
  408bd4:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  408bd8:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  408bdc:	ldr	x8, [x8, #3856]
  408be0:	ldr	x9, [x9, #3968]
  408be4:	ldr	w3, [x25, #696]
  408be8:	ldr	w4, [x24, #852]
  408bec:	ldr	x0, [x8]
  408bf0:	ldr	x2, [x9]
  408bf4:	ldr	w5, [x26, #856]
  408bf8:	ldp	x20, x19, [sp, #64]
  408bfc:	ldp	x22, x21, [sp, #48]
  408c00:	ldp	x24, x23, [sp, #32]
  408c04:	ldp	x26, x25, [sp, #16]
  408c08:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  408c0c:	add	x1, x1, #0xc1
  408c10:	ldp	x29, x30, [sp], #80
  408c14:	b	4025e0 <fprintf@plt>
  408c18:	mov	w8, #0x2                   	// #2
  408c1c:	b	4089ec <tigetstr@plt+0x63cc>
  408c20:	mov	w8, #0x3                   	// #3
  408c24:	b	4089ec <tigetstr@plt+0x63cc>
  408c28:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  408c2c:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  408c30:	ldr	x8, [x8, #3856]
  408c34:	ldr	x9, [x9, #3968]
  408c38:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  408c3c:	add	x1, x1, #0x59
  408c40:	ldr	x0, [x8]
  408c44:	ldr	x2, [x9]
  408c48:	bl	4025e0 <fprintf@plt>
  408c4c:	b	408b48 <tigetstr@plt+0x6528>
  408c50:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  408c54:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  408c58:	ldr	x8, [x8, #3856]
  408c5c:	ldr	x9, [x9, #3968]
  408c60:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  408c64:	add	x1, x1, #0x7d
  408c68:	ldr	x0, [x8]
  408c6c:	ldr	x2, [x9]
  408c70:	bl	4025e0 <fprintf@plt>
  408c74:	b	408b68 <tigetstr@plt+0x6548>
  408c78:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  408c7c:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  408c80:	ldr	x8, [x8, #3856]
  408c84:	ldr	x9, [x9, #3968]
  408c88:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  408c8c:	add	x1, x1, #0x9e
  408c90:	ldr	x0, [x8]
  408c94:	ldr	x2, [x9]
  408c98:	bl	4025e0 <fprintf@plt>
  408c9c:	b	408b88 <tigetstr@plt+0x6568>
  408ca0:	stp	x29, x30, [sp, #-64]!
  408ca4:	stp	x24, x23, [sp, #16]
  408ca8:	stp	x22, x21, [sp, #32]
  408cac:	stp	x20, x19, [sp, #48]
  408cb0:	mov	x29, sp
  408cb4:	mov	x20, x0
  408cb8:	bl	402110 <strlen@plt>
  408cbc:	mov	x19, x0
  408cc0:	cmp	w19, #0x2
  408cc4:	b.lt	408d20 <tigetstr@plt+0x6700>  // b.tstop
  408cc8:	adrp	x21, 411000 <tigetstr@plt+0xe9e0>
  408ccc:	adrp	x22, 411000 <tigetstr@plt+0xe9e0>
  408cd0:	mov	w23, wzr
  408cd4:	sub	w24, w19, #0x1
  408cd8:	add	x21, x21, #0xee
  408cdc:	add	x22, x22, #0xf1
  408ce0:	b	408cf4 <tigetstr@plt+0x66d4>
  408ce4:	mov	w23, #0x1                   	// #1
  408ce8:	subs	x24, x24, #0x1
  408cec:	add	x20, x20, #0x1
  408cf0:	b.eq	408d24 <tigetstr@plt+0x6704>  // b.none
  408cf4:	mov	w2, #0x2                   	// #2
  408cf8:	mov	x0, x20
  408cfc:	mov	x1, x21
  408d00:	bl	402250 <strncmp@plt>
  408d04:	cbz	w0, 408ce4 <tigetstr@plt+0x66c4>
  408d08:	mov	w2, #0x2                   	// #2
  408d0c:	mov	x0, x20
  408d10:	mov	x1, x22
  408d14:	bl	402250 <strncmp@plt>
  408d18:	cbnz	w0, 408ce8 <tigetstr@plt+0x66c8>
  408d1c:	b	408d30 <tigetstr@plt+0x6710>
  408d20:	mov	w23, wzr
  408d24:	cmp	w19, #0x32
  408d28:	cset	w8, gt
  408d2c:	and	w23, w8, w23
  408d30:	and	w0, w23, #0x1
  408d34:	ldp	x20, x19, [sp, #48]
  408d38:	ldp	x22, x21, [sp, #32]
  408d3c:	ldp	x24, x23, [sp, #16]
  408d40:	ldp	x29, x30, [sp], #64
  408d44:	ret
  408d48:	stp	x29, x30, [sp, #-96]!
  408d4c:	stp	x28, x27, [sp, #16]
  408d50:	stp	x26, x25, [sp, #32]
  408d54:	stp	x24, x23, [sp, #48]
  408d58:	stp	x22, x21, [sp, #64]
  408d5c:	stp	x20, x19, [sp, #80]
  408d60:	mov	x29, sp
  408d64:	sub	sp, sp, #0x1, lsl #12
  408d68:	sub	sp, sp, #0x60
  408d6c:	mov	w19, w2
  408d70:	mov	x22, x0
  408d74:	stp	w4, w5, [sp, #16]
  408d78:	str	w3, [sp, #12]
  408d7c:	str	x1, [sp, #48]
  408d80:	cbnz	x1, 408d98 <tigetstr@plt+0x6778>
  408d84:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  408d88:	str	x22, [x8, #920]
  408d8c:	adrp	x8, 40a000 <tigetstr@plt+0x79e0>
  408d90:	add	x8, x8, #0x210
  408d94:	str	x8, [sp, #48]
  408d98:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  408d9c:	add	x9, x9, #0x3a8
  408da0:	ldr	x8, [x9, #8]
  408da4:	str	xzr, [x9]
  408da8:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  408dac:	adrp	x25, 422000 <tigetstr@plt+0x1f9e0>
  408db0:	add	x9, x9, #0x3a0
  408db4:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  408db8:	cbz	x8, 408dc8 <tigetstr@plt+0x67a8>
  408dbc:	ldr	x0, [x25, #928]
  408dc0:	mov	x8, xzr
  408dc4:	b	408df0 <tigetstr@plt+0x67d0>
  408dc8:	ldr	x0, [x9]
  408dcc:	mov	w8, #0x401                 	// #1025
  408dd0:	mov	w1, #0x401                 	// #1025
  408dd4:	str	x8, [x9, #16]
  408dd8:	bl	4021e0 <_nc_doalloc@plt>
  408ddc:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  408de0:	add	x9, x9, #0x3a0
  408de4:	str	x0, [x9]
  408de8:	cbz	x0, 40a204 <tigetstr@plt+0x7be4>
  408dec:	ldr	x8, [x28, #936]
  408df0:	strb	wzr, [x0, x8]
  408df4:	ldp	x9, x8, [x9]
  408df8:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  408dfc:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  408e00:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  408e04:	strb	wzr, [x9, x8]
  408e08:	cbnz	w19, 408ebc <tigetstr@plt+0x689c>
  408e0c:	ldr	x1, [x22]
  408e10:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  408e14:	add	x19, x19, #0x3a0
  408e18:	mov	x0, x19
  408e1c:	bl	40a27c <tigetstr@plt+0x7c5c>
  408e20:	ldr	w8, [sp, #16]
  408e24:	cbnz	w8, 408e4c <tigetstr@plt+0x682c>
  408e28:	ldr	x8, [x25, #928]
  408e2c:	mov	w9, #0x3d                  	// #61
  408e30:	b	408e3c <tigetstr@plt+0x681c>
  408e34:	strb	w9, [x8]
  408e38:	add	x8, x8, #0x1
  408e3c:	ldrb	w10, [x8]
  408e40:	cmp	w10, #0x3a
  408e44:	b.eq	408e34 <tigetstr@plt+0x6814>  // b.none
  408e48:	cbnz	w10, 408e38 <tigetstr@plt+0x6818>
  408e4c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  408e50:	ldr	x1, [x8, #704]
  408e54:	mov	x0, x19
  408e58:	bl	40a27c <tigetstr@plt+0x7c5c>
  408e5c:	ldr	w9, [x23, #700]
  408e60:	ldr	x8, [x19, #8]
  408e64:	cmp	w9, #0x2
  408e68:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  408e6c:	str	w8, [x9, #952]
  408e70:	b.lt	408ed0 <tigetstr@plt+0x68b0>  // b.tstop
  408e74:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  408e78:	str	w8, [x9, #992]
  408e7c:	cbz	x8, 408ea4 <tigetstr@plt+0x6884>
  408e80:	ldr	x9, [x25, #928]
  408e84:	sub	x8, x8, #0x1
  408e88:	ldrb	w10, [x9, x8]
  408e8c:	cmp	w10, #0x20
  408e90:	b.ne	408ea4 <tigetstr@plt+0x6884>  // b.any
  408e94:	str	x8, [x28, #936]
  408e98:	strb	wzr, [x9, x8]
  408e9c:	ldr	x8, [x28, #936]
  408ea0:	cbnz	x8, 408e80 <tigetstr@plt+0x6860>
  408ea4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  408ea8:	ldr	x1, [x8, #712]
  408eac:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408eb0:	add	x0, x0, #0x3a0
  408eb4:	bl	40a27c <tigetstr@plt+0x7c5c>
  408eb8:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  408ebc:	ldrb	w8, [x20, #888]
  408ec0:	cmp	w8, #0x0
  408ec4:	mov	w8, #0x8                   	// #8
  408ec8:	csel	w8, wzr, w8, ne  // ne = any
  408ecc:	str	w8, [x10, #952]
  408ed0:	ldrh	w9, [x22, #56]
  408ed4:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  408ed8:	cbz	w9, 40908c <tigetstr@plt+0x6a6c>
  408edc:	adrp	x25, 422000 <tigetstr@plt+0x1f9e0>
  408ee0:	adrp	x26, 40f000 <tigetstr@plt+0xc9e0>
  408ee4:	mov	x27, #0x1fffff              	// #2097151
  408ee8:	mov	x20, xzr
  408eec:	add	x24, x22, #0x30
  408ef0:	add	x25, x25, #0x360
  408ef4:	add	x26, x26, #0x37d
  408ef8:	movk	x27, #0xee0, lsl #32
  408efc:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  408f00:	str	wzr, [sp, #32]
  408f04:	str	wzr, [sp, #44]
  408f08:	b	408f20 <tigetstr@plt+0x6900>
  408f0c:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  408f10:	ldrh	w9, [x22, #56]
  408f14:	add	x20, x20, #0x1
  408f18:	cmp	x20, x9
  408f1c:	b.cs	409070 <tigetstr@plt+0x6a50>  // b.hs, b.nlast
  408f20:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  408f24:	ldr	w8, [x8, #892]
  408f28:	cmp	x20, #0x2b
  408f2c:	b.hi	408f44 <tigetstr@plt+0x6924>  // b.pmore
  408f30:	cmp	w8, #0x1
  408f34:	b.eq	408f44 <tigetstr@plt+0x6924>  // b.none
  408f38:	ldr	x10, [x28, #896]
  408f3c:	ldr	w19, [x10, x20, lsl #2]
  408f40:	b	408f48 <tigetstr@plt+0x6928>
  408f44:	mov	w19, w20
  408f48:	cmp	w19, #0x2c
  408f4c:	mov	w10, w19
  408f50:	mov	x11, x25
  408f54:	b.lt	408f6c <tigetstr@plt+0x694c>  // b.tstop
  408f58:	ldrh	w10, [x22, #62]
  408f5c:	and	w9, w9, #0xffff
  408f60:	sub	w9, w19, w9
  408f64:	mov	x11, x24
  408f68:	add	w10, w9, w10
  408f6c:	ldr	w9, [x21, #852]
  408f70:	cmp	w9, #0x4
  408f74:	b.hi	408f10 <tigetstr@plt+0x68f0>  // b.pmore
  408f78:	ldr	x11, [x11]
  408f7c:	ldr	x23, [x11, w10, sxtw #3]
  408f80:	adr	x10, 408f90 <tigetstr@plt+0x6970>
  408f84:	ldrb	w11, [x26, x9]
  408f88:	add	x10, x10, x11, lsl #2
  408f8c:	br	x10
  408f90:	cmp	w19, #0x15
  408f94:	b.cs	408f10 <tigetstr@plt+0x68f0>  // b.hs, b.nlast
  408f98:	b	408fac <tigetstr@plt+0x698c>
  408f9c:	cmp	w19, #0x2b
  408fa0:	b.hi	408f10 <tigetstr@plt+0x68f0>  // b.pmore
  408fa4:	lsr	x9, x27, x19
  408fa8:	tbz	w9, #0, 408f10 <tigetstr@plt+0x68f0>
  408fac:	cmp	w8, #0x3
  408fb0:	b.eq	408fec <tigetstr@plt+0x69cc>  // b.none
  408fb4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  408fb8:	ldr	w8, [x8, #856]
  408fbc:	cmp	w8, #0x1
  408fc0:	b.hi	408fec <tigetstr@plt+0x69cc>  // b.pmore
  408fc4:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  408fc8:	ldr	x8, [x8, #3912]
  408fcc:	ldrb	w8, [x8]
  408fd0:	cbnz	w8, 408fec <tigetstr@plt+0x69cc>
  408fd4:	ldrb	w8, [x23]
  408fd8:	cmp	w8, #0x4f
  408fdc:	b.ne	408fec <tigetstr@plt+0x69cc>  // b.any
  408fe0:	ldrb	w8, [x23, #1]
  408fe4:	cmp	w8, #0x54
  408fe8:	b.eq	408f10 <tigetstr@plt+0x68f0>  // b.none
  408fec:	ldr	x8, [sp, #48]
  408ff0:	mov	w0, wzr
  408ff4:	mov	w1, w19
  408ff8:	blr	x8
  408ffc:	cmn	w0, #0x1
  409000:	b.eq	408f0c <tigetstr@plt+0x68ec>  // b.none
  409004:	mov	w21, w0
  409008:	add	x0, sp, #0x44
  40900c:	mov	x1, x23
  409010:	bl	4024c0 <strcpy@plt>
  409014:	cmp	w21, #0x0
  409018:	b.le	409034 <tigetstr@plt+0x6a14>
  40901c:	ldr	w9, [sp, #32]
  409020:	add	w8, w19, #0x1
  409024:	cmp	w8, w9
  409028:	csinc	w9, w9, w19, ls  // ls = plast
  40902c:	str	w9, [sp, #32]
  409030:	b	409048 <tigetstr@plt+0x6a28>
  409034:	add	x0, sp, #0x44
  409038:	bl	402110 <strlen@plt>
  40903c:	add	x8, sp, #0x44
  409040:	mov	w9, #0x40                  	// #64
  409044:	strh	w9, [x8, x0]
  409048:	add	x0, sp, #0x44
  40904c:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409050:	bl	402110 <strlen@plt>
  409054:	mov	x1, x0
  409058:	add	x0, sp, #0x44
  40905c:	mov	w2, #0x5                   	// #5
  409060:	bl	40a364 <tigetstr@plt+0x7d44>
  409064:	mov	w8, #0x1                   	// #1
  409068:	str	w8, [sp, #44]
  40906c:	b	408f10 <tigetstr@plt+0x68f0>
  409070:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409074:	ldr	w8, [x8, #952]
  409078:	adrp	x25, 422000 <tigetstr@plt+0x1f9e0>
  40907c:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  409080:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  409084:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  409088:	b	409094 <tigetstr@plt+0x6a74>
  40908c:	str	wzr, [sp, #44]
  409090:	str	wzr, [sp, #32]
  409094:	ldrb	w10, [x20, #888]
  409098:	mov	w9, #0x8                   	// #8
  40909c:	cmp	w10, #0x0
  4090a0:	csel	w9, wzr, w9, ne  // ne = any
  4090a4:	cmp	w8, w9
  4090a8:	b.eq	409118 <tigetstr@plt+0x6af8>  // b.none
  4090ac:	ldr	w9, [x23, #700]
  4090b0:	cmp	w9, #0x2
  4090b4:	b.lt	409118 <tigetstr@plt+0x6af8>  // b.tstop
  4090b8:	ldr	x9, [x28, #936]
  4090bc:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  4090c0:	str	w8, [x10, #992]
  4090c4:	cbz	x9, 4090ec <tigetstr@plt+0x6acc>
  4090c8:	ldr	x8, [x25, #928]
  4090cc:	sub	x9, x9, #0x1
  4090d0:	ldrb	w10, [x8, x9]
  4090d4:	cmp	w10, #0x20
  4090d8:	b.ne	4090ec <tigetstr@plt+0x6acc>  // b.any
  4090dc:	str	x9, [x28, #936]
  4090e0:	strb	wzr, [x8, x9]
  4090e4:	ldr	x9, [x28, #936]
  4090e8:	cbnz	x9, 4090c8 <tigetstr@plt+0x6aa8>
  4090ec:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4090f0:	ldr	x1, [x8, #712]
  4090f4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4090f8:	add	x0, x0, #0x3a0
  4090fc:	bl	40a27c <tigetstr@plt+0x7c5c>
  409100:	ldrb	w10, [x20, #888]
  409104:	mov	w8, #0x8                   	// #8
  409108:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40910c:	cmp	w10, #0x0
  409110:	csel	w8, wzr, w8, ne  // ne = any
  409114:	str	w8, [x9, #952]
  409118:	ldrh	w9, [x22, #58]
  40911c:	cbz	w9, 40937c <tigetstr@plt+0x6d5c>
  409120:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409124:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  409128:	mov	x24, xzr
  40912c:	mov	w27, wzr
  409130:	add	x23, x22, #0x30
  409134:	add	x21, x21, #0x368
  409138:	add	x20, x20, #0x382
  40913c:	mov	w25, #0x1                   	// #1
  409140:	b	409190 <tigetstr@plt+0x6b70>
  409144:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409148:	add	x1, x1, #0x21a
  40914c:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  409150:	bl	402180 <sprintf@plt>
  409154:	add	w8, w19, #0x1
  409158:	cmp	w8, w27
  40915c:	csinc	w27, w27, w19, ls  // ls = plast
  409160:	add	x0, sp, #0x44
  409164:	bl	402110 <strlen@plt>
  409168:	mov	x1, x0
  40916c:	add	x0, sp, #0x44
  409170:	mov	w2, #0x5                   	// #5
  409174:	bl	40a364 <tigetstr@plt+0x7d44>
  409178:	mov	w8, #0x1                   	// #1
  40917c:	str	w8, [sp, #44]
  409180:	ldrh	w9, [x22, #58]
  409184:	add	x24, x24, #0x1
  409188:	cmp	x24, x9
  40918c:	b.cs	40935c <tigetstr@plt+0x6d3c>  // b.hs, b.nlast
  409190:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409194:	ldr	w8, [x8, #892]
  409198:	cmp	x24, #0x26
  40919c:	b.hi	4091bc <tigetstr@plt+0x6b9c>  // b.pmore
  4091a0:	cmp	w8, #0x1
  4091a4:	mov	w19, w24
  4091a8:	b.eq	4091c0 <tigetstr@plt+0x6ba0>  // b.none
  4091ac:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  4091b0:	ldr	x10, [x10, #904]
  4091b4:	ldr	w19, [x10, x24, lsl #2]
  4091b8:	b	4091c0 <tigetstr@plt+0x6ba0>
  4091bc:	mov	w19, w24
  4091c0:	cmp	w19, #0x27
  4091c4:	mov	w10, w19
  4091c8:	mov	x11, x21
  4091cc:	b.lt	4091ec <tigetstr@plt+0x6bcc>  // b.tstop
  4091d0:	ldrh	w10, [x22, #64]
  4091d4:	ldrh	w11, [x22, #62]
  4091d8:	and	w9, w9, #0xffff
  4091dc:	sub	w9, w19, w9
  4091e0:	add	w9, w9, w10
  4091e4:	add	w10, w9, w11
  4091e8:	mov	x11, x23
  4091ec:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4091f0:	ldr	w9, [x9, #852]
  4091f4:	cmp	w9, #0x4
  4091f8:	b.hi	409180 <tigetstr@plt+0x6b60>  // b.pmore
  4091fc:	ldr	x11, [x11]
  409200:	ldr	x26, [x11, w10, sxtw #3]
  409204:	adr	x10, 409214 <tigetstr@plt+0x6bf4>
  409208:	ldrb	w11, [x20, x9]
  40920c:	add	x10, x10, x11, lsl #2
  409210:	br	x10
  409214:	cmp	w19, #0x8
  409218:	b.cs	409180 <tigetstr@plt+0x6b60>  // b.hs, b.nlast
  40921c:	b	409244 <tigetstr@plt+0x6c24>
  409220:	cmp	w19, #0x26
  409224:	b.hi	409180 <tigetstr@plt+0x6b60>  // b.pmore
  409228:	mov	x9, #0x8ff                 	// #2303
  40922c:	movk	x9, #0x3e, lsl #32
  409230:	lsr	x9, x9, x19
  409234:	tbnz	w9, #0, 409244 <tigetstr@plt+0x6c24>
  409238:	b	409180 <tigetstr@plt+0x6b60>
  40923c:	cmp	w19, #0xb
  409240:	b.cs	409180 <tigetstr@plt+0x6b60>  // b.hs, b.nlast
  409244:	cmp	w8, #0x3
  409248:	b.eq	409284 <tigetstr@plt+0x6c64>  // b.none
  40924c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409250:	ldr	w8, [x8, #856]
  409254:	cmp	w8, #0x1
  409258:	b.hi	409284 <tigetstr@plt+0x6c64>  // b.pmore
  40925c:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  409260:	ldr	x8, [x8, #3912]
  409264:	ldrb	w8, [x8]
  409268:	cbnz	w8, 409284 <tigetstr@plt+0x6c64>
  40926c:	ldrb	w8, [x26]
  409270:	cmp	w8, #0x4f
  409274:	b.ne	409284 <tigetstr@plt+0x6c64>  // b.any
  409278:	ldrb	w8, [x26, #1]
  40927c:	cmp	w8, #0x54
  409280:	b.eq	409180 <tigetstr@plt+0x6b60>  // b.none
  409284:	ldr	x8, [sp, #48]
  409288:	mov	w0, #0x1                   	// #1
  40928c:	mov	w1, w19
  409290:	blr	x8
  409294:	cmn	w0, #0x1
  409298:	b.eq	409180 <tigetstr@plt+0x6b60>  // b.none
  40929c:	ldr	x8, [x22, #24]
  4092a0:	ldr	w8, [x8, w19, uxtw #2]
  4092a4:	tbnz	w8, #31, 409338 <tigetstr@plt+0x6d18>
  4092a8:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  4092ac:	add	x0, sp, #0x44
  4092b0:	add	x1, x1, #0xf8
  4092b4:	mov	x2, x26
  4092b8:	mov	w28, w19
  4092bc:	bl	402180 <sprintf@plt>
  4092c0:	add	x0, sp, #0x44
  4092c4:	bl	402110 <strlen@plt>
  4092c8:	ldr	x8, [x22, #24]
  4092cc:	ldr	w2, [x8, x28, lsl #2]
  4092d0:	add	x8, sp, #0x44
  4092d4:	add	x0, x8, x0
  4092d8:	cmp	w2, #0x100
  4092dc:	b.lt	409144 <tigetstr@plt+0x6b24>  // b.tstop
  4092e0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4092e4:	ldr	w8, [x8, #856]
  4092e8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4092ec:	add	x1, x1, #0x21a
  4092f0:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  4092f4:	cmp	w8, #0x2
  4092f8:	b.eq	409150 <tigetstr@plt+0x6b30>  // b.none
  4092fc:	mov	w8, #0x8                   	// #8
  409300:	b	409310 <tigetstr@plt+0x6cf0>
  409304:	add	x8, x8, #0x1
  409308:	cmp	x8, #0x40
  40930c:	b.eq	409350 <tigetstr@plt+0x6d30>  // b.none
  409310:	lsl	x9, x25, x8
  409314:	sub	x10, x9, #0x10
  409318:	cmp	x10, x2
  40931c:	b.hi	409304 <tigetstr@plt+0x6ce4>  // b.pmore
  409320:	add	x9, x9, #0x10
  409324:	cmp	x9, x2
  409328:	b.ls	409304 <tigetstr@plt+0x6ce4>  // b.plast
  40932c:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  409330:	add	x1, x1, #0x3eb
  409334:	b	409150 <tigetstr@plt+0x6b30>
  409338:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40933c:	add	x0, sp, #0x44
  409340:	add	x1, x1, #0xf4
  409344:	mov	x2, x26
  409348:	bl	402180 <sprintf@plt>
  40934c:	b	409160 <tigetstr@plt+0x6b40>
  409350:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409354:	add	x1, x1, #0x21a
  409358:	b	409150 <tigetstr@plt+0x6b30>
  40935c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409360:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  409364:	ldr	w8, [x8, #952]
  409368:	ldrb	w10, [x20, #888]
  40936c:	adrp	x25, 422000 <tigetstr@plt+0x1f9e0>
  409370:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409374:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  409378:	b	409380 <tigetstr@plt+0x6d60>
  40937c:	mov	w27, wzr
  409380:	cmp	w10, #0x0
  409384:	mov	w9, #0x8                   	// #8
  409388:	csel	w9, wzr, w9, ne  // ne = any
  40938c:	cmp	w8, w9
  409390:	b.eq	409400 <tigetstr@plt+0x6de0>  // b.none
  409394:	ldr	w9, [x23, #700]
  409398:	cmp	w9, #0x2
  40939c:	b.lt	409400 <tigetstr@plt+0x6de0>  // b.tstop
  4093a0:	ldr	x9, [x28, #936]
  4093a4:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  4093a8:	str	w8, [x10, #992]
  4093ac:	cbz	x9, 4093d4 <tigetstr@plt+0x6db4>
  4093b0:	ldr	x8, [x25, #928]
  4093b4:	sub	x9, x9, #0x1
  4093b8:	ldrb	w10, [x8, x9]
  4093bc:	cmp	w10, #0x20
  4093c0:	b.ne	4093d4 <tigetstr@plt+0x6db4>  // b.any
  4093c4:	str	x9, [x28, #936]
  4093c8:	strb	wzr, [x8, x9]
  4093cc:	ldr	x9, [x28, #936]
  4093d0:	cbnz	x9, 4093b0 <tigetstr@plt+0x6d90>
  4093d4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4093d8:	ldr	x1, [x8, #712]
  4093dc:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4093e0:	add	x0, x0, #0x3a0
  4093e4:	bl	40a27c <tigetstr@plt+0x7c5c>
  4093e8:	ldrb	w8, [x20, #888]
  4093ec:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  4093f0:	cmp	w8, #0x0
  4093f4:	mov	w8, #0x8                   	// #8
  4093f8:	csel	w8, wzr, w8, ne  // ne = any
  4093fc:	str	w8, [x9, #952]
  409400:	ldr	x0, [x22]
  409404:	ldr	w8, [sp, #32]
  409408:	add	w19, w8, w27, lsl #1
  40940c:	bl	402110 <strlen@plt>
  409410:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409414:	ldr	w9, [x9, #856]
  409418:	add	w8, w19, w0
  40941c:	add	w10, w8, #0xd
  409420:	add	w8, w8, #0xe
  409424:	tst	w10, #0x1
  409428:	csel	w8, w10, w8, eq  // eq = none
  40942c:	cmp	w9, #0x2
  409430:	str	w8, [sp, #24]
  409434:	b.ne	40948c <tigetstr@plt+0x6e6c>  // b.any
  409438:	ldr	x19, [x22, #32]
  40943c:	ldr	x1, [x19, #3160]
  409440:	add	x8, x1, #0x1
  409444:	cmp	x8, #0x2
  409448:	b.cc	40948c <tigetstr@plt+0x6e6c>  // b.lo, b.ul, b.last
  40944c:	ldr	x0, [x19, #400]
  409450:	add	x8, x0, #0x1
  409454:	cmp	x8, #0x2
  409458:	b.cc	40946c <tigetstr@plt+0x6e4c>  // b.lo, b.ul, b.last
  40945c:	bl	402400 <strcmp@plt>
  409460:	cbnz	w0, 40946c <tigetstr@plt+0x6e4c>
  409464:	str	xzr, [x19, #400]
  409468:	ldr	x19, [x22, #32]
  40946c:	ldr	x0, [x19, #984]
  409470:	add	x8, x0, #0x1
  409474:	cmp	x8, #0x2
  409478:	b.cc	40948c <tigetstr@plt+0x6e6c>  // b.lo, b.ul, b.last
  40947c:	ldr	x1, [x19, #3160]
  409480:	bl	402400 <strcmp@plt>
  409484:	cbnz	w0, 40948c <tigetstr@plt+0x6e6c>
  409488:	str	xzr, [x19, #984]
  40948c:	ldrh	w8, [x22, #60]
  409490:	cbz	w8, 4094a8 <tigetstr@plt+0x6e88>
  409494:	mov	x26, xzr
  409498:	add	x9, x22, #0x30
  40949c:	str	wzr, [sp, #28]
  4094a0:	str	x9, [sp, #32]
  4094a4:	b	409754 <tigetstr@plt+0x7134>
  4094a8:	str	wzr, [sp, #28]
  4094ac:	ldr	w8, [x21, #852]
  4094b0:	cmp	w8, #0x3
  4094b4:	b.eq	409544 <tigetstr@plt+0x6f24>  // b.none
  4094b8:	cmp	w8, #0x2
  4094bc:	b.ne	40a084 <tigetstr@plt+0x7a64>  // b.any
  4094c0:	ldr	x8, [x22, #32]
  4094c4:	ldr	x2, [x8, #3288]
  4094c8:	add	x9, x2, #0x1
  4094cc:	cmp	x9, #0x2
  4094d0:	b.cc	409508 <tigetstr@plt+0x6ee8>  // b.lo, b.ul, b.last
  4094d4:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  4094d8:	add	x1, x1, #0x139
  4094dc:	add	x0, sp, #0x44
  4094e0:	bl	402180 <sprintf@plt>
  4094e4:	add	x0, sp, #0x44
  4094e8:	bl	402110 <strlen@plt>
  4094ec:	mov	x1, x0
  4094f0:	add	x0, sp, #0x44
  4094f4:	mov	w2, #0x5                   	// #5
  4094f8:	bl	40a364 <tigetstr@plt+0x7d44>
  4094fc:	ldr	x8, [x22, #32]
  409500:	mov	w9, #0x1                   	// #1
  409504:	str	w9, [sp, #44]
  409508:	ldr	x2, [x8, #3296]
  40950c:	add	x8, x2, #0x1
  409510:	cmp	x8, #0x2
  409514:	b.cc	40a084 <tigetstr@plt+0x7a64>  // b.lo, b.ul, b.last
  409518:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40951c:	add	x1, x1, #0x141
  409520:	add	x0, sp, #0x44
  409524:	bl	402180 <sprintf@plt>
  409528:	add	x0, sp, #0x44
  40952c:	bl	402110 <strlen@plt>
  409530:	mov	x1, x0
  409534:	add	x0, sp, #0x44
  409538:	mov	w2, #0x5                   	// #5
  40953c:	bl	40a364 <tigetstr@plt+0x7d44>
  409540:	b	40a08c <tigetstr@plt+0x7a6c>
  409544:	ldr	x20, [x22, #32]
  409548:	ldr	x19, [x20, #1168]
  40954c:	add	x8, x19, #0x1
  409550:	cmp	x8, #0x2
  409554:	b.cc	40a084 <tigetstr@plt+0x7a64>  // b.lo, b.ul, b.last
  409558:	mov	w1, #0x6c                  	// #108
  40955c:	mov	x0, x19
  409560:	add	x21, sp, #0x38
  409564:	bl	402480 <strchr@plt>
  409568:	cbz	x0, 40a080 <tigetstr@plt+0x7a60>
  40956c:	ldrb	w8, [x0, #1]
  409570:	mov	w1, #0x71                  	// #113
  409574:	mov	x0, x19
  409578:	strb	w8, [sp, #56]
  40957c:	bl	402480 <strchr@plt>
  409580:	cbz	x0, 40a030 <tigetstr@plt+0x7a10>
  409584:	ldrb	w8, [x0, #1]
  409588:	mov	w1, #0x6b                  	// #107
  40958c:	mov	x0, x19
  409590:	add	x21, sp, #0x38
  409594:	strb	w8, [sp, #57]
  409598:	bl	402480 <strchr@plt>
  40959c:	cbz	x0, 40a038 <tigetstr@plt+0x7a18>
  4095a0:	ldrb	w8, [x0, #1]
  4095a4:	mov	w1, #0x78                  	// #120
  4095a8:	mov	x0, x19
  4095ac:	strb	w8, [sp, #58]
  4095b0:	bl	402480 <strchr@plt>
  4095b4:	cbz	x0, 40a040 <tigetstr@plt+0x7a20>
  4095b8:	ldrb	w8, [x0, #1]
  4095bc:	mov	w1, #0x6a                  	// #106
  4095c0:	mov	x0, x19
  4095c4:	add	x21, sp, #0x38
  4095c8:	strb	w8, [sp, #59]
  4095cc:	bl	402480 <strchr@plt>
  4095d0:	cbz	x0, 40a048 <tigetstr@plt+0x7a28>
  4095d4:	ldrb	w8, [x0, #1]
  4095d8:	mov	w1, #0x6d                  	// #109
  4095dc:	mov	x0, x19
  4095e0:	strb	w8, [sp, #60]
  4095e4:	bl	402480 <strchr@plt>
  4095e8:	cbz	x0, 40a050 <tigetstr@plt+0x7a30>
  4095ec:	ldrb	w8, [x0, #1]
  4095f0:	mov	w1, #0x77                  	// #119
  4095f4:	add	x19, sp, #0x38
  4095f8:	strb	w8, [sp, #61]
  4095fc:	ldr	x0, [x20, #1168]
  409600:	bl	402480 <strchr@plt>
  409604:	cbz	x0, 40a058 <tigetstr@plt+0x7a38>
  409608:	ldrb	w8, [x0, #1]
  40960c:	mov	w1, #0x75                  	// #117
  409610:	strb	w8, [sp, #62]
  409614:	ldr	x0, [x20, #1168]
  409618:	bl	402480 <strchr@plt>
  40961c:	cbz	x0, 40a060 <tigetstr@plt+0x7a40>
  409620:	ldrb	w8, [x0, #1]
  409624:	mov	w1, #0x76                  	// #118
  409628:	add	x19, sp, #0x38
  40962c:	strb	w8, [sp, #63]
  409630:	ldr	x0, [x20, #1168]
  409634:	bl	402480 <strchr@plt>
  409638:	cbz	x0, 40a068 <tigetstr@plt+0x7a48>
  40963c:	ldrb	w8, [x0, #1]
  409640:	mov	w1, #0x74                  	// #116
  409644:	strb	w8, [sp, #64]
  409648:	ldr	x0, [x20, #1168]
  40964c:	bl	402480 <strchr@plt>
  409650:	cbz	x0, 40a070 <tigetstr@plt+0x7a50>
  409654:	ldrb	w8, [x0, #1]
  409658:	mov	w1, #0x6e                  	// #110
  40965c:	strb	w8, [sp, #65]
  409660:	ldr	x0, [x20, #1168]
  409664:	bl	402480 <strchr@plt>
  409668:	cbz	x0, 40a078 <tigetstr@plt+0x7a58>
  40966c:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409670:	ldr	w9, [x9, #856]
  409674:	ldrb	w8, [x0, #1]
  409678:	ldr	w2, [sp, #20]
  40967c:	add	x0, sp, #0x38
  409680:	cmp	w9, #0x0
  409684:	cset	w1, eq  // eq = none
  409688:	strb	wzr, [sp, #67]
  40968c:	strb	w8, [sp, #66]
  409690:	bl	4023b0 <_nc_tic_expand@plt>
  409694:	mov	w8, #0x6f62                	// #28514
  409698:	movk	w8, #0x3178, lsl #16
  40969c:	mov	w9, #0x3d                  	// #61
  4096a0:	str	w8, [sp, #68]
  4096a4:	strh	w9, [sp, #72]
  4096a8:	ldrb	w8, [x0]
  4096ac:	cbz	w8, 409528 <tigetstr@plt+0x6f08>
  4096b0:	mov	x19, x0
  4096b4:	add	x0, sp, #0x44
  4096b8:	bl	402110 <strlen@plt>
  4096bc:	mov	x22, x0
  4096c0:	mov	x0, x19
  4096c4:	bl	402110 <strlen@plt>
  4096c8:	add	x8, x22, x0
  4096cc:	add	x8, x8, #0x1
  4096d0:	lsr	x8, x8, #2
  4096d4:	cmp	x8, #0x404
  4096d8:	b.ls	40a1f4 <tigetstr@plt+0x7bd4>  // b.plast
  4096dc:	ldrb	w20, [x19, x0]
  4096e0:	mov	x21, x0
  4096e4:	strb	wzr, [x19, x0]
  4096e8:	add	x0, sp, #0x44
  4096ec:	mov	x1, x19
  4096f0:	bl	402270 <strcat@plt>
  4096f4:	cbz	w20, 409528 <tigetstr@plt+0x6f08>
  4096f8:	mov	x8, x19
  4096fc:	strb	w20, [x19, x21]
  409700:	ldrb	w9, [x8, x21]
  409704:	strb	w9, [x8], #1
  409708:	cbnz	w9, 409700 <tigetstr@plt+0x70e0>
  40970c:	ldrb	w8, [x19]
  409710:	cbnz	w8, 4096b4 <tigetstr@plt+0x7094>
  409714:	b	409528 <tigetstr@plt+0x6f08>
  409718:	mov	w8, #0x6965                	// #26981
  40971c:	movk	w8, #0x3d, lsl #16
  409720:	add	x0, sp, #0x44
  409724:	str	w8, [sp, #68]
  409728:	bl	402110 <strlen@plt>
  40972c:	mov	x1, x0
  409730:	add	x0, sp, #0x44
  409734:	mov	w2, #0x5                   	// #5
  409738:	bl	40a364 <tigetstr@plt+0x7d44>
  40973c:	mov	w8, #0x1                   	// #1
  409740:	str	w8, [sp, #44]
  409744:	ldrh	w8, [x22, #60]
  409748:	add	x26, x26, #0x1
  40974c:	cmp	x26, x8
  409750:	b.cs	4094ac <tigetstr@plt+0x6e8c>  // b.hs, b.nlast
  409754:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409758:	ldr	w9, [x9, #892]
  40975c:	cmp	x26, #0x19d
  409760:	b.hi	409780 <tigetstr@plt+0x7160>  // b.pmore
  409764:	cmp	w9, #0x1
  409768:	mov	w19, w26
  40976c:	b.eq	409784 <tigetstr@plt+0x7164>  // b.none
  409770:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  409774:	ldr	x10, [x10, #912]
  409778:	ldr	w19, [x10, x26, lsl #2]
  40977c:	b	409784 <tigetstr@plt+0x7164>
  409780:	mov	w19, w26
  409784:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  409788:	cmp	w19, #0x19e
  40978c:	mov	w10, w19
  409790:	add	x11, x11, #0x370
  409794:	b.lt	4097bc <tigetstr@plt+0x719c>  // b.tstop
  409798:	ldrh	w10, [x22, #66]
  40979c:	ldrh	w11, [x22, #64]
  4097a0:	and	w8, w8, #0xffff
  4097a4:	sub	w8, w19, w8
  4097a8:	ldrh	w12, [x22, #62]
  4097ac:	add	w8, w8, w10
  4097b0:	add	w8, w8, w11
  4097b4:	ldr	x11, [sp, #32]
  4097b8:	add	w10, w8, w12
  4097bc:	ldr	w8, [x21, #852]
  4097c0:	cmp	w8, #0x4
  4097c4:	b.hi	409744 <tigetstr@plt+0x7124>  // b.pmore
  4097c8:	ldr	x11, [x11]
  4097cc:	ldr	x20, [x22, #32]
  4097d0:	adrp	x12, 40f000 <tigetstr@plt+0xc9e0>
  4097d4:	add	x12, x12, #0x387
  4097d8:	ldr	x27, [x11, w10, sxtw #3]
  4097dc:	ldr	x23, [x20, w19, uxtw #3]
  4097e0:	adr	x10, 4097f4 <tigetstr@plt+0x71d4>
  4097e4:	ldrb	w11, [x12, x8]
  4097e8:	add	x10, x10, x11, lsl #2
  4097ec:	mov	w24, w19
  4097f0:	br	x10
  4097f4:	cmp	w19, #0x91
  4097f8:	b.cs	409744 <tigetstr@plt+0x7124>  // b.hs, b.nlast
  4097fc:	b	409868 <tigetstr@plt+0x7248>
  409800:	cmp	w19, #0x19d
  409804:	b.hi	409744 <tigetstr@plt+0x7124>  // b.pmore
  409808:	adrp	x8, 410000 <tigetstr@plt+0xd9e0>
  40980c:	add	x8, x8, #0xe70
  409810:	ldrb	w8, [x8, x24]
  409814:	cbnz	w8, 409868 <tigetstr@plt+0x7248>
  409818:	b	409744 <tigetstr@plt+0x7124>
  40981c:	cmp	w19, #0x91
  409820:	b.cc	409868 <tigetstr@plt+0x7248>  // b.lo, b.ul, b.last
  409824:	sub	w8, w19, #0xd8
  409828:	cmp	w8, #0x35
  40982c:	b.cc	409868 <tigetstr@plt+0x7248>  // b.lo, b.ul, b.last
  409830:	sub	w8, w19, #0x93
  409834:	cmp	w8, #0xa
  409838:	b.hi	409744 <tigetstr@plt+0x7124>  // b.pmore
  40983c:	mov	w10, #0x1                   	// #1
  409840:	lsl	w8, w10, w8
  409844:	mov	w10, #0x601                 	// #1537
  409848:	tst	w8, w10
  40984c:	b.ne	409868 <tigetstr@plt+0x7248>  // b.any
  409850:	b	409744 <tigetstr@plt+0x7124>
  409854:	cmp	w19, #0x91
  409858:	b.cc	409868 <tigetstr@plt+0x7248>  // b.lo, b.ul, b.last
  40985c:	sub	w8, w19, #0xd8
  409860:	cmp	w8, #0x35
  409864:	b.cs	409744 <tigetstr@plt+0x7124>  // b.hs, b.nlast
  409868:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40986c:	ldr	w8, [x8, #856]
  409870:	cmp	w9, #0x3
  409874:	b.eq	4098ac <tigetstr@plt+0x728c>  // b.none
  409878:	cmp	w8, #0x1
  40987c:	b.hi	4098ac <tigetstr@plt+0x728c>  // b.pmore
  409880:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  409884:	ldr	x9, [x9, #3912]
  409888:	ldrb	w9, [x9]
  40988c:	cbnz	w9, 4098ac <tigetstr@plt+0x728c>
  409890:	ldrb	w8, [x27]
  409894:	cmp	w8, #0x4f
  409898:	b.ne	409924 <tigetstr@plt+0x7304>  // b.any
  40989c:	ldrb	w8, [x27, #1]
  4098a0:	cmp	w8, #0x54
  4098a4:	b.eq	409744 <tigetstr@plt+0x7124>  // b.none
  4098a8:	b	409924 <tigetstr@plt+0x7304>
  4098ac:	cmp	w8, #0x2
  4098b0:	b.ne	409924 <tigetstr@plt+0x7304>  // b.any
  4098b4:	mov	x0, x27
  4098b8:	bl	402110 <strlen@plt>
  4098bc:	cmp	x0, #0x2
  4098c0:	b.hi	409744 <tigetstr@plt+0x7124>  // b.pmore
  4098c4:	ldr	x8, [x20, #416]
  4098c8:	add	x8, x8, #0x1
  4098cc:	cmp	x8, #0x1
  4098d0:	b.hi	4098e4 <tigetstr@plt+0x72c4>  // b.pmore
  4098d4:	ldr	x8, [x20, #864]
  4098d8:	add	x8, x8, #0x1
  4098dc:	cmp	x8, #0x2
  4098e0:	b.cc	409914 <tigetstr@plt+0x72f4>  // b.lo, b.ul, b.last
  4098e4:	cmp	w19, #0x2a
  4098e8:	b.eq	40990c <tigetstr@plt+0x72ec>  // b.none
  4098ec:	cmp	w19, #0x1f
  4098f0:	b.ne	409914 <tigetstr@plt+0x72f4>  // b.any
  4098f4:	ldr	x8, [x20, #248]
  4098f8:	cbnz	x8, 409914 <tigetstr@plt+0x72f4>
  4098fc:	mov	w8, #0x6965                	// #26981
  409900:	movk	w8, #0x3d, lsl #16
  409904:	add	w8, w8, #0x404
  409908:	b	409720 <tigetstr@plt+0x7100>
  40990c:	ldr	x8, [x20, #336]
  409910:	cbz	x8, 409718 <tigetstr@plt+0x70f8>
  409914:	ldr	x8, [x20, #312]
  409918:	add	x8, x8, #0x1
  40991c:	cmp	x8, #0x2
  409920:	b.cs	409a64 <tigetstr@plt+0x7444>  // b.hs, b.nlast
  409924:	ldr	x8, [sp, #48]
  409928:	mov	w0, #0x2                   	// #2
  40992c:	mov	w1, w19
  409930:	blr	x8
  409934:	cmn	w0, #0x1
  409938:	strb	wzr, [sp, #68]
  40993c:	b.eq	409988 <tigetstr@plt+0x7368>  // b.none
  409940:	add	x8, x23, #0x1
  409944:	cmp	x8, #0x2
  409948:	b.cs	4099b0 <tigetstr@plt+0x7390>  // b.hs, b.nlast
  40994c:	cmp	x8, #0x1
  409950:	b.hi	4099cc <tigetstr@plt+0x73ac>  // b.pmore
  409954:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  409958:	add	x0, sp, #0x44
  40995c:	add	x1, x1, #0xf4
  409960:	mov	x2, x27
  409964:	bl	402180 <sprintf@plt>
  409968:	add	x0, sp, #0x44
  40996c:	bl	402110 <strlen@plt>
  409970:	mov	x1, x0
  409974:	add	x0, sp, #0x44
  409978:	mov	w2, #0x5                   	// #5
  40997c:	bl	40a364 <tigetstr@plt+0x7d44>
  409980:	mov	w8, #0x1                   	// #1
  409984:	str	w8, [sp, #44]
  409988:	add	x8, x23, #0x1
  40998c:	cmp	x8, #0x2
  409990:	b.cc	409744 <tigetstr@plt+0x7124>  // b.lo, b.ul, b.last
  409994:	ldr	x8, [x22, #32]
  409998:	ldr	x8, [x8, x24, lsl #3]
  40999c:	cmp	x23, x8
  4099a0:	b.eq	409744 <tigetstr@plt+0x7124>  // b.none
  4099a4:	mov	x0, x23
  4099a8:	bl	402440 <free@plt>
  4099ac:	b	409744 <tigetstr@plt+0x7124>
  4099b0:	ldr	w10, [sp, #28]
  4099b4:	add	w9, w19, #0x1
  4099b8:	cmp	w9, w10
  4099bc:	csinc	w10, w10, w19, ls  // ls = plast
  4099c0:	str	w10, [sp, #28]
  4099c4:	cmp	x8, #0x1
  4099c8:	b.ls	409954 <tigetstr@plt+0x7334>  // b.plast
  4099cc:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  4099d0:	ldr	w8, [x8, #856]
  4099d4:	orr	w9, w8, #0x1
  4099d8:	cmp	w9, #0x3
  4099dc:	b.ne	409a0c <tigetstr@plt+0x73ec>  // b.any
  4099e0:	ldr	w2, [sp, #20]
  4099e4:	mov	w1, #0x1                   	// #1
  4099e8:	mov	x0, x23
  4099ec:	bl	4023b0 <_nc_tic_expand@plt>
  4099f0:	cmp	w19, #0x19d
  4099f4:	mov	x21, x0
  4099f8:	b.hi	409a50 <tigetstr@plt+0x7430>  // b.pmore
  4099fc:	adrp	x8, 410000 <tigetstr@plt+0xd9e0>
  409a00:	add	x8, x8, #0xb34
  409a04:	ldrsh	w2, [x8, x24, lsl #1]
  409a08:	b	409c48 <tigetstr@plt+0x7628>
  409a0c:	ldr	w2, [sp, #20]
  409a10:	cmp	w8, #0x0
  409a14:	cset	w1, eq  // eq = none
  409a18:	mov	x0, x23
  409a1c:	bl	4023b0 <_nc_tic_expand@plt>
  409a20:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409a24:	add	x9, x9, #0x3d0
  409a28:	ldr	x8, [x9, #8]
  409a2c:	mov	x19, x0
  409a30:	str	xzr, [x9]
  409a34:	cbz	x8, 409aa0 <tigetstr@plt+0x7480>
  409a38:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409a3c:	ldr	x0, [x8, #968]
  409a40:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  409a44:	mov	x8, xzr
  409a48:	add	x10, x10, #0x3c8
  409a4c:	b	409ad0 <tigetstr@plt+0x74b0>
  409a50:	ldrb	w8, [x21]
  409a54:	cmp	w8, #0x6b
  409a58:	b.ne	409bc8 <tigetstr@plt+0x75a8>  // b.any
  409a5c:	mov	w2, wzr
  409a60:	b	409c48 <tigetstr@plt+0x7628>
  409a64:	cmp	w19, #0x27
  409a68:	b.ne	409924 <tigetstr@plt+0x7304>  // b.any
  409a6c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409a70:	ldr	x8, [x8, #960]
  409a74:	ldr	x25, [x20, #1048]
  409a78:	mov	x0, x22
  409a7c:	str	x8, [x20, #1048]
  409a80:	bl	402570 <_nc_trim_sgr0@plt>
  409a84:	mov	x21, x0
  409a88:	mov	x0, x23
  409a8c:	mov	x1, x21
  409a90:	bl	402400 <strcmp@plt>
  409a94:	cbz	w0, 409dc4 <tigetstr@plt+0x77a4>
  409a98:	mov	x23, x21
  409a9c:	b	409ddc <tigetstr@plt+0x77bc>
  409aa0:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  409aa4:	add	x20, x20, #0x3c8
  409aa8:	ldr	x0, [x20]
  409aac:	mov	w8, #0x401                 	// #1025
  409ab0:	mov	w1, #0x401                 	// #1025
  409ab4:	str	x8, [x20, #16]
  409ab8:	bl	4021e0 <_nc_doalloc@plt>
  409abc:	str	x0, [x20]
  409ac0:	cbz	x0, 40a204 <tigetstr@plt+0x7be4>
  409ac4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409ac8:	ldr	x8, [x8, #976]
  409acc:	mov	x10, x20
  409ad0:	strb	wzr, [x0, x8]
  409ad4:	ldp	x9, x8, [x10]
  409ad8:	mov	x0, x10
  409adc:	mov	x1, x27
  409ae0:	strb	wzr, [x9, x8]
  409ae4:	bl	40a27c <tigetstr@plt+0x7c5c>
  409ae8:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  409aec:	add	x11, x11, #0x3c8
  409af0:	ldp	x8, x9, [x11, #8]
  409af4:	add	x10, x8, #0x2
  409af8:	cmp	x10, x9
  409afc:	b.ls	409b30 <tigetstr@plt+0x7510>  // b.plast
  409b00:	ldr	x0, [x11]
  409b04:	add	x8, x8, x9
  409b08:	add	x1, x8, #0x402
  409b0c:	str	x1, [x11, #16]
  409b10:	bl	4021e0 <_nc_doalloc@plt>
  409b14:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  409b18:	add	x11, x11, #0x3c8
  409b1c:	str	x0, [x11]
  409b20:	cbz	x0, 40a204 <tigetstr@plt+0x7be4>
  409b24:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409b28:	ldr	x8, [x8, #976]
  409b2c:	b	409b38 <tigetstr@plt+0x7518>
  409b30:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409b34:	ldr	x0, [x9, #968]
  409b38:	mov	w9, #0x3d                  	// #61
  409b3c:	strh	w9, [x0, x8]
  409b40:	ldp	x9, x8, [x11]
  409b44:	add	x8, x8, #0x1
  409b48:	str	x8, [x11, #8]
  409b4c:	strb	wzr, [x9, x8]
  409b50:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409b54:	ldrb	w8, [x8, #832]
  409b58:	cbz	w8, 409b84 <tigetstr@plt+0x7564>
  409b5c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409b60:	ldr	w8, [x8, #856]
  409b64:	cmp	w8, #0x1
  409b68:	b.hi	409b84 <tigetstr@plt+0x7564>  // b.pmore
  409b6c:	mov	w3, #0x1                   	// #1
  409b70:	mov	x0, x22
  409b74:	mov	x1, x27
  409b78:	mov	x2, x19
  409b7c:	bl	40aa2c <tigetstr@plt+0x840c>
  409b80:	b	409b90 <tigetstr@plt+0x7570>
  409b84:	mov	x0, x11
  409b88:	mov	x1, x19
  409b8c:	bl	40a27c <tigetstr@plt+0x7c5c>
  409b90:	mov	x0, x23
  409b94:	bl	402110 <strlen@plt>
  409b98:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409b9c:	ldr	x19, [x8, #968]
  409ba0:	ldr	w8, [sp, #24]
  409ba4:	add	w8, w8, w0
  409ba8:	add	w8, w8, #0x1
  409bac:	mov	x0, x19
  409bb0:	str	w8, [sp, #24]
  409bb4:	bl	402110 <strlen@plt>
  409bb8:	mov	x1, x0
  409bbc:	mov	w2, #0x5                   	// #5
  409bc0:	mov	x0, x19
  409bc4:	b	40997c <tigetstr@plt+0x735c>
  409bc8:	mov	x0, x21
  409bcc:	bl	402110 <strlen@plt>
  409bd0:	mov	x28, x0
  409bd4:	cmp	w28, #0x2
  409bd8:	b.lt	409c30 <tigetstr@plt+0x7610>  // b.tstop
  409bdc:	mov	w20, wzr
  409be0:	sub	w25, w28, #0x1
  409be4:	mov	x19, x21
  409be8:	b	409bfc <tigetstr@plt+0x75dc>
  409bec:	mov	w20, #0x1                   	// #1
  409bf0:	subs	x25, x25, #0x1
  409bf4:	add	x19, x19, #0x1
  409bf8:	b.eq	409c34 <tigetstr@plt+0x7614>  // b.none
  409bfc:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  409c00:	mov	w2, #0x2                   	// #2
  409c04:	mov	x0, x19
  409c08:	add	x1, x1, #0xee
  409c0c:	bl	402250 <strncmp@plt>
  409c10:	cbz	w0, 409bec <tigetstr@plt+0x75cc>
  409c14:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  409c18:	mov	w2, #0x2                   	// #2
  409c1c:	mov	x0, x19
  409c20:	add	x1, x1, #0xf1
  409c24:	bl	402250 <strncmp@plt>
  409c28:	cbnz	w0, 409bf0 <tigetstr@plt+0x75d0>
  409c2c:	b	409c40 <tigetstr@plt+0x7620>
  409c30:	mov	w20, wzr
  409c34:	cmp	w28, #0x32
  409c38:	cset	w8, gt
  409c3c:	and	w20, w8, w20
  409c40:	and	w2, w20, #0x1
  409c44:	adrp	x25, 422000 <tigetstr@plt+0x1f9e0>
  409c48:	mov	x0, x27
  409c4c:	mov	x1, x21
  409c50:	bl	402150 <_nc_infotocap@plt>
  409c54:	cbz	x0, 409cf0 <tigetstr@plt+0x76d0>
  409c58:	mov	x28, x0
  409c5c:	mov	x0, x27
  409c60:	bl	402110 <strlen@plt>
  409c64:	mov	x21, x0
  409c68:	mov	x0, x28
  409c6c:	bl	402110 <strlen@plt>
  409c70:	mov	x19, x0
  409c74:	add	w8, w21, w19
  409c78:	add	w1, w8, #0x1
  409c7c:	mov	w2, #0x1                   	// #1
  409c80:	mov	x0, x27
  409c84:	bl	40a364 <tigetstr@plt+0x7d44>
  409c88:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409c8c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409c90:	add	x9, x9, #0x3a8
  409c94:	ldr	w10, [x8, #696]
  409c98:	ldp	x8, x9, [x9]
  409c9c:	cmp	w10, #0x1
  409ca0:	add	x10, x8, #0x2
  409ca4:	cset	w11, lt  // lt = tstop
  409ca8:	cmp	x10, x9
  409cac:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  409cb0:	strb	w11, [x10, #848]
  409cb4:	b.ls	409d44 <tigetstr@plt+0x7724>  // b.plast
  409cb8:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  409cbc:	add	x20, x20, #0x3a0
  409cc0:	ldr	x0, [x20]
  409cc4:	add	x8, x8, x9
  409cc8:	add	x1, x8, #0x402
  409ccc:	str	x1, [x20, #16]
  409cd0:	bl	4021e0 <_nc_doalloc@plt>
  409cd4:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409cd8:	str	x0, [x20]
  409cdc:	cbz	x0, 40a204 <tigetstr@plt+0x7be4>
  409ce0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409ce4:	ldr	x8, [x8, #936]
  409ce8:	mov	x9, x20
  409cec:	b	409d54 <tigetstr@plt+0x7734>
  409cf0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409cf4:	ldr	w8, [x8, #856]
  409cf8:	cmp	w8, #0x3
  409cfc:	b.ne	409db0 <tigetstr@plt+0x7790>  // b.any
  409d00:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  409d04:	add	x0, sp, #0x44
  409d08:	add	x1, x1, #0xfc
  409d0c:	mov	x2, x27
  409d10:	mov	x3, x21
  409d14:	bl	402180 <sprintf@plt>
  409d18:	add	x0, sp, #0x44
  409d1c:	bl	402110 <strlen@plt>
  409d20:	mov	x1, x0
  409d24:	add	x0, sp, #0x44
  409d28:	mov	w2, #0x5                   	// #5
  409d2c:	bl	40a364 <tigetstr@plt+0x7d44>
  409d30:	mov	w8, #0x1                   	// #1
  409d34:	str	w8, [sp, #44]
  409d38:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  409d3c:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409d40:	b	409d94 <tigetstr@plt+0x7774>
  409d44:	ldr	x0, [x25, #928]
  409d48:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409d4c:	add	x9, x9, #0x3a0
  409d50:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409d54:	mov	w10, #0x3d                  	// #61
  409d58:	strh	w10, [x0, x8]
  409d5c:	mov	x10, x9
  409d60:	ldp	x9, x8, [x9]
  409d64:	mov	w2, #0x4                   	// #4
  409d68:	mov	x0, x28
  409d6c:	mov	w1, w19
  409d70:	add	x8, x8, #0x1
  409d74:	str	x8, [x10, #8]
  409d78:	strb	wzr, [x9, x8]
  409d7c:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  409d80:	ldr	w8, [x9, #952]
  409d84:	add	w8, w8, #0x1
  409d88:	str	w8, [x9, #952]
  409d8c:	bl	40a364 <tigetstr@plt+0x7d44>
  409d90:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  409d94:	mov	x0, x23
  409d98:	bl	402110 <strlen@plt>
  409d9c:	ldr	w8, [sp, #24]
  409da0:	add	w8, w8, w0
  409da4:	add	w8, w8, #0x1
  409da8:	str	w8, [sp, #24]
  409dac:	b	409988 <tigetstr@plt+0x7368>
  409db0:	ldr	w8, [sp, #12]
  409db4:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  409db8:	cbz	w8, 409df0 <tigetstr@plt+0x77d0>
  409dbc:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409dc0:	b	409744 <tigetstr@plt+0x7124>
  409dc4:	ldr	x8, [x22, #32]
  409dc8:	ldr	x8, [x8, #312]
  409dcc:	cmp	x21, x8
  409dd0:	b.eq	409ddc <tigetstr@plt+0x77bc>  // b.none
  409dd4:	mov	x0, x21
  409dd8:	bl	402440 <free@plt>
  409ddc:	ldr	x8, [x22, #32]
  409de0:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409de4:	str	x25, [x8, #1048]
  409de8:	adrp	x25, 422000 <tigetstr@plt+0x1f9e0>
  409dec:	b	409924 <tigetstr@plt+0x7304>
  409df0:	mov	x0, x27
  409df4:	bl	402110 <strlen@plt>
  409df8:	ldrb	w8, [x21]
  409dfc:	add	w19, w0, #0x3
  409e00:	add	x20, sp, #0x44
  409e04:	strb	w8, [sp, #68]
  409e08:	cbnz	w8, 409e30 <tigetstr@plt+0x7810>
  409e0c:	b	409e94 <tigetstr@plt+0x7874>
  409e10:	ldrb	w8, [x21, #1]
  409e14:	strb	w8, [x20, #1]!
  409e18:	cbz	w8, 409e94 <tigetstr@plt+0x7874>
  409e1c:	add	x21, x21, #0x2
  409e20:	strb	wzr, [x20, #1]!
  409e24:	ldrb	w8, [x21]
  409e28:	strb	w8, [x20]
  409e2c:	cbz	w8, 409e94 <tigetstr@plt+0x7874>
  409e30:	add	x9, sp, #0x44
  409e34:	sub	x9, x20, x9
  409e38:	mov	w10, #0x1013                	// #4115
  409e3c:	cmp	x9, x10
  409e40:	b.ge	409e68 <tigetstr@plt+0x7848>  // b.tcont
  409e44:	and	w8, w8, #0xff
  409e48:	cmp	w8, #0x5c
  409e4c:	b.eq	409e10 <tigetstr@plt+0x77f0>  // b.none
  409e50:	cmp	w8, #0x3a
  409e54:	add	x21, x21, #0x1
  409e58:	b.ne	409e20 <tigetstr@plt+0x7800>  // b.any
  409e5c:	mov	w8, #0x3a5c                	// #14940
  409e60:	strh	w8, [x20], #1
  409e64:	b	409e20 <tigetstr@plt+0x7800>
  409e68:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  409e6c:	ldr	x8, [x8, #3856]
  409e70:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  409e74:	add	x1, x1, #0x11b
  409e78:	mov	x3, x27
  409e7c:	ldr	x0, [x8]
  409e80:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  409e84:	ldr	x8, [x8, #3968]
  409e88:	ldr	x2, [x8]
  409e8c:	bl	4025e0 <fprintf@plt>
  409e90:	strb	wzr, [x20]
  409e94:	add	x8, sp, #0x44
  409e98:	sub	w8, w20, w8
  409e9c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  409ea0:	add	w1, w19, w8
  409ea4:	mov	w2, #0x9                   	// #9
  409ea8:	add	x0, x0, #0xfc2
  409eac:	bl	40a364 <tigetstr@plt+0x7d44>
  409eb0:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409eb4:	ldr	w8, [x21, #696]
  409eb8:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  409ebc:	add	x19, x19, #0x3a0
  409ec0:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  409ec4:	cmp	w8, #0x1
  409ec8:	cset	w8, lt  // lt = tstop
  409ecc:	mov	x0, x19
  409ed0:	mov	x1, x27
  409ed4:	strb	w8, [x20, #848]
  409ed8:	bl	40a27c <tigetstr@plt+0x7c5c>
  409edc:	mov	x0, x27
  409ee0:	bl	402110 <strlen@plt>
  409ee4:	adrp	x13, 422000 <tigetstr@plt+0x1f9e0>
  409ee8:	ldr	w10, [x13, #952]
  409eec:	ldr	w8, [x21, #696]
  409ef0:	ldp	x9, x11, [x19, #8]
  409ef4:	add	w10, w10, w0
  409ef8:	cmp	w8, #0x1
  409efc:	add	x12, x9, #0x2
  409f00:	str	w10, [x13, #952]
  409f04:	cset	w13, lt  // lt = tstop
  409f08:	cmp	x12, x11
  409f0c:	strb	w13, [x20, #848]
  409f10:	b.ls	409f4c <tigetstr@plt+0x792c>  // b.plast
  409f14:	ldr	x0, [x19]
  409f18:	add	x8, x9, x11
  409f1c:	add	x1, x8, #0x402
  409f20:	str	x1, [x19, #16]
  409f24:	bl	4021e0 <_nc_doalloc@plt>
  409f28:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409f2c:	str	x0, [x19]
  409f30:	cbz	x0, 40a204 <tigetstr@plt+0x7be4>
  409f34:	adrp	x12, 422000 <tigetstr@plt+0x1f9e0>
  409f38:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409f3c:	ldr	x9, [x28, #936]
  409f40:	ldr	w10, [x12, #952]
  409f44:	ldr	w8, [x8, #696]
  409f48:	b	409f58 <tigetstr@plt+0x7938>
  409f4c:	ldr	x0, [x25, #928]
  409f50:	adrp	x12, 422000 <tigetstr@plt+0x1f9e0>
  409f54:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  409f58:	mov	w11, #0x3d                  	// #61
  409f5c:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  409f60:	strh	w11, [x0, x9]
  409f64:	add	x20, x20, #0x3a0
  409f68:	add	w9, w10, #0x1
  409f6c:	cmp	w8, #0x1
  409f70:	ldp	x8, x10, [x20]
  409f74:	cset	w11, lt  // lt = tstop
  409f78:	add	x0, sp, #0x44
  409f7c:	add	x10, x10, #0x1
  409f80:	str	x10, [x20, #8]
  409f84:	strb	wzr, [x8, x10]
  409f88:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  409f8c:	str	w9, [x12, #952]
  409f90:	strb	w11, [x8, #848]
  409f94:	bl	402110 <strlen@plt>
  409f98:	ldp	x8, x9, [x20, #8]
  409f9c:	mov	x19, x0
  409fa0:	add	x10, x8, x0
  409fa4:	add	x11, x10, #0x1
  409fa8:	cmp	x11, x9
  409fac:	b.ls	409fd4 <tigetstr@plt+0x79b4>  // b.plast
  409fb0:	ldr	x0, [x20]
  409fb4:	add	x8, x10, x9
  409fb8:	add	x1, x8, #0x401
  409fbc:	str	x1, [x20, #16]
  409fc0:	bl	4021e0 <_nc_doalloc@plt>
  409fc4:	str	x0, [x20]
  409fc8:	cbz	x0, 40a204 <tigetstr@plt+0x7be4>
  409fcc:	ldr	x8, [x28, #936]
  409fd0:	b	409fd8 <tigetstr@plt+0x79b8>
  409fd4:	ldr	x0, [x25, #928]
  409fd8:	add	x0, x0, x8
  409fdc:	add	x2, x19, #0x1
  409fe0:	add	x1, sp, #0x44
  409fe4:	bl	402580 <strncpy@plt>
  409fe8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409fec:	add	x0, x0, #0x3a0
  409ff0:	ldp	x9, x8, [x0]
  409ff4:	add	x8, x8, x19
  409ff8:	str	x8, [x0, #8]
  409ffc:	strb	wzr, [x9, x8]
  40a000:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a004:	ldr	x1, [x8, #704]
  40a008:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a00c:	add	x0, sp, #0x44
  40a010:	bl	402110 <strlen@plt>
  40a014:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40a018:	ldr	w8, [x9, #952]
  40a01c:	add	w8, w8, w0
  40a020:	str	w8, [x9, #952]
  40a024:	mov	w8, #0x1                   	// #1
  40a028:	str	w8, [sp, #44]
  40a02c:	b	409d94 <tigetstr@plt+0x7774>
  40a030:	orr	x21, x21, #0x1
  40a034:	b	40a080 <tigetstr@plt+0x7a60>
  40a038:	orr	x21, x21, #0x2
  40a03c:	b	40a080 <tigetstr@plt+0x7a60>
  40a040:	orr	x21, x21, #0x3
  40a044:	b	40a080 <tigetstr@plt+0x7a60>
  40a048:	add	x21, x21, #0x4
  40a04c:	b	40a080 <tigetstr@plt+0x7a60>
  40a050:	add	x21, x21, #0x5
  40a054:	b	40a080 <tigetstr@plt+0x7a60>
  40a058:	add	x21, x19, #0x6
  40a05c:	b	40a080 <tigetstr@plt+0x7a60>
  40a060:	add	x21, x19, #0x7
  40a064:	b	40a080 <tigetstr@plt+0x7a60>
  40a068:	add	x21, x19, #0x8
  40a06c:	b	40a080 <tigetstr@plt+0x7a60>
  40a070:	add	x21, x19, #0x9
  40a074:	b	40a080 <tigetstr@plt+0x7a60>
  40a078:	add	x8, sp, #0x38
  40a07c:	add	x21, x8, #0xa
  40a080:	strb	wzr, [x21]
  40a084:	ldr	w8, [sp, #44]
  40a088:	tbz	w8, #0, 40a1b4 <tigetstr@plt+0x7b94>
  40a08c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a090:	ldrb	w9, [x8, #836]
  40a094:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a098:	ldrb	w10, [x8, #848]
  40a09c:	ldr	x8, [x28, #936]
  40a0a0:	cmp	w9, #0x0
  40a0a4:	cset	w9, eq  // eq = none
  40a0a8:	cmp	w10, #0x0
  40a0ac:	cset	w10, eq  // eq = none
  40a0b0:	cmp	w8, #0x2
  40a0b4:	b.cc	40a1b4 <tigetstr@plt+0x7b94>  // b.lo, b.ul, b.last
  40a0b8:	orr	w9, w9, w10
  40a0bc:	cbz	w9, 40a1b4 <tigetstr@plt+0x7b94>
  40a0c0:	ldr	x9, [x25, #928]
  40a0c4:	sub	w10, w8, #0x1
  40a0c8:	ldrb	w10, [x9, w10, uxtw]
  40a0cc:	cmp	w10, #0x9
  40a0d0:	b.ne	40a148 <tigetstr@plt+0x7b28>  // b.any
  40a0d4:	sub	w11, w8, #0x2
  40a0d8:	ldrb	w11, [x9, w11, uxtw]
  40a0dc:	cmp	w11, #0xa
  40a0e0:	b.ne	40a148 <tigetstr@plt+0x7b28>  // b.any
  40a0e4:	mov	x10, #0xfffffffffffffffe    	// #-2
  40a0e8:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  40a0ec:	add	x8, x8, x10
  40a0f0:	add	x11, x11, #0x3a8
  40a0f4:	str	x8, [x11]
  40a0f8:	strb	wzr, [x9, x8]
  40a0fc:	ldp	x8, x9, [x11]
  40a100:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  40a104:	ldr	w10, [x10, #992]
  40a108:	add	x11, x8, #0x2
  40a10c:	cmp	x11, x9
  40a110:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  40a114:	str	w10, [x11, #952]
  40a118:	b.ls	40a190 <tigetstr@plt+0x7b70>  // b.plast
  40a11c:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  40a120:	add	x19, x19, #0x3a0
  40a124:	ldr	x0, [x19]
  40a128:	add	x8, x8, x9
  40a12c:	add	x1, x8, #0x402
  40a130:	str	x1, [x19, #16]
  40a134:	bl	4021e0 <_nc_doalloc@plt>
  40a138:	str	x0, [x19]
  40a13c:	cbz	x0, 40a204 <tigetstr@plt+0x7be4>
  40a140:	ldr	x8, [x28, #936]
  40a144:	b	40a194 <tigetstr@plt+0x7b74>
  40a148:	cmp	w8, #0x4
  40a14c:	b.cc	40a1b4 <tigetstr@plt+0x7b94>  // b.lo, b.ul, b.last
  40a150:	cmp	w10, #0x3a
  40a154:	b.ne	40a1b4 <tigetstr@plt+0x7b94>  // b.any
  40a158:	sub	w10, w8, #0x2
  40a15c:	ldrb	w10, [x9, w10, uxtw]
  40a160:	cmp	w10, #0x9
  40a164:	b.ne	40a1b4 <tigetstr@plt+0x7b94>  // b.any
  40a168:	sub	w10, w8, #0x3
  40a16c:	ldrb	w10, [x9, w10, uxtw]
  40a170:	cmp	w10, #0xa
  40a174:	b.ne	40a1b4 <tigetstr@plt+0x7b94>  // b.any
  40a178:	sub	w10, w8, #0x4
  40a17c:	ldrb	w10, [x9, w10, uxtw]
  40a180:	cmp	w10, #0x5c
  40a184:	b.ne	40a1b4 <tigetstr@plt+0x7b94>  // b.any
  40a188:	mov	x10, #0xfffffffffffffffc    	// #-4
  40a18c:	b	40a0e8 <tigetstr@plt+0x7ac8>
  40a190:	ldr	x0, [x25, #928]
  40a194:	mov	w9, #0x20                  	// #32
  40a198:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  40a19c:	strh	w9, [x0, x8]
  40a1a0:	add	x10, x10, #0x3a0
  40a1a4:	ldp	x9, x8, [x10]
  40a1a8:	add	x8, x8, #0x1
  40a1ac:	str	x8, [x10, #8]
  40a1b0:	strb	wzr, [x9, x8]
  40a1b4:	ldr	w8, [sp, #16]
  40a1b8:	cbz	w8, 40a1c8 <tigetstr@plt+0x7ba8>
  40a1bc:	ldp	w8, w9, [sp, #24]
  40a1c0:	add	w0, w8, w9, lsl #1
  40a1c4:	b	40a1d0 <tigetstr@plt+0x7bb0>
  40a1c8:	ldr	x0, [x25, #928]
  40a1cc:	bl	402110 <strlen@plt>
  40a1d0:	add	sp, sp, #0x1, lsl #12
  40a1d4:	add	sp, sp, #0x60
  40a1d8:	ldp	x20, x19, [sp, #80]
  40a1dc:	ldp	x22, x21, [sp, #64]
  40a1e0:	ldp	x24, x23, [sp, #48]
  40a1e4:	ldp	x26, x25, [sp, #32]
  40a1e8:	ldp	x28, x27, [sp, #16]
  40a1ec:	ldp	x29, x30, [sp], #96
  40a1f0:	ret
  40a1f4:	add	x0, sp, #0x44
  40a1f8:	mov	x1, x19
  40a1fc:	bl	402270 <strcat@plt>
  40a200:	b	409528 <tigetstr@plt+0x6f08>
  40a204:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40a208:	add	x0, x0, #0x3df
  40a20c:	bl	40c8cc <tigetstr@plt+0xa2ac>
  40a210:	cmp	w0, #0x2
  40a214:	b.eq	40a240 <tigetstr@plt+0x7c20>  // b.none
  40a218:	cmp	w0, #0x1
  40a21c:	b.eq	40a260 <tigetstr@plt+0x7c40>  // b.none
  40a220:	cbnz	w0, 40a274 <tigetstr@plt+0x7c54>
  40a224:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a228:	ldr	x8, [x8, #920]
  40a22c:	ldr	x8, [x8, #16]
  40a230:	ldrb	w8, [x8, w1, uxtw]
  40a234:	cmp	w8, #0x0
  40a238:	csinv	w0, w8, wzr, ne  // ne = any
  40a23c:	ret
  40a240:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a244:	ldr	x8, [x8, #920]
  40a248:	ldr	x8, [x8, #32]
  40a24c:	ldr	x8, [x8, w1, uxtw #3]
  40a250:	cmp	x8, #0x0
  40a254:	mov	w8, #0xffffffff            	// #-1
  40a258:	cneg	w0, w8, ne  // ne = any
  40a25c:	ret
  40a260:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a264:	ldr	x8, [x8, #920]
  40a268:	ldr	x8, [x8, #24]
  40a26c:	ldr	w0, [x8, w1, uxtw #2]
  40a270:	ret
  40a274:	mov	w0, wzr
  40a278:	ret
  40a27c:	stp	x29, x30, [sp, #-48]!
  40a280:	stp	x20, x19, [sp, #32]
  40a284:	mov	x19, x0
  40a288:	str	x21, [sp, #16]
  40a28c:	mov	x29, sp
  40a290:	cbz	x1, 40a2dc <tigetstr@plt+0x7cbc>
  40a294:	mov	x0, x1
  40a298:	mov	x20, x1
  40a29c:	bl	402110 <strlen@plt>
  40a2a0:	ldp	x8, x9, [x19, #8]
  40a2a4:	mov	x21, x0
  40a2a8:	add	x10, x8, x0
  40a2ac:	add	x11, x10, #0x1
  40a2b0:	cmp	x11, x9
  40a2b4:	b.ls	40a2f4 <tigetstr@plt+0x7cd4>  // b.plast
  40a2b8:	ldr	x0, [x19]
  40a2bc:	add	x8, x10, x9
  40a2c0:	add	x1, x8, #0x401
  40a2c4:	str	x1, [x19, #16]
  40a2c8:	bl	4021e0 <_nc_doalloc@plt>
  40a2cc:	str	x0, [x19]
  40a2d0:	cbz	x0, 40a358 <tigetstr@plt+0x7d38>
  40a2d4:	ldr	x8, [x19, #8]
  40a2d8:	b	40a2f8 <tigetstr@plt+0x7cd8>
  40a2dc:	ldr	x8, [x19, #16]
  40a2e0:	str	xzr, [x19, #8]
  40a2e4:	cbz	x8, 40a318 <tigetstr@plt+0x7cf8>
  40a2e8:	ldr	x0, [x19]
  40a2ec:	mov	x8, xzr
  40a2f0:	b	40a338 <tigetstr@plt+0x7d18>
  40a2f4:	ldr	x0, [x19]
  40a2f8:	add	x0, x0, x8
  40a2fc:	add	x2, x21, #0x1
  40a300:	mov	x1, x20
  40a304:	bl	402580 <strncpy@plt>
  40a308:	ldr	x8, [x19, #8]
  40a30c:	add	x8, x8, x21
  40a310:	str	x8, [x19, #8]
  40a314:	b	40a340 <tigetstr@plt+0x7d20>
  40a318:	ldr	x0, [x19]
  40a31c:	mov	w8, #0x401                 	// #1025
  40a320:	mov	w1, #0x401                 	// #1025
  40a324:	str	x8, [x19, #16]
  40a328:	bl	4021e0 <_nc_doalloc@plt>
  40a32c:	str	x0, [x19]
  40a330:	cbz	x0, 40a358 <tigetstr@plt+0x7d38>
  40a334:	ldr	x8, [x19, #8]
  40a338:	strb	wzr, [x0, x8]
  40a33c:	ldr	x8, [x19, #8]
  40a340:	ldr	x9, [x19]
  40a344:	ldr	x21, [sp, #16]
  40a348:	strb	wzr, [x9, x8]
  40a34c:	ldp	x20, x19, [sp, #32]
  40a350:	ldp	x29, x30, [sp], #48
  40a354:	ret
  40a358:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40a35c:	add	x0, x0, #0x3df
  40a360:	bl	40c8cc <tigetstr@plt+0xa2ac>
  40a364:	sub	sp, sp, #0xa0
  40a368:	stp	x24, x23, [sp, #112]
  40a36c:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  40a370:	ldr	x8, [x23, #704]
  40a374:	stp	x22, x21, [sp, #128]
  40a378:	mov	x22, x0
  40a37c:	stp	x29, x30, [sp, #64]
  40a380:	mov	x0, x8
  40a384:	stp	x28, x27, [sp, #80]
  40a388:	stp	x26, x25, [sp, #96]
  40a38c:	stp	x20, x19, [sp, #144]
  40a390:	add	x29, sp, #0x40
  40a394:	mov	w24, w2
  40a398:	mov	w20, w1
  40a39c:	bl	402110 <strlen@plt>
  40a3a0:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  40a3a4:	ldr	w8, [x21, #696]
  40a3a8:	add	w19, w0, w20
  40a3ac:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  40a3b0:	adrp	x26, 422000 <tigetstr@plt+0x1f9e0>
  40a3b4:	cmp	w8, #0x1
  40a3b8:	cset	w9, lt  // lt = tstop
  40a3bc:	stur	x0, [x29, #-24]
  40a3c0:	strb	w9, [x10, #848]
  40a3c4:	tbz	w24, #0, 40a458 <tigetstr@plt+0x7e38>
  40a3c8:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  40a3cc:	ldr	w9, [x26, #952]
  40a3d0:	ldrb	w10, [x20, #888]
  40a3d4:	mov	w11, #0x8                   	// #8
  40a3d8:	add	w12, w9, w19
  40a3dc:	cmp	w10, #0x0
  40a3e0:	csel	w10, wzr, w11, ne  // ne = any
  40a3e4:	cmp	w12, w8
  40a3e8:	b.le	40a458 <tigetstr@plt+0x7e38>
  40a3ec:	cmp	w9, w10
  40a3f0:	b.le	40a458 <tigetstr@plt+0x7e38>
  40a3f4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a3f8:	ldr	x10, [x8, #936]
  40a3fc:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  40a400:	str	w9, [x11, #992]
  40a404:	cbz	x10, 40a430 <tigetstr@plt+0x7e10>
  40a408:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40a40c:	ldr	x11, [x9, #928]
  40a410:	sub	x10, x10, #0x1
  40a414:	ldrb	w12, [x11, x10]
  40a418:	cmp	w12, #0x20
  40a41c:	b.ne	40a430 <tigetstr@plt+0x7e10>  // b.any
  40a420:	str	x10, [x8, #936]
  40a424:	strb	wzr, [x11, x10]
  40a428:	ldr	x10, [x8, #936]
  40a42c:	cbnz	x10, 40a40c <tigetstr@plt+0x7dec>
  40a430:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a434:	ldr	x1, [x8, #712]
  40a438:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a43c:	add	x0, x0, #0x3a0
  40a440:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a444:	ldrb	w8, [x20, #888]
  40a448:	cmp	w8, #0x0
  40a44c:	mov	w8, #0x8                   	// #8
  40a450:	csel	w8, wzr, w8, ne  // ne = any
  40a454:	str	w8, [x26, #952]
  40a458:	and	w8, w24, #0xc
  40a45c:	cmp	w8, #0x4
  40a460:	b.ne	40a560 <tigetstr@plt+0x7f40>  // b.any
  40a464:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a468:	ldrb	w8, [x8, #836]
  40a46c:	cbz	w8, 40a560 <tigetstr@plt+0x7f40>
  40a470:	ldr	w8, [x21, #696]
  40a474:	tbnz	w8, #31, 40a560 <tigetstr@plt+0x7f40>
  40a478:	ldr	w20, [x26, #952]
  40a47c:	add	w9, w20, w19
  40a480:	cmp	w9, w8
  40a484:	b.le	40a560 <tigetstr@plt+0x7f40>
  40a488:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40a48c:	ldr	x23, [x9, #712]
  40a490:	cmp	w8, #0x20
  40a494:	mov	w9, #0x20                  	// #32
  40a498:	mov	x0, x22
  40a49c:	csel	w25, w8, w9, gt
  40a4a0:	bl	402110 <strlen@plt>
  40a4a4:	ldrb	w19, [x22]
  40a4a8:	cbz	w19, 40a4cc <tigetstr@plt+0x7eac>
  40a4ac:	add	x8, x22, #0x1
  40a4b0:	mov	w9, w19
  40a4b4:	and	w10, w9, #0xff
  40a4b8:	ldrb	w9, [x8], #1
  40a4bc:	add	x11, x0, #0x2
  40a4c0:	cmp	w10, #0x20
  40a4c4:	csel	x0, x11, x0, eq  // eq = none
  40a4c8:	cbnz	w9, 40a4b4 <tigetstr@plt+0x7e94>
  40a4cc:	add	x0, x0, #0x1
  40a4d0:	bl	402230 <malloc@plt>
  40a4d4:	cbz	x0, 40aa20 <tigetstr@plt+0x8400>
  40a4d8:	mov	x21, x0
  40a4dc:	mov	w8, wzr
  40a4e0:	cbz	w19, 40a528 <tigetstr@plt+0x7f08>
  40a4e4:	add	x9, x22, #0x1
  40a4e8:	mov	w10, #0x735c                	// #29532
  40a4ec:	b	40a508 <tigetstr@plt+0x7ee8>
  40a4f0:	add	x11, x21, w8, sxtw
  40a4f4:	add	w8, w8, #0x2
  40a4f8:	strb	wzr, [x11, #2]
  40a4fc:	strh	w10, [x11]
  40a500:	ldrb	w19, [x9], #1
  40a504:	cbz	w19, 40a528 <tigetstr@plt+0x7f08>
  40a508:	and	w11, w19, #0xff
  40a50c:	cmp	w11, #0x20
  40a510:	b.eq	40a4f0 <tigetstr@plt+0x7ed0>  // b.none
  40a514:	add	w11, w8, #0x1
  40a518:	strb	w19, [x21, w8, sxtw]
  40a51c:	mov	w8, w11
  40a520:	ldrb	w19, [x9], #1
  40a524:	cbnz	w19, 40a508 <tigetstr@plt+0x7ee8>
  40a528:	mov	x0, x21
  40a52c:	strb	wzr, [x21, w8, sxtw]
  40a530:	bl	402110 <strlen@plt>
  40a534:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  40a538:	ldr	w8, [x22, #856]
  40a53c:	mov	x19, x0
  40a540:	orr	w8, w8, #0x1
  40a544:	cmp	w8, #0x3
  40a548:	b.ne	40a5b8 <tigetstr@plt+0x7f98>  // b.any
  40a54c:	adrp	x8, 411000 <tigetstr@plt+0xe9e0>
  40a550:	add	x8, x8, #0x3ef
  40a554:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40a558:	str	x8, [x9, #712]
  40a55c:	b	40a5e0 <tigetstr@plt+0x7fc0>
  40a560:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a564:	add	x0, x0, #0x3a0
  40a568:	mov	x1, x22
  40a56c:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a570:	tbz	w24, #2, 40a584 <tigetstr@plt+0x7f64>
  40a574:	ldr	x1, [x23, #704]
  40a578:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a57c:	add	x0, x0, #0x3a0
  40a580:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a584:	mov	x0, x22
  40a588:	bl	402110 <strlen@plt>
  40a58c:	ldr	w8, [x26, #952]
  40a590:	add	w8, w8, w0
  40a594:	str	w8, [x26, #952]
  40a598:	ldp	x20, x19, [sp, #144]
  40a59c:	ldp	x22, x21, [sp, #128]
  40a5a0:	ldp	x24, x23, [sp, #112]
  40a5a4:	ldp	x26, x25, [sp, #96]
  40a5a8:	ldp	x28, x27, [sp, #80]
  40a5ac:	ldp	x29, x30, [sp, #64]
  40a5b0:	add	sp, sp, #0xa0
  40a5b4:	ret
  40a5b8:	mov	w1, #0x3d                  	// #61
  40a5bc:	mov	x0, x21
  40a5c0:	bl	402480 <strchr@plt>
  40a5c4:	cbz	x0, 40a5e0 <tigetstr@plt+0x7fc0>
  40a5c8:	sub	w8, w0, w21
  40a5cc:	add	w9, w8, #0x1
  40a5d0:	cmp	w9, #0x8
  40a5d4:	mov	w9, #0x8                   	// #8
  40a5d8:	csinc	w2, w9, w8, ge  // ge = tcont
  40a5dc:	b	40a5f8 <tigetstr@plt+0x7fd8>
  40a5e0:	cmp	w20, #0x9
  40a5e4:	b.lt	40a618 <tigetstr@plt+0x7ff8>  // b.tstop
  40a5e8:	cmp	w20, #0x10
  40a5ec:	mov	w8, #0x10                  	// #16
  40a5f0:	csel	w8, w20, w8, lt  // lt = tstop
  40a5f4:	sub	w2, w8, #0x8
  40a5f8:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40a5fc:	adrp	x3, 411000 <tigetstr@plt+0xe9e0>
  40a600:	add	x1, x1, #0x3f4
  40a604:	add	x3, x3, #0x3f2
  40a608:	sub	x0, x29, #0xc
  40a60c:	str	w2, [sp, #20]
  40a610:	bl	402180 <sprintf@plt>
  40a614:	b	40a620 <tigetstr@plt+0x8000>
  40a618:	str	wzr, [sp, #20]
  40a61c:	sturb	wzr, [x29, #-12]
  40a620:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a624:	ldrb	w8, [x8, #832]
  40a628:	str	x23, [sp]
  40a62c:	cbz	w8, 40a640 <tigetstr@plt+0x8020>
  40a630:	mov	w1, #0xa                   	// #10
  40a634:	mov	x0, x21
  40a638:	bl	402480 <strchr@plt>
  40a63c:	cbnz	x0, 40a954 <tigetstr@plt+0x8334>
  40a640:	ldur	x9, [x29, #-24]
  40a644:	ldr	w8, [x26, #952]
  40a648:	add	w9, w19, w9
  40a64c:	add	w8, w9, w8
  40a650:	cmp	w8, w25
  40a654:	b.le	40a954 <tigetstr@plt+0x8334>
  40a658:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  40a65c:	sub	x10, x21, #0x1
  40a660:	ldr	w8, [x22, #856]
  40a664:	str	x10, [sp, #8]
  40a668:	ldr	x10, [x28, #936]
  40a66c:	tst	w24, #0x1
  40a670:	mov	w9, #0x3                   	// #3
  40a674:	ldur	x24, [x29, #-24]
  40a678:	csel	w9, wzr, w9, ne  // ne = any
  40a67c:	orr	w8, w8, #0x1
  40a680:	cmp	x10, #0x0
  40a684:	ccmp	w8, #0x3, #0x0, ne  // ne = any
  40a688:	mov	w27, wzr
  40a68c:	csel	w20, w9, wzr, eq  // eq = none
  40a690:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  40a694:	mov	w23, w19
  40a698:	str	x19, [sp, #24]
  40a69c:	stur	w25, [x29, #-28]
  40a6a0:	b	40a6f0 <tigetstr@plt+0x80d0>
  40a6a4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a6a8:	ldr	x1, [x8, #712]
  40a6ac:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a6b0:	add	x0, x0, #0x3a0
  40a6b4:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a6b8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a6bc:	ldrb	w8, [x8, #888]
  40a6c0:	mov	w20, wzr
  40a6c4:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40a6c8:	mov	w10, #0x1                   	// #1
  40a6cc:	cmp	w8, #0x0
  40a6d0:	mov	w8, #0x8                   	// #8
  40a6d4:	csel	w8, wzr, w8, ne  // ne = any
  40a6d8:	str	w8, [x26, #952]
  40a6dc:	strb	w10, [x9, #848]
  40a6e0:	add	w9, w23, w24
  40a6e4:	add	w8, w9, w8
  40a6e8:	cmp	w8, w25
  40a6ec:	b.le	40a95c <tigetstr@plt+0x833c>
  40a6f0:	sub	w19, w25, w20
  40a6f4:	cbz	w27, 40a710 <tigetstr@plt+0x80f0>
  40a6f8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a6fc:	sub	x1, x29, #0xc
  40a700:	add	x0, x0, #0x3a0
  40a704:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a708:	ldr	w8, [sp, #20]
  40a70c:	sub	w19, w19, w8
  40a710:	ldr	x8, [sp, #24]
  40a714:	stur	w20, [x29, #-16]
  40a718:	sub	w8, w8, w27
  40a71c:	cmp	w19, w8
  40a720:	csel	w25, w8, w19, gt
  40a724:	cmp	w25, #0x1
  40a728:	b.lt	40a748 <tigetstr@plt+0x8128>  // b.tstop
  40a72c:	b.ne	40a750 <tigetstr@plt+0x8130>  // b.any
  40a730:	mov	w20, #0x1                   	// #1
  40a734:	cmp	w20, w25
  40a738:	b.lt	40a8e4 <tigetstr@plt+0x82c4>  // b.tstop
  40a73c:	cmp	w25, #0x2
  40a740:	b.ge	40a7ac <tigetstr@plt+0x818c>  // b.tcont
  40a744:	b	40a8dc <tigetstr@plt+0x82bc>
  40a748:	mov	w20, w25
  40a74c:	b	40a8e4 <tigetstr@plt+0x82c4>
  40a750:	add	w8, w27, w25
  40a754:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  40a758:	add	x20, x9, x8, lsl #32
  40a75c:	ldr	x8, [sp, #8]
  40a760:	mov	w19, w25
  40a764:	add	x26, x8, w27, sxtw
  40a768:	ldrb	w24, [x26, x19]
  40a76c:	cmp	x24, #0x5c
  40a770:	b.eq	40a7d8 <tigetstr@plt+0x81b8>  // b.none
  40a774:	bl	402410 <__ctype_b_loc@plt>
  40a778:	cmp	x19, #0x3
  40a77c:	b.lt	40a798 <tigetstr@plt+0x8178>  // b.tstop
  40a780:	ldr	x8, [x0]
  40a784:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40a788:	sub	x19, x19, #0x1
  40a78c:	add	x20, x20, x9
  40a790:	ldrh	w8, [x8, x24, lsl #1]
  40a794:	tbnz	w8, #3, 40a768 <tigetstr@plt+0x8148>
  40a798:	ldur	x24, [x29, #-24]
  40a79c:	mov	w20, w25
  40a7a0:	adrp	x26, 422000 <tigetstr@plt+0x1f9e0>
  40a7a4:	cmp	w25, #0x2
  40a7a8:	b.lt	40a8dc <tigetstr@plt+0x82bc>  // b.tstop
  40a7ac:	mov	w8, w25
  40a7b0:	sxtw	x9, w27
  40a7b4:	sub	x19, x8, #0x1
  40a7b8:	add	x10, x19, x9
  40a7bc:	ldrb	w11, [x21, x10]
  40a7c0:	cmp	w11, #0x25
  40a7c4:	b.eq	40a804 <tigetstr@plt+0x81e4>  // b.none
  40a7c8:	cmp	x8, #0x2
  40a7cc:	mov	x8, x19
  40a7d0:	b.gt	40a7b4 <tigetstr@plt+0x8194>
  40a7d4:	b	40a8dc <tigetstr@plt+0x82bc>
  40a7d8:	asr	x8, x20, #32
  40a7dc:	ldrb	w8, [x21, x8]
  40a7e0:	ldur	x24, [x29, #-24]
  40a7e4:	adrp	x26, 422000 <tigetstr@plt+0x1f9e0>
  40a7e8:	cmp	w8, #0x5c
  40a7ec:	csetm	x8, eq  // eq = none
  40a7f0:	add	w8, w8, w19
  40a7f4:	sub	w20, w8, #0x1
  40a7f8:	cmp	w20, w25
  40a7fc:	b.ge	40a73c <tigetstr@plt+0x811c>  // b.tcont
  40a800:	b	40a8e4 <tigetstr@plt+0x82c4>
  40a804:	cmp	w10, #0x1
  40a808:	lsl	x10, x10, #32
  40a80c:	b.lt	40a830 <tigetstr@plt+0x8210>  // b.tstop
  40a810:	mov	x11, #0xffffffff00000000    	// #-4294967296
  40a814:	add	x11, x10, x11
  40a818:	asr	x11, x11, #32
  40a81c:	ldrb	w11, [x21, x11]
  40a820:	cmp	w11, #0x5c
  40a824:	b.ne	40a830 <tigetstr@plt+0x8210>  // b.any
  40a828:	mov	w9, wzr
  40a82c:	b	40a8d0 <tigetstr@plt+0x82b0>
  40a830:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  40a834:	mov	x12, #0x100000000           	// #4294967296
  40a838:	ldr	w11, [x11, #856]
  40a83c:	add	x10, x10, x12
  40a840:	asr	x10, x10, #32
  40a844:	ldrb	w1, [x21, x10]
  40a848:	orr	w10, w11, #0x1
  40a84c:	cmp	w10, #0x3
  40a850:	b.ne	40a870 <tigetstr@plt+0x8250>  // b.any
  40a854:	cmp	w1, #0x2b
  40a858:	mov	w8, #0x2                   	// #2
  40a85c:	cinc	w8, w8, eq  // eq = none
  40a860:	cmp	w1, #0x3e
  40a864:	mov	w9, #0x4                   	// #4
  40a868:	csel	w9, w9, w8, eq  // eq = none
  40a86c:	b	40a8d0 <tigetstr@plt+0x82b0>
  40a870:	cmp	w1, #0x27
  40a874:	b.eq	40a8a4 <tigetstr@plt+0x8284>  // b.none
  40a878:	cmp	w1, #0x7b
  40a87c:	b.ne	40a8ac <tigetstr@plt+0x828c>  // b.any
  40a880:	add	x10, x21, x9
  40a884:	mov	w9, #0x1                   	// #1
  40a888:	ldrb	w11, [x10, x8]
  40a88c:	cbz	w11, 40a8cc <tigetstr@plt+0x82ac>
  40a890:	add	x10, x10, #0x1
  40a894:	cmp	w11, #0x7d
  40a898:	add	w9, w9, #0x1
  40a89c:	b.ne	40a888 <tigetstr@plt+0x8268>  // b.any
  40a8a0:	b	40a8d0 <tigetstr@plt+0x82b0>
  40a8a4:	mov	w9, #0x4                   	// #4
  40a8a8:	b	40a8d0 <tigetstr@plt+0x82b0>
  40a8ac:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40a8b0:	mov	w2, #0x4                   	// #4
  40a8b4:	add	x0, x0, #0x407
  40a8b8:	bl	4024f0 <memchr@plt>
  40a8bc:	cmp	x0, #0x0
  40a8c0:	mov	w8, #0x2                   	// #2
  40a8c4:	cinc	w9, w8, ne  // ne = any
  40a8c8:	b	40a8d0 <tigetstr@plt+0x82b0>
  40a8cc:	mov	w9, #0x1                   	// #1
  40a8d0:	add	w8, w9, w19
  40a8d4:	cmp	w8, w25
  40a8d8:	csel	w20, w19, w20, gt
  40a8dc:	cmp	w20, w25
  40a8e0:	csel	w20, w20, w25, lt  // lt = tstop
  40a8e4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a8e8:	add	x1, x21, w27, sxtw
  40a8ec:	sxtw	x2, w20
  40a8f0:	add	x0, x0, #0x3a0
  40a8f4:	bl	40c838 <tigetstr@plt+0xa218>
  40a8f8:	ldr	w8, [x26, #952]
  40a8fc:	sub	w23, w23, w20
  40a900:	cmp	w23, #0x1
  40a904:	add	w27, w20, w27
  40a908:	b.lt	40a948 <tigetstr@plt+0x8328>  // b.tstop
  40a90c:	ldr	x9, [x28, #936]
  40a910:	ldur	w25, [x29, #-28]
  40a914:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  40a918:	str	w8, [x10, #992]
  40a91c:	cbz	x9, 40a6a4 <tigetstr@plt+0x8084>
  40a920:	ldr	x8, [x22, #928]
  40a924:	sub	x9, x9, #0x1
  40a928:	ldrb	w10, [x8, x9]
  40a92c:	cmp	w10, #0x20
  40a930:	b.ne	40a6a4 <tigetstr@plt+0x8084>  // b.any
  40a934:	str	x9, [x28, #936]
  40a938:	strb	wzr, [x8, x9]
  40a93c:	ldr	x9, [x28, #936]
  40a940:	cbnz	x9, 40a920 <tigetstr@plt+0x8300>
  40a944:	b	40a6a4 <tigetstr@plt+0x8084>
  40a948:	ldur	w25, [x29, #-28]
  40a94c:	ldur	w20, [x29, #-16]
  40a950:	b	40a6e0 <tigetstr@plt+0x80c0>
  40a954:	mov	w27, wzr
  40a958:	mov	w23, w19
  40a95c:	ldr	x20, [sp]
  40a960:	cmp	w23, #0x1
  40a964:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  40a968:	b.lt	40a990 <tigetstr@plt+0x8370>  // b.tstop
  40a96c:	cbz	w27, 40a980 <tigetstr@plt+0x8360>
  40a970:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a974:	add	x0, x0, #0x3a0
  40a978:	sub	x1, x29, #0xc
  40a97c:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a980:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a984:	add	x1, x21, w27, sxtw
  40a988:	add	x0, x0, #0x3a0
  40a98c:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a990:	ldr	x1, [x19, #704]
  40a994:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  40a998:	add	x19, x19, #0x3a0
  40a99c:	mov	x0, x19
  40a9a0:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a9a4:	ldr	w8, [x26, #952]
  40a9a8:	ldr	x10, [x19, #8]
  40a9ac:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40a9b0:	str	x20, [x9, #712]
  40a9b4:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40a9b8:	str	w8, [x9, #992]
  40a9bc:	cbz	x10, 40a9ec <tigetstr@plt+0x83cc>
  40a9c0:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40a9c4:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40a9c8:	ldr	x11, [x8, #928]
  40a9cc:	sub	x10, x10, #0x1
  40a9d0:	ldrb	w12, [x11, x10]
  40a9d4:	cmp	w12, #0x20
  40a9d8:	b.ne	40a9ec <tigetstr@plt+0x83cc>  // b.any
  40a9dc:	str	x10, [x9, #936]
  40a9e0:	strb	wzr, [x11, x10]
  40a9e4:	ldr	x10, [x9, #936]
  40a9e8:	cbnz	x10, 40a9c8 <tigetstr@plt+0x83a8>
  40a9ec:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a9f0:	add	x0, x0, #0x3a0
  40a9f4:	mov	x1, x20
  40a9f8:	bl	40a27c <tigetstr@plt+0x7c5c>
  40a9fc:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40aa00:	ldrb	w8, [x8, #888]
  40aa04:	mov	x0, x21
  40aa08:	cmp	w8, #0x0
  40aa0c:	mov	w8, #0x8                   	// #8
  40aa10:	csel	w8, wzr, w8, ne  // ne = any
  40aa14:	str	w8, [x26, #952]
  40aa18:	bl	402440 <free@plt>
  40aa1c:	b	40a598 <tigetstr@plt+0x7f78>
  40aa20:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40aa24:	add	x0, x0, #0x3fb
  40aa28:	bl	40c8cc <tigetstr@plt+0xa2ac>
  40aa2c:	sub	sp, sp, #0x90
  40aa30:	stp	x29, x30, [sp, #48]
  40aa34:	add	x29, sp, #0x30
  40aa38:	stp	x0, x1, [sp, #8]
  40aa3c:	mov	x0, x2
  40aa40:	stp	x28, x27, [sp, #64]
  40aa44:	stp	x26, x25, [sp, #80]
  40aa48:	stp	x24, x23, [sp, #96]
  40aa4c:	stp	x22, x21, [sp, #112]
  40aa50:	stp	x20, x19, [sp, #128]
  40aa54:	stur	w3, [x29, #-4]
  40aa58:	mov	x20, x2
  40aa5c:	bl	402110 <strlen@plt>
  40aa60:	mov	x23, x0
  40aa64:	cmp	w23, #0x2
  40aa68:	b.lt	40aac8 <tigetstr@plt+0x84a8>  // b.tstop
  40aa6c:	adrp	x24, 411000 <tigetstr@plt+0xe9e0>
  40aa70:	adrp	x25, 411000 <tigetstr@plt+0xe9e0>
  40aa74:	mov	w21, wzr
  40aa78:	sub	w19, w23, #0x1
  40aa7c:	add	x24, x24, #0xee
  40aa80:	add	x25, x25, #0xf1
  40aa84:	mov	x26, x20
  40aa88:	b	40aa9c <tigetstr@plt+0x847c>
  40aa8c:	mov	w21, #0x1                   	// #1
  40aa90:	subs	x19, x19, #0x1
  40aa94:	add	x26, x26, #0x1
  40aa98:	b.eq	40aacc <tigetstr@plt+0x84ac>  // b.none
  40aa9c:	mov	w2, #0x2                   	// #2
  40aaa0:	mov	x0, x26
  40aaa4:	mov	x1, x24
  40aaa8:	bl	402250 <strncmp@plt>
  40aaac:	cbz	w0, 40aa8c <tigetstr@plt+0x846c>
  40aab0:	mov	w2, #0x2                   	// #2
  40aab4:	mov	x0, x26
  40aab8:	mov	x1, x25
  40aabc:	bl	402250 <strncmp@plt>
  40aac0:	cbnz	w0, 40aa90 <tigetstr@plt+0x8470>
  40aac4:	b	40aad8 <tigetstr@plt+0x84b8>
  40aac8:	mov	w21, wzr
  40aacc:	cmp	w23, #0x32
  40aad0:	cset	w8, gt
  40aad4:	and	w21, w8, w21
  40aad8:	ldur	w8, [x29, #-4]
  40aadc:	adrp	x24, 422000 <tigetstr@plt+0x1f9e0>
  40aae0:	mov	w28, wzr
  40aae4:	add	x24, x24, #0x3d0
  40aae8:	add	w8, w8, #0x1
  40aaec:	stp	w8, w21, [x29, #-20]
  40aaf0:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  40aaf4:	add	x21, x21, #0x3c8
  40aaf8:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  40aafc:	mov	w26, #0x735c                	// #29532
  40ab00:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  40ab04:	b	40ab28 <tigetstr@plt+0x8508>
  40ab08:	ldr	x0, [x23, #968]
  40ab0c:	add	x8, x0, x8
  40ab10:	strb	wzr, [x8, #2]
  40ab14:	strh	w26, [x8]
  40ab18:	ldp	x9, x8, [x21]
  40ab1c:	add	x8, x8, #0x2
  40ab20:	str	x8, [x21, #8]
  40ab24:	strb	wzr, [x9, x8]
  40ab28:	add	x20, x20, #0x1
  40ab2c:	ldurb	w8, [x20, #-1]
  40ab30:	cmp	w8, #0x20
  40ab34:	b.ne	40ab6c <tigetstr@plt+0x854c>  // b.any
  40ab38:	ldp	x8, x9, [x24]
  40ab3c:	add	x10, x8, #0x3
  40ab40:	cmp	x10, x9
  40ab44:	b.ls	40ab08 <tigetstr@plt+0x84e8>  // b.plast
  40ab48:	ldr	x0, [x21]
  40ab4c:	add	x8, x8, x9
  40ab50:	add	x1, x8, #0x403
  40ab54:	str	x1, [x21, #16]
  40ab58:	bl	4021e0 <_nc_doalloc@plt>
  40ab5c:	str	x0, [x21]
  40ab60:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40ab64:	ldr	x8, [x22, #976]
  40ab68:	b	40ab0c <tigetstr@plt+0x84ec>
  40ab6c:	sub	w9, w8, #0x25
  40ab70:	cmp	w9, #0x4f
  40ab74:	b.hi	40ac54 <tigetstr@plt+0x8634>  // b.pmore
  40ab78:	adrp	x11, 40f000 <tigetstr@plt+0xc9e0>
  40ab7c:	add	x11, x11, #0x38c
  40ab80:	adr	x8, 40ab90 <tigetstr@plt+0x8570>
  40ab84:	ldrb	w10, [x11, x9]
  40ab88:	add	x8, x8, x10, lsl #2
  40ab8c:	br	x8
  40ab90:	sub	x27, x20, #0x1
  40ab94:	tbz	w28, #0, 40acb0 <tigetstr@plt+0x8690>
  40ab98:	ldp	x8, x9, [x21]
  40ab9c:	add	x8, x9, x8
  40aba0:	mov	w9, #0xa                   	// #10
  40aba4:	sturb	w9, [x8, #-1]
  40aba8:	ldrb	w8, [x27]
  40abac:	cmp	w8, #0x65
  40abb0:	b.ne	40adac <tigetstr@plt+0x878c>  // b.any
  40abb4:	ldur	w8, [x29, #-4]
  40abb8:	mov	w19, #0x9                   	// #9
  40abbc:	cmp	w8, #0x1
  40abc0:	b.lt	40ae14 <tigetstr@plt+0x87f4>  // b.tstop
  40abc4:	ldur	w25, [x29, #-4]
  40abc8:	b	40abec <tigetstr@plt+0x85cc>
  40abcc:	ldr	x0, [x23, #968]
  40abd0:	strh	w19, [x0, x8]
  40abd4:	ldp	x9, x8, [x21]
  40abd8:	subs	w25, w25, #0x1
  40abdc:	add	x8, x8, #0x1
  40abe0:	str	x8, [x21, #8]
  40abe4:	strb	wzr, [x9, x8]
  40abe8:	b.eq	40ae14 <tigetstr@plt+0x87f4>  // b.none
  40abec:	ldp	x8, x9, [x24]
  40abf0:	add	x10, x8, #0x2
  40abf4:	cmp	x10, x9
  40abf8:	b.ls	40abcc <tigetstr@plt+0x85ac>  // b.plast
  40abfc:	ldr	x0, [x21]
  40ac00:	add	x8, x8, x9
  40ac04:	add	x1, x8, #0x402
  40ac08:	str	x1, [x21, #16]
  40ac0c:	bl	4021e0 <_nc_doalloc@plt>
  40ac10:	str	x0, [x21]
  40ac14:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40ac18:	ldr	x8, [x22, #976]
  40ac1c:	b	40abd0 <tigetstr@plt+0x85b0>
  40ac20:	ldp	x8, x9, [x24]
  40ac24:	add	x10, x8, #0x2
  40ac28:	cmp	x10, x9
  40ac2c:	b.ls	40ad20 <tigetstr@plt+0x8700>  // b.plast
  40ac30:	ldr	x0, [x21]
  40ac34:	add	x8, x8, x9
  40ac38:	add	x1, x8, #0x402
  40ac3c:	str	x1, [x21, #16]
  40ac40:	bl	4021e0 <_nc_doalloc@plt>
  40ac44:	str	x0, [x21]
  40ac48:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40ac4c:	ldr	x8, [x22, #976]
  40ac50:	b	40ad24 <tigetstr@plt+0x8704>
  40ac54:	cbz	w8, 40b2e8 <tigetstr@plt+0x8cc8>
  40ac58:	mov	w28, wzr
  40ac5c:	sub	x20, x20, #0x1
  40ac60:	b	40ad48 <tigetstr@plt+0x8728>
  40ac64:	sub	x20, x20, #0x1
  40ac68:	mov	w28, #0x1                   	// #1
  40ac6c:	b	40ad48 <tigetstr@plt+0x8728>
  40ac70:	sub	x27, x20, #0x1
  40ac74:	tbz	w28, #0, 40acb0 <tigetstr@plt+0x8690>
  40ac78:	ldur	w8, [x29, #-4]
  40ac7c:	cmp	w8, #0x2
  40ac80:	b.ge	40b310 <tigetstr@plt+0x8cf0>  // b.tcont
  40ac84:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40ac88:	ldrb	w8, [x8, #840]
  40ac8c:	cbz	w8, 40acb0 <tigetstr@plt+0x8690>
  40ac90:	ldr	x8, [sp, #8]
  40ac94:	ldr	x0, [x8]
  40ac98:	bl	402100 <_nc_first_name@plt>
  40ac9c:	ldr	x2, [sp, #16]
  40aca0:	mov	x1, x0
  40aca4:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40aca8:	add	x0, x0, #0x42c
  40acac:	bl	402470 <_nc_warning@plt>
  40acb0:	mov	w28, wzr
  40acb4:	mov	x20, x27
  40acb8:	b	40ad48 <tigetstr@plt+0x8728>
  40acbc:	ldur	w8, [x29, #-16]
  40acc0:	sub	x20, x20, #0x1
  40acc4:	and	w8, w28, w8
  40acc8:	tbz	w8, #0, 40ad14 <tigetstr@plt+0x86f4>
  40accc:	ldr	x27, [x22, #976]
  40acd0:	subs	x19, x27, #0x1
  40acd4:	b.ls	40b090 <tigetstr@plt+0x8a70>  // b.plast
  40acd8:	ldr	x25, [x23, #968]
  40acdc:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40ace0:	add	x1, x1, #0x40b
  40ace4:	add	x0, x25, x19
  40ace8:	bl	402400 <strcmp@plt>
  40acec:	mov	w28, #0x9                   	// #9
  40acf0:	cbnz	w0, 40b098 <tigetstr@plt+0x8a78>
  40acf4:	sub	x8, x27, #0x2
  40acf8:	cbz	x8, 40ad14 <tigetstr@plt+0x86f4>
  40acfc:	ldrb	w9, [x25, x8]
  40ad00:	sub	x8, x8, #0x1
  40ad04:	cmp	w9, #0x9
  40ad08:	b.eq	40acf8 <tigetstr@plt+0x86d8>  // b.none
  40ad0c:	cmp	w9, #0xa
  40ad10:	b.ne	40b098 <tigetstr@plt+0x8a78>  // b.any
  40ad14:	mov	w28, wzr
  40ad18:	stur	wzr, [x29, #-16]
  40ad1c:	b	40ad48 <tigetstr@plt+0x8728>
  40ad20:	ldr	x0, [x23, #968]
  40ad24:	sub	x1, x20, #0x1
  40ad28:	add	x0, x0, x8
  40ad2c:	mov	w2, #0x2                   	// #2
  40ad30:	bl	402580 <strncpy@plt>
  40ad34:	mov	w28, wzr
  40ad38:	ldp	x9, x8, [x21]
  40ad3c:	add	x8, x8, #0x1
  40ad40:	str	x8, [x21, #8]
  40ad44:	strb	wzr, [x9, x8]
  40ad48:	ldp	x8, x9, [x24]
  40ad4c:	add	x10, x8, #0x2
  40ad50:	cmp	x10, x9
  40ad54:	b.ls	40ad7c <tigetstr@plt+0x875c>  // b.plast
  40ad58:	ldr	x0, [x21]
  40ad5c:	add	x8, x8, x9
  40ad60:	add	x1, x8, #0x402
  40ad64:	str	x1, [x21, #16]
  40ad68:	bl	4021e0 <_nc_doalloc@plt>
  40ad6c:	str	x0, [x21]
  40ad70:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40ad74:	ldr	x8, [x22, #976]
  40ad78:	b	40ad80 <tigetstr@plt+0x8760>
  40ad7c:	ldr	x0, [x23, #968]
  40ad80:	add	x0, x0, x8
  40ad84:	mov	w2, #0x2                   	// #2
  40ad88:	mov	x1, x20
  40ad8c:	add	x19, x20, #0x1
  40ad90:	bl	402580 <strncpy@plt>
  40ad94:	ldp	x9, x8, [x21]
  40ad98:	mov	x20, x19
  40ad9c:	add	x8, x8, #0x1
  40ada0:	str	x8, [x21, #8]
  40ada4:	strb	wzr, [x9, x8]
  40ada8:	b	40ab28 <tigetstr@plt+0x8508>
  40adac:	ldur	w8, [x29, #-4]
  40adb0:	mov	w19, #0x9                   	// #9
  40adb4:	tbnz	w8, #31, 40ae48 <tigetstr@plt+0x8828>
  40adb8:	ldur	w25, [x29, #-20]
  40adbc:	b	40ade0 <tigetstr@plt+0x87c0>
  40adc0:	ldr	x0, [x23, #968]
  40adc4:	strh	w19, [x0, x8]
  40adc8:	ldp	x9, x8, [x21]
  40adcc:	subs	w25, w25, #0x1
  40add0:	add	x8, x8, #0x1
  40add4:	str	x8, [x21, #8]
  40add8:	strb	wzr, [x9, x8]
  40addc:	b.eq	40ae48 <tigetstr@plt+0x8828>  // b.none
  40ade0:	ldp	x8, x9, [x24]
  40ade4:	add	x10, x8, #0x2
  40ade8:	cmp	x10, x9
  40adec:	b.ls	40adc0 <tigetstr@plt+0x87a0>  // b.plast
  40adf0:	ldr	x0, [x21]
  40adf4:	add	x8, x8, x9
  40adf8:	add	x1, x8, #0x402
  40adfc:	str	x1, [x21, #16]
  40ae00:	bl	4021e0 <_nc_doalloc@plt>
  40ae04:	str	x0, [x21]
  40ae08:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40ae0c:	ldr	x8, [x22, #976]
  40ae10:	b	40adc4 <tigetstr@plt+0x87a4>
  40ae14:	ldp	x8, x9, [x24]
  40ae18:	add	x10, x8, #0x2
  40ae1c:	cmp	x10, x9
  40ae20:	b.ls	40ae7c <tigetstr@plt+0x885c>  // b.plast
  40ae24:	ldr	x0, [x21]
  40ae28:	add	x8, x8, x9
  40ae2c:	add	x1, x8, #0x402
  40ae30:	str	x1, [x21, #16]
  40ae34:	bl	4021e0 <_nc_doalloc@plt>
  40ae38:	str	x0, [x21]
  40ae3c:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40ae40:	ldr	x8, [x22, #976]
  40ae44:	b	40ae80 <tigetstr@plt+0x8860>
  40ae48:	ldp	x8, x9, [x24]
  40ae4c:	add	x10, x8, #0x2
  40ae50:	cmp	x10, x9
  40ae54:	b.ls	40aecc <tigetstr@plt+0x88ac>  // b.plast
  40ae58:	ldr	x0, [x21]
  40ae5c:	add	x8, x8, x9
  40ae60:	add	x1, x8, #0x402
  40ae64:	str	x1, [x21, #16]
  40ae68:	bl	4021e0 <_nc_doalloc@plt>
  40ae6c:	str	x0, [x21]
  40ae70:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40ae74:	ldr	x8, [x22, #976]
  40ae78:	b	40aed0 <tigetstr@plt+0x88b0>
  40ae7c:	ldr	x0, [x23, #968]
  40ae80:	mov	w9, #0x25                  	// #37
  40ae84:	strh	w9, [x0, x8]
  40ae88:	ldp	x9, x8, [x21]
  40ae8c:	add	x8, x8, #0x1
  40ae90:	str	x8, [x21, #8]
  40ae94:	strb	wzr, [x9, x8]
  40ae98:	ldp	x8, x9, [x21, #8]
  40ae9c:	add	x10, x8, #0x2
  40aea0:	cmp	x10, x9
  40aea4:	b.ls	40af1c <tigetstr@plt+0x88fc>  // b.plast
  40aea8:	ldr	x0, [x21]
  40aeac:	add	x8, x8, x9
  40aeb0:	add	x1, x8, #0x402
  40aeb4:	str	x1, [x21, #16]
  40aeb8:	bl	4021e0 <_nc_doalloc@plt>
  40aebc:	str	x0, [x21]
  40aec0:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40aec4:	ldr	x8, [x22, #976]
  40aec8:	b	40af20 <tigetstr@plt+0x8900>
  40aecc:	ldr	x0, [x23, #968]
  40aed0:	mov	w9, #0x25                  	// #37
  40aed4:	strh	w9, [x0, x8]
  40aed8:	ldp	x9, x8, [x21]
  40aedc:	add	x8, x8, #0x1
  40aee0:	str	x8, [x21, #8]
  40aee4:	strb	wzr, [x9, x8]
  40aee8:	ldp	x8, x9, [x21, #8]
  40aeec:	add	x10, x8, #0x2
  40aef0:	cmp	x10, x9
  40aef4:	b.ls	40afbc <tigetstr@plt+0x899c>  // b.plast
  40aef8:	ldr	x0, [x21]
  40aefc:	add	x8, x8, x9
  40af00:	add	x1, x8, #0x402
  40af04:	str	x1, [x21, #16]
  40af08:	bl	4021e0 <_nc_doalloc@plt>
  40af0c:	str	x0, [x21]
  40af10:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40af14:	ldr	x8, [x22, #976]
  40af18:	b	40afc0 <tigetstr@plt+0x89a0>
  40af1c:	ldr	x0, [x23, #968]
  40af20:	add	x0, x0, x8
  40af24:	mov	w2, #0x2                   	// #2
  40af28:	mov	x1, x27
  40af2c:	bl	402580 <strncpy@plt>
  40af30:	ldp	x9, x8, [x21]
  40af34:	mov	x0, x20
  40af38:	add	x8, x8, #0x1
  40af3c:	str	x8, [x21, #8]
  40af40:	strb	wzr, [x9, x8]
  40af44:	bl	402110 <strlen@plt>
  40af48:	cmp	w0, #0x2
  40af4c:	b.lt	40b158 <tigetstr@plt+0x8b38>  // b.tstop
  40af50:	mov	x19, xzr
  40af54:	mov	w25, wzr
  40af58:	sub	w27, w0, #0x1
  40af5c:	stur	x0, [x29, #-16]
  40af60:	b	40af74 <tigetstr@plt+0x8954>
  40af64:	mov	w25, #0x1                   	// #1
  40af68:	add	x19, x19, #0x1
  40af6c:	cmp	x27, x19
  40af70:	b.eq	40b138 <tigetstr@plt+0x8b18>  // b.none
  40af74:	add	x28, x20, x19
  40af78:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40af7c:	mov	w2, #0x2                   	// #2
  40af80:	mov	x0, x28
  40af84:	add	x1, x1, #0xee
  40af88:	bl	402250 <strncmp@plt>
  40af8c:	cbz	w0, 40af64 <tigetstr@plt+0x8944>
  40af90:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40af94:	mov	w2, #0x2                   	// #2
  40af98:	mov	x0, x28
  40af9c:	add	x1, x1, #0xf1
  40afa0:	bl	402250 <strncmp@plt>
  40afa4:	cbnz	w0, 40af68 <tigetstr@plt+0x8948>
  40afa8:	mov	w28, wzr
  40afac:	mov	w8, #0x1                   	// #1
  40afb0:	stur	w8, [x29, #-16]
  40afb4:	tbnz	w25, #0, 40ab28 <tigetstr@plt+0x8508>
  40afb8:	b	40b158 <tigetstr@plt+0x8b38>
  40afbc:	ldr	x0, [x23, #968]
  40afc0:	add	x0, x0, x8
  40afc4:	mov	w2, #0x2                   	// #2
  40afc8:	mov	x1, x27
  40afcc:	bl	402580 <strncpy@plt>
  40afd0:	ldp	x9, x8, [x21]
  40afd4:	add	x8, x8, #0x1
  40afd8:	str	x8, [x21, #8]
  40afdc:	strb	wzr, [x9, x8]
  40afe0:	ldrb	w8, [x27]
  40afe4:	cmp	w8, #0x3f
  40afe8:	b.ne	40b048 <tigetstr@plt+0x8a28>  // b.any
  40afec:	ldp	x0, x1, [sp, #8]
  40aff0:	ldur	w3, [x29, #-20]
  40aff4:	mov	x2, x20
  40aff8:	bl	40aa2c <tigetstr@plt+0x840c>
  40affc:	ldrb	w8, [x0]
  40b000:	mov	x20, x0
  40b004:	mov	w28, wzr
  40b008:	cbz	w8, 40ab28 <tigetstr@plt+0x8508>
  40b00c:	cmp	w8, #0x25
  40b010:	b.eq	40ab28 <tigetstr@plt+0x8508>  // b.none
  40b014:	ldp	x8, x9, [x24]
  40b018:	add	x10, x8, #0x2
  40b01c:	cmp	x10, x9
  40b020:	b.ls	40b258 <tigetstr@plt+0x8c38>  // b.plast
  40b024:	ldr	x0, [x21]
  40b028:	add	x8, x8, x9
  40b02c:	add	x1, x8, #0x402
  40b030:	str	x1, [x21, #16]
  40b034:	bl	4021e0 <_nc_doalloc@plt>
  40b038:	str	x0, [x21]
  40b03c:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b040:	ldr	x8, [x22, #976]
  40b044:	b	40b25c <tigetstr@plt+0x8c3c>
  40b048:	ldur	w8, [x29, #-4]
  40b04c:	mov	w28, wzr
  40b050:	cmp	w8, #0x1
  40b054:	b.ne	40ab28 <tigetstr@plt+0x8508>  // b.any
  40b058:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40b05c:	ldrb	w8, [x8, #840]
  40b060:	cbz	w8, 40ab28 <tigetstr@plt+0x8508>
  40b064:	ldr	x8, [sp, #8]
  40b068:	ldr	x0, [x8]
  40b06c:	bl	402100 <_nc_first_name@plt>
  40b070:	ldrb	w2, [x20]
  40b074:	ldr	x3, [sp, #16]
  40b078:	mov	x1, x0
  40b07c:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b080:	add	x0, x0, #0x40d
  40b084:	bl	402470 <_nc_warning@plt>
  40b088:	mov	w28, wzr
  40b08c:	b	40ab28 <tigetstr@plt+0x8508>
  40b090:	ldr	x25, [x23, #968]
  40b094:	mov	w28, #0x9                   	// #9
  40b098:	mov	w8, #0xa                   	// #10
  40b09c:	strb	w8, [x25, x19]
  40b0a0:	ldur	w8, [x29, #-4]
  40b0a4:	tbnz	w8, #31, 40b104 <tigetstr@plt+0x8ae4>
  40b0a8:	ldur	w25, [x29, #-20]
  40b0ac:	b	40b0d0 <tigetstr@plt+0x8ab0>
  40b0b0:	ldr	x0, [x23, #968]
  40b0b4:	strh	w28, [x0, x8]
  40b0b8:	ldp	x9, x8, [x21]
  40b0bc:	subs	w25, w25, #0x1
  40b0c0:	add	x8, x8, #0x1
  40b0c4:	str	x8, [x21, #8]
  40b0c8:	strb	wzr, [x9, x8]
  40b0cc:	b.eq	40b104 <tigetstr@plt+0x8ae4>  // b.none
  40b0d0:	ldp	x8, x9, [x24]
  40b0d4:	add	x10, x8, #0x2
  40b0d8:	cmp	x10, x9
  40b0dc:	b.ls	40b0b0 <tigetstr@plt+0x8a90>  // b.plast
  40b0e0:	ldr	x0, [x21]
  40b0e4:	add	x8, x8, x9
  40b0e8:	add	x1, x8, #0x402
  40b0ec:	str	x1, [x21, #16]
  40b0f0:	bl	4021e0 <_nc_doalloc@plt>
  40b0f4:	str	x0, [x21]
  40b0f8:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b0fc:	ldr	x8, [x22, #976]
  40b100:	b	40b0b4 <tigetstr@plt+0x8a94>
  40b104:	ldp	x8, x9, [x24]
  40b108:	add	x10, x8, #0x2
  40b10c:	cmp	x10, x9
  40b110:	b.ls	40b1a8 <tigetstr@plt+0x8b88>  // b.plast
  40b114:	ldr	x0, [x21]
  40b118:	add	x8, x8, x9
  40b11c:	add	x1, x8, #0x402
  40b120:	str	x1, [x21, #16]
  40b124:	bl	4021e0 <_nc_doalloc@plt>
  40b128:	str	x0, [x21]
  40b12c:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b130:	ldr	x8, [x22, #976]
  40b134:	b	40b1ac <tigetstr@plt+0x8b8c>
  40b138:	ldur	x8, [x29, #-16]
  40b13c:	mov	w28, wzr
  40b140:	mov	w9, #0x1                   	// #1
  40b144:	stur	w9, [x29, #-16]
  40b148:	cmp	w8, #0x32
  40b14c:	cset	w8, gt
  40b150:	and	w8, w8, w25
  40b154:	tbnz	w8, #0, 40ab28 <tigetstr@plt+0x8508>
  40b158:	ldrb	w8, [x20]
  40b15c:	mov	w28, wzr
  40b160:	stur	wzr, [x29, #-16]
  40b164:	cbz	w8, 40ab28 <tigetstr@plt+0x8508>
  40b168:	cmp	w8, #0x25
  40b16c:	stur	w28, [x29, #-16]
  40b170:	b.eq	40ab28 <tigetstr@plt+0x8508>  // b.none
  40b174:	ldp	x8, x9, [x24]
  40b178:	add	x10, x8, #0x2
  40b17c:	cmp	x10, x9
  40b180:	b.ls	40b1c0 <tigetstr@plt+0x8ba0>  // b.plast
  40b184:	ldr	x0, [x21]
  40b188:	add	x8, x8, x9
  40b18c:	add	x1, x8, #0x402
  40b190:	str	x1, [x21, #16]
  40b194:	bl	4021e0 <_nc_doalloc@plt>
  40b198:	str	x0, [x21]
  40b19c:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b1a0:	ldr	x8, [x22, #976]
  40b1a4:	b	40b1c4 <tigetstr@plt+0x8ba4>
  40b1a8:	ldr	x0, [x23, #968]
  40b1ac:	mov	w28, wzr
  40b1b0:	mov	w9, #0x25                  	// #37
  40b1b4:	stur	wzr, [x29, #-16]
  40b1b8:	strh	w9, [x0, x8]
  40b1bc:	b	40ad38 <tigetstr@plt+0x8718>
  40b1c0:	ldr	x0, [x23, #968]
  40b1c4:	mov	w9, #0xa                   	// #10
  40b1c8:	strh	w9, [x0, x8]
  40b1cc:	ldp	x9, x8, [x21]
  40b1d0:	mov	w28, wzr
  40b1d4:	stur	wzr, [x29, #-16]
  40b1d8:	add	x8, x8, #0x1
  40b1dc:	str	x8, [x21, #8]
  40b1e0:	strb	wzr, [x9, x8]
  40b1e4:	ldur	w8, [x29, #-4]
  40b1e8:	tbnz	w8, #31, 40ab28 <tigetstr@plt+0x8508>
  40b1ec:	ldur	w25, [x29, #-20]
  40b1f0:	mov	w19, #0x9                   	// #9
  40b1f4:	b	40b218 <tigetstr@plt+0x8bf8>
  40b1f8:	ldr	x0, [x23, #968]
  40b1fc:	strh	w19, [x0, x8]
  40b200:	ldp	x9, x8, [x21]
  40b204:	subs	w25, w25, #0x1
  40b208:	add	x8, x8, #0x1
  40b20c:	str	x8, [x21, #8]
  40b210:	strb	wzr, [x9, x8]
  40b214:	b.eq	40b24c <tigetstr@plt+0x8c2c>  // b.none
  40b218:	ldp	x8, x9, [x24]
  40b21c:	add	x10, x8, #0x2
  40b220:	cmp	x10, x9
  40b224:	b.ls	40b1f8 <tigetstr@plt+0x8bd8>  // b.plast
  40b228:	ldr	x0, [x21]
  40b22c:	add	x8, x8, x9
  40b230:	add	x1, x8, #0x402
  40b234:	str	x1, [x21, #16]
  40b238:	bl	4021e0 <_nc_doalloc@plt>
  40b23c:	str	x0, [x21]
  40b240:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b244:	ldr	x8, [x22, #976]
  40b248:	b	40b1fc <tigetstr@plt+0x8bdc>
  40b24c:	mov	w28, wzr
  40b250:	stur	wzr, [x29, #-16]
  40b254:	b	40ab28 <tigetstr@plt+0x8508>
  40b258:	ldr	x0, [x23, #968]
  40b25c:	mov	w9, #0xa                   	// #10
  40b260:	strh	w9, [x0, x8]
  40b264:	ldp	x9, x8, [x21]
  40b268:	mov	w28, wzr
  40b26c:	add	x8, x8, #0x1
  40b270:	str	x8, [x21, #8]
  40b274:	strb	wzr, [x9, x8]
  40b278:	ldur	w8, [x29, #-4]
  40b27c:	tbnz	w8, #31, 40ab28 <tigetstr@plt+0x8508>
  40b280:	ldur	w25, [x29, #-20]
  40b284:	mov	w19, #0x9                   	// #9
  40b288:	b	40b2ac <tigetstr@plt+0x8c8c>
  40b28c:	ldr	x0, [x23, #968]
  40b290:	strh	w19, [x0, x8]
  40b294:	ldp	x9, x8, [x21]
  40b298:	subs	w25, w25, #0x1
  40b29c:	add	x8, x8, #0x1
  40b2a0:	str	x8, [x21, #8]
  40b2a4:	strb	wzr, [x9, x8]
  40b2a8:	b.eq	40b2e0 <tigetstr@plt+0x8cc0>  // b.none
  40b2ac:	ldp	x8, x9, [x24]
  40b2b0:	add	x10, x8, #0x2
  40b2b4:	cmp	x10, x9
  40b2b8:	b.ls	40b28c <tigetstr@plt+0x8c6c>  // b.plast
  40b2bc:	ldr	x0, [x21]
  40b2c0:	add	x8, x8, x9
  40b2c4:	add	x1, x8, #0x402
  40b2c8:	str	x1, [x21, #16]
  40b2cc:	bl	4021e0 <_nc_doalloc@plt>
  40b2d0:	str	x0, [x21]
  40b2d4:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b2d8:	ldr	x8, [x22, #976]
  40b2dc:	b	40b290 <tigetstr@plt+0x8c70>
  40b2e0:	mov	w28, wzr
  40b2e4:	b	40ab28 <tigetstr@plt+0x8508>
  40b2e8:	sub	x20, x20, #0x1
  40b2ec:	mov	x0, x20
  40b2f0:	ldp	x20, x19, [sp, #128]
  40b2f4:	ldp	x22, x21, [sp, #112]
  40b2f8:	ldp	x24, x23, [sp, #96]
  40b2fc:	ldp	x26, x25, [sp, #80]
  40b300:	ldp	x28, x27, [sp, #64]
  40b304:	ldp	x29, x30, [sp, #48]
  40b308:	add	sp, sp, #0x90
  40b30c:	ret
  40b310:	ldp	x8, x9, [x21]
  40b314:	ldur	w25, [x29, #-4]
  40b318:	mov	w10, #0xa                   	// #10
  40b31c:	mov	w19, #0x9                   	// #9
  40b320:	add	x8, x9, x8
  40b324:	sturb	w10, [x8, #-1]
  40b328:	b	40b34c <tigetstr@plt+0x8d2c>
  40b32c:	ldr	x0, [x23, #968]
  40b330:	strh	w19, [x0, x8]
  40b334:	ldp	x9, x8, [x21]
  40b338:	subs	w25, w25, #0x1
  40b33c:	add	x8, x8, #0x1
  40b340:	str	x8, [x21, #8]
  40b344:	strb	wzr, [x9, x8]
  40b348:	b.eq	40b380 <tigetstr@plt+0x8d60>  // b.none
  40b34c:	ldp	x8, x9, [x24]
  40b350:	add	x10, x8, #0x2
  40b354:	cmp	x10, x9
  40b358:	b.ls	40b32c <tigetstr@plt+0x8d0c>  // b.plast
  40b35c:	ldr	x0, [x21]
  40b360:	add	x8, x8, x9
  40b364:	add	x1, x8, #0x402
  40b368:	str	x1, [x21, #16]
  40b36c:	bl	4021e0 <_nc_doalloc@plt>
  40b370:	str	x0, [x21]
  40b374:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b378:	ldr	x8, [x22, #976]
  40b37c:	b	40b330 <tigetstr@plt+0x8d10>
  40b380:	ldp	x8, x9, [x24]
  40b384:	add	x10, x8, #0x2
  40b388:	cmp	x10, x9
  40b38c:	b.ls	40b3b4 <tigetstr@plt+0x8d94>  // b.plast
  40b390:	ldr	x0, [x21]
  40b394:	add	x8, x8, x9
  40b398:	add	x1, x8, #0x402
  40b39c:	str	x1, [x21, #16]
  40b3a0:	bl	4021e0 <_nc_doalloc@plt>
  40b3a4:	str	x0, [x21]
  40b3a8:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b3ac:	ldr	x8, [x22, #976]
  40b3b0:	b	40b3b8 <tigetstr@plt+0x8d98>
  40b3b4:	ldr	x0, [x23, #968]
  40b3b8:	mov	w9, #0x25                  	// #37
  40b3bc:	strh	w9, [x0, x8]
  40b3c0:	ldp	x9, x8, [x21]
  40b3c4:	add	x8, x8, #0x1
  40b3c8:	str	x8, [x21, #8]
  40b3cc:	strb	wzr, [x9, x8]
  40b3d0:	ldp	x8, x9, [x21, #8]
  40b3d4:	add	x10, x8, #0x2
  40b3d8:	cmp	x10, x9
  40b3dc:	b.ls	40b404 <tigetstr@plt+0x8de4>  // b.plast
  40b3e0:	ldr	x0, [x21]
  40b3e4:	add	x8, x8, x9
  40b3e8:	add	x1, x8, #0x402
  40b3ec:	str	x1, [x21, #16]
  40b3f0:	bl	4021e0 <_nc_doalloc@plt>
  40b3f4:	str	x0, [x21]
  40b3f8:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b3fc:	ldr	x8, [x22, #976]
  40b400:	b	40b408 <tigetstr@plt+0x8de8>
  40b404:	ldr	x0, [x23, #968]
  40b408:	add	x0, x0, x8
  40b40c:	mov	w2, #0x2                   	// #2
  40b410:	mov	x1, x27
  40b414:	bl	402580 <strncpy@plt>
  40b418:	ldp	x9, x8, [x21]
  40b41c:	add	x8, x8, #0x1
  40b420:	str	x8, [x21, #8]
  40b424:	strb	wzr, [x9, x8]
  40b428:	ldrb	w8, [x20]
  40b42c:	cmp	w8, #0x25
  40b430:	b.ne	40b2ec <tigetstr@plt+0x8ccc>  // b.any
  40b434:	ldrb	w1, [x20, #1]
  40b438:	cbz	w1, 40b2ec <tigetstr@plt+0x8ccc>
  40b43c:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b440:	add	x0, x0, #0x428
  40b444:	mov	w2, #0x4                   	// #4
  40b448:	bl	4024f0 <memchr@plt>
  40b44c:	cbnz	x0, 40b2ec <tigetstr@plt+0x8ccc>
  40b450:	ldp	x9, x8, [x21]
  40b454:	mov	w10, #0xa                   	// #10
  40b458:	mov	w19, #0x9                   	// #9
  40b45c:	add	x11, x8, #0x1
  40b460:	str	x11, [x21, #8]
  40b464:	strb	w10, [x9, x8]
  40b468:	b	40b494 <tigetstr@plt+0x8e74>
  40b46c:	ldr	x0, [x23, #968]
  40b470:	strh	w19, [x0, x8]
  40b474:	ldp	x9, x8, [x21]
  40b478:	ldur	w10, [x29, #-4]
  40b47c:	add	x8, x8, #0x1
  40b480:	subs	w10, w10, #0x1
  40b484:	stur	w10, [x29, #-4]
  40b488:	str	x8, [x21, #8]
  40b48c:	strb	wzr, [x9, x8]
  40b490:	b.eq	40b2ec <tigetstr@plt+0x8ccc>  // b.none
  40b494:	ldp	x8, x9, [x24]
  40b498:	add	x10, x8, #0x2
  40b49c:	cmp	x10, x9
  40b4a0:	b.ls	40b46c <tigetstr@plt+0x8e4c>  // b.plast
  40b4a4:	ldr	x0, [x21]
  40b4a8:	add	x8, x8, x9
  40b4ac:	add	x1, x8, #0x402
  40b4b0:	str	x1, [x21, #16]
  40b4b4:	bl	4021e0 <_nc_doalloc@plt>
  40b4b8:	str	x0, [x21]
  40b4bc:	cbz	x0, 40b4c8 <tigetstr@plt+0x8ea8>
  40b4c0:	ldr	x8, [x22, #976]
  40b4c4:	b	40b470 <tigetstr@plt+0x8e50>
  40b4c8:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b4cc:	add	x0, x0, #0x3df
  40b4d0:	bl	40c8cc <tigetstr@plt+0xa2ac>
  40b4d4:	stp	x29, x30, [sp, #-96]!
  40b4d8:	stp	x28, x27, [sp, #16]
  40b4dc:	stp	x26, x25, [sp, #32]
  40b4e0:	stp	x24, x23, [sp, #48]
  40b4e4:	stp	x22, x21, [sp, #64]
  40b4e8:	stp	x20, x19, [sp, #80]
  40b4ec:	mov	x29, sp
  40b4f0:	sub	sp, sp, #0x10, lsl #12
  40b4f4:	sub	sp, sp, #0x90
  40b4f8:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  40b4fc:	ldr	w8, [x20, #844]
  40b500:	mov	x19, x0
  40b504:	cbz	w8, 40b6f8 <tigetstr@plt+0x90d8>
  40b508:	adrp	x9, 40e000 <tigetstr@plt+0xb9e0>
  40b50c:	adrp	x11, 411000 <tigetstr@plt+0xe9e0>
  40b510:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40b514:	add	x9, x9, #0xa7e
  40b518:	adrp	x10, 422000 <tigetstr@plt+0x1f9e0>
  40b51c:	add	x11, x11, #0x382
  40b520:	adrp	x12, 422000 <tigetstr@plt+0x1f9e0>
  40b524:	mov	w13, #0x1                   	// #1
  40b528:	add	x1, sp, #0x80
  40b52c:	add	x2, sp, #0x7c
  40b530:	mov	w3, #0x10000               	// #65536
  40b534:	mov	x0, x19
  40b538:	str	wzr, [sp, #124]
  40b53c:	str	x9, [x8, #704]
  40b540:	str	x11, [x10, #712]
  40b544:	strb	w13, [x12, #888]
  40b548:	bl	4023a0 <_nc_write_object@plt>
  40b54c:	cbnz	w0, 40c190 <tigetstr@plt+0x9b70>
  40b550:	ldrb	w8, [x20, #844]
  40b554:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  40b558:	tbz	w8, #0, 40b5dc <tigetstr@plt+0x8fbc>
  40b55c:	ldr	x8, [x21, #936]
  40b560:	cbz	x8, 40b578 <tigetstr@plt+0x8f58>
  40b564:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b568:	add	x0, x0, #0x382
  40b56c:	mov	w1, #0x1                   	// #1
  40b570:	mov	w2, #0x5                   	// #5
  40b574:	bl	40a364 <tigetstr@plt+0x7d44>
  40b578:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b57c:	add	x0, x0, #0x14f
  40b580:	mov	w1, #0x4                   	// #4
  40b584:	mov	w2, #0x5                   	// #5
  40b588:	bl	40a364 <tigetstr@plt+0x7d44>
  40b58c:	ldr	w8, [sp, #124]
  40b590:	cbz	w8, 40b5dc <tigetstr@plt+0x8fbc>
  40b594:	adrp	x19, 411000 <tigetstr@plt+0xe9e0>
  40b598:	mov	x22, xzr
  40b59c:	add	x23, sp, #0x80
  40b5a0:	add	x19, x19, #0x154
  40b5a4:	ldrb	w2, [x23, x22]
  40b5a8:	add	x0, sp, #0x2c
  40b5ac:	mov	x1, x19
  40b5b0:	bl	402180 <sprintf@plt>
  40b5b4:	add	x0, sp, #0x2c
  40b5b8:	bl	402110 <strlen@plt>
  40b5bc:	mov	x1, x0
  40b5c0:	add	x0, sp, #0x2c
  40b5c4:	mov	w2, #0x5                   	// #5
  40b5c8:	bl	40a364 <tigetstr@plt+0x7d44>
  40b5cc:	ldr	w8, [sp, #124]
  40b5d0:	add	x22, x22, #0x1
  40b5d4:	cmp	x22, x8
  40b5d8:	b.cc	40b5a4 <tigetstr@plt+0x8f84>  // b.lo, b.ul, b.last
  40b5dc:	ldrb	w8, [x20, #844]
  40b5e0:	tbz	w8, #1, 40c190 <tigetstr@plt+0x9b70>
  40b5e4:	ldr	x8, [x21, #936]
  40b5e8:	cbz	x8, 40b600 <tigetstr@plt+0x8fe0>
  40b5ec:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b5f0:	add	x0, x0, #0x382
  40b5f4:	mov	w1, #0x1                   	// #1
  40b5f8:	mov	w2, #0x5                   	// #5
  40b5fc:	bl	40a364 <tigetstr@plt+0x7d44>
  40b600:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b604:	add	x0, x0, #0x159
  40b608:	mov	w1, #0x4                   	// #4
  40b60c:	mov	w2, #0x5                   	// #5
  40b610:	bl	40a364 <tigetstr@plt+0x7d44>
  40b614:	ldr	w8, [sp, #124]
  40b618:	cbz	w8, 40c190 <tigetstr@plt+0x9b70>
  40b61c:	add	x8, sp, #0x2c
  40b620:	mov	w22, #0xaaab                	// #43691
  40b624:	adrp	x19, 411000 <tigetstr@plt+0xe9e0>
  40b628:	mov	x20, xzr
  40b62c:	mov	w21, wzr
  40b630:	movk	w22, #0xaaaa, lsl #16
  40b634:	add	x23, sp, #0x80
  40b638:	orr	x24, x8, #0x1
  40b63c:	orr	x25, x8, #0x2
  40b640:	add	x19, x19, #0x446
  40b644:	b	40b698 <tigetstr@plt+0x9078>
  40b648:	and	x9, x21, #0x3f
  40b64c:	and	x10, x8, #0x3f
  40b650:	orr	x8, x9, x8, lsr #6
  40b654:	ldrb	w8, [x19, x8]
  40b658:	ldrb	w9, [x19, x10]
  40b65c:	mov	w21, wzr
  40b660:	strb	w8, [sp, #44]
  40b664:	mov	x8, x25
  40b668:	strb	w9, [sp, #45]
  40b66c:	add	x0, sp, #0x2c
  40b670:	strb	wzr, [x8]
  40b674:	bl	402110 <strlen@plt>
  40b678:	mov	x1, x0
  40b67c:	add	x0, sp, #0x2c
  40b680:	mov	w2, #0x5                   	// #5
  40b684:	bl	40a364 <tigetstr@plt+0x7d44>
  40b688:	ldr	w8, [sp, #124]
  40b68c:	add	x20, x20, #0x1
  40b690:	cmp	x20, x8
  40b694:	b.cs	40b7dc <tigetstr@plt+0x91bc>  // b.hs, b.nlast
  40b698:	and	x8, x20, #0xffffffff
  40b69c:	mul	x8, x8, x22
  40b6a0:	lsr	x8, x8, #33
  40b6a4:	sub	w9, w8, w8, lsl #2
  40b6a8:	ldrb	w8, [x23, x20]
  40b6ac:	add	w9, w20, w9
  40b6b0:	cmp	w9, #0x2
  40b6b4:	b.eq	40b648 <tigetstr@plt+0x9028>  // b.none
  40b6b8:	cmp	w9, #0x1
  40b6bc:	b.eq	40b6d4 <tigetstr@plt+0x90b4>  // b.none
  40b6c0:	cbnz	w9, 40b6f0 <tigetstr@plt+0x90d0>
  40b6c4:	lsr	x9, x8, #2
  40b6c8:	ldrb	w9, [x19, x9]
  40b6cc:	lsl	w21, w8, #4
  40b6d0:	b	40b6e4 <tigetstr@plt+0x90c4>
  40b6d4:	and	x9, x21, #0x3f
  40b6d8:	orr	x9, x9, x8, lsr #4
  40b6dc:	ldrb	w9, [x19, x9]
  40b6e0:	lsl	w21, w8, #2
  40b6e4:	mov	x8, x24
  40b6e8:	strb	w9, [sp, #44]
  40b6ec:	b	40b66c <tigetstr@plt+0x904c>
  40b6f0:	add	x8, sp, #0x2c
  40b6f4:	b	40b66c <tigetstr@plt+0x904c>
  40b6f8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40b6fc:	ldr	w8, [x8, #856]
  40b700:	mov	x21, x4
  40b704:	mov	w23, w3
  40b708:	mov	w26, w2
  40b70c:	orr	w8, w8, #0x1
  40b710:	mov	w28, w1
  40b714:	cmp	w8, #0x3
  40b718:	b.ne	40b7c4 <tigetstr@plt+0x91a4>  // b.any
  40b71c:	ldr	x8, [x19, #32]
  40b720:	ldr	x0, [x8, #16]
  40b724:	add	x8, x0, #0x1
  40b728:	cmp	x8, #0x2
  40b72c:	b.cs	40b864 <tigetstr@plt+0x9244>  // b.hs, b.nlast
  40b730:	ldr	x8, [x19, #32]
  40b734:	ldr	x0, [x8, #824]
  40b738:	add	x8, x0, #0x1
  40b73c:	cmp	x8, #0x2
  40b740:	b.cs	40b898 <tigetstr@plt+0x9278>  // b.hs, b.nlast
  40b744:	ldr	x8, [x19, #32]
  40b748:	ldr	x9, [x8, #3152]
  40b74c:	add	x9, x9, #0x1
  40b750:	cmp	x9, #0x1
  40b754:	b.hi	40b778 <tigetstr@plt+0x9158>  // b.pmore
  40b758:	ldr	x9, [x8, #400]
  40b75c:	add	x10, x9, #0x1
  40b760:	cmp	x10, #0x2
  40b764:	b.cc	40b778 <tigetstr@plt+0x9158>  // b.lo, b.ul, b.last
  40b768:	str	x9, [x8, #3152]
  40b76c:	ldr	x8, [x19, #32]
  40b770:	str	xzr, [x8, #400]
  40b774:	ldr	x8, [x19, #32]
  40b778:	ldr	x9, [x8, #3160]
  40b77c:	add	x9, x9, #0x1
  40b780:	cmp	x9, #0x1
  40b784:	b.hi	40b798 <tigetstr@plt+0x9178>  // b.pmore
  40b788:	ldr	x9, [x8, #984]
  40b78c:	add	x10, x9, #0x1
  40b790:	cmp	x10, #0x2
  40b794:	b.cs	40bbd0 <tigetstr@plt+0x95b0>  // b.hs, b.nlast
  40b798:	ldr	x8, [x19, #24]
  40b79c:	ldr	w9, [x8, #132]
  40b7a0:	cmn	w9, #0x1
  40b7a4:	b.eq	40b83c <tigetstr@plt+0x921c>  // b.none
  40b7a8:	ldr	x8, [x19, #32]
  40b7ac:	ldr	x1, [x8, #824]
  40b7b0:	add	x8, x1, #0x1
  40b7b4:	cmp	x8, #0x2
  40b7b8:	b.cs	40b8cc <tigetstr@plt+0x92ac>  // b.hs, b.nlast
  40b7bc:	mov	w8, wzr
  40b7c0:	b	40b8e0 <tigetstr@plt+0x92c0>
  40b7c4:	adrp	x8, 411000 <tigetstr@plt+0xe9e0>
  40b7c8:	add	x8, x8, #0x16f
  40b7cc:	mov	w22, #0x1                   	// #1
  40b7d0:	str	x8, [sp, #24]
  40b7d4:	mov	w25, #0x1000                	// #4096
  40b7d8:	b	40b924 <tigetstr@plt+0x9304>
  40b7dc:	mov	w8, #0xaaab                	// #43691
  40b7e0:	movk	w8, #0xaaaa, lsl #16
  40b7e4:	umull	x8, w20, w8
  40b7e8:	lsr	x8, x8, #33
  40b7ec:	sub	w8, w8, w8, lsl #2
  40b7f0:	add	w8, w8, w20
  40b7f4:	cmp	w8, #0x2
  40b7f8:	b.eq	40bc00 <tigetstr@plt+0x95e0>  // b.none
  40b7fc:	cmp	w8, #0x1
  40b800:	b.ne	40c190 <tigetstr@plt+0x9b70>  // b.any
  40b804:	and	x8, x21, #0x3f
  40b808:	ldrb	w8, [x19, x8]
  40b80c:	add	x0, sp, #0x2c
  40b810:	strb	wzr, [sp, #45]
  40b814:	strb	w8, [sp, #44]
  40b818:	bl	402110 <strlen@plt>
  40b81c:	mov	x1, x0
  40b820:	add	x0, sp, #0x2c
  40b824:	mov	w2, #0x5                   	// #5
  40b828:	bl	40a364 <tigetstr@plt+0x7d44>
  40b82c:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b830:	add	x0, x0, #0x15e
  40b834:	mov	w1, #0x2                   	// #2
  40b838:	b	40bc34 <tigetstr@plt+0x9614>
  40b83c:	ldr	w9, [x8, #16]
  40b840:	cmn	w9, #0x1
  40b844:	b.eq	40b7a8 <tigetstr@plt+0x9188>  // b.none
  40b848:	ldr	x10, [x19, #32]
  40b84c:	ldr	x10, [x10, #288]
  40b850:	add	x10, x10, #0x1
  40b854:	cmp	x10, #0x2
  40b858:	b.cc	40b7a8 <tigetstr@plt+0x9188>  // b.lo, b.ul, b.last
  40b85c:	str	w9, [x8, #132]
  40b860:	b	40b7a8 <tigetstr@plt+0x9188>
  40b864:	mov	w1, #0x2a                  	// #42
  40b868:	bl	402480 <strchr@plt>
  40b86c:	cbz	x0, 40b730 <tigetstr@plt+0x9110>
  40b870:	add	x0, x0, #0x1
  40b874:	mov	w2, #0xa                   	// #10
  40b878:	mov	x1, xzr
  40b87c:	bl	402430 <strtol@plt>
  40b880:	lsl	w8, w0, #16
  40b884:	cbz	w8, 40b730 <tigetstr@plt+0x9110>
  40b888:	ldr	x9, [x19, #24]
  40b88c:	asr	w8, w8, #16
  40b890:	str	w8, [x9, #136]
  40b894:	b	40b730 <tigetstr@plt+0x9110>
  40b898:	mov	w1, #0x2a                  	// #42
  40b89c:	bl	402480 <strchr@plt>
  40b8a0:	cbz	x0, 40b744 <tigetstr@plt+0x9124>
  40b8a4:	add	x0, x0, #0x1
  40b8a8:	mov	w2, #0xa                   	// #10
  40b8ac:	mov	x1, xzr
  40b8b0:	bl	402430 <strtol@plt>
  40b8b4:	lsl	w8, w0, #16
  40b8b8:	cbz	w8, 40b744 <tigetstr@plt+0x9124>
  40b8bc:	ldr	x9, [x19, #24]
  40b8c0:	asr	w8, w8, #16
  40b8c4:	str	w8, [x9, #140]
  40b8c8:	b	40b744 <tigetstr@plt+0x9124>
  40b8cc:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b8d0:	add	x0, x0, #0x382
  40b8d4:	bl	402400 <strcmp@plt>
  40b8d8:	cmp	w0, #0x0
  40b8dc:	cset	w8, eq  // eq = none
  40b8e0:	ldr	x9, [x19, #16]
  40b8e4:	strb	w8, [x9, #41]
  40b8e8:	ldr	x8, [x19, #32]
  40b8ec:	ldr	x0, [x8, #112]
  40b8f0:	add	x8, x0, #0x1
  40b8f4:	cmp	x8, #0x2
  40b8f8:	b.cs	40bb50 <tigetstr@plt+0x9530>  // b.hs, b.nlast
  40b8fc:	ldr	x8, [x19, #32]
  40b900:	ldr	x0, [x8, #1072]
  40b904:	add	x8, x0, #0x1
  40b908:	cmp	x8, #0x2
  40b90c:	b.cs	40bb84 <tigetstr@plt+0x9564>  // b.hs, b.nlast
  40b910:	adrp	x8, 411000 <tigetstr@plt+0xe9e0>
  40b914:	add	x8, x8, #0x161
  40b918:	mov	w22, wzr
  40b91c:	str	x8, [sp, #24]
  40b920:	mov	w25, #0x3ff                 	// #1023
  40b924:	ldr	x8, [x19, #32]
  40b928:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40b92c:	mov	x0, x19
  40b930:	mov	x1, x21
  40b934:	ldr	x8, [x8, #1048]
  40b938:	mov	w2, wzr
  40b93c:	mov	w3, w28
  40b940:	mov	w4, w22
  40b944:	mov	w5, w23
  40b948:	add	x20, sp, #0x80
  40b94c:	str	x8, [x9, #960]
  40b950:	bl	408d48 <tigetstr@plt+0x6728>
  40b954:	str	w22, [sp, #40]
  40b958:	cbz	w26, 40ba78 <tigetstr@plt+0x9458>
  40b95c:	cmp	w0, w25
  40b960:	b.le	40ba78 <tigetstr@plt+0x9458>
  40b964:	ldp	q0, q2, [x19]
  40b968:	stp	q0, q2, [sp, #128]
  40b96c:	ldr	x8, [x19, #64]
  40b970:	ldp	q1, q0, [x19, #32]
  40b974:	str	x8, [x20, #64]
  40b978:	str	q0, [x20, #48]
  40b97c:	str	q1, [sp, #160]
  40b980:	cbnz	w28, 40b998 <tigetstr@plt+0x9378>
  40b984:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40b988:	add	x0, x0, #0x178
  40b98c:	mov	w1, w25
  40b990:	bl	4025a0 <printf@plt>
  40b994:	mov	w28, #0x1                   	// #1
  40b998:	mov	x0, x19
  40b99c:	mov	x1, x21
  40b9a0:	mov	w2, wzr
  40b9a4:	mov	w3, w28
  40b9a8:	mov	w4, w22
  40b9ac:	mov	w5, w23
  40b9b0:	bl	408d48 <tigetstr@plt+0x6728>
  40b9b4:	cmp	w0, w25
  40b9b8:	b.le	40c190 <tigetstr@plt+0x9b70>
  40b9bc:	ldrh	w9, [x19, #60]
  40b9c0:	cmp	w9, #0x19f
  40b9c4:	b.cc	40bbc8 <tigetstr@plt+0x95a8>  // b.lo, b.ul, b.last
  40b9c8:	adrp	x26, 411000 <tigetstr@plt+0xe9e0>
  40b9cc:	mov	w8, wzr
  40b9d0:	mov	w20, #0x19e                 	// #414
  40b9d4:	add	x26, x26, #0x1be
  40b9d8:	b	40ba14 <tigetstr@plt+0x93f4>
  40b9dc:	mov	x0, x19
  40b9e0:	mov	x1, x21
  40b9e4:	mov	w2, wzr
  40b9e8:	mov	w3, w28
  40b9ec:	mov	w4, w22
  40b9f0:	mov	w5, w23
  40b9f4:	bl	408d48 <tigetstr@plt+0x6728>
  40b9f8:	cmp	w0, w25
  40b9fc:	b.le	40bc40 <tigetstr@plt+0x9620>
  40ba00:	ldrh	w9, [x19, #60]
  40ba04:	mov	w8, #0x1                   	// #1
  40ba08:	add	x20, x20, #0x1
  40ba0c:	cmp	x20, w9, uxth
  40ba10:	b.cs	40bc44 <tigetstr@plt+0x9624>  // b.hs, b.nlast
  40ba14:	ldr	x10, [x19, #32]
  40ba18:	ldr	x11, [x10, x20, lsl #3]
  40ba1c:	add	x11, x11, #0x1
  40ba20:	cmp	x11, #0x2
  40ba24:	b.cc	40ba08 <tigetstr@plt+0x93e8>  // b.lo, b.ul, b.last
  40ba28:	ldrh	w8, [x19, #66]
  40ba2c:	ldrh	w11, [x19, #64]
  40ba30:	ldrh	w12, [x19, #62]
  40ba34:	ldr	x13, [x19, #48]
  40ba38:	add	w8, w8, w11
  40ba3c:	add	w8, w8, w12
  40ba40:	sub	w8, w8, w9, uxth
  40ba44:	add	w8, w20, w8
  40ba48:	sbfiz	x8, x8, #3, #32
  40ba4c:	ldr	x27, [x13, x8]
  40ba50:	str	xzr, [x10, #1048]
  40ba54:	mov	x0, x27
  40ba58:	bl	402110 <strlen@plt>
  40ba5c:	cmp	x0, #0x2
  40ba60:	b.hi	40b9dc <tigetstr@plt+0x93bc>  // b.pmore
  40ba64:	mov	x0, x26
  40ba68:	mov	x1, x27
  40ba6c:	mov	w2, w25
  40ba70:	bl	4025a0 <printf@plt>
  40ba74:	b	40b9dc <tigetstr@plt+0x93bc>
  40ba78:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40ba7c:	ldr	w8, [x8, #852]
  40ba80:	cbz	w8, 40c190 <tigetstr@plt+0x9b70>
  40ba84:	ldp	q0, q2, [x19]
  40ba88:	add	x10, sp, #0x80
  40ba8c:	stp	q0, q2, [sp, #128]
  40ba90:	ldr	x8, [x19, #64]
  40ba94:	ldp	q1, q0, [x19, #32]
  40ba98:	str	x8, [x20, #64]
  40ba9c:	str	q0, [x20, #48]
  40baa0:	str	q1, [sp, #160]
  40baa4:	ldr	x20, [x19, #32]
  40baa8:	ldr	x9, [x20, #1168]
  40baac:	add	x8, x9, #0x1
  40bab0:	cmp	x8, #0x2
  40bab4:	b.cc	40bb3c <tigetstr@plt+0x951c>  // b.lo, b.ul, b.last
  40bab8:	ldrb	w8, [x9]
  40babc:	mov	x26, x21
  40bac0:	cbz	w8, 40bb1c <tigetstr@plt+0x94fc>
  40bac4:	adrp	x24, 40e000 <tigetstr@plt+0xb9e0>
  40bac8:	add	x21, x9, #0x2
  40bacc:	add	x24, x24, #0x5ae
  40bad0:	b	40badc <tigetstr@plt+0x94bc>
  40bad4:	ldrb	w8, [x21], #2
  40bad8:	cbz	w8, 40bb1c <tigetstr@plt+0x94fc>
  40badc:	ldurb	w22, [x21, #-1]
  40bae0:	cbz	w22, 40bb1c <tigetstr@plt+0x94fc>
  40bae4:	and	w25, w8, #0xff
  40bae8:	mov	w2, #0xc                   	// #12
  40baec:	mov	x0, x24
  40baf0:	mov	w1, w25
  40baf4:	bl	4024f0 <memchr@plt>
  40baf8:	cmp	w25, w22
  40bafc:	b.eq	40bad4 <tigetstr@plt+0x94b4>  // b.none
  40bb00:	cbz	x0, 40bad4 <tigetstr@plt+0x94b4>
  40bb04:	str	xzr, [x20, #200]
  40bb08:	ldr	x8, [x19, #32]
  40bb0c:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40bb10:	add	x0, x0, #0x491
  40bb14:	str	xzr, [x8, #304]
  40bb18:	bl	4023e0 <puts@plt>
  40bb1c:	ldr	w4, [sp, #40]
  40bb20:	mov	x0, x19
  40bb24:	mov	x1, x26
  40bb28:	mov	w2, wzr
  40bb2c:	mov	w3, w28
  40bb30:	mov	w5, w23
  40bb34:	bl	408d48 <tigetstr@plt+0x6728>
  40bb38:	add	x10, sp, #0x80
  40bb3c:	ldr	q0, [sp, #128]
  40bb40:	str	q0, [x19]
  40bb44:	ldr	x8, [x10, #64]
  40bb48:	ldr	q0, [x10, #48]
  40bb4c:	b	40c180 <tigetstr@plt+0x9b60>
  40bb50:	mov	w1, #0x2a                  	// #42
  40bb54:	bl	402480 <strchr@plt>
  40bb58:	cbz	x0, 40b8fc <tigetstr@plt+0x92dc>
  40bb5c:	add	x0, x0, #0x1
  40bb60:	mov	w2, #0xa                   	// #10
  40bb64:	mov	x1, xzr
  40bb68:	bl	402430 <strtol@plt>
  40bb6c:	lsl	w8, w0, #16
  40bb70:	cbz	w8, 40b8fc <tigetstr@plt+0x92dc>
  40bb74:	ldr	x9, [x19, #24]
  40bb78:	asr	w8, w8, #16
  40bb7c:	str	w8, [x9, #144]
  40bb80:	b	40b8fc <tigetstr@plt+0x92dc>
  40bb84:	mov	w1, #0x2a                  	// #42
  40bb88:	bl	402480 <strchr@plt>
  40bb8c:	cbz	x0, 40b910 <tigetstr@plt+0x92f0>
  40bb90:	add	x0, x0, #0x1
  40bb94:	mov	w2, #0xa                   	// #10
  40bb98:	mov	x1, xzr
  40bb9c:	bl	402430 <strtol@plt>
  40bba0:	lsl	w8, w0, #16
  40bba4:	cbz	w8, 40b910 <tigetstr@plt+0x92f0>
  40bba8:	ldr	x9, [x19, #24]
  40bbac:	adrp	x10, 411000 <tigetstr@plt+0xe9e0>
  40bbb0:	mov	w22, wzr
  40bbb4:	asr	w8, w8, #16
  40bbb8:	add	x10, x10, #0x161
  40bbbc:	str	x10, [sp, #24]
  40bbc0:	str	w8, [x9, #148]
  40bbc4:	b	40b920 <tigetstr@plt+0x9300>
  40bbc8:	mov	w8, wzr
  40bbcc:	b	40bc44 <tigetstr@plt+0x9624>
  40bbd0:	ldr	x10, [x8, #976]
  40bbd4:	add	x10, x10, #0x1
  40bbd8:	cmp	x10, #0x1
  40bbdc:	b.hi	40b798 <tigetstr@plt+0x9178>  // b.pmore
  40bbe0:	ldr	x10, [x8, #992]
  40bbe4:	add	x10, x10, #0x1
  40bbe8:	cmp	x10, #0x1
  40bbec:	b.hi	40b798 <tigetstr@plt+0x9178>  // b.pmore
  40bbf0:	str	x9, [x8, #3160]
  40bbf4:	ldr	x8, [x19, #32]
  40bbf8:	str	xzr, [x8, #984]
  40bbfc:	b	40b798 <tigetstr@plt+0x9178>
  40bc00:	and	x8, x21, #0x3f
  40bc04:	ldrb	w8, [x19, x8]
  40bc08:	add	x0, sp, #0x2c
  40bc0c:	strb	wzr, [sp, #45]
  40bc10:	strb	w8, [sp, #44]
  40bc14:	bl	402110 <strlen@plt>
  40bc18:	mov	x1, x0
  40bc1c:	add	x0, sp, #0x2c
  40bc20:	mov	w2, #0x5                   	// #5
  40bc24:	bl	40a364 <tigetstr@plt+0x7d44>
  40bc28:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40bc2c:	add	x0, x0, #0x14d
  40bc30:	mov	w1, #0x1                   	// #1
  40bc34:	mov	w2, #0x5                   	// #5
  40bc38:	bl	40a364 <tigetstr@plt+0x7d44>
  40bc3c:	b	40c190 <tigetstr@plt+0x9b70>
  40bc40:	mov	w8, #0x1                   	// #1
  40bc44:	ldr	x20, [x19, #32]
  40bc48:	ldr	x9, [x20, #1048]
  40bc4c:	add	x9, x9, #0x1
  40bc50:	cmp	x9, #0x2
  40bc54:	b.cs	40bc64 <tigetstr@plt+0x9644>  // b.hs, b.nlast
  40bc58:	tbnz	w8, #0, 40bc78 <tigetstr@plt+0x9658>
  40bc5c:	mov	w8, wzr
  40bc60:	b	40bca8 <tigetstr@plt+0x9688>
  40bc64:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40bc68:	add	x0, x0, #0x1eb
  40bc6c:	mov	w1, w25
  40bc70:	str	xzr, [x20, #1048]
  40bc74:	bl	4025a0 <printf@plt>
  40bc78:	mov	x0, x19
  40bc7c:	mov	x1, x21
  40bc80:	mov	w2, wzr
  40bc84:	mov	w3, w28
  40bc88:	mov	w4, w22
  40bc8c:	mov	w5, w23
  40bc90:	bl	408d48 <tigetstr@plt+0x6728>
  40bc94:	cmp	w0, w25
  40bc98:	add	x20, sp, #0x80
  40bc9c:	b.le	40bd4c <tigetstr@plt+0x972c>
  40bca0:	ldr	x20, [x19, #32]
  40bca4:	mov	w8, #0x1                   	// #1
  40bca8:	ldr	x9, [x20, #1168]
  40bcac:	add	x10, x9, #0x1
  40bcb0:	cmp	x10, #0x2
  40bcb4:	b.cs	40bcc4 <tigetstr@plt+0x96a4>  // b.hs, b.nlast
  40bcb8:	add	x20, sp, #0x80
  40bcbc:	cbnz	w8, 40bd4c <tigetstr@plt+0x972c>
  40bcc0:	b	40bd70 <tigetstr@plt+0x9750>
  40bcc4:	ldrb	w8, [x9]
  40bcc8:	cbz	w8, 40bd34 <tigetstr@plt+0x9714>
  40bccc:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  40bcd0:	mov	x24, x21
  40bcd4:	add	x21, x9, #0x2
  40bcd8:	add	x26, x26, #0x5ae
  40bcdc:	b	40bce8 <tigetstr@plt+0x96c8>
  40bce0:	ldrb	w8, [x21], #2
  40bce4:	cbz	w8, 40bd2c <tigetstr@plt+0x970c>
  40bce8:	ldurb	w22, [x21, #-1]
  40bcec:	cbz	w22, 40bd2c <tigetstr@plt+0x970c>
  40bcf0:	and	w27, w8, #0xff
  40bcf4:	mov	w2, #0xc                   	// #12
  40bcf8:	mov	x0, x26
  40bcfc:	mov	w1, w27
  40bd00:	bl	4024f0 <memchr@plt>
  40bd04:	cmp	w27, w22
  40bd08:	b.eq	40bce0 <tigetstr@plt+0x96c0>  // b.none
  40bd0c:	cbz	x0, 40bce0 <tigetstr@plt+0x96c0>
  40bd10:	str	xzr, [x20, #200]
  40bd14:	ldr	x8, [x19, #32]
  40bd18:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40bd1c:	add	x0, x0, #0x491
  40bd20:	str	xzr, [x8, #304]
  40bd24:	bl	4023e0 <puts@plt>
  40bd28:	ldr	x20, [x19, #32]
  40bd2c:	ldr	w22, [sp, #40]
  40bd30:	mov	x21, x24
  40bd34:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40bd38:	add	x0, x0, #0x219
  40bd3c:	mov	w1, w25
  40bd40:	str	xzr, [x20, #1168]
  40bd44:	bl	4025a0 <printf@plt>
  40bd48:	add	x20, sp, #0x80
  40bd4c:	mov	x0, x19
  40bd50:	mov	x1, x21
  40bd54:	mov	w2, wzr
  40bd58:	mov	w3, w28
  40bd5c:	mov	w4, w22
  40bd60:	mov	w5, w23
  40bd64:	bl	408d48 <tigetstr@plt+0x6728>
  40bd68:	cmp	w0, w25
  40bd6c:	b.le	40c160 <tigetstr@plt+0x9b40>
  40bd70:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40bd74:	ldr	w8, [x9, #852]
  40bd78:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40bd7c:	add	x0, x0, #0x248
  40bd80:	mov	w1, w25
  40bd84:	str	w8, [sp, #12]
  40bd88:	mov	w8, #0x4                   	// #4
  40bd8c:	str	w8, [x9, #852]
  40bd90:	bl	4025a0 <printf@plt>
  40bd94:	mov	x0, x19
  40bd98:	mov	x1, x21
  40bd9c:	mov	w2, wzr
  40bda0:	mov	w3, w28
  40bda4:	mov	w4, w22
  40bda8:	mov	w5, w23
  40bdac:	bl	408d48 <tigetstr@plt+0x6728>
  40bdb0:	subs	w8, w0, w25
  40bdb4:	str	w0, [sp, #16]
  40bdb8:	str	w28, [sp, #36]
  40bdbc:	str	w23, [sp, #8]
  40bdc0:	str	x21, [sp]
  40bdc4:	b.le	40bf88 <tigetstr@plt+0x9968>
  40bdc8:	str	w8, [sp, #20]
  40bdcc:	adrp	x20, 421000 <tigetstr@plt+0x1e9e0>
  40bdd0:	ldr	x20, [x20, #4000]
  40bdd4:	adrp	x23, 40f000 <tigetstr@plt+0xc9e0>
  40bdd8:	adrp	x21, 410000 <tigetstr@plt+0xd9e0>
  40bddc:	mov	w26, wzr
  40bde0:	mov	w27, wzr
  40bde4:	add	x23, x23, #0x3dc
  40bde8:	add	x21, x21, #0xe70
  40bdec:	b	40be1c <tigetstr@plt+0x97fc>
  40bdf0:	str	xzr, [x8]
  40bdf4:	bl	402110 <strlen@plt>
  40bdf8:	ldr	w8, [sp, #20]
  40bdfc:	add	w26, w26, #0x1
  40be00:	sub	w8, w8, w0
  40be04:	subs	w8, w8, #0x5
  40be08:	str	w8, [sp, #20]
  40be0c:	b.mi	40bf44 <tigetstr@plt+0x9924>  // b.first
  40be10:	add	w27, w27, #0x1
  40be14:	cmp	w27, #0xb
  40be18:	b.eq	40bf44 <tigetstr@plt+0x9924>  // b.none
  40be1c:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40be20:	add	x0, sp, #0x2c
  40be24:	add	x1, x1, #0x487
  40be28:	mov	w2, w27
  40be2c:	bl	402180 <sprintf@plt>
  40be30:	ldrh	w24, [x19, #60]
  40be34:	cbz	x24, 40bef0 <tigetstr@plt+0x98d0>
  40be38:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40be3c:	ldr	w28, [x8, #852]
  40be40:	mov	x22, xzr
  40be44:	b	40be64 <tigetstr@plt+0x9844>
  40be48:	ldr	x1, [x20, x22, lsl #3]
  40be4c:	add	x0, sp, #0x2c
  40be50:	bl	402400 <strcmp@plt>
  40be54:	cbz	w0, 40bef8 <tigetstr@plt+0x98d8>
  40be58:	add	x22, x22, #0x1
  40be5c:	cmp	x24, x22
  40be60:	b.eq	40bf0c <tigetstr@plt+0x98ec>  // b.none
  40be64:	cmp	w28, #0x4
  40be68:	b.hi	40be58 <tigetstr@plt+0x9838>  // b.pmore
  40be6c:	mov	w8, w28
  40be70:	adr	x9, 40be48 <tigetstr@plt+0x9828>
  40be74:	ldrb	w10, [x23, x8]
  40be78:	add	x9, x9, x10, lsl #2
  40be7c:	br	x9
  40be80:	cmp	w22, #0x91
  40be84:	b.cs	40be58 <tigetstr@plt+0x9838>  // b.hs, b.nlast
  40be88:	b	40be48 <tigetstr@plt+0x9828>
  40be8c:	cmp	w22, #0x91
  40be90:	b.cc	40be48 <tigetstr@plt+0x9828>  // b.lo, b.ul, b.last
  40be94:	sub	w8, w22, #0xd8
  40be98:	cmp	w8, #0x35
  40be9c:	b.cc	40be48 <tigetstr@plt+0x9828>  // b.lo, b.ul, b.last
  40bea0:	sub	w8, w22, #0x93
  40bea4:	cmp	w8, #0xa
  40bea8:	b.hi	40be58 <tigetstr@plt+0x9838>  // b.pmore
  40beac:	mov	w9, #0x1                   	// #1
  40beb0:	lsl	w8, w9, w8
  40beb4:	mov	w9, #0x601                 	// #1537
  40beb8:	tst	w8, w9
  40bebc:	b.ne	40be48 <tigetstr@plt+0x9828>  // b.any
  40bec0:	b	40be58 <tigetstr@plt+0x9838>
  40bec4:	cmp	w22, #0x91
  40bec8:	b.cc	40be48 <tigetstr@plt+0x9828>  // b.lo, b.ul, b.last
  40becc:	sub	w8, w22, #0xd8
  40bed0:	cmp	w8, #0x35
  40bed4:	b.cs	40be58 <tigetstr@plt+0x9838>  // b.hs, b.nlast
  40bed8:	b	40be48 <tigetstr@plt+0x9828>
  40bedc:	cmp	w22, #0x19d
  40bee0:	b.hi	40be58 <tigetstr@plt+0x9838>  // b.pmore
  40bee4:	ldrb	w8, [x21, x22]
  40bee8:	cbnz	w8, 40be48 <tigetstr@plt+0x9828>
  40beec:	b	40be58 <tigetstr@plt+0x9838>
  40bef0:	mov	x0, xzr
  40bef4:	b	40bf14 <tigetstr@plt+0x98f4>
  40bef8:	ldr	x8, [x19, #32]
  40befc:	ldr	x0, [x8, x22, lsl #3]
  40bf00:	add	x8, x0, #0x1
  40bf04:	cmp	x8, #0x1
  40bf08:	b.hi	40bf10 <tigetstr@plt+0x98f0>  // b.pmore
  40bf0c:	mov	x0, xzr
  40bf10:	ldr	w28, [sp, #36]
  40bf14:	add	x8, x0, #0x1
  40bf18:	cmp	x8, #0x2
  40bf1c:	b.cc	40be10 <tigetstr@plt+0x97f0>  // b.lo, b.ul, b.last
  40bf20:	cbz	w24, 40be10 <tigetstr@plt+0x97f0>
  40bf24:	ldr	x8, [x19, #32]
  40bf28:	ldr	x9, [x8]
  40bf2c:	cmp	x9, x0
  40bf30:	b.eq	40bdf0 <tigetstr@plt+0x97d0>  // b.none
  40bf34:	subs	x24, x24, #0x1
  40bf38:	add	x8, x8, #0x8
  40bf3c:	b.ne	40bf28 <tigetstr@plt+0x9908>  // b.any
  40bf40:	b	40be10 <tigetstr@plt+0x97f0>
  40bf44:	ldr	w23, [sp, #8]
  40bf48:	ldr	x21, [sp]
  40bf4c:	ldr	w22, [sp, #40]
  40bf50:	add	x20, sp, #0x80
  40bf54:	cbz	w26, 40bf88 <tigetstr@plt+0x9968>
  40bf58:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40bf5c:	add	x0, x0, #0x290
  40bf60:	mov	w1, w25
  40bf64:	bl	4025a0 <printf@plt>
  40bf68:	mov	x0, x19
  40bf6c:	mov	x1, x21
  40bf70:	mov	w2, wzr
  40bf74:	mov	w3, w28
  40bf78:	mov	w4, w22
  40bf7c:	mov	w5, w23
  40bf80:	bl	408d48 <tigetstr@plt+0x6728>
  40bf84:	str	w0, [sp, #16]
  40bf88:	ldr	w24, [sp, #16]
  40bf8c:	subs	w8, w24, w25
  40bf90:	b.le	40c14c <tigetstr@plt+0x9b2c>
  40bf94:	str	w8, [sp, #20]
  40bf98:	adrp	x21, 421000 <tigetstr@plt+0x1e9e0>
  40bf9c:	ldr	x21, [x21, #4000]
  40bfa0:	adrp	x20, 40f000 <tigetstr@plt+0xc9e0>
  40bfa4:	adrp	x23, 410000 <tigetstr@plt+0xd9e0>
  40bfa8:	mov	w26, wzr
  40bfac:	mov	w8, #0x3c                  	// #60
  40bfb0:	add	x20, x20, #0x3e1
  40bfb4:	add	x23, x23, #0xe70
  40bfb8:	b	40bfc8 <tigetstr@plt+0x99a8>
  40bfbc:	ldr	w22, [sp, #40]
  40bfc0:	sub	w8, w28, #0x1
  40bfc4:	cbz	w28, 40c110 <tigetstr@plt+0x9af0>
  40bfc8:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40bfcc:	add	x0, sp, #0x2c
  40bfd0:	add	x1, x1, #0x48c
  40bfd4:	mov	w2, w8
  40bfd8:	mov	w28, w8
  40bfdc:	bl	402180 <sprintf@plt>
  40bfe0:	ldrh	w24, [x19, #60]
  40bfe4:	cbz	x24, 40c0b4 <tigetstr@plt+0x9a94>
  40bfe8:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40bfec:	ldr	w27, [x8, #852]
  40bff0:	mov	x22, xzr
  40bff4:	b	40c014 <tigetstr@plt+0x99f4>
  40bff8:	ldr	x1, [x21, x22, lsl #3]
  40bffc:	add	x0, sp, #0x2c
  40c000:	bl	402400 <strcmp@plt>
  40c004:	cbz	w0, 40c0a0 <tigetstr@plt+0x9a80>
  40c008:	add	x22, x22, #0x1
  40c00c:	cmp	x24, x22
  40c010:	b.eq	40c0b4 <tigetstr@plt+0x9a94>  // b.none
  40c014:	cmp	w27, #0x4
  40c018:	b.hi	40c008 <tigetstr@plt+0x99e8>  // b.pmore
  40c01c:	mov	w8, w27
  40c020:	adr	x9, 40bff8 <tigetstr@plt+0x99d8>
  40c024:	ldrb	w10, [x20, x8]
  40c028:	add	x9, x9, x10, lsl #2
  40c02c:	br	x9
  40c030:	cmp	w22, #0x91
  40c034:	b.cs	40c008 <tigetstr@plt+0x99e8>  // b.hs, b.nlast
  40c038:	b	40bff8 <tigetstr@plt+0x99d8>
  40c03c:	cmp	w22, #0x91
  40c040:	b.cc	40bff8 <tigetstr@plt+0x99d8>  // b.lo, b.ul, b.last
  40c044:	sub	w8, w22, #0xd8
  40c048:	cmp	w8, #0x35
  40c04c:	b.cc	40bff8 <tigetstr@plt+0x99d8>  // b.lo, b.ul, b.last
  40c050:	sub	w8, w22, #0x93
  40c054:	cmp	w8, #0xa
  40c058:	b.hi	40c008 <tigetstr@plt+0x99e8>  // b.pmore
  40c05c:	mov	w9, #0x1                   	// #1
  40c060:	lsl	w8, w9, w8
  40c064:	mov	w9, #0x601                 	// #1537
  40c068:	tst	w8, w9
  40c06c:	b.ne	40bff8 <tigetstr@plt+0x99d8>  // b.any
  40c070:	b	40c008 <tigetstr@plt+0x99e8>
  40c074:	cmp	w22, #0x91
  40c078:	b.cc	40bff8 <tigetstr@plt+0x99d8>  // b.lo, b.ul, b.last
  40c07c:	sub	w8, w22, #0xd8
  40c080:	cmp	w8, #0x35
  40c084:	b.cs	40c008 <tigetstr@plt+0x99e8>  // b.hs, b.nlast
  40c088:	b	40bff8 <tigetstr@plt+0x99d8>
  40c08c:	cmp	w22, #0x19d
  40c090:	b.hi	40c008 <tigetstr@plt+0x99e8>  // b.pmore
  40c094:	ldrb	w8, [x23, x22]
  40c098:	cbnz	w8, 40bff8 <tigetstr@plt+0x99d8>
  40c09c:	b	40c008 <tigetstr@plt+0x99e8>
  40c0a0:	ldr	x8, [x19, #32]
  40c0a4:	ldr	x0, [x8, x22, lsl #3]
  40c0a8:	add	x8, x0, #0x1
  40c0ac:	cmp	x8, #0x1
  40c0b0:	b.hi	40c0b8 <tigetstr@plt+0x9a98>  // b.pmore
  40c0b4:	mov	x0, xzr
  40c0b8:	add	x8, x0, #0x1
  40c0bc:	cmp	x8, #0x2
  40c0c0:	b.cc	40bfbc <tigetstr@plt+0x999c>  // b.lo, b.ul, b.last
  40c0c4:	cbz	w24, 40bfbc <tigetstr@plt+0x999c>
  40c0c8:	ldr	x8, [x19, #32]
  40c0cc:	ldr	x9, [x8]
  40c0d0:	cmp	x9, x0
  40c0d4:	b.eq	40c0e8 <tigetstr@plt+0x9ac8>  // b.none
  40c0d8:	subs	x24, x24, #0x1
  40c0dc:	add	x8, x8, #0x8
  40c0e0:	b.ne	40c0cc <tigetstr@plt+0x9aac>  // b.any
  40c0e4:	b	40bfbc <tigetstr@plt+0x999c>
  40c0e8:	str	xzr, [x8]
  40c0ec:	bl	402110 <strlen@plt>
  40c0f0:	ldr	w8, [sp, #20]
  40c0f4:	add	w26, w26, #0x1
  40c0f8:	sub	w8, w8, w0
  40c0fc:	subs	w8, w8, #0x5
  40c100:	b.mi	40c10c <tigetstr@plt+0x9aec>  // b.first
  40c104:	str	w8, [sp, #20]
  40c108:	b	40bfbc <tigetstr@plt+0x999c>
  40c10c:	ldr	w22, [sp, #40]
  40c110:	ldr	w24, [sp, #16]
  40c114:	add	x20, sp, #0x80
  40c118:	cbz	w26, 40c14c <tigetstr@plt+0x9b2c>
  40c11c:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40c120:	add	x0, x0, #0x2d6
  40c124:	mov	w1, w25
  40c128:	bl	4025a0 <printf@plt>
  40c12c:	ldr	x1, [sp]
  40c130:	ldr	w3, [sp, #36]
  40c134:	ldr	w5, [sp, #8]
  40c138:	mov	x0, x19
  40c13c:	mov	w2, wzr
  40c140:	mov	w4, w22
  40c144:	bl	408d48 <tigetstr@plt+0x6728>
  40c148:	mov	w24, w0
  40c14c:	cmp	w24, w25
  40c150:	b.gt	40c1b4 <tigetstr@plt+0x9b94>
  40c154:	ldr	w9, [sp, #12]
  40c158:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40c15c:	str	w9, [x8, #852]
  40c160:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40c164:	ldr	x8, [x8, #960]
  40c168:	ldr	x9, [x19, #32]
  40c16c:	str	x8, [x9, #1048]
  40c170:	ldr	q0, [sp, #128]
  40c174:	str	q0, [x19]
  40c178:	ldr	x8, [x20, #64]
  40c17c:	ldr	q0, [x20, #48]
  40c180:	ldp	q2, q1, [sp, #144]
  40c184:	str	x8, [x19, #64]
  40c188:	stp	q1, q0, [x19, #32]
  40c18c:	str	q2, [x19, #16]
  40c190:	add	sp, sp, #0x10, lsl #12
  40c194:	add	sp, sp, #0x90
  40c198:	ldp	x20, x19, [sp, #80]
  40c19c:	ldp	x22, x21, [sp, #64]
  40c1a0:	ldp	x24, x23, [sp, #48]
  40c1a4:	ldp	x26, x25, [sp, #32]
  40c1a8:	ldp	x28, x27, [sp, #16]
  40c1ac:	ldp	x29, x30, [sp], #96
  40c1b0:	ret
  40c1b4:	adrp	x8, 421000 <tigetstr@plt+0x1e9e0>
  40c1b8:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  40c1bc:	ldr	x8, [x8, #3856]
  40c1c0:	ldr	x9, [x9, #3968]
  40c1c4:	ldr	x0, [x19]
  40c1c8:	ldr	x20, [x8]
  40c1cc:	ldr	x21, [x9]
  40c1d0:	bl	402100 <_nc_first_name@plt>
  40c1d4:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c1d8:	mov	x3, x0
  40c1dc:	add	x1, x1, #0x322
  40c1e0:	mov	x0, x20
  40c1e4:	mov	x2, x21
  40c1e8:	mov	w4, w24
  40c1ec:	add	x20, sp, #0x80
  40c1f0:	bl	4025e0 <fprintf@plt>
  40c1f4:	ldr	x2, [sp, #24]
  40c1f8:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40c1fc:	add	x0, x0, #0x341
  40c200:	mov	w1, w24
  40c204:	bl	4025a0 <printf@plt>
  40c208:	b	40c154 <tigetstr@plt+0x9b34>
  40c20c:	stp	x29, x30, [sp, #-32]!
  40c210:	str	x28, [sp, #16]
  40c214:	mov	x29, sp
  40c218:	sub	sp, sp, #0x1, lsl #12
  40c21c:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40c220:	ldr	w8, [x8, #856]
  40c224:	mov	x3, x0
  40c228:	orr	w8, w8, #0x1
  40c22c:	cmp	w8, #0x3
  40c230:	b.ne	40c268 <tigetstr@plt+0x9c48>  // b.any
  40c234:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40c238:	ldr	x10, [x8, #936]
  40c23c:	cbz	x10, 40c268 <tigetstr@plt+0x9c48>
  40c240:	adrp	x9, 422000 <tigetstr@plt+0x1f9e0>
  40c244:	ldr	x11, [x9, #928]
  40c248:	sub	x10, x10, #0x1
  40c24c:	ldrb	w12, [x11, x10]
  40c250:	cmp	w12, #0x20
  40c254:	b.ne	40c268 <tigetstr@plt+0x9c48>  // b.any
  40c258:	str	x10, [x8, #936]
  40c25c:	strb	wzr, [x11, x10]
  40c260:	ldr	x10, [x8, #936]
  40c264:	cbnz	x10, 40c244 <tigetstr@plt+0x9c24>
  40c268:	adrp	x8, 411000 <tigetstr@plt+0xe9e0>
  40c26c:	adrp	x9, 411000 <tigetstr@plt+0xe9e0>
  40c270:	add	x8, x8, #0x38e
  40c274:	add	x9, x9, #0x389
  40c278:	tst	w1, #0x1
  40c27c:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c280:	csel	x2, x9, x8, ne  // ne = any
  40c284:	add	x1, x1, #0x384
  40c288:	mov	x0, sp
  40c28c:	bl	402180 <sprintf@plt>
  40c290:	mov	x0, sp
  40c294:	bl	402110 <strlen@plt>
  40c298:	mov	x1, x0
  40c29c:	mov	x0, sp
  40c2a0:	mov	w2, #0x5                   	// #5
  40c2a4:	bl	40a364 <tigetstr@plt+0x7d44>
  40c2a8:	add	sp, sp, #0x1, lsl #12
  40c2ac:	ldr	x28, [sp, #16]
  40c2b0:	ldp	x29, x30, [sp], #32
  40c2b4:	ret
  40c2b8:	stp	x29, x30, [sp, #-96]!
  40c2bc:	stp	x20, x19, [sp, #80]
  40c2c0:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  40c2c4:	stp	x22, x21, [sp, #64]
  40c2c8:	ldr	x21, [x19, #936]
  40c2cc:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  40c2d0:	stp	x28, x27, [sp, #16]
  40c2d4:	stp	x26, x25, [sp, #32]
  40c2d8:	stp	x24, x23, [sp, #48]
  40c2dc:	mov	x29, sp
  40c2e0:	cbz	x21, 40c3a0 <tigetstr@plt+0x9d80>
  40c2e4:	adrp	x8, 422000 <tigetstr@plt+0x1f9e0>
  40c2e8:	ldr	w8, [x8, #856]
  40c2ec:	ldr	x22, [x11, #928]
  40c2f0:	mov	w9, #0x3a                  	// #58
  40c2f4:	mov	w10, #0x2c                  	// #44
  40c2f8:	orr	w8, w8, #0x1
  40c2fc:	cmp	w8, #0x3
  40c300:	csel	w23, w10, w9, ne  // ne = any
  40c304:	cmp	w21, #0x2
  40c308:	b.lt	40c398 <tigetstr@plt+0x9d78>  // b.tstop
  40c30c:	cmp	w8, #0x3
  40c310:	and	x8, x21, #0xffffffff
  40c314:	sxtw	x27, w21
  40c318:	cset	w24, eq  // eq = none
  40c31c:	add	x25, x8, #0x1
  40c320:	sub	x26, x22, #0x1
  40c324:	b	40c344 <tigetstr@plt+0x9d24>
  40c328:	mov	x8, x28
  40c32c:	mov	x21, x8
  40c330:	str	x8, [x19, #936]
  40c334:	sub	x25, x25, #0x1
  40c338:	cmp	x25, #0x2
  40c33c:	mov	x27, x28
  40c340:	b.le	40c398 <tigetstr@plt+0x9d78>
  40c344:	ldrb	w20, [x26, x27]
  40c348:	sub	x28, x27, #0x1
  40c34c:	cmp	w20, #0xa
  40c350:	b.eq	40c334 <tigetstr@plt+0x9d14>  // b.none
  40c354:	bl	402410 <__ctype_b_loc@plt>
  40c358:	ldr	x8, [x0]
  40c35c:	cmp	w20, #0x5c
  40c360:	ldrh	w9, [x8, x20, lsl #1]
  40c364:	cset	w8, eq  // eq = none
  40c368:	tbnz	w9, #13, 40c328 <tigetstr@plt+0x9d08>
  40c36c:	and	w9, w8, w24
  40c370:	mov	x8, x28
  40c374:	tbnz	w9, #0, 40c32c <tigetstr@plt+0x9d0c>
  40c378:	cmp	w23, w20
  40c37c:	b.ne	40c398 <tigetstr@plt+0x9d78>  // b.any
  40c380:	sub	w8, w27, #0x2
  40c384:	ldrb	w8, [x22, w8, sxtw]
  40c388:	cmp	w8, #0x5c
  40c38c:	b.eq	40c398 <tigetstr@plt+0x9d78>  // b.none
  40c390:	and	x8, x27, #0xffffffff
  40c394:	b	40c32c <tigetstr@plt+0x9d0c>
  40c398:	adrp	x11, 422000 <tigetstr@plt+0x1f9e0>
  40c39c:	strb	wzr, [x22, x21]
  40c3a0:	ldr	x0, [x11, #928]
  40c3a4:	cbz	x0, 40c3c4 <tigetstr@plt+0x9da4>
  40c3a8:	adrp	x20, 421000 <tigetstr@plt+0x1e9e0>
  40c3ac:	ldr	x20, [x20, #3896]
  40c3b0:	ldr	x1, [x20]
  40c3b4:	bl	402130 <fputs@plt>
  40c3b8:	ldr	x1, [x20]
  40c3bc:	mov	w0, #0xa                   	// #10
  40c3c0:	bl	402190 <putc@plt>
  40c3c4:	ldr	w0, [x19, #936]
  40c3c8:	ldp	x20, x19, [sp, #80]
  40c3cc:	ldp	x22, x21, [sp, #64]
  40c3d0:	ldp	x24, x23, [sp, #48]
  40c3d4:	ldp	x26, x25, [sp, #32]
  40c3d8:	ldp	x28, x27, [sp, #16]
  40c3dc:	ldp	x29, x30, [sp], #96
  40c3e0:	ret
  40c3e4:	sub	sp, sp, #0x70
  40c3e8:	stp	x29, x30, [sp, #16]
  40c3ec:	stp	x28, x27, [sp, #32]
  40c3f0:	stp	x26, x25, [sp, #48]
  40c3f4:	stp	x24, x23, [sp, #64]
  40c3f8:	stp	x22, x21, [sp, #80]
  40c3fc:	stp	x20, x19, [sp, #96]
  40c400:	str	x0, [sp, #8]
  40c404:	adrp	x24, 421000 <tigetstr@plt+0x1e9e0>
  40c408:	ldr	x24, [x24, #3896]
  40c40c:	mov	w20, w2
  40c410:	mov	x19, x1
  40c414:	add	x29, sp, #0x10
  40c418:	tbnz	w2, #0, 40c434 <tigetstr@plt+0x9e14>
  40c41c:	ldr	x3, [x24]
  40c420:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40c424:	add	x0, x0, #0x392
  40c428:	mov	w1, #0x18                  	// #24
  40c42c:	mov	w2, #0x1                   	// #1
  40c430:	bl	402490 <fwrite@plt>
  40c434:	adrp	x23, 421000 <tigetstr@plt+0x1e9e0>
  40c438:	ldrh	w8, [x19, #56]
  40c43c:	ldr	x23, [x23, #3912]
  40c440:	adrp	x21, 422000 <tigetstr@plt+0x1f9e0>
  40c444:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  40c448:	cbz	w8, 40c508 <tigetstr@plt+0x9ee8>
  40c44c:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  40c450:	mov	x25, xzr
  40c454:	add	x26, x19, #0x30
  40c458:	add	x27, x27, #0x360
  40c45c:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  40c460:	b	40c480 <tigetstr@plt+0x9e60>
  40c464:	ldr	x3, [sp, #8]
  40c468:	mov	w0, wzr
  40c46c:	blr	x3
  40c470:	ldrh	w8, [x19, #56]
  40c474:	add	x25, x25, #0x1
  40c478:	cmp	x25, w8, uxth
  40c47c:	b.cs	40c508 <tigetstr@plt+0x9ee8>  // b.hs, b.nlast
  40c480:	ldr	w9, [x21, #892]
  40c484:	cmp	x25, #0x2b
  40c488:	b.hi	40c4a0 <tigetstr@plt+0x9e80>  // b.pmore
  40c48c:	cmp	w9, #0x1
  40c490:	b.eq	40c4a0 <tigetstr@plt+0x9e80>  // b.none
  40c494:	ldr	x10, [x28, #896]
  40c498:	ldr	w1, [x10, x25, lsl #2]
  40c49c:	b	40c4a4 <tigetstr@plt+0x9e84>
  40c4a0:	mov	w1, w25
  40c4a4:	cmp	w1, #0x2c
  40c4a8:	mov	w10, w1
  40c4ac:	mov	x11, x27
  40c4b0:	b.lt	40c4c8 <tigetstr@plt+0x9ea8>  // b.tstop
  40c4b4:	ldrh	w10, [x19, #62]
  40c4b8:	and	w11, w8, #0xffff
  40c4bc:	sub	w11, w1, w11
  40c4c0:	add	w10, w11, w10
  40c4c4:	mov	x11, x26
  40c4c8:	ldr	x11, [x11]
  40c4cc:	cmp	w9, #0x3
  40c4d0:	ldr	x2, [x11, w10, sxtw #3]
  40c4d4:	b.eq	40c464 <tigetstr@plt+0x9e44>  // b.none
  40c4d8:	ldr	w9, [x22, #856]
  40c4dc:	cmp	w9, #0x1
  40c4e0:	b.hi	40c464 <tigetstr@plt+0x9e44>  // b.pmore
  40c4e4:	ldrb	w9, [x23]
  40c4e8:	cbnz	w9, 40c464 <tigetstr@plt+0x9e44>
  40c4ec:	ldrb	w9, [x2]
  40c4f0:	cmp	w9, #0x4f
  40c4f4:	b.ne	40c464 <tigetstr@plt+0x9e44>  // b.any
  40c4f8:	ldrb	w9, [x2, #1]
  40c4fc:	cmp	w9, #0x54
  40c500:	b.ne	40c464 <tigetstr@plt+0x9e44>  // b.any
  40c504:	b	40c474 <tigetstr@plt+0x9e54>
  40c508:	tbnz	w20, #0, 40c524 <tigetstr@plt+0x9f04>
  40c50c:	ldr	x3, [x24]
  40c510:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40c514:	add	x0, x0, #0x3ab
  40c518:	mov	w1, #0x17                  	// #23
  40c51c:	mov	w2, #0x1                   	// #1
  40c520:	bl	402490 <fwrite@plt>
  40c524:	ldrh	w8, [x19, #58]
  40c528:	cbz	w8, 40c5f0 <tigetstr@plt+0x9fd0>
  40c52c:	adrp	x27, 422000 <tigetstr@plt+0x1f9e0>
  40c530:	mov	x25, xzr
  40c534:	add	x26, x19, #0x30
  40c538:	add	x27, x27, #0x368
  40c53c:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  40c540:	b	40c560 <tigetstr@plt+0x9f40>
  40c544:	ldr	x3, [sp, #8]
  40c548:	mov	w0, #0x1                   	// #1
  40c54c:	blr	x3
  40c550:	ldrh	w8, [x19, #58]
  40c554:	add	x25, x25, #0x1
  40c558:	cmp	x25, w8, uxth
  40c55c:	b.cs	40c5f0 <tigetstr@plt+0x9fd0>  // b.hs, b.nlast
  40c560:	ldr	w9, [x21, #892]
  40c564:	cmp	x25, #0x26
  40c568:	b.hi	40c580 <tigetstr@plt+0x9f60>  // b.pmore
  40c56c:	cmp	w9, #0x1
  40c570:	b.eq	40c580 <tigetstr@plt+0x9f60>  // b.none
  40c574:	ldr	x10, [x28, #904]
  40c578:	ldr	w1, [x10, x25, lsl #2]
  40c57c:	b	40c584 <tigetstr@plt+0x9f64>
  40c580:	mov	w1, w25
  40c584:	cmp	w1, #0x27
  40c588:	mov	w10, w1
  40c58c:	mov	x11, x27
  40c590:	b.lt	40c5b0 <tigetstr@plt+0x9f90>  // b.tstop
  40c594:	ldrh	w10, [x19, #64]
  40c598:	ldrh	w11, [x19, #62]
  40c59c:	and	w12, w8, #0xffff
  40c5a0:	sub	w12, w1, w12
  40c5a4:	add	w10, w12, w10
  40c5a8:	add	w10, w10, w11
  40c5ac:	mov	x11, x26
  40c5b0:	ldr	x11, [x11]
  40c5b4:	cmp	w9, #0x3
  40c5b8:	ldr	x2, [x11, w10, sxtw #3]
  40c5bc:	b.eq	40c544 <tigetstr@plt+0x9f24>  // b.none
  40c5c0:	ldr	w9, [x22, #856]
  40c5c4:	cmp	w9, #0x1
  40c5c8:	b.hi	40c544 <tigetstr@plt+0x9f24>  // b.pmore
  40c5cc:	ldrb	w9, [x23]
  40c5d0:	cbnz	w9, 40c544 <tigetstr@plt+0x9f24>
  40c5d4:	ldrb	w9, [x2]
  40c5d8:	cmp	w9, #0x4f
  40c5dc:	b.ne	40c544 <tigetstr@plt+0x9f24>  // b.any
  40c5e0:	ldrb	w9, [x2, #1]
  40c5e4:	cmp	w9, #0x54
  40c5e8:	b.ne	40c544 <tigetstr@plt+0x9f24>  // b.any
  40c5ec:	b	40c554 <tigetstr@plt+0x9f34>
  40c5f0:	tbnz	w20, #0, 40c60c <tigetstr@plt+0x9fec>
  40c5f4:	ldr	x3, [x24]
  40c5f8:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40c5fc:	add	x0, x0, #0x3c3
  40c600:	mov	w1, #0x17                  	// #23
  40c604:	mov	w2, #0x1                   	// #1
  40c608:	bl	402490 <fwrite@plt>
  40c60c:	ldrh	w8, [x19, #60]
  40c610:	cbz	w8, 40c6e0 <tigetstr@plt+0xa0c0>
  40c614:	adrp	x25, 422000 <tigetstr@plt+0x1f9e0>
  40c618:	mov	x20, xzr
  40c61c:	add	x24, x19, #0x30
  40c620:	add	x25, x25, #0x370
  40c624:	adrp	x26, 422000 <tigetstr@plt+0x1f9e0>
  40c628:	b	40c648 <tigetstr@plt+0xa028>
  40c62c:	ldr	x3, [sp, #8]
  40c630:	mov	w0, #0x2                   	// #2
  40c634:	blr	x3
  40c638:	ldrh	w8, [x19, #60]
  40c63c:	add	x20, x20, #0x1
  40c640:	cmp	x20, w8, uxth
  40c644:	b.cs	40c6e0 <tigetstr@plt+0xa0c0>  // b.hs, b.nlast
  40c648:	ldr	w9, [x21, #892]
  40c64c:	cmp	x20, #0x19d
  40c650:	b.hi	40c668 <tigetstr@plt+0xa048>  // b.pmore
  40c654:	cmp	w9, #0x1
  40c658:	b.eq	40c668 <tigetstr@plt+0xa048>  // b.none
  40c65c:	ldr	x10, [x26, #912]
  40c660:	ldr	w1, [x10, x20, lsl #2]
  40c664:	b	40c66c <tigetstr@plt+0xa04c>
  40c668:	mov	w1, w20
  40c66c:	cmp	w1, #0x19e
  40c670:	mov	w10, w1
  40c674:	mov	x11, x25
  40c678:	b.lt	40c6a0 <tigetstr@plt+0xa080>  // b.tstop
  40c67c:	ldrh	w11, [x19, #66]
  40c680:	ldrh	w12, [x19, #64]
  40c684:	and	w10, w8, #0xffff
  40c688:	ldrh	w13, [x19, #62]
  40c68c:	sub	w10, w1, w10
  40c690:	add	w10, w10, w11
  40c694:	add	w10, w10, w12
  40c698:	add	w10, w10, w13
  40c69c:	mov	x11, x24
  40c6a0:	ldr	x11, [x11]
  40c6a4:	cmp	w9, #0x3
  40c6a8:	ldr	x2, [x11, w10, sxtw #3]
  40c6ac:	b.eq	40c62c <tigetstr@plt+0xa00c>  // b.none
  40c6b0:	ldr	w9, [x22, #856]
  40c6b4:	cmp	w9, #0x1
  40c6b8:	b.hi	40c62c <tigetstr@plt+0xa00c>  // b.pmore
  40c6bc:	ldrb	w9, [x23]
  40c6c0:	cbnz	w9, 40c62c <tigetstr@plt+0xa00c>
  40c6c4:	ldrb	w9, [x2]
  40c6c8:	cmp	w9, #0x4f
  40c6cc:	b.ne	40c62c <tigetstr@plt+0xa00c>  // b.any
  40c6d0:	ldrb	w9, [x2, #1]
  40c6d4:	cmp	w9, #0x54
  40c6d8:	b.ne	40c62c <tigetstr@plt+0xa00c>  // b.any
  40c6dc:	b	40c63c <tigetstr@plt+0xa01c>
  40c6e0:	ldr	x3, [sp, #8]
  40c6e4:	ldp	x20, x19, [sp, #96]
  40c6e8:	ldp	x22, x21, [sp, #80]
  40c6ec:	ldp	x24, x23, [sp, #64]
  40c6f0:	ldp	x26, x25, [sp, #48]
  40c6f4:	ldp	x28, x27, [sp, #32]
  40c6f8:	ldp	x29, x30, [sp, #16]
  40c6fc:	adrp	x2, 411000 <tigetstr@plt+0xe9e0>
  40c700:	add	x2, x2, #0x3db
  40c704:	mov	w0, #0x3                   	// #3
  40c708:	mov	w1, wzr
  40c70c:	add	sp, sp, #0x70
  40c710:	br	x3
  40c714:	sub	sp, sp, #0x110
  40c718:	ldr	x8, [x0, #32]
  40c71c:	str	x29, [sp, #256]
  40c720:	ldr	x9, [x8, #1168]
  40c724:	add	x8, x9, #0x1
  40c728:	cmp	x8, #0x2
  40c72c:	b.cs	40c73c <tigetstr@plt+0xa11c>  // b.hs, b.nlast
  40c730:	ldr	x29, [sp, #256]
  40c734:	add	sp, sp, #0x110
  40c738:	ret
  40c73c:	ldrb	w8, [x9]
  40c740:	cbz	w8, 40c730 <tigetstr@plt+0xa110>
  40c744:	mov	w11, wzr
  40c748:	mov	x10, xzr
  40c74c:	mov	w13, w8
  40c750:	and	w12, w13, #0xff
  40c754:	cmp	w11, w12
  40c758:	b.cs	40c780 <tigetstr@plt+0xa160>  // b.hs, b.nlast
  40c75c:	add	x11, x10, #0x1
  40c760:	ldrb	w11, [x9, x11]
  40c764:	cmp	w11, #0x0
  40c768:	cinc	x10, x10, ne  // ne = any
  40c76c:	add	x10, x10, #0x1
  40c770:	ldrb	w13, [x9, x10]
  40c774:	mov	w11, w12
  40c778:	cbnz	w13, 40c750 <tigetstr@plt+0xa130>
  40c77c:	b	40c730 <tigetstr@plt+0xa110>
  40c780:	movi	v0.2d, #0x0
  40c784:	add	x9, x9, #0x2
  40c788:	mov	x10, sp
  40c78c:	stp	q0, q0, [sp, #224]
  40c790:	stp	q0, q0, [sp, #192]
  40c794:	stp	q0, q0, [sp, #160]
  40c798:	stp	q0, q0, [sp, #128]
  40c79c:	stp	q0, q0, [sp, #96]
  40c7a0:	stp	q0, q0, [sp, #64]
  40c7a4:	stp	q0, q0, [sp, #32]
  40c7a8:	stp	q0, q0, [sp]
  40c7ac:	ldurb	w11, [x9, #-1]
  40c7b0:	cbz	w11, 40c7c4 <tigetstr@plt+0xa1a4>
  40c7b4:	and	x8, x8, #0xff
  40c7b8:	strb	w11, [x10, x8]
  40c7bc:	ldrb	w8, [x9], #2
  40c7c0:	cbnz	w8, 40c7ac <tigetstr@plt+0xa18c>
  40c7c4:	mov	x9, xzr
  40c7c8:	mov	x10, xzr
  40c7cc:	mov	x11, sp
  40c7d0:	b	40c7e0 <tigetstr@plt+0xa1c0>
  40c7d4:	add	x10, x10, #0x1
  40c7d8:	cmp	x10, #0x100
  40c7dc:	b.eq	40c80c <tigetstr@plt+0xa1ec>  // b.none
  40c7e0:	ldrb	w12, [x11, x10]
  40c7e4:	cbz	w12, 40c7d4 <tigetstr@plt+0xa1b4>
  40c7e8:	ldr	x13, [x0, #32]
  40c7ec:	ldr	x13, [x13, #1168]
  40c7f0:	strb	w10, [x13, x9]
  40c7f4:	ldr	x13, [x0, #32]
  40c7f8:	ldr	x13, [x13, #1168]
  40c7fc:	add	x13, x9, x13
  40c800:	add	x9, x9, #0x2
  40c804:	strb	w12, [x13, #1]
  40c808:	b	40c7d4 <tigetstr@plt+0xa1b4>
  40c80c:	tst	w8, #0xff
  40c810:	b.eq	40c828 <tigetstr@plt+0xa208>  // b.none
  40c814:	ldr	x10, [x0, #32]
  40c818:	add	x11, x9, #0x1
  40c81c:	ldr	x10, [x10, #1168]
  40c820:	strb	w8, [x10, x9]
  40c824:	mov	x9, x11
  40c828:	ldr	x8, [x0, #32]
  40c82c:	ldr	x8, [x8, #1168]
  40c830:	strb	wzr, [x8, x9]
  40c834:	b	40c730 <tigetstr@plt+0xa110>
  40c838:	stp	x29, x30, [sp, #-48]!
  40c83c:	str	x21, [sp, #16]
  40c840:	stp	x20, x19, [sp, #32]
  40c844:	ldp	x8, x9, [x0, #8]
  40c848:	mov	x19, x0
  40c84c:	mov	x20, x2
  40c850:	mov	x21, x1
  40c854:	add	x10, x8, x2
  40c858:	add	x11, x10, #0x1
  40c85c:	cmp	x11, x9
  40c860:	mov	x29, sp
  40c864:	b.ls	40c88c <tigetstr@plt+0xa26c>  // b.plast
  40c868:	ldr	x0, [x19]
  40c86c:	add	x8, x10, x9
  40c870:	add	x1, x8, #0x401
  40c874:	str	x1, [x19, #16]
  40c878:	bl	4021e0 <_nc_doalloc@plt>
  40c87c:	str	x0, [x19]
  40c880:	cbz	x0, 40c8c0 <tigetstr@plt+0xa2a0>
  40c884:	ldr	x8, [x19, #8]
  40c888:	b	40c890 <tigetstr@plt+0xa270>
  40c88c:	ldr	x0, [x19]
  40c890:	add	x0, x0, x8
  40c894:	add	x2, x20, #0x1
  40c898:	mov	x1, x21
  40c89c:	bl	402580 <strncpy@plt>
  40c8a0:	ldp	x9, x8, [x19]
  40c8a4:	ldr	x21, [sp, #16]
  40c8a8:	add	x8, x8, x20
  40c8ac:	str	x8, [x19, #8]
  40c8b0:	strb	wzr, [x9, x8]
  40c8b4:	ldp	x20, x19, [sp, #32]
  40c8b8:	ldp	x29, x30, [sp], #48
  40c8bc:	ret
  40c8c0:	adrp	x0, 411000 <tigetstr@plt+0xe9e0>
  40c8c4:	add	x0, x0, #0x3df
  40c8c8:	bl	40c8cc <tigetstr@plt+0xa2ac>
  40c8cc:	stp	x29, x30, [sp, #-16]!
  40c8d0:	mov	x29, sp
  40c8d4:	bl	402160 <perror@plt>
  40c8d8:	mov	w0, #0x1                   	// #1
  40c8dc:	bl	402140 <exit@plt>
  40c8e0:	stp	x29, x30, [sp, #-32]!
  40c8e4:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c8e8:	add	x1, x1, #0x4c0
  40c8ec:	str	x19, [sp, #16]
  40c8f0:	mov	x29, sp
  40c8f4:	mov	x19, x0
  40c8f8:	bl	402400 <strcmp@plt>
  40c8fc:	cbz	w0, 40ca20 <tigetstr@plt+0xa400>
  40c900:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c904:	add	x1, x1, #0x4d0
  40c908:	mov	x0, x19
  40c90c:	bl	402400 <strcmp@plt>
  40c910:	cbz	w0, 40ca28 <tigetstr@plt+0xa408>
  40c914:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c918:	add	x1, x1, #0x4e0
  40c91c:	mov	x0, x19
  40c920:	bl	402400 <strcmp@plt>
  40c924:	cbz	w0, 40ca30 <tigetstr@plt+0xa410>
  40c928:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c92c:	add	x1, x1, #0x4f0
  40c930:	mov	x0, x19
  40c934:	bl	402400 <strcmp@plt>
  40c938:	cbz	w0, 40ca38 <tigetstr@plt+0xa418>
  40c93c:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c940:	add	x1, x1, #0x500
  40c944:	mov	x0, x19
  40c948:	bl	402400 <strcmp@plt>
  40c94c:	cbz	w0, 40ca40 <tigetstr@plt+0xa420>
  40c950:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c954:	add	x1, x1, #0x510
  40c958:	mov	x0, x19
  40c95c:	bl	402400 <strcmp@plt>
  40c960:	cbz	w0, 40ca48 <tigetstr@plt+0xa428>
  40c964:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c968:	add	x1, x1, #0x520
  40c96c:	mov	x0, x19
  40c970:	bl	402400 <strcmp@plt>
  40c974:	cbz	w0, 40ca50 <tigetstr@plt+0xa430>
  40c978:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c97c:	add	x1, x1, #0x530
  40c980:	mov	x0, x19
  40c984:	bl	402400 <strcmp@plt>
  40c988:	cbz	w0, 40ca58 <tigetstr@plt+0xa438>
  40c98c:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c990:	add	x1, x1, #0x540
  40c994:	mov	x0, x19
  40c998:	bl	402400 <strcmp@plt>
  40c99c:	cbz	w0, 40ca60 <tigetstr@plt+0xa440>
  40c9a0:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c9a4:	add	x1, x1, #0x550
  40c9a8:	mov	x0, x19
  40c9ac:	bl	402400 <strcmp@plt>
  40c9b0:	cbz	w0, 40ca68 <tigetstr@plt+0xa448>
  40c9b4:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c9b8:	add	x1, x1, #0x560
  40c9bc:	mov	x0, x19
  40c9c0:	bl	402400 <strcmp@plt>
  40c9c4:	cbz	w0, 40ca70 <tigetstr@plt+0xa450>
  40c9c8:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c9cc:	add	x1, x1, #0x570
  40c9d0:	mov	x0, x19
  40c9d4:	bl	402400 <strcmp@plt>
  40c9d8:	cbz	w0, 40ca78 <tigetstr@plt+0xa458>
  40c9dc:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c9e0:	add	x1, x1, #0x580
  40c9e4:	mov	x0, x19
  40c9e8:	bl	402400 <strcmp@plt>
  40c9ec:	cbz	w0, 40ca80 <tigetstr@plt+0xa460>
  40c9f0:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40c9f4:	add	x1, x1, #0x590
  40c9f8:	mov	x0, x19
  40c9fc:	bl	402400 <strcmp@plt>
  40ca00:	cbz	w0, 40ca88 <tigetstr@plt+0xa468>
  40ca04:	adrp	x1, 411000 <tigetstr@plt+0xe9e0>
  40ca08:	add	x1, x1, #0x5a0
  40ca0c:	mov	x0, x19
  40ca10:	bl	402400 <strcmp@plt>
  40ca14:	cbz	w0, 40ca90 <tigetstr@plt+0xa470>
  40ca18:	mov	w0, wzr
  40ca1c:	b	40caa4 <tigetstr@plt+0xa484>
  40ca20:	mov	x8, xzr
  40ca24:	b	40ca94 <tigetstr@plt+0xa474>
  40ca28:	mov	w8, #0x1                   	// #1
  40ca2c:	b	40ca94 <tigetstr@plt+0xa474>
  40ca30:	mov	w8, #0x2                   	// #2
  40ca34:	b	40ca94 <tigetstr@plt+0xa474>
  40ca38:	mov	w8, #0x3                   	// #3
  40ca3c:	b	40ca94 <tigetstr@plt+0xa474>
  40ca40:	mov	w8, #0x4                   	// #4
  40ca44:	b	40ca94 <tigetstr@plt+0xa474>
  40ca48:	mov	w8, #0x5                   	// #5
  40ca4c:	b	40ca94 <tigetstr@plt+0xa474>
  40ca50:	mov	w8, #0x6                   	// #6
  40ca54:	b	40ca94 <tigetstr@plt+0xa474>
  40ca58:	mov	w8, #0x7                   	// #7
  40ca5c:	b	40ca94 <tigetstr@plt+0xa474>
  40ca60:	mov	w8, #0x8                   	// #8
  40ca64:	b	40ca94 <tigetstr@plt+0xa474>
  40ca68:	mov	w8, #0x9                   	// #9
  40ca6c:	b	40ca94 <tigetstr@plt+0xa474>
  40ca70:	mov	w8, #0xa                   	// #10
  40ca74:	b	40ca94 <tigetstr@plt+0xa474>
  40ca78:	mov	w8, #0xb                   	// #11
  40ca7c:	b	40ca94 <tigetstr@plt+0xa474>
  40ca80:	mov	w8, #0xc                   	// #12
  40ca84:	b	40ca94 <tigetstr@plt+0xa474>
  40ca88:	mov	w8, #0xd                   	// #13
  40ca8c:	b	40ca94 <tigetstr@plt+0xa474>
  40ca90:	mov	w8, #0xe                   	// #14
  40ca94:	adrp	x9, 411000 <tigetstr@plt+0xe9e0>
  40ca98:	lsl	x8, x8, #4
  40ca9c:	add	x9, x9, #0x4bc
  40caa0:	ldr	w0, [x9, x8]
  40caa4:	ldr	x19, [sp, #16]
  40caa8:	ldp	x29, x30, [sp], #32
  40caac:	ret
  40cab0:	stp	x29, x30, [sp, #-48]!
  40cab4:	str	x21, [sp, #16]
  40cab8:	stp	x20, x19, [sp, #32]
  40cabc:	mov	x29, sp
  40cac0:	mov	x19, x1
  40cac4:	mov	x20, x0
  40cac8:	bl	402110 <strlen@plt>
  40cacc:	mov	x21, x0
  40cad0:	mov	x0, x19
  40cad4:	bl	402110 <strlen@plt>
  40cad8:	cmp	x21, x0
  40cadc:	b.ne	40cafc <tigetstr@plt+0xa4dc>  // b.any
  40cae0:	mov	x0, x20
  40cae4:	mov	x1, x19
  40cae8:	mov	x2, x21
  40caec:	bl	402250 <strncmp@plt>
  40caf0:	cmp	w0, #0x0
  40caf4:	cset	w0, eq  // eq = none
  40caf8:	b	40cb00 <tigetstr@plt+0xa4e0>
  40cafc:	mov	w0, wzr
  40cb00:	ldp	x20, x19, [sp, #32]
  40cb04:	ldr	x21, [sp, #16]
  40cb08:	ldp	x29, x30, [sp], #48
  40cb0c:	ret
  40cb10:	stp	x29, x30, [sp, #-64]!
  40cb14:	mov	x29, sp
  40cb18:	stp	x19, x20, [sp, #16]
  40cb1c:	adrp	x20, 421000 <tigetstr@plt+0x1e9e0>
  40cb20:	add	x20, x20, #0xb78
  40cb24:	stp	x21, x22, [sp, #32]
  40cb28:	adrp	x21, 421000 <tigetstr@plt+0x1e9e0>
  40cb2c:	add	x21, x21, #0xb70
  40cb30:	sub	x20, x20, x21
  40cb34:	mov	w22, w0
  40cb38:	stp	x23, x24, [sp, #48]
  40cb3c:	mov	x23, x1
  40cb40:	mov	x24, x2
  40cb44:	bl	4020b8 <_nc_set_writedir@plt-0x38>
  40cb48:	cmp	xzr, x20, asr #3
  40cb4c:	b.eq	40cb78 <tigetstr@plt+0xa558>  // b.none
  40cb50:	asr	x20, x20, #3
  40cb54:	mov	x19, #0x0                   	// #0
  40cb58:	ldr	x3, [x21, x19, lsl #3]
  40cb5c:	mov	x2, x24
  40cb60:	add	x19, x19, #0x1
  40cb64:	mov	x1, x23
  40cb68:	mov	w0, w22
  40cb6c:	blr	x3
  40cb70:	cmp	x20, x19
  40cb74:	b.ne	40cb58 <tigetstr@plt+0xa538>  // b.any
  40cb78:	ldp	x19, x20, [sp, #16]
  40cb7c:	ldp	x21, x22, [sp, #32]
  40cb80:	ldp	x23, x24, [sp, #48]
  40cb84:	ldp	x29, x30, [sp], #64
  40cb88:	ret
  40cb8c:	nop
  40cb90:	ret
  40cb94:	nop
  40cb98:	adrp	x2, 422000 <tigetstr@plt+0x1f9e0>
  40cb9c:	mov	x1, #0x0                   	// #0
  40cba0:	ldr	x2, [x2, #680]
  40cba4:	b	4021a0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040cba8 <.fini>:
  40cba8:	stp	x29, x30, [sp, #-16]!
  40cbac:	mov	x29, sp
  40cbb0:	ldp	x29, x30, [sp], #16
  40cbb4:	ret
