piton/design/chipset/axi_sd_bridge/rtl/sm_fifo_rtl.v:87:        if (rst_sync_to_wr_clk == 1'b1 || force_empty_sync_to_wr_clk == 1'b1) begin
