void ccu_helper_wait_for_lock(struct ccu_common *common, u32 lock)\r\n{\r\nu32 reg;\r\nif (!lock)\r\nreturn;\r\nWARN_ON(readl_relaxed_poll_timeout(common->base + common->reg, reg,\r\nreg & lock, 100, 70000));\r\n}\r\nint sunxi_ccu_probe(struct device_node *node, void __iomem *reg,\r\nconst struct sunxi_ccu_desc *desc)\r\n{\r\nstruct ccu_reset *reset;\r\nint i, ret;\r\nfor (i = 0; i < desc->num_ccu_clks; i++) {\r\nstruct ccu_common *cclk = desc->ccu_clks[i];\r\nif (!cclk)\r\ncontinue;\r\ncclk->base = reg;\r\ncclk->lock = &ccu_lock;\r\n}\r\nfor (i = 0; i < desc->hw_clks->num ; i++) {\r\nstruct clk_hw *hw = desc->hw_clks->hws[i];\r\nif (!hw)\r\ncontinue;\r\nret = clk_hw_register(NULL, hw);\r\nif (ret) {\r\npr_err("Couldn't register clock %s\n",\r\nclk_hw_get_name(hw));\r\ngoto err_clk_unreg;\r\n}\r\n}\r\nret = of_clk_add_hw_provider(node, of_clk_hw_onecell_get,\r\ndesc->hw_clks);\r\nif (ret)\r\ngoto err_clk_unreg;\r\nreset = kzalloc(sizeof(*reset), GFP_KERNEL);\r\nreset->rcdev.of_node = node;\r\nreset->rcdev.ops = &ccu_reset_ops;\r\nreset->rcdev.owner = THIS_MODULE;\r\nreset->rcdev.nr_resets = desc->num_resets;\r\nreset->base = reg;\r\nreset->lock = &ccu_lock;\r\nreset->reset_map = desc->resets;\r\nret = reset_controller_register(&reset->rcdev);\r\nif (ret)\r\ngoto err_of_clk_unreg;\r\nreturn 0;\r\nerr_of_clk_unreg:\r\nerr_clk_unreg:\r\nreturn ret;\r\n}
