[
  {
    "class":"firrtl.CustomDefaultRegisterEmission",
    "useInitAsPreset":false,
    "disableRandomization":true
  },
  {
    "class":"firrtl.CustomDefaultMemoryEmission",
    "initValue":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/preprocess"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~preprocess_top_chisel|preprocess_top_chisel>tppRdAddrPacked",
    "sources":[
      "~preprocess_top_chisel|preprocess_top_chisel>io_dp1_rd_0_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~preprocess_top_chisel|preprocess_top_chisel>tppWrDataPacked",
    "sources":[
      "~preprocess_top_chisel|preprocess_top_chisel>io_dp1_wr_0_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~preprocess_top_chisel|preprocess_top_chisel>io_dp1_rd_0_data",
    "sources":[
      "~preprocess_top_chisel|preprocess_top_chisel>tppRdDataPacked"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~preprocess_top_chisel|preprocess_top_chisel>tppWrAddrPacked",
    "sources":[
      "~preprocess_top_chisel|preprocess_top_chisel>io_dp1_wr_0_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~preprocess_top_chisel|preprocess_top_chisel>tppWrEnPacked",
    "sources":[
      "~preprocess_top_chisel|preprocess_top_chisel>io_dp1_wr_0_en",
      "~preprocess_top_chisel|preprocess_top_chisel>io_dp1_wr_0_addr"
    ]
  }
]