$date
	Fri Mar 24 23:45:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! S $end
$var wire 1 " C_out $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C_in $end
$scope module full_adder_inst $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C_in $end
$var wire 1 " C_out $end
$var wire 1 & D $end
$var wire 1 ' E $end
$var wire 1 ( F $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
1"
0!
1'
1$
#40
0"
1!
0'
1%
0$
0#
#50
1"
0!
1&
1$
#60
0&
1(
0$
1#
#70
1!
1&
1'
1$
#80
