Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixTest_isim_beh.exe -prj C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixTest_beh.prj work.radixTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixMultiplier.v" into library work
Analyzing Verilog file "C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixMultiplier.v" Line 41: Size mismatch in connection of port <load>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixMultiplier.v" Line 44: Size mismatch in connection of port <load>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixMultiplier.v" Line 133: Size mismatch in connection of port <b>. Formal port size is 9-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixMultiplier.v" Line 55: Size mismatch in connection of port <load>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module mux2to1
Compiling module status_count
Compiling module mux_count
Compiling module dff_latch
Compiling module dff
Compiling module register_4
Compiling module register_8
Compiling module bit9_mux_2to1
Compiling module fa
Compiling module add_9
Compiling module sub_9
Compiling module alu
Compiling module mux4to1
Compiling module mux_prd
Compiling module register_18
Compiling module datapath
Compiling module nextstate
Compiling module state_change
Compiling module func_load
Compiling module controller
Compiling module multiplier
Compiling module radixTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 23 Verilog Units
Built simulation executable C:/Users/Subham Rajgaria/Desktop/group14/assignment3/radixTest_isim_beh.exe
Fuse Memory Usage: 29576 KB
Fuse CPU Usage: 1077 ms
