wb_dma_ch_pri_enc/wire_pri27_out 1.120749 0.494050 -0.147104 -1.235336 0.652372 0.171476 -0.804584 -1.429080 1.457578 -0.881999 1.856798 3.210403 -0.921172 -1.881469 0.313017 -0.915071 -0.512373 0.373191 1.771254 -0.485271
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 3.006467 2.572790 -0.251934 -0.404736 1.292275 2.069499 -0.729930 -3.620787 -0.096957 -0.932754 0.585905 -0.405060 2.897387 -2.870262 -0.144589 0.051730 2.055534 -0.120916 2.921626 2.295304
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.416774 -0.843196 -0.650873 0.135013 1.114044 -1.642743 -0.638222 0.607476 1.184234 -0.851287 1.108234 1.772638 -0.756036 -1.514845 1.057685 -1.317330 -2.633329 0.253382 -0.166325 0.507521
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.985765 1.224202 -0.979240 -0.182591 0.747258 -2.204619 -3.394134 -1.228145 1.639792 -0.289591 -2.069145 0.575305 2.398260 -2.094811 1.770108 2.949934 -1.616366 -0.550784 2.136634 3.361089
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.659292 2.659761 -0.221704 -1.289521 1.231190 -2.450884 1.510191 0.662685 1.754487 -0.437906 -1.304173 -1.013402 -0.950453 -2.023589 -2.177112 -0.641401 -2.616155 -1.074302 -2.308258 -0.866387
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -2.014518 -0.330195 0.773344 -0.793917 0.147030 -0.034151 1.549888 -1.617514 1.358306 -1.150229 3.300054 2.029007 -0.855859 -4.596046 -0.311373 -2.801711 1.412629 -0.038884 -0.407694 -2.204566
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.754901 1.215312 0.310954 -1.459923 -0.999619 2.343737 0.669177 -1.934461 -0.891719 -1.552586 1.354266 0.357056 -1.384560 -1.979991 -0.552789 -1.104087 2.456496 0.420073 -0.338191 -1.527787
wb_dma_ch_rf/assign_1_ch_adr0 -3.385899 -0.651589 -1.524600 -5.687551 -3.639965 -0.236748 -0.181283 0.243321 -1.352159 0.357666 -2.042787 -2.061183 -2.099799 1.421381 -0.434107 -1.138786 0.510907 0.937027 -3.784843 -0.267587
wb_dma_ch_rf/reg_ch_busy -2.101465 2.734061 -0.329310 -0.926532 1.466360 -3.055947 0.054474 0.968304 1.763467 0.718886 -2.967036 -2.528885 -1.200334 -2.928301 -2.164150 -0.275018 -4.411284 -2.874538 -3.759612 0.560695
wb_dma_wb_slv/always_5 3.083848 1.572930 1.207876 -0.404342 -1.489986 -1.835477 -0.037338 3.518564 0.082566 -4.125975 2.131453 -1.601320 1.210209 6.413079 -0.319747 -0.018839 1.834693 -1.863175 1.824349 1.229330
wb_dma_wb_slv/always_4 -2.922391 0.934723 0.041315 -2.657695 -3.945936 -3.755782 -2.105394 0.369285 -3.895806 -0.299297 0.588689 -3.219447 2.194398 3.289554 -0.338037 -5.428061 0.707167 -3.852284 0.937771 7.751779
wb_dma_wb_slv/always_3 -2.272850 -0.611100 -3.275461 -3.523815 -0.339078 -2.605929 0.649864 -1.518152 -0.959907 -2.170903 -1.210176 -3.614565 2.474790 -3.125954 0.148698 -2.446254 1.123606 -0.161496 -4.830282 0.369871
wb_dma_wb_slv/always_1 -3.993833 0.287675 -0.260949 -4.305202 -1.636751 -5.108779 -0.622740 2.401041 0.471063 -0.790519 -1.334365 -0.682885 0.512953 -1.002894 1.258154 -5.449809 -2.850670 -1.375946 -1.896566 7.449386
wb_dma_ch_sel/always_44/case_1/cond -3.076993 1.272019 -0.297740 -5.768711 -5.024179 0.806838 1.933274 -1.576185 -1.675732 -1.955755 -0.130744 -3.190147 -1.504260 0.395874 -1.498224 -2.043921 3.124380 1.602677 -2.497329 1.003360
wb_dma_rf/wire_ch0_csr -1.283320 0.829580 -1.242311 -3.058341 -0.139508 -3.158340 1.631616 3.056990 -0.215073 0.592019 -4.763009 -0.363652 0.871384 -0.498579 -0.593820 -1.643674 -4.357736 0.790764 -1.995373 4.803412
wb_dma_de/wire_done 2.830864 0.632484 -1.104699 0.758222 3.454000 1.336659 -2.057509 1.204958 -0.984793 0.785285 -2.004406 1.450199 0.489743 -3.421066 1.140396 -1.314087 -1.422901 -1.358476 0.786369 0.679992
wb_dma_ch_pri_enc/wire_pri11_out 1.318889 0.533993 -0.082954 -1.305507 0.710170 0.318832 -0.814497 -1.502440 1.592504 -0.951743 1.975117 3.373356 -0.966056 -1.845880 0.275153 -0.899680 -0.446709 0.360908 1.986437 -0.656609
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.782986 -1.036256 0.192982 3.225476 4.889109 0.411732 0.305488 2.770988 0.064648 2.228709 -1.807644 0.607928 1.821786 -4.628665 0.773686 -1.365946 -0.519385 -1.963030 -0.125872 -1.666790
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.447531 -0.390817 1.843145 1.315607 1.282033 0.917775 2.254022 -0.541960 1.577219 1.454111 0.963170 0.803081 0.998496 -1.945952 -1.089758 0.382882 2.765155 -0.460362 1.032361 -3.505128
wb_dma_de/always_13/stmt_1 3.395695 1.790268 -1.585920 -2.478030 0.255514 -0.742478 -2.347563 -1.724624 1.422984 0.196406 -3.579331 1.049152 0.718020 -1.963499 0.565991 2.774866 -0.974022 0.338885 0.245965 1.665580
wb_dma_de/always_4/if_1 2.906792 0.126719 -0.436434 -1.290550 1.955806 -0.391778 -2.130375 2.633645 0.411056 0.874519 -2.255155 2.486686 -0.748405 -2.026287 0.935759 -1.054603 -0.867274 -2.162392 0.132030 -1.008599
wb_dma_ch_arb/input_req -1.955734 2.727694 -1.286153 0.175889 0.895829 -0.510399 5.042345 0.943476 -1.860790 -2.911143 0.798002 2.112527 1.082119 -4.227230 -2.182742 -3.527849 1.381807 2.794200 -1.197768 -2.314386
wb_dma_ch_pri_enc/wire_pri20_out 1.410414 0.562390 -0.133643 -1.299061 0.634051 0.349655 -0.853078 -1.485871 1.547693 -0.927958 1.977883 3.339584 -0.940345 -1.803825 0.307332 -0.878123 -0.391915 0.353936 1.998680 -0.586671
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.499953 0.904199 -0.667431 -2.491770 -0.945942 -0.200906 0.107978 2.796390 -1.030622 -1.186732 -1.439403 -0.064946 0.173048 3.639603 -0.394105 0.311053 2.089657 0.044997 0.325084 -1.550683
wb_dma_ch_rf/always_26/if_1/if_1 1.593702 1.656543 -1.277602 -0.442821 -0.728479 -3.068906 -1.107283 -1.896170 0.808972 -2.305986 -2.496758 0.327964 1.198698 -3.319260 1.449899 2.400494 -0.309041 0.476653 -2.561486 2.636240
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.508520 0.523702 0.396458 1.447848 -1.026843 0.825854 -0.368281 -2.302421 -2.257286 2.589361 -0.953174 1.078866 -1.919510 -3.174649 -0.142317 -1.174348 -0.390643 -0.118682 -1.234164 1.273782
wb_dma_ch_sel/assign_145_req_p0/expr_1 3.453551 2.071964 0.580617 -0.919469 -1.294878 -0.540336 -1.048815 1.632204 -0.907305 -1.092475 -1.057120 -0.889947 0.555476 2.067146 -0.800400 0.756013 2.310807 -2.611020 -0.060820 -0.156983
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.283584 0.443958 0.733128 0.599250 1.089403 1.951358 0.611306 -0.341081 0.296350 0.357799 0.010382 0.920636 -0.235459 -0.527389 -0.349660 0.922160 1.546796 0.141826 1.202561 -2.411725
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.730181 0.711594 0.491636 1.609987 -0.406454 -2.131624 -0.918177 -0.643081 -0.379546 1.126892 -0.367778 1.216670 0.026763 -0.716960 0.113112 0.403216 -1.670893 -0.506560 0.974492 1.885497
wb_dma_ch_sel/wire_ch_sel -2.346445 0.726972 -1.036159 -4.498564 -0.524984 -2.461905 1.612137 1.619909 2.359962 0.598992 -2.939391 -1.594764 0.821247 -2.076586 -1.730185 -1.159297 -1.548800 -0.151009 -3.490915 0.460864
wb_dma_rf/inst_u19 3.414572 1.390865 -0.830356 -3.684507 -0.260923 -0.100138 -0.616277 1.342360 0.394854 -1.973324 0.303440 3.071740 -0.720206 1.545980 -0.131588 -0.695327 1.500686 0.420757 1.955325 -2.014272
wb_dma_rf/inst_u18 3.522168 1.426125 -0.867984 -3.733397 -0.354336 0.016932 -0.631907 1.358548 0.330290 -1.979396 0.308284 3.018629 -0.671675 1.723123 -0.170767 -0.638046 1.670936 0.432459 2.011083 -2.016843
wb_dma_rf/inst_u17 3.534943 1.400525 -0.871352 -3.712349 -0.253827 -0.011943 -0.643471 1.392341 0.371363 -2.019180 0.259869 3.091846 -0.698936 1.571254 -0.118502 -0.672756 1.555837 0.430698 2.026705 -2.033212
wb_dma_rf/inst_u16 3.480102 1.434940 -0.844459 -3.641652 -0.315256 0.024451 -0.625543 1.247416 0.376239 -1.939230 0.301576 3.022149 -0.732130 1.552753 -0.128312 -0.581714 1.532270 0.424366 2.038125 -1.992712
wb_dma_rf/inst_u15 3.496781 1.434579 -0.899343 -3.754486 -0.315651 -0.075356 -0.609580 1.423783 0.348765 -1.986679 0.189143 3.045794 -0.639154 1.620572 -0.111996 -0.632647 1.634334 0.411377 1.971815 -2.044604
wb_dma_rf/inst_u14 3.531193 1.464092 -0.899478 -3.768855 -0.327381 0.008778 -0.638845 1.307370 0.325364 -1.983213 0.255397 3.136230 -0.700147 1.548558 -0.109104 -0.644174 1.607334 0.441604 2.023507 -2.034047
wb_dma_rf/inst_u13 3.369657 1.418262 -0.895229 -3.758485 -0.328171 -0.071844 -0.646646 1.220579 0.410566 -2.039860 0.402012 3.173461 -0.831388 1.500013 -0.110685 -0.716450 1.478754 0.500223 1.969886 -2.032184
wb_dma_rf/inst_u12 3.581630 1.436788 -0.819542 -3.779985 -0.340620 -0.060554 -0.733687 1.304056 0.464937 -2.119601 0.512459 3.158056 -0.753469 1.738944 -0.123252 -0.749406 1.520690 0.357946 2.192216 -1.863023
wb_dma_rf/inst_u11 3.623636 1.446853 -0.841944 -3.756193 -0.255520 -0.012393 -0.638560 1.434311 0.351657 -2.008937 0.290575 3.183745 -0.700126 1.627036 -0.122456 -0.689113 1.567341 0.380640 2.097403 -2.038537
wb_dma_rf/inst_u10 3.465545 1.463476 -0.847575 -3.720858 -0.334623 -0.079073 -0.654263 1.350514 0.414370 -2.021607 0.326339 3.052407 -0.725469 1.657141 -0.109633 -0.646924 1.510808 0.389705 2.019617 -1.983851
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.487548 -3.742076 1.252920 -2.521364 0.626487 -2.289242 -1.030001 7.092758 0.701908 4.620602 -3.534542 2.295600 0.923528 1.084299 1.037712 -2.770994 1.696314 -4.280422 -0.859068 -2.041674
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.681556 4.649260 -1.044707 -0.472545 -3.356187 1.299063 -0.795818 -6.319157 -4.441818 1.069272 1.014403 1.594294 -1.393355 2.604843 -3.788533 1.422025 2.224154 0.359800 1.564880 -1.031589
wb_dma/input_wb1_ack_i -2.319878 2.386692 -2.244993 -0.264934 1.842506 -2.857346 -0.042208 -0.234916 -2.251117 -1.212112 -1.038437 3.344916 -0.655044 -3.635737 0.667739 -2.664805 -1.139496 0.272856 -2.587385 0.223079
wb_dma/wire_slv0_we -2.641212 -0.426164 -3.277550 -3.245348 -0.315332 -2.478075 0.167197 -1.277792 -1.069423 -1.666401 -1.800709 -4.920471 2.303868 -3.414078 -0.240759 -2.174426 0.332872 -1.113546 -5.747425 0.803571
wb_dma_ch_rf/reg_ch_sz_inf -1.005844 -0.411384 0.350711 1.230836 0.453579 -0.553194 -1.627530 0.354554 0.188320 1.536999 -1.655258 -1.869229 -1.112232 -0.880002 0.382053 0.613850 -2.654372 -1.995853 -1.877907 1.577993
wb_dma_ch_rf -4.676479 0.750326 -1.822807 -0.592657 -1.664606 -3.045480 0.370739 -0.472998 -2.788298 0.925729 -2.761518 -2.504230 1.198420 -3.992972 -0.951715 -2.278748 -1.141003 -1.336824 -4.918287 2.725554
wb_dma_ch_sel/wire_gnt_p1_d -1.256755 -0.777970 -0.611167 0.059205 1.054457 -1.590481 -0.626506 0.619620 1.122883 -0.851724 1.122094 1.790142 -0.740625 -1.365295 1.050818 -1.266981 -2.449158 0.246070 -0.084841 0.457455
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.373763 -0.837835 -0.659713 0.061866 1.093848 -1.669370 -0.626077 0.667639 1.171840 -0.818830 1.110397 1.806961 -0.742587 -1.489982 1.037912 -1.317515 -2.576851 0.221633 -0.156119 0.454478
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.809239 1.331656 0.642658 0.145955 2.513995 0.489403 -0.346414 0.192330 0.209756 1.808922 -2.228111 -1.115934 3.945759 -3.920936 -0.334890 -0.613684 2.852378 -3.050200 1.209142 0.612117
wb_dma_ch_sel/input_ch1_txsz -0.948035 0.681543 -1.535334 0.300750 1.188053 0.327130 -1.254687 -2.739655 -0.433572 -1.149260 1.854651 1.359690 0.760300 -3.067333 0.841077 -1.959603 -2.318080 1.120961 1.386741 3.377455
wb_dma/wire_ch3_txsz 2.640149 1.348506 0.526939 -1.339974 -0.345586 1.942476 -0.131290 -2.065324 0.375844 -0.047385 0.798838 1.559641 -0.202048 -0.450052 -0.790420 0.394254 2.093104 0.143084 2.046230 -1.127895
wb_dma_ch_sel/assign_7_pri2 2.272377 0.459424 0.675567 0.566189 1.077348 1.920725 0.581036 -0.275418 0.291441 0.347339 0.004118 0.877197 -0.231396 -0.499117 -0.325165 0.912212 1.535071 0.107504 1.181501 -2.374243
wb_dma_ch_pri_enc/inst_u30 1.273595 0.566611 -0.108214 -1.277119 0.675020 0.340813 -0.800354 -1.485464 1.485283 -0.874483 1.854645 3.308888 -0.934344 -1.892692 0.278351 -0.909227 -0.374846 0.343016 1.875327 -0.656422
wb_dma/assign_3_dma_nd 4.892776 0.330654 0.030841 -0.736636 1.976683 1.530814 0.732537 3.904561 -0.928200 0.590910 -2.603346 1.883727 1.036602 0.427561 0.058387 -0.065707 3.519170 -0.637507 1.156573 -4.137595
wb_dma_ch_rf/assign_6_pointer -2.310977 1.994925 1.911724 0.834933 -1.681645 1.219591 1.388865 -5.239521 -1.277613 5.099488 -0.875478 3.733400 -2.834646 -5.105095 -2.578522 -0.970312 1.335494 -0.195270 -0.421228 -0.970034
wb_dma_ch_rf/wire_ch_adr0_dewe -0.029311 0.963179 0.006870 -1.327625 -1.882150 0.062178 -0.024402 -1.083880 0.202029 -1.519745 1.165566 -1.063246 -1.035597 3.009379 -0.710102 1.144892 0.084028 0.736798 0.399913 0.327489
wb_dma_ch_pri_enc/always_2/if_1/cond 1.169819 0.508514 -0.153923 -1.251541 0.653898 0.236255 -0.807272 -1.537241 1.507605 -0.871257 1.898025 3.284600 -0.944681 -1.952248 0.286752 -0.940596 -0.462564 0.385406 1.828034 -0.581598
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.798653 2.534961 0.583775 -1.713784 -1.162048 1.361017 0.448278 -3.312405 -0.165200 1.579663 -0.749247 3.170918 -2.210802 -1.126485 -1.958353 0.531457 0.988629 0.675669 0.940771 -1.292162
wb_dma_ch_sel/input_ch0_txsz 4.524323 2.098352 -0.549274 -0.532179 2.491087 1.316053 -2.065665 0.562442 -1.021794 0.722430 -3.350015 -1.118734 2.748790 -2.774904 0.518799 -0.125592 1.441887 -2.561810 1.135549 1.797160
wb_dma_ch_sel/always_2 5.003295 0.373643 0.061243 -0.723183 2.053916 1.575344 0.656510 3.929648 -0.920088 0.594388 -2.583414 1.929837 1.015393 0.432042 0.069107 -0.001008 3.546514 -0.655096 1.238362 -4.196893
wb_dma_ch_sel/always_3 3.118999 0.900346 0.414511 0.330242 2.278332 2.385695 1.813347 0.111002 -0.966739 1.298634 -0.567626 1.388797 3.458671 -2.673328 -0.912401 -1.191554 4.743091 -0.363351 2.510880 -2.362615
wb_dma_rf/input_de_txsz_we 4.930020 0.956268 1.111998 3.216077 3.869521 3.027739 -1.371859 2.575516 -0.820345 0.449408 -1.654953 -1.953995 0.762728 0.585598 0.710806 0.683198 -0.592280 -2.550750 1.999561 0.943187
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.732745 1.206910 0.286554 -1.531797 -1.062282 2.345495 0.654297 -2.019002 -0.912622 -1.531425 1.371445 0.370182 -1.363716 -2.002421 -0.550232 -1.147001 2.461423 0.420498 -0.309273 -1.465801
wb_dma_ch_sel/assign_145_req_p0 3.706008 2.069657 0.730286 -1.051047 -1.448202 -0.559375 -1.094212 1.747021 -0.714136 -1.336816 -0.749329 -0.996426 0.478209 2.586543 -0.851087 0.841259 2.369884 -2.681271 0.191751 -0.126523
wb_dma_de/always_3/if_1/if_1/cond -0.370087 0.225788 0.458730 1.457891 -0.580834 -1.726537 0.478027 0.793045 -0.377598 -1.501071 1.266823 -0.614981 1.604760 0.328692 -0.066742 -0.494624 0.909109 -1.022144 -0.460797 0.927819
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.876725 1.283489 0.271506 -1.508742 -0.988019 2.328481 0.581219 -1.980179 -0.848039 -1.468439 1.332971 0.476636 -1.275433 -2.015018 -0.593460 -1.084667 2.424592 0.412536 -0.192574 -1.394389
wb_dma_rf/always_1/case_1 -6.248753 0.343473 1.718274 -2.027295 0.041618 -6.491928 0.930085 -0.064393 -0.437643 1.285988 -4.898068 -1.976935 -2.098206 -4.511034 2.608329 -3.260422 -2.534471 -1.638167 -3.660547 5.504454
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.169648 2.031380 1.161041 0.044061 -0.912832 -3.949924 -0.959651 -1.109010 0.941871 -1.168933 -0.812480 -0.518687 -1.471033 -1.230614 0.341139 0.403770 -1.600705 -1.865868 -0.610135 2.340668
wb_dma_ch_sel/assign_99_valid/expr_1 -1.758530 -1.326496 -1.924411 -3.338866 -3.219141 -1.504707 -0.612200 0.904470 -2.530412 1.292262 -2.020615 -3.090793 4.521146 1.294129 -0.654539 -0.286856 4.707892 -1.345189 -2.189713 -0.381075
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.594313 0.938226 -0.675426 -2.579200 -0.981583 -0.234941 0.118652 2.881778 -1.018091 -1.254509 -1.461886 -0.054673 0.153383 3.767106 -0.400793 0.312851 2.128049 0.051852 0.352367 -1.640510
wb_dma_wb_slv/reg_slv_adr -4.162713 0.251832 -0.535258 -4.316459 -1.535614 -5.207090 -0.602871 2.332144 0.522035 -0.820320 -1.293930 -0.571361 0.694935 -1.276627 1.277012 -5.520432 -3.030685 -1.179106 -1.954627 7.475374
wb_dma_ch_sel/assign_8_pri2 2.262710 0.440331 0.720397 0.605146 1.096637 1.883953 0.594563 -0.271565 0.275739 0.316252 0.047099 0.844136 -0.208115 -0.488434 -0.299849 0.917304 1.521520 0.077768 1.191435 -2.342813
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.012820 -0.390898 0.337340 1.224689 0.461114 -0.519327 -1.593727 0.279224 0.193805 1.514483 -1.668060 -1.867218 -1.069554 -0.977357 0.351728 0.585371 -2.659024 -1.961176 -1.880658 1.558859
wb_dma_wb_mast/wire_wb_cyc_o -1.260329 -0.804728 -0.617151 0.082903 1.115480 -1.589238 -0.660439 0.637421 1.212653 -0.877370 1.115680 1.850945 -0.739812 -1.473714 1.047510 -1.290894 -2.514469 0.219328 -0.082187 0.442613
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.158363 0.014194 -0.978794 0.763633 -0.626506 0.043507 -0.129601 -1.536375 -1.579763 -0.057919 -0.079455 -1.594867 -0.067735 -1.790490 -0.184640 -0.622487 0.101367 -0.325868 -2.427857 0.259605
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.200819 0.520128 -0.158511 -1.344734 0.606818 0.238205 -0.765365 -1.496709 1.522860 -0.927480 1.901734 3.353128 -0.924228 -1.914048 0.288391 -0.962271 -0.457920 0.380277 1.871776 -0.603501
wb_dma/wire_paused -1.837814 0.729569 0.421112 1.525211 -0.451366 -2.250719 -0.939260 -0.668696 -0.399002 1.153889 -0.382596 1.169627 0.115615 -0.645259 0.083636 0.379833 -1.665834 -0.531174 0.946522 1.970799
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.155091 2.747824 -0.418478 -1.003981 1.444355 -2.953452 0.298011 0.986805 1.732512 0.622776 -2.828248 -2.578676 -1.112533 -2.896561 -2.286708 -0.372425 -4.298685 -2.724322 -3.788707 0.446161
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.261128 -0.776399 -0.658990 0.036645 1.042473 -1.576004 -0.654364 0.620741 1.080313 -0.846313 1.047747 1.710784 -0.678547 -1.387928 1.010336 -1.263271 -2.414001 0.206572 -0.131469 0.444212
wb_dma/wire_ch1_adr1 -1.798144 -0.822450 1.156429 0.722497 0.166352 -0.952450 1.638210 -0.309676 1.242342 1.149683 0.941174 -0.104194 1.179734 -1.471921 -0.767237 -0.517198 1.239514 -0.632830 -0.137985 -1.100698
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -4.377030 0.936181 -2.562671 -0.832592 -0.785795 -2.466773 0.013992 0.056291 -1.954535 3.972771 -2.269299 0.831317 3.375869 -0.960228 -2.762637 -0.208224 -1.456594 0.190462 -0.701180 0.202731
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.958748 0.474917 1.371497 -0.732801 -0.758673 1.355686 2.142811 -2.083856 0.244287 -0.392063 2.128041 0.256238 -0.160895 -3.341929 -1.278813 -1.655005 3.589233 -0.319900 -0.456937 -2.474745
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.729535 0.000902 -1.161405 -0.755855 -0.630556 -0.799421 1.913762 5.774584 -2.003099 -2.695499 -0.469683 -0.305678 2.987993 4.083608 -0.140023 -1.727045 2.057572 1.016300 0.367683 0.229377
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.651246 0.417830 0.344349 -1.205029 -1.142143 0.615135 4.047040 3.335904 -1.450277 -2.964715 1.761333 -0.002688 2.656441 0.245795 -1.290917 -3.230451 5.211560 0.741229 0.017084 -2.148657
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.780758 1.126036 0.358672 -1.465203 -0.983963 2.446412 0.753320 -1.958712 -0.799514 -1.509135 1.449990 0.442561 -1.384169 -2.012048 -0.591757 -1.095148 2.542431 0.474768 -0.255899 -1.627366
wb_dma_ch_sel/always_39/case_1/stmt_4 2.249410 0.441587 0.697938 0.583127 1.089478 1.900190 0.615288 -0.272180 0.274672 0.334009 0.006872 0.847662 -0.229740 -0.479252 -0.329692 0.901300 1.529683 0.091004 1.125939 -2.361502
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.190121 0.491782 -0.169369 -1.302962 0.694336 0.226101 -0.823558 -1.462417 1.578917 -0.921560 1.945807 3.344506 -0.996181 -1.940806 0.285631 -0.979142 -0.549414 0.354497 1.881688 -0.553450
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.880779 0.085845 -1.118177 -0.748929 -0.607685 -0.814500 1.848262 5.673351 -1.940601 -2.796318 -0.414539 -0.287491 3.061192 3.988184 -0.124806 -1.658139 2.162016 0.934521 0.455141 0.202570
wb_dma_ch_pri_enc/wire_pri14_out 1.340325 0.600568 -0.109769 -1.297967 0.634977 0.336737 -0.763843 -1.544322 1.499281 -0.849632 1.851094 3.301538 -0.920770 -1.847413 0.208819 -0.847574 -0.321307 0.348412 1.938887 -0.655360
wb_dma_ch_sel/always_39/case_1/stmt_1 4.851800 0.355619 0.002269 -0.721040 1.986071 1.531315 0.702415 3.879890 -0.957135 0.594266 -2.656902 1.848170 1.022343 0.356615 0.059482 -0.045292 3.511155 -0.635603 1.131750 -4.134287
wb_dma_rf/wire_ch6_csr -2.503203 -0.253671 -2.350747 -0.367509 -2.371876 -0.333604 -0.386924 -0.529192 -3.784286 1.275378 -2.491404 -0.834127 1.335494 -2.519035 -0.378913 -1.025862 0.582573 0.354538 -4.019451 1.772507
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 4.040116 0.321513 0.898141 -0.616611 1.017550 -0.037067 -0.522396 4.257293 0.331722 -1.297771 -0.199042 0.150304 0.656080 3.643127 0.498385 -0.576742 1.044034 -1.710829 2.171129 -0.177907
wb_dma_wb_if/input_wb_we_i 2.193875 -0.163890 -0.505126 -0.848748 -0.342214 -3.649883 -2.730493 5.854364 1.123203 -3.448935 2.976811 0.734506 0.442566 7.280137 0.150901 -1.075570 -2.093289 -3.029841 1.393251 0.264216
wb_dma_ch_sel/assign_141_req_p0 3.230616 2.081250 0.490746 -1.078101 -1.507711 -0.733614 -0.986992 1.443347 -0.904518 -1.139559 -1.030854 -0.927836 0.514523 2.026556 -0.914273 0.695452 2.271066 -2.579273 -0.163592 -0.047003
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.395641 -0.218868 -1.497081 -2.226406 -0.074121 0.988726 1.367875 5.029336 -1.483733 -1.394826 -1.517301 0.345706 1.347862 3.998445 -0.092187 -1.113545 1.312502 1.944672 1.069825 -0.781320
wb_dma_ch_sel_checker 0.379517 0.902520 -0.142506 -1.957822 -1.464496 0.079290 -0.740384 -1.905590 0.162086 -0.428195 0.863984 0.739512 -0.051056 0.025564 -0.433559 -0.443544 0.594475 0.051024 0.941120 1.234120
wb_dma_ch_rf/reg_ch_dis 2.969289 1.939643 -1.087442 -1.137170 -0.377272 -2.388092 -1.754152 -1.158997 1.186439 -1.305434 -2.012746 0.570978 2.241913 -1.534172 0.467358 2.264531 0.041117 -0.504160 -0.082019 2.331648
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.194761 1.789199 1.720871 -0.939194 -0.930407 0.495644 2.029758 -3.640827 1.142035 2.696666 0.215060 3.153340 -1.030430 -2.510761 -2.728479 0.049635 2.256276 0.062846 0.975818 -2.409068
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.875519 0.039950 -1.183420 -0.608472 -0.560089 -0.756030 1.910128 5.850701 -2.096327 -2.775746 -0.418043 -0.279586 3.160152 4.043849 -0.084249 -1.828023 2.129357 0.991564 0.499803 0.295771
wb_dma_ch_rf/wire_pointer_we -2.284536 -0.020636 -0.977440 0.820600 -0.607000 -0.058362 -0.078087 -1.523993 -1.561075 0.002638 -0.100564 -1.651620 -0.054906 -1.816894 -0.160938 -0.679292 0.020564 -0.342159 -2.480273 0.363290
wb_dma_ch_sel/always_46/case_1/stmt_1 0.253861 -1.201716 -1.019495 -0.739543 -0.129209 -0.249494 -2.146262 1.741795 0.125285 1.497196 -0.012110 0.624979 -0.349712 2.846906 -0.573700 0.310820 -1.608590 -1.284665 -0.250373 -1.566973
wb_dma_wb_slv/always_3/stmt_1 -2.726228 -0.385908 -3.446682 -3.317732 -0.343641 -2.875883 0.433097 -1.548985 -1.311527 -2.015731 -1.157586 -3.742181 2.349347 -3.001544 0.029658 -2.619827 0.796663 -0.397766 -4.998631 0.539126
wb_dma_ch_rf/always_2/if_1/if_1 -0.105932 1.724625 1.701949 -0.948241 -1.007314 0.189213 2.044360 -3.462419 1.092731 2.759353 0.099734 2.975586 -1.006100 -2.521799 -2.693367 -0.029108 2.064103 -0.053428 0.688218 -2.238824
wb_dma_pri_enc_sub/assign_1_pri_out 1.105400 0.477705 -0.192457 -1.289043 0.639610 0.216392 -0.763434 -1.439205 1.489789 -0.876418 1.855567 3.260951 -0.903697 -1.865868 0.304417 -0.943017 -0.513945 0.407516 1.781273 -0.512624
wb_dma_ch_sel/input_ch0_adr0 -0.032492 -0.004660 0.510106 -5.566797 -5.356832 1.543500 0.014107 -1.472469 -0.883388 -0.439346 0.600427 -2.293812 -0.397623 4.625885 -0.761534 -1.023319 3.339728 0.948131 0.920385 3.191950
wb_dma_ch_sel/input_ch0_adr1 -0.443338 0.275282 0.404988 1.448717 -0.619654 -1.833818 0.510192 0.721905 -0.442908 -1.522706 1.261554 -0.631184 1.676099 0.221084 -0.063531 -0.567952 0.906899 -0.996540 -0.515328 0.990443
wb_dma_wb_slv/assign_4 -5.714415 1.642272 -1.424448 1.045868 3.453059 -3.388725 3.484452 1.953200 -3.222516 0.282910 -2.354908 -0.771004 0.876737 -1.097067 -0.632014 -2.952738 -3.207413 0.693287 -2.639673 1.134352
wb_dma_wb_mast/input_wb_data_i -2.747788 2.548574 -1.328711 0.466104 -1.488222 -1.053778 0.512552 -1.592669 -3.892913 0.335895 -2.673851 -0.153108 -1.135217 -2.299280 -0.423754 -1.457171 -0.282206 0.981196 -3.773067 3.035652
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.865344 0.494126 1.329419 -0.835888 -0.866827 1.402992 2.135889 -2.172047 0.273737 -0.451094 2.205959 0.321731 -0.128984 -3.336298 -1.269728 -1.674476 3.613091 -0.243421 -0.372122 -2.457529
wb_dma_de/wire_adr1_cnt_next1 -0.151803 -3.169022 -0.158648 -0.033933 0.417284 0.133578 2.345873 1.637795 2.498489 0.803044 -0.152764 0.528706 3.812705 -0.813335 0.488521 0.833071 1.636244 2.317587 0.869724 -1.082299
wb_dma_ch_sel/inst_u2 -1.361144 -0.800321 -0.647964 0.087393 1.037190 -1.623816 -0.650808 0.630403 1.112974 -0.824704 1.060917 1.683152 -0.729788 -1.423779 1.025393 -1.321399 -2.550550 0.234098 -0.152337 0.501019
wb_dma_ch_sel/inst_u1 0.228206 1.261580 -1.103309 -2.165408 -2.455156 1.273510 5.375399 0.293859 -1.422876 -1.350623 -0.820899 0.830418 4.418469 -2.137991 -2.602057 -1.203513 5.451786 3.976781 -0.549578 -1.221791
wb_dma_ch_sel/inst_u0 1.275512 0.514218 -0.124696 -1.295459 0.680397 0.321950 -0.783583 -1.426232 1.518261 -0.886347 1.908293 3.311737 -0.958450 -1.880696 0.286971 -0.905261 -0.391098 0.359445 1.919318 -0.667191
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.176699 0.532834 -0.164242 -1.320846 0.589364 0.228815 -0.840871 -1.520587 1.520873 -0.939943 1.921119 3.307361 -0.923995 -1.884666 0.264249 -0.958549 -0.463138 0.376470 1.882430 -0.507290
wb_dma/wire_adr0 -3.354802 1.298393 -0.206072 -5.568359 -5.034122 0.656356 1.869055 -1.786139 -1.614489 -1.939298 -0.030422 -3.360516 -1.628939 0.517155 -1.471561 -1.899067 2.885754 1.567049 -2.539536 1.117582
wb_dma/wire_adr1 -2.153457 -0.525184 1.538309 2.157142 -0.411535 -2.627940 2.122313 0.395010 0.908995 -0.373485 2.181932 -0.669387 2.811816 -1.247889 -0.783191 -0.964757 2.138826 -1.517276 -0.575137 -0.171301
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.033951 0.032341 0.741427 -0.250622 -1.073910 0.417250 2.459189 3.450853 -1.125889 -1.641361 0.591301 -1.635038 1.484139 -0.079638 -1.055141 -2.487549 2.962638 -0.988692 -1.460590 -0.816082
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.000570 1.297023 0.342547 -1.437990 -0.879763 2.423077 0.598095 -2.035469 -0.782669 -1.479430 1.416658 0.549812 -1.335514 -1.994744 -0.572756 -1.027073 2.474714 0.389903 -0.055524 -1.563859
wb_dma_ch_rf/assign_18_pointer_we -2.093874 0.059538 -0.994314 0.685313 -0.566326 -0.077401 -0.125548 -1.400635 -1.523634 -0.048202 -0.159444 -1.497030 0.017141 -1.830610 -0.163566 -0.683099 0.112651 -0.335566 -2.398234 0.303066
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.302785 -1.181304 -1.059052 -0.757738 -0.102238 -0.245870 -2.164141 1.789367 0.094956 1.529230 -0.047935 0.663946 -0.284851 2.879980 -0.621917 0.302479 -1.588384 -1.316929 -0.218834 -1.602431
wb_dma_ch_sel/wire_req_p0 -1.265679 3.486317 -0.609206 0.049640 -0.191227 0.396707 5.638997 0.465220 -2.681714 -2.155447 -0.265383 0.339798 1.715927 -2.939742 -3.145115 -2.344829 3.335942 2.391150 -1.378832 -2.498547
wb_dma_ch_sel/wire_req_p1 -1.272835 -0.789433 -0.622805 0.116692 1.065266 -1.566808 -0.640927 0.609098 1.109587 -0.825289 1.074324 1.739312 -0.741439 -1.391822 1.015403 -1.236723 -2.465056 0.237107 -0.110151 0.454612
wb_dma/wire_ndnr 3.124256 0.999186 0.321741 0.249579 2.220644 2.380608 1.747672 0.070448 -1.055772 1.224872 -0.595671 1.342752 3.423874 -2.559610 -0.928320 -1.222058 4.625722 -0.272488 2.505686 -2.197245
wb_dma_de/reg_mast0_drdy_r 2.527544 2.843971 -0.180920 -0.561628 -0.625742 3.720843 -0.080511 -4.627360 -0.957137 -1.503666 1.951337 -0.463570 0.161647 0.797219 -1.232193 1.370400 1.669790 1.724817 3.008367 0.788013
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.317056 0.550147 -0.142268 -1.313935 0.657353 0.334645 -0.775893 -1.507541 1.535772 -0.911643 1.941233 3.350178 -0.957002 -1.842970 0.287202 -0.869150 -0.414998 0.413121 1.949383 -0.641345
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.430940 -0.836556 -1.545391 -5.822701 -3.730403 -0.195839 -0.199164 0.439714 -1.346424 0.493279 -2.060606 -2.116588 -2.041936 1.706787 -0.490569 -1.190866 0.535545 0.941690 -3.800067 -0.382847
wb_dma_ch_sel/assign_137_req_p0 3.430433 2.017805 0.637017 -1.059032 -1.469022 -0.621067 -1.091936 1.641964 -0.847891 -1.125241 -0.963523 -1.018956 0.460963 2.306491 -0.796575 0.754868 2.286964 -2.669478 -0.055933 -0.037394
wb_dma_rf/wire_pointer2 0.465332 0.930202 -0.106069 -1.934576 -1.438396 0.094089 -0.740872 -1.874376 0.158716 -0.428594 0.860558 0.778726 -0.040466 0.042671 -0.438044 -0.449733 0.598268 0.057565 0.990868 1.185171
wb_dma_rf/wire_pointer3 1.865099 2.481781 0.599615 -1.700076 -1.118546 1.331180 0.448213 -3.271833 -0.052088 1.574305 -0.772307 3.182155 -2.181597 -1.136034 -1.952461 0.573728 1.033734 0.626804 0.975101 -1.376422
wb_dma_rf/wire_pointer0 -1.951562 0.877686 1.809048 1.272503 -0.984915 1.604286 0.873750 -4.034483 -0.948627 3.745374 0.398813 2.389231 -1.202263 -4.555159 -1.481860 -1.092525 2.038030 -0.564220 0.365641 -0.744738
wb_dma_rf/wire_pointer1 2.627084 1.352288 0.527794 -1.348436 -0.378551 1.933952 -0.173982 -2.172857 0.432813 -0.076440 0.855419 1.608073 -0.235116 -0.483938 -0.769226 0.427854 2.068149 0.139405 2.070832 -1.073719
wb_dma_rf/wire_sw_pointer0 -1.033461 0.159554 -0.470205 0.287360 -0.337510 -0.987443 0.393367 -0.734600 -0.452375 -1.322158 -0.833779 -0.175806 -0.671362 -2.353347 1.004016 -0.008443 -0.318091 0.893028 -2.506792 0.770570
wb_dma_de/always_21/stmt_1 2.253762 2.720838 -0.253285 -0.514541 -0.664744 3.600984 -0.052269 -4.457997 -1.079887 -1.469762 1.817313 -0.672128 0.295233 0.790709 -1.194071 1.246234 1.642606 1.660407 2.797864 0.991261
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.286916 1.596268 0.231882 -0.875365 2.245227 0.669103 1.139843 0.036581 -0.009154 0.433275 -0.912637 0.374986 5.049429 -3.376282 -0.542132 -1.313051 4.991113 -1.298902 2.543287 -0.609599
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.222925 0.879971 1.080287 -1.291400 -0.058566 -0.514073 -2.867829 2.422615 0.706713 -0.221488 -0.796627 -0.932143 -0.544903 2.611572 0.454029 -0.454517 -1.094173 -3.523102 1.268309 2.752908
wb_dma_ch_arb/input_advance 4.978602 0.341136 -0.056540 -0.757277 2.021654 1.591286 0.654050 3.902910 -0.978484 0.609879 -2.721386 1.891346 1.102659 0.356464 0.067196 -0.014429 3.597010 -0.665078 1.178858 -4.175821
wb_dma_de/always_7/stmt_1 3.728428 0.577137 -0.357731 2.546694 3.840715 2.797384 -0.844299 2.361934 -2.252682 2.004046 -3.936259 -0.978596 1.264189 -2.195836 0.583505 0.376747 0.342830 -1.685444 -0.026763 -0.771082
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.549595 1.405476 -0.847877 -3.657949 -0.261380 -0.021475 -0.654965 1.336512 0.399247 -1.977265 0.301985 3.099154 -0.723999 1.594369 -0.090566 -0.636590 1.547034 0.393399 2.069211 -2.061911
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.840353 1.269830 0.307549 -1.500678 -1.013954 2.426891 0.665613 -1.978036 -0.969879 -1.560321 1.381340 0.399578 -1.350458 -2.030703 -0.601565 -1.158256 2.550878 0.384975 -0.312485 -1.541001
wb_dma_de/always_3/if_1/cond -0.496961 0.234405 0.431276 1.523507 -0.625960 -1.814491 0.522959 0.750084 -0.401630 -1.521188 1.304828 -0.665797 1.657102 0.301462 -0.045443 -0.554368 0.878016 -0.992400 -0.509012 0.962987
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.360468 -0.341434 -1.505606 -2.166523 -0.087621 0.977455 1.543163 5.274466 -1.599102 -1.360882 -1.551483 0.288048 1.548169 4.109818 -0.084391 -1.215932 1.478865 2.009397 1.038314 -0.833818
wb_dma_ch_sel/assign_101_valid -1.581716 -1.381597 -1.812437 -3.227856 -3.233530 -1.572632 -0.712090 0.776722 -2.388913 1.182214 -1.865848 -3.252032 4.622355 1.504390 -0.543415 -0.074368 4.819539 -1.371842 -2.071042 -0.326132
wb_dma_ch_sel/assign_98_valid -1.729210 -1.480118 -2.072784 -3.395088 -3.245370 -1.571271 -0.678739 0.995693 -2.491164 1.297262 -2.062622 -3.085147 4.723218 1.317983 -0.571752 -0.263486 4.677311 -1.252560 -2.199730 -0.392083
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.478530 0.885740 -0.717725 -2.487976 -0.929612 -0.248577 0.110453 2.931563 -1.074502 -1.119580 -1.544460 -0.110443 0.214510 3.559514 -0.362485 0.262169 2.070406 0.009464 0.235504 -1.526485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.850055 0.028699 -1.156958 -0.826282 -0.630546 -0.844625 1.762910 5.777137 -1.968657 -2.684062 -0.511895 -0.301337 2.970236 4.039025 -0.102387 -1.694428 2.049036 0.918162 0.434762 0.284931
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.329042 0.539114 -0.104924 -1.272619 0.661029 0.366704 -0.759872 -1.448175 1.460990 -0.850597 1.829893 3.229736 -0.901603 -1.810304 0.263278 -0.878872 -0.328948 0.380375 1.876125 -0.642698
wb_dma_rf/wire_ch7_csr -2.643358 -0.310760 -2.441335 -0.294519 -2.346074 -0.479394 -0.569981 -0.437694 -3.843996 1.312742 -2.329039 -1.014842 1.524011 -2.135752 -0.406514 -1.059716 0.535801 0.174791 -3.884967 1.769931
wb_dma_ch_sel/reg_csr 0.412243 -0.251105 -0.902205 -1.293796 -0.968442 2.951396 -0.636634 2.088318 -3.024353 2.433093 -3.531743 2.004340 -3.877278 -0.036973 0.182695 -2.765744 -3.534486 1.438783 -1.927723 3.301779
wb_dma_de/reg_next_state -2.331114 2.018036 -1.497067 -1.199899 -0.169538 -4.595164 0.067515 0.311765 -0.095498 3.596897 -3.216422 1.218145 2.826646 -0.136954 -2.941937 0.565458 -1.741362 -1.188711 0.052598 0.038200
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.038158 -1.164718 1.178796 -6.474957 -1.800213 0.341217 0.067622 2.891958 -0.328833 6.586413 -4.925017 4.846306 -0.968446 2.185483 -1.346108 -1.990663 4.043487 -1.593343 1.047699 -3.158159
wb_dma_de/always_11/stmt_1/expr_1 -0.578865 0.277384 0.423009 1.525719 -0.642294 -1.850716 0.524833 0.704221 -0.430990 -1.525629 1.277796 -0.667484 1.673687 0.222290 -0.055996 -0.556044 0.849328 -0.938657 -0.556093 1.046863
wb_dma_ch_rf/input_ptr_set 2.660118 1.334824 0.570944 -1.322309 -0.360539 1.975399 -0.148670 -2.160860 0.471257 -0.060758 0.873317 1.612342 -0.265954 -0.461356 -0.790313 0.433384 2.094841 0.183886 2.111326 -1.160003
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.396565 -0.520778 1.657265 2.288507 -0.403231 -2.840093 2.221119 0.334506 0.905030 -0.323983 2.271220 -0.706190 2.891217 -1.377592 -0.852387 -1.076684 2.175663 -1.674741 -0.668469 -0.144154
wb_dma_ch_sel/assign_12_pri3 2.685457 1.360068 0.565554 -1.402055 -0.385013 1.940375 -0.146000 -2.164996 0.423603 -0.047027 0.858333 1.632067 -0.225322 -0.460064 -0.799917 0.445693 2.110646 0.174148 2.088985 -1.122056
wb_dma_de/assign_65_done/expr_1/expr_1 3.068733 0.042485 -0.351406 -1.203777 2.100332 -0.368522 -2.171732 2.838112 0.594828 0.787122 -2.125805 2.504607 -0.834712 -1.902029 1.001918 -1.081439 -1.021356 -2.273516 0.246909 -0.985351
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.532870 1.356331 0.532331 -1.342190 -0.400024 1.890283 -0.146841 -2.130524 0.400573 -0.053264 0.827216 1.543082 -0.203850 -0.453035 -0.751180 0.391328 2.045064 0.155044 2.053249 -1.036587
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.310644 -0.769378 -0.624450 0.109972 1.055729 -1.556507 -0.615004 0.613256 1.126282 -0.793805 1.093249 1.722674 -0.682983 -1.423499 1.003272 -1.270161 -2.474255 0.263138 -0.136276 0.457497
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.386638 -0.285103 -1.526991 -2.192396 0.018765 1.078238 1.455768 5.291667 -1.564410 -1.432943 -1.552919 0.335744 1.500473 4.027263 -0.048370 -1.246709 1.275017 2.054962 1.159822 -0.682488
assert_wb_dma_ch_sel/input_valid 2.244614 0.446046 0.689919 0.575244 1.048947 1.904979 0.603246 -0.282964 0.281480 0.346995 0.000862 0.865739 -0.240460 -0.465241 -0.318521 0.884709 1.533746 0.093562 1.153368 -2.347759
wb_dma/input_wb0_stb_i 3.172230 1.668846 1.255910 -0.515608 -1.613311 -1.869520 -0.065341 3.574752 0.063692 -4.202922 2.143644 -1.652440 1.183293 6.620924 -0.334048 0.051940 1.866145 -1.921541 1.832464 1.288905
wb_dma/wire_ch1_csr -0.616735 -0.501058 -2.743406 0.058381 -2.558013 0.291871 -2.213048 -1.056018 -4.084162 1.558095 -2.608185 -0.212974 1.411111 -0.273681 0.617835 -0.225444 -0.694195 0.751544 -2.593359 4.575476
wb_dma_rf/assign_5_pause_req -1.380113 4.671644 -0.463831 -2.025683 0.113266 -4.289396 -0.295989 0.150675 1.046591 0.870029 -2.895767 2.207465 -3.111520 -2.021348 -2.809926 -0.329253 -4.809759 -1.592455 -1.495561 0.206007
wb_dma_de/always_12/stmt_1 2.916579 0.132878 -0.375341 -1.252386 1.986040 -0.349184 -2.182325 2.596931 0.541535 0.833441 -2.093006 2.504145 -0.846232 -2.027516 0.934491 -1.115427 -0.916370 -2.183905 0.167594 -0.936439
wb_dma_wb_if/wire_wb_ack_o -1.968115 2.792279 -1.046055 1.559547 1.607463 -1.322642 0.593048 -1.082016 -2.467852 -0.621222 -1.089812 0.486309 -0.268301 -2.205673 -0.214249 -0.886545 -0.573414 -0.184806 -2.485240 0.550236
wb_dma_ch_rf/always_5/if_1/block_1 -2.178615 0.011525 -1.027210 0.638900 -0.650435 -0.147817 -0.068412 -1.433977 -1.573232 -0.078228 -0.166516 -1.623200 0.046962 -1.818998 -0.176575 -0.703699 0.164229 -0.315954 -2.486409 0.363531
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.588510 1.344125 -0.889004 -3.753704 -0.169173 -0.129290 -0.680706 1.478466 0.536292 -2.048609 0.369616 3.349851 -0.723810 1.563089 -0.019131 -0.738047 1.459426 0.432037 2.100809 -2.112758
wb_dma_ch_arb/assign_1_gnt -0.081919 0.533331 -1.581060 -2.280017 -1.690664 0.483051 4.713731 0.640277 -0.417195 -2.150294 0.449084 2.653299 3.856531 -2.924819 -1.752992 -2.017418 3.957149 4.242167 -0.070510 -1.267441
wb_dma_rf/input_dma_err 3.630497 1.476548 -0.884607 -3.846130 -0.358850 0.029501 -0.670815 1.267720 0.386590 -2.015149 0.352993 3.143610 -0.694400 1.611699 -0.153625 -0.675833 1.601877 0.399309 2.113259 -2.000098
wb_dma/wire_wb0_addr_o -0.526905 0.271275 0.452429 1.532251 -0.642257 -1.878385 0.503954 0.737103 -0.396529 -1.547469 1.278937 -0.652825 1.721086 0.230697 -0.031582 -0.531988 0.883176 -1.035126 -0.564253 1.011752
wb_dma_de/assign_73_dma_busy/expr_1 -0.449883 2.912684 0.417854 -0.176459 2.255521 -1.175665 1.005359 0.655847 1.877641 0.802566 -2.455702 -2.072522 -1.351712 -3.024992 -2.521834 0.382976 -2.855478 -2.502018 -2.696013 -1.598778
wb_dma/input_dma_nd_i 4.877701 0.330670 0.029668 -0.675207 2.020539 1.557685 0.701131 3.864812 -0.887546 0.591654 -2.534724 1.899689 0.986509 0.402302 0.043094 0.001232 3.463107 -0.647789 1.193788 -4.181348
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.958393 0.536569 0.397316 -0.072876 -1.431174 -0.452974 -1.610772 -0.737783 0.441234 -0.010849 -0.439064 -2.895888 -2.143214 2.078952 -0.358425 1.795114 -2.523930 -1.198495 -1.402655 1.790168
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.015495 0.592061 0.396285 -0.058982 -1.449099 -0.444336 -1.618749 -0.805559 0.455892 0.016570 -0.435263 -2.882235 -2.134864 2.034002 -0.362831 1.749038 -2.513371 -1.227170 -1.388535 1.797577
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.386608 -0.795846 -0.659822 0.112341 0.999922 -1.650365 -0.609549 0.614615 1.063511 -0.771264 1.047482 1.691844 -0.720294 -1.429841 1.037262 -1.299522 -2.540537 0.214337 -0.198900 0.516410
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.598256 1.445911 -0.901008 -3.774418 -0.314240 -0.053167 -0.693057 1.410454 0.335265 -2.035297 0.286761 3.087760 -0.666895 1.689381 -0.114412 -0.679343 1.583223 0.394517 2.040329 -1.973333
wb_dma_ch_sel/assign_3_pri0 4.972340 0.334862 0.058514 -0.698236 2.030541 1.534128 0.636716 3.876649 -0.910325 0.530898 -2.568282 1.872480 1.004806 0.506604 0.058425 0.023603 3.493277 -0.696820 1.217704 -4.147361
wb_dma_de/always_23/block_1/stmt_8 -0.468765 0.259295 0.446493 1.525241 -0.628508 -1.899318 0.495846 0.800511 -0.414327 -1.593219 1.272130 -0.674308 1.740154 0.244658 -0.052250 -0.571873 0.944863 -1.044459 -0.517756 1.019572
wb_dma_ch_arb/always_2/block_1/stmt_1 -0.258886 0.705108 -1.757047 -2.271777 -1.654179 0.115211 4.682894 0.808223 -0.579905 -2.091307 -0.046036 2.484569 3.955846 -3.075714 -1.773979 -1.987323 3.734392 4.229476 -0.464042 -1.172768
wb_dma_de/always_23/block_1/stmt_1 -2.467560 2.181901 -1.394976 -1.190091 -0.201566 -4.538054 0.012239 0.014228 -0.268977 3.710957 -3.357231 0.988902 2.623716 -0.099322 -2.978559 0.491756 -1.777557 -1.356328 0.022169 0.269901
wb_dma_de/always_23/block_1/stmt_2 4.045503 1.381987 -0.537456 0.729719 2.544904 2.807586 -1.511019 0.749304 -2.209076 1.671903 -3.246547 -0.291991 1.261268 -2.175410 0.221211 -0.130877 0.812775 -1.649670 0.808773 0.444849
wb_dma_de/always_23/block_1/stmt_4 3.345604 3.950454 -0.492668 -1.911152 -0.102226 0.891218 -1.325403 -1.678346 -1.454425 0.952372 -3.634723 -0.838134 0.022919 -0.588607 -1.359102 1.077427 0.567233 -1.197046 0.286587 1.847472
wb_dma_de/always_23/block_1/stmt_5 5.513267 1.295359 -0.125867 -2.716947 0.592550 1.677529 -0.041480 2.003050 -0.771013 0.122000 -1.705754 2.699581 1.021661 0.441350 -0.410960 -0.456247 4.195725 -0.583218 2.247361 -2.981809
wb_dma_de/always_23/block_1/stmt_6 3.881511 0.308020 0.911106 -0.597911 0.944216 -0.095063 -0.513930 4.218176 0.381973 -1.325616 -0.122045 0.117370 0.631893 3.655095 0.498540 -0.595869 0.932889 -1.710272 2.145118 -0.096306
wb_dma_rf/inst_u25 3.478731 1.470096 -0.884788 -3.852992 -0.421194 -0.024401 -0.662978 1.201485 0.324545 -1.995004 0.304767 3.081706 -0.690920 1.574589 -0.181054 -0.611557 1.605523 0.474660 2.032993 -1.945834
wb_dma_wb_mast/input_mast_go -1.477992 -0.811613 -0.700315 0.047454 1.028078 -1.693332 -0.641489 0.653084 1.103465 -0.843519 1.062687 1.706594 -0.689553 -1.500578 1.039244 -1.340770 -2.562403 0.262896 -0.249351 0.520750
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.190778 -0.179531 0.938172 1.033220 1.102879 -0.593171 -1.637479 2.709320 0.511444 0.593559 -1.787419 -1.783229 -0.934504 1.011977 0.754541 0.435781 -2.148730 -2.739106 -0.809423 1.315497
wb_dma_ch_sel/assign_125_de_start/expr_1 1.485472 1.437536 -0.555813 0.889673 -0.001154 -3.799000 -2.770210 -0.651437 1.241431 -1.579693 -0.967021 0.005811 3.813426 -1.750769 1.493605 2.482229 -0.568194 -1.365388 1.514992 3.945119
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -3.036763 3.390958 -0.258704 -0.154178 0.782386 -4.350465 0.735368 0.180377 0.930545 0.442987 -1.825020 0.027425 -0.182571 -2.738137 -2.114728 -0.463167 -3.541480 -1.395890 -1.434293 0.953559
wb_dma_ch_sel/assign_151_req_p0 3.228495 2.065278 0.523824 -1.070819 -1.420568 -0.746246 -1.002934 1.485219 -0.835593 -1.170946 -0.961909 -0.894744 0.492470 2.025966 -0.826245 0.654518 2.215369 -2.590087 -0.120783 0.016812
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 3.405211 2.041280 -1.547133 -1.582871 1.153856 1.844183 -0.561197 -0.335770 -1.203574 -2.059054 0.488980 1.981777 0.637903 0.148688 0.105050 -0.782549 1.073194 1.297469 2.682237 -0.262712
wb_dma_wb_mast/reg_mast_dout -2.697256 2.928982 -1.306971 0.517543 -1.602049 -1.037078 0.528852 -1.842278 -4.132712 0.346749 -2.782885 -0.185186 -1.261508 -2.238936 -0.562894 -1.392085 -0.335372 0.951181 -3.832293 3.215633
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.410579 -0.672373 -1.549683 -5.989048 -3.876007 -0.195457 -0.141079 0.407905 -1.467494 0.340871 -2.011002 -2.190815 -2.137101 1.754122 -0.577433 -1.260221 0.653328 0.906153 -3.826151 -0.400097
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.373993 -0.843283 -0.708427 0.083825 1.051570 -1.673192 -0.653781 0.623144 1.127560 -0.864465 1.123286 1.809136 -0.756507 -1.486933 1.060774 -1.328869 -2.613198 0.245431 -0.148710 0.512602
wb_dma_ch_sel/assign_100_valid -1.689143 -1.450319 -1.919861 -3.236432 -3.189520 -1.466236 -0.747765 0.713211 -2.466270 1.330449 -1.959761 -3.079051 4.400754 1.270045 -0.498579 -0.160209 4.611454 -1.306434 -2.179203 -0.445927
wb_dma_ch_sel/assign_131_req_p0 -0.161122 0.008264 0.833015 -0.124499 -1.075130 0.291002 2.625826 3.288014 -1.070667 -1.710860 0.745808 -1.646512 1.578715 -0.133531 -1.119448 -2.442395 3.100538 -0.953724 -1.432594 -0.895899
wb_dma_ch_sel/assign_135_req_p0/expr_1 3.371382 2.006355 0.621064 -0.892963 -1.331882 -0.652676 -1.011870 1.614318 -0.805642 -1.105317 -0.953729 -0.864489 0.547208 1.958869 -0.836088 0.698870 2.327745 -2.670214 -0.102088 -0.159674
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.642241 0.921883 -0.690584 -2.426975 -0.778136 -0.143782 0.121363 2.879883 -1.050722 -1.174413 -1.499856 0.029416 0.202509 3.528731 -0.329660 0.297744 2.080318 0.076144 0.366488 -1.638546
wb_dma_ch_rf/input_dma_done_all 4.187302 1.516958 -0.485144 0.635380 2.435168 2.960961 -1.387580 0.504052 -2.145635 1.599663 -3.090300 -0.164293 1.287329 -2.220195 0.147182 -0.083143 1.109332 -1.530694 0.964526 0.244841
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.192503 2.885909 -0.688411 -0.672356 1.350827 2.838282 0.765708 -0.705857 -2.853648 1.720424 -2.975102 2.895372 0.453216 -1.740919 -1.277871 -0.611596 2.427993 0.773690 1.594669 -1.344354
wb_dma_pri_enc_sub/wire_pri_out 1.259914 0.513687 -0.083267 -1.329435 0.608533 0.289580 -0.852819 -1.544698 1.576358 -0.935125 1.986916 3.313467 -1.003518 -1.786670 0.287378 -0.895777 -0.478207 0.383959 1.959332 -0.524569
wb_dma_ch_rf/input_wb_rf_din -2.371948 -0.384535 -0.954893 -2.043018 -3.450824 -1.155237 -2.932132 0.968525 -5.079283 0.910688 0.846516 -4.480702 3.440790 4.330105 -0.498320 -5.487741 0.852437 -4.004349 0.542843 7.792860
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.584940 0.599194 -1.169546 0.793389 3.357900 1.213758 -2.125547 1.266235 -1.158453 0.912096 -2.222956 1.233577 0.500937 -3.477067 1.200270 -1.377794 -1.599272 -1.445963 0.492572 0.936020
wb_dma_ch_sel/assign_157_req_p0/expr_1 3.168720 2.056039 0.533496 -1.033320 -1.565210 -0.715564 -1.000489 1.432520 -0.915244 -1.115760 -0.951011 -0.970277 0.489145 2.104545 -0.891675 0.712163 2.327826 -2.597462 -0.225108 -0.061338
wb_dma_ch_sel/assign_139_req_p0 3.417166 2.040877 0.597710 -1.007728 -1.417386 -0.568932 -1.025877 1.461578 -0.801355 -1.146838 -0.908952 -0.886307 0.405318 2.177504 -0.852299 0.837520 2.311211 -2.560470 -0.026516 -0.222586
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.364296 -0.811575 -0.644611 0.125122 1.064003 -1.656449 -0.610466 0.593471 1.113506 -0.838811 1.065764 1.706501 -0.725444 -1.452324 1.033348 -1.306906 -2.562792 0.253468 -0.149613 0.492414
wb_dma_ch_sel/always_38/case_1 1.019580 1.503524 -0.618966 0.912502 -0.094289 -4.041519 -2.682061 -0.677018 1.074851 -1.435115 -1.058158 -0.021680 3.853243 -2.010165 1.445915 2.230891 -0.688343 -1.377383 1.286458 4.121211
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -4.613350 1.060730 -2.818139 -1.205769 -0.803660 -2.864129 0.831665 -0.284830 -2.041235 3.381959 -1.505503 2.001102 3.729713 -0.756944 -2.705604 -0.707144 -0.631175 1.301185 0.062096 -0.438225
wb_dma/constraint_wb0_cyc_o -1.476593 -0.803534 -0.691416 0.084468 1.024624 -1.686751 -0.605959 0.642587 1.074505 -0.831973 1.028003 1.726210 -0.705527 -1.474125 1.070044 -1.352315 -2.564429 0.238998 -0.223670 0.559852
wb_dma/input_wb0_addr_i -4.323018 1.426218 -0.962747 -2.638165 -0.260500 -4.720407 -0.357959 1.292263 -0.690760 -0.779866 -1.688920 -0.174051 0.693093 -1.628480 1.266545 -4.491950 -2.210463 -1.013070 -3.227592 6.308610
wb_dma_de/input_mast1_drdy 0.072174 -0.096624 -1.702562 -2.683301 0.300296 -1.767997 -0.841913 1.021839 0.096781 -0.494993 -0.700715 3.504355 -0.053454 -2.274949 0.883180 -2.147033 -0.459590 0.441265 -0.250028 -0.250458
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.890028 -0.415606 0.371237 1.234372 0.466597 -0.450513 -1.595573 0.321421 0.160267 1.537349 -1.687896 -1.858713 -1.093226 -0.927787 0.341473 0.652589 -2.567182 -1.954326 -1.849004 1.542009
wb_dma_wb_if/input_wb_ack_i -3.732250 4.919265 -2.908137 1.859730 0.865851 -4.072429 -0.586899 -2.174601 -6.268815 -0.241998 -2.505724 1.173318 -0.000165 -2.743948 -0.375350 -2.346066 -0.046022 -1.046720 -4.328823 2.155325
wb_dma_ch_sel/wire_pri_out 1.185381 0.495123 -0.180019 -1.373269 0.616153 0.197937 -0.775429 -1.399499 1.512301 -0.948522 1.882125 3.315541 -0.901433 -1.877444 0.300817 -0.980173 -0.479090 0.389547 1.869631 -0.559230
wb_dma_ch_rf/assign_3_ch_am0 0.266959 -1.209164 -1.079995 -0.755345 -0.144714 -0.246947 -2.144202 1.783699 0.108258 1.523590 -0.026121 0.617667 -0.364590 2.954398 -0.628211 0.364244 -1.666489 -1.264523 -0.275841 -1.691978
wb_dma_rf/input_ch_sel -0.584785 5.469793 -0.128719 -1.248021 0.496456 0.598951 1.064808 -3.941151 0.589838 0.909629 -1.996130 -1.839186 -2.821493 -1.936684 -4.135793 1.146980 -3.832769 -0.342892 -1.540538 0.743026
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.320855 0.048608 -1.501725 -4.309558 -1.967621 -1.484566 -0.725568 -0.299130 -0.880799 -0.103441 -2.355975 -2.716095 -3.865502 0.517718 0.057241 0.136767 -1.479683 0.269915 -4.795321 -1.613514
wb_dma_de/always_23/block_1/case_1 -2.295620 2.252656 -1.371970 -1.226774 -0.092866 -4.811240 -0.144802 0.047355 -0.017968 3.614848 -3.365289 1.009765 2.811215 -0.193994 -2.905397 0.691483 -1.824563 -1.481696 0.201227 0.353282
wb_dma/wire_pause_req -1.563681 4.627884 -0.459943 -2.001996 0.107785 -4.375834 -0.244918 0.144586 1.003080 0.929950 -2.969151 2.164047 -3.111184 -2.092124 -2.833429 -0.339816 -4.843866 -1.581488 -1.574051 0.169811
wb_dma_wb_if/input_mast_go -1.339368 -0.822459 -0.642549 0.091225 1.072568 -1.630761 -0.622865 0.625737 1.177634 -0.844777 1.058369 1.761390 -0.727173 -1.465940 1.060970 -1.334122 -2.575069 0.208358 -0.158835 0.448377
wb_dma_ch_rf/input_de_csr 1.712445 3.099272 -0.124809 0.372710 0.368649 3.120389 0.572145 -4.753777 -1.723280 1.670008 -0.800267 2.074563 -0.791588 -2.766140 -1.748759 0.347671 0.508438 1.457838 1.468590 0.305591
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.191131 0.552119 -0.143683 -1.309374 0.589625 0.298085 -0.782294 -1.572144 1.511278 -0.862448 1.899514 3.281463 -0.926245 -1.915400 0.255564 -0.921744 -0.441782 0.390351 1.841576 -0.573220
wb_dma_de/input_mast0_din 1.343913 3.963745 -0.252315 -0.884042 -1.496534 3.032412 0.564650 -5.808709 -1.609045 0.198694 0.252661 0.880395 -1.682932 0.001809 -2.435992 1.325090 0.473895 2.194734 1.647832 0.785331
wb_dma_pri_enc_sub/always_3 1.267141 0.530835 -0.129816 -1.361522 0.612014 0.263805 -0.814576 -1.509422 1.560663 -0.907238 1.921499 3.370269 -0.977927 -1.913762 0.299825 -0.926923 -0.438642 0.401173 1.940547 -0.577115
wb_dma_pri_enc_sub/always_1 1.220620 0.537689 -0.115947 -1.282305 0.660252 0.234991 -0.782829 -1.493258 1.545425 -0.923262 1.958436 3.300235 -0.967780 -1.877203 0.294426 -0.903678 -0.490042 0.358478 1.910844 -0.560180
wb_dma_ch_sel/reg_adr0 -3.212156 1.275092 -0.275134 -5.728662 -5.040082 0.792535 2.054990 -1.686626 -1.580168 -1.945114 -0.022787 -3.186219 -1.569106 0.467871 -1.577645 -1.916596 3.093053 1.676618 -2.532998 0.831632
wb_dma_ch_sel/reg_adr1 -1.982875 -0.513980 1.597672 2.074894 -0.416175 -2.523333 2.076073 0.330052 0.878265 -0.336176 2.168137 -0.572368 2.653902 -1.132842 -0.820261 -0.942891 2.177815 -1.576983 -0.499320 -0.283838
wb_dma_ch_sel/assign_1_pri0 4.881166 0.349309 -0.049447 -0.741062 1.971860 1.584387 0.707523 3.744572 -0.988002 0.649078 -2.637501 1.925575 1.023512 0.248015 0.009590 -0.009822 3.559635 -0.627426 1.119786 -4.209419
wb_dma_ch_pri_enc/wire_pri26_out 1.276417 0.513667 -0.126591 -1.260718 0.667805 0.313097 -0.766845 -1.473106 1.477790 -0.884170 1.842438 3.247555 -0.909902 -1.856103 0.267251 -0.859321 -0.379076 0.352862 1.878503 -0.658474
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.564203 0.963675 -0.721689 -2.441148 -0.869529 -0.146124 0.059974 2.817136 -1.125650 -1.131422 -1.558246 -0.043100 0.224018 3.503453 -0.382750 0.266917 2.129861 -0.011836 0.305647 -1.520019
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.717951 0.081340 -0.446060 -1.263253 1.937272 -0.509245 -2.218820 2.650115 0.455970 0.916310 -2.241532 2.407644 -0.820042 -2.080483 0.972140 -1.126535 -1.011312 -2.238858 -0.016650 -0.866678
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 4.183950 -0.414215 0.358667 -5.583911 -3.872399 0.190723 -2.782132 6.485797 -1.018898 -0.040422 -0.353777 -0.929299 1.229042 9.606760 -0.963535 -3.237998 0.524548 -3.214710 2.768396 4.673033
wb_dma/wire_ptr_set 2.588060 1.343309 0.535412 -1.378980 -0.400770 1.910493 -0.176742 -2.159604 0.401532 -0.061888 0.890164 1.560040 -0.218822 -0.451419 -0.753206 0.390085 2.041548 0.151974 2.062720 -1.028798
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.406574 0.530101 -0.030556 -1.261523 0.635725 0.403654 -0.757738 -1.471985 1.511471 -0.902265 1.910571 3.245562 -0.921937 -1.720631 0.245277 -0.833361 -0.290826 0.343705 1.951540 -0.678720
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.762415 0.645252 -1.188566 0.648982 3.479520 1.164707 -2.189156 1.293656 -1.023595 0.819006 -2.179370 1.500093 0.509419 -3.494417 1.213667 -1.364987 -1.587269 -1.406240 0.681659 0.808597
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.552575 0.915787 -0.664823 -2.490957 -0.846393 -0.196216 0.125469 2.877850 -1.043104 -1.179229 -1.473380 -0.032367 0.220163 3.609372 -0.366971 0.286178 2.081570 0.041788 0.358080 -1.566275
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.711469 -0.055252 -0.736752 -1.291254 0.981437 -0.225058 0.134536 4.089155 -1.310980 0.348261 -2.708954 1.077935 1.270725 0.716683 0.348384 -0.870704 2.129056 -0.700216 -0.014530 -1.966751
wb_dma_de/reg_ptr_set 2.965059 1.498891 -0.574273 -1.500849 -0.920501 1.274513 -2.598029 -4.790604 2.055487 -0.933839 -0.889006 -3.177382 2.418010 -0.810291 0.450315 4.555393 0.585978 0.130778 1.336547 3.416385
wb_dma/wire_dma_nd 4.962600 0.366905 0.009999 -0.691924 2.017640 1.658612 0.723832 3.814345 -0.964826 0.590596 -2.579343 1.916404 1.008713 0.318036 0.043657 -0.007138 3.541251 -0.613735 1.189418 -4.213035
wb_dma_rf/assign_3_csr -1.576338 0.793792 0.443241 1.565790 -0.340105 -2.190366 -1.081582 -0.614572 -0.317512 1.155921 -0.441550 1.215346 0.090031 -0.636172 0.145796 0.431117 -1.706489 -0.613075 1.077441 1.976465
wb_dma_rf/assign_4_dma_abort 3.517142 1.384095 -0.788297 -3.640292 -0.233701 0.017799 -0.619708 1.353571 0.471223 -1.988929 0.396456 3.093091 -0.764421 1.615908 -0.073010 -0.602830 1.519047 0.427811 2.060815 -2.074026
wb_dma_ch_sel/assign_123_valid 3.918016 1.776269 0.176969 -2.604352 -0.899338 1.067725 -1.600719 0.997143 -0.447943 0.205001 -2.146220 -0.349316 -1.145924 2.211633 -0.723913 1.227929 1.430157 -1.711458 0.494867 -0.985065
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.644938 -1.252631 -1.545608 -0.994571 1.842801 0.982619 1.541419 6.566776 -1.764471 0.059124 -2.692466 1.489409 2.628896 1.341355 0.667172 -2.415677 1.374990 1.255768 0.865465 -1.141764
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.928434 -0.384474 0.351722 1.191020 0.431465 -0.498654 -1.568508 0.294749 0.227831 1.456323 -1.536383 -1.821764 -1.052220 -0.861276 0.360562 0.574468 -2.521193 -1.902448 -1.748771 1.480515
wb_dma_rf/wire_ch4_csr -2.569732 -0.004033 -2.342637 -0.228588 -2.369193 -0.462293 -0.541998 -0.759459 -3.801014 1.090922 -2.287744 -0.983301 1.315996 -2.421968 -0.471756 -0.958181 0.510396 0.167745 -3.928974 1.844960
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.052138 0.618126 0.306866 -0.106852 -1.489829 -0.490921 -1.600604 -0.823435 0.355508 -0.014845 -0.489648 -2.912156 -2.105567 2.009532 -0.372731 1.729767 -2.489089 -1.181768 -1.471104 1.821049
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.497538 -0.617404 -1.637413 -5.865026 -3.754022 -0.294849 -0.199865 0.434889 -1.550423 0.334386 -2.160183 -2.272047 -2.065413 1.495942 -0.490799 -1.259333 0.574434 0.849688 -4.014328 -0.341479
wb_dma_ch_pri_enc/wire_pri0_out 1.270682 0.545596 -0.093966 -1.259738 0.661532 0.297987 -0.742077 -1.448363 1.469822 -0.868499 1.856809 3.232978 -0.937524 -1.871701 0.264993 -0.852459 -0.413139 0.335289 1.884484 -0.634323
wb_dma_ch_rf/assign_10_ch_enable -4.437794 1.078316 -2.794205 -1.083790 -0.760981 -2.896164 0.673419 -0.138915 -1.993416 3.253881 -1.535710 1.985924 3.707800 -0.804315 -2.635186 -0.543099 -0.654388 1.214780 0.058460 -0.490721
wb_dma_wb_slv/reg_slv_we -2.680309 -0.536724 -3.343018 -3.523722 -0.262206 -2.798388 0.693857 -1.631862 -1.012883 -2.125679 -1.143990 -3.816937 2.365462 -3.243863 0.064484 -2.560549 0.987702 -0.289960 -4.996468 0.289484
wb_dma_de/input_txsz 1.348569 0.538436 -0.009075 0.322665 3.492148 -0.937202 -0.811242 0.584095 1.188203 1.031263 -1.137338 0.400224 3.234751 -5.447218 0.632450 -1.854464 0.481833 -2.701963 0.918542 1.007055
wb_dma_wb_if/wire_mast_dout -2.551193 3.214689 -1.456797 0.603384 -1.400008 -0.919498 0.463644 -2.020506 -4.339761 0.319501 -2.784655 -0.038708 -1.201724 -2.371743 -0.656456 -1.490635 -0.375855 0.957790 -3.651160 3.297201
wb_dma_ch_rf/wire_ch_enable -4.326146 1.040480 -2.783819 -1.068582 -0.772906 -2.797130 0.738030 -0.110916 -1.837793 3.113646 -1.350459 2.047900 3.680926 -0.580987 -2.658054 -0.438170 -0.649231 1.332853 0.126782 -0.745288
wb_dma_rf/wire_csr_we 2.043352 3.215599 0.386256 -3.631289 -1.099730 -2.461162 -1.292486 -0.342181 1.221154 -1.326883 -2.488439 0.979946 -5.021339 -0.287987 -0.687567 0.091213 -1.707162 -2.015170 -2.135615 -0.369973
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.350154 -0.816431 -0.666444 0.080094 1.056314 -1.624868 -0.654072 0.610197 1.135273 -0.846431 1.090781 1.769092 -0.720891 -1.432813 1.064489 -1.320857 -2.550451 0.243193 -0.179951 0.495848
wb_dma_ch_sel_checker/input_dma_busy 0.401361 0.872549 -0.121014 -1.933892 -1.425544 0.067964 -0.724255 -1.911682 0.192698 -0.410510 0.908449 0.730327 -0.065438 0.043701 -0.418952 -0.463517 0.551536 0.067172 0.949275 1.225717
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.382958 -0.780197 -0.675127 0.083848 1.052662 -1.636418 -0.649646 0.637442 1.095860 -0.829010 1.033685 1.739996 -0.715475 -1.477346 1.045566 -1.298531 -2.530395 0.225348 -0.172458 0.481523
wb_dma_ch_rf/assign_9_ch_txsz 0.376180 0.657683 0.398182 1.406859 3.187590 -1.739932 -1.958371 -0.993344 2.024098 0.230249 0.145740 -1.521420 3.348393 -6.992602 0.996605 -1.991788 0.624378 -4.152663 -0.480037 2.109637
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.828810 1.255535 0.331158 -1.496623 -0.999930 2.507931 0.726932 -2.013200 -0.926677 -1.620066 1.462786 0.434645 -1.430798 -2.013207 -0.560253 -1.127479 2.578930 0.469413 -0.278488 -1.625389
wb_dma_de/assign_65_done 2.664009 0.625477 -1.180330 0.844794 3.548735 1.316005 -1.983012 1.074205 -1.119245 0.802228 -2.052244 1.481307 0.554469 -3.721862 1.204773 -1.323681 -1.462404 -1.210326 0.696882 0.746957
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.420503 2.362418 -1.550738 -2.097410 -0.575802 -2.308692 -0.319980 -1.154386 0.762425 -2.491959 -1.047586 2.177552 3.197270 -1.218272 0.230186 1.423457 2.063582 1.105408 1.080318 1.139537
wb_dma_de/always_2/if_1/if_1 -2.872572 -3.092004 -3.079570 -3.056982 -2.265510 -0.513530 -0.366597 0.355770 0.263063 0.507287 -2.149194 -1.163550 1.635740 -1.351694 0.745738 1.354004 0.484271 2.365985 -4.728660 -1.588003
wb_dma_ch_sel/assign_154_req_p0/expr_1 3.320389 1.935905 0.600269 -0.951218 -1.422118 -0.618933 -1.012389 1.643209 -0.869343 -1.110083 -0.934277 -1.021097 0.476409 2.316045 -0.837271 0.820110 2.323078 -2.588328 -0.125707 -0.136693
wb_dma_ch_sel/assign_156_req_p0/expr_1 3.608652 2.124536 0.564018 -1.254803 -1.523411 -0.593802 -1.050130 1.550863 -0.794778 -1.284405 -0.905065 -0.804286 0.607557 2.296850 -0.905309 0.729254 2.470740 -2.570364 0.075833 -0.069775
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.382597 0.566712 -0.121586 -1.310883 0.584746 0.377979 -0.751521 -1.487858 1.465486 -0.892018 1.881253 3.261573 -0.893970 -1.763444 0.257589 -0.863843 -0.302216 0.373700 1.915239 -0.612012
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.438420 1.455886 -0.933976 -3.766263 -0.322366 -0.176894 -0.657853 1.457803 0.305566 -2.042844 0.226049 3.044791 -0.630576 1.659830 -0.091533 -0.691642 1.508206 0.401064 1.936176 -1.924127
wb_dma_ch_sel/assign_112_valid 3.962279 1.893949 0.132221 -2.602273 -0.853178 1.122282 -1.629981 0.863858 -0.464102 0.276608 -2.282644 -0.189304 -1.117717 1.960136 -0.771540 1.223275 1.417981 -1.654170 0.469783 -1.004006
wb_dma_de/always_23/block_1/case_1/block_8 2.706014 3.329313 -0.309792 -1.681813 -0.592354 2.016572 -0.717113 -4.529104 0.054192 -2.247561 1.603848 -1.536360 1.803263 0.124358 -0.831911 1.162782 2.054150 0.632492 3.094330 2.475485
wb_dma_de/always_23/block_1/case_1/block_9 2.567195 3.329894 -0.339482 -1.762135 -0.664084 2.012602 -0.694514 -4.530136 0.034645 -2.218231 1.524144 -1.540157 1.815393 0.082495 -0.897087 1.114596 2.045167 0.660398 2.982558 2.475249
wb_dma_ch_rf/assign_28_this_ptr_set 1.819200 2.611867 0.585181 -1.787857 -1.218217 1.398435 0.453303 -3.441386 -0.148511 1.650170 -0.766265 3.239299 -2.275739 -1.186085 -2.046767 0.529247 1.020521 0.703403 0.923083 -1.355859
wb_dma_ch_rf/always_22 0.321594 -1.206731 -1.120526 -0.745592 -0.057852 -0.203773 -2.193834 1.838243 0.120349 1.541808 0.029191 0.707934 -0.329390 2.936318 -0.621760 0.332516 -1.667027 -1.339065 -0.213002 -1.758058
wb_dma_de/always_23/block_1/case_1/block_1 -1.695488 0.272615 -1.477800 -0.758657 -1.385095 -3.780136 -1.224739 -0.028864 -1.765266 4.279187 -3.317163 2.341453 3.685470 0.579654 -1.126132 0.739211 0.147444 -0.484515 1.481513 1.273954
wb_dma_de/always_23/block_1/case_1/block_2 -2.840030 3.363064 -0.259431 -0.341886 0.745410 -4.316350 0.620460 0.220633 1.081985 0.549852 -2.046719 0.101451 -0.152196 -2.779860 -2.099505 -0.338703 -3.558195 -1.448521 -1.404244 0.894867
wb_dma_de/always_23/block_1/case_1/block_3 0.624682 -3.155058 -1.031229 -2.796656 1.121341 -1.180197 0.251148 4.713203 1.136091 3.052151 -3.769077 1.883501 3.721437 -1.310187 0.888207 -1.425548 0.767208 -0.128568 -0.009705 -0.619183
wb_dma_de/always_23/block_1/case_1/block_4 0.948171 -3.166581 -1.369299 -3.808736 1.745987 0.380689 -0.064475 4.069492 1.484246 3.901181 -4.711834 2.064486 2.337022 -1.661875 1.023187 -1.023158 -0.154631 0.834349 0.503969 -1.031473
wb_dma_ch_rf/always_27 3.051979 1.936477 -1.121258 -1.014470 -0.339691 -2.199775 -1.761397 -1.268228 1.144390 -1.103490 -2.296082 0.520780 2.228491 -1.735266 0.462696 2.505577 0.029554 -0.454226 -0.168327 2.258161
wb_dma_de/always_23/block_1/case_1/block_7 1.013402 5.331725 -1.770751 0.177072 -1.582942 1.328499 -1.210571 -7.095103 -4.580700 0.282889 0.580200 -0.285003 1.672786 0.306041 -2.936050 0.890664 2.154251 0.147878 2.273305 1.986431
wb_dma/assign_4_dma_rest -0.729991 1.312878 0.099856 -0.377264 -0.839666 -0.411423 0.683592 -1.469905 -0.587589 1.714792 -1.541651 1.708676 -2.030814 -0.733206 -1.322494 0.183978 -0.950872 0.609295 -1.059148 -0.349229
wb_dma_ch_rf/always_23/if_1 -2.198620 -0.543480 1.634564 2.199484 -0.374091 -2.655061 2.159338 0.344779 0.948360 -0.294878 2.235939 -0.637560 2.781262 -1.332693 -0.821074 -1.002670 2.176390 -1.595889 -0.557399 -0.274013
wb_dma_ch_sel/reg_ndr_r 4.932188 0.341570 0.060532 -0.670787 2.019692 1.557255 0.681661 3.871097 -0.878976 0.522701 -2.542281 1.874403 0.978921 0.442817 0.063250 -0.012531 3.506611 -0.690823 1.220072 -4.116449
wb_dma_de/assign_66_dma_done/expr_1 3.555416 1.919279 -1.600884 -2.563045 0.245735 -0.728837 -2.261574 -1.723651 1.342215 0.144693 -3.538043 1.139567 0.733463 -1.793450 0.503687 2.738874 -0.802847 0.343566 0.374515 1.525379
wb_dma_ch_sel/reg_req_r 1.855827 4.514178 -0.275458 -2.014959 -1.302028 1.389423 -0.057888 -5.477523 -0.549849 -0.401633 -0.210655 0.155471 -0.089611 -0.660321 -2.056540 1.164118 0.911152 1.123452 1.853664 2.214865
wb_dma_ch_rf/reg_pointer_r -4.151428 0.659288 -0.701388 1.584173 -1.688588 0.431456 -0.565642 -3.134125 -3.734998 2.365624 -1.411779 -0.520899 -1.387200 -4.561460 -0.383316 -1.887533 -0.000066 -0.699238 -3.471124 1.697069
wb_dma_ch_sel/assign_105_valid 4.147766 1.865584 0.190999 -2.617357 -0.817599 1.154901 -1.546230 1.063203 -0.444489 0.192621 -2.190617 -0.291208 -1.013664 2.127465 -0.778824 1.239910 1.650854 -1.715754 0.577813 -1.083555
wb_dma_ch_pri_enc/wire_pri5_out 1.327479 0.516967 -0.124155 -1.364125 0.602758 0.332625 -0.807894 -1.477573 1.515266 -0.879104 1.875981 3.339672 -0.889214 -1.823274 0.250761 -0.917732 -0.367699 0.364016 1.963771 -0.589248
wb_dma_ch_sel/always_39/case_1 5.086921 0.370308 0.000467 -0.770240 2.006363 1.635340 0.689764 3.826966 -0.943162 0.600446 -2.619331 1.985036 1.036981 0.353112 0.006174 0.027612 3.589416 -0.622742 1.247220 -4.217242
wb_dma_ch_sel/always_6 2.843986 3.317322 -0.323118 -1.617923 -0.425452 2.150914 -0.675409 -4.470089 0.069091 -2.191051 1.554733 -1.450227 1.876071 -0.046393 -0.825030 1.147214 2.150354 0.643782 3.168681 2.336965
wb_dma_ch_sel/always_7 2.520098 1.917369 -0.192432 0.693545 1.159606 3.645236 -0.055569 -3.588696 -1.176242 -0.019485 0.822193 0.571495 1.182771 -2.169831 -0.509440 0.181536 1.617521 0.927039 2.597773 0.573819
wb_dma_ch_sel/always_4 3.549622 1.080660 -1.381193 -0.825788 0.375236 -2.105808 -2.442906 0.030643 1.286775 -2.749326 -1.097235 -1.133984 4.219463 -1.338375 1.625007 2.036434 0.960114 -1.205480 0.521284 2.810295
wb_dma_ch_sel/always_5 1.885846 1.333131 -0.982388 -0.401938 0.499772 -2.237868 -3.430918 -1.205474 1.331064 -0.252726 -2.080513 0.501528 2.400880 -1.678045 1.574367 2.832460 -1.503212 -0.591638 2.172911 3.468864
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -2.042162 0.924262 -0.985795 -4.565006 -0.603824 -2.324390 1.539044 1.439875 2.333420 0.493952 -2.880391 -1.566003 0.753085 -1.948440 -1.806932 -0.969752 -1.376825 -0.137602 -3.289253 0.434691
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.668789 0.093300 -1.227375 -0.772037 -0.661508 -0.741931 1.948288 5.560177 -2.062169 -2.726028 -0.410719 -0.190470 3.060304 3.782101 -0.195046 -1.777622 2.055845 1.086991 0.391740 0.321228
wb_dma_ch_sel/always_1 1.928420 4.412117 -0.291476 -2.027452 -1.213375 1.497362 -0.138511 -5.566210 -0.391528 -0.596361 0.057466 0.140057 -0.052092 -0.700318 -1.965939 1.190815 0.975592 1.123085 2.049015 2.152603
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.572458 1.360224 0.531905 -1.401278 -0.405564 1.904271 -0.177428 -2.166859 0.374091 -0.038062 0.834393 1.554926 -0.217581 -0.505565 -0.806196 0.393443 2.103930 0.163344 2.051506 -1.052712
wb_dma_ch_sel/always_8 1.816599 2.523443 0.559326 -1.764685 -1.199299 1.378415 0.506036 -3.374135 -0.150675 1.624821 -0.749309 3.191522 -2.200893 -1.144009 -2.008812 0.531248 1.098133 0.715589 0.949792 -1.409317
wb_dma_ch_sel/always_9 2.582078 1.351337 0.550723 -1.420448 -0.401286 1.892779 -0.182784 -2.142353 0.421277 -0.110922 0.890362 1.582507 -0.258617 -0.384087 -0.755160 0.381383 2.040738 0.134513 2.070478 -1.031250
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.224020 0.495571 -0.169856 -1.364037 0.615294 0.214592 -0.798791 -1.386725 1.455943 -0.896500 1.847422 3.314694 -0.913153 -1.873361 0.274844 -0.967888 -0.446352 0.384335 1.863762 -0.545536
wb_dma_de/assign_67_dma_done_all 4.185695 1.443406 -0.479173 0.585651 2.497660 2.777745 -1.494175 0.773841 -2.128379 1.603411 -3.204841 -0.243261 1.252719 -2.036129 0.188673 -0.129768 0.952680 -1.656164 0.888578 0.357740
wb_dma_ch_rf/wire_ch_txsz 0.367857 0.720077 0.408490 1.431208 3.199449 -1.535220 -1.807949 -1.138582 1.998783 0.345471 0.221588 -1.080299 3.125058 -6.979567 0.915395 -1.940946 0.618225 -3.935909 -0.282156 1.806588
wb_dma_ch_sel/assign_99_valid -1.586414 -1.269316 -1.853969 -3.251794 -3.153013 -1.479303 -0.762376 0.727750 -2.436470 1.183938 -1.875929 -3.121236 4.387058 1.348605 -0.556872 -0.193889 4.631615 -1.416662 -2.054032 -0.358743
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.146392 -0.552289 1.610126 2.189551 -0.406585 -2.652476 2.119967 0.394792 0.908328 -0.306826 2.223256 -0.678292 2.760655 -1.187821 -0.814618 -0.958177 2.134153 -1.601355 -0.570814 -0.206930
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -2.575267 -0.854541 -3.953569 -4.100037 0.293215 -1.356963 1.570500 1.281242 -2.167043 1.082913 -2.685507 -2.403634 4.494598 -0.289303 -1.685773 -1.918386 -0.181959 0.902625 -2.091275 0.041535
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.367667 1.390245 0.797844 -1.001837 -1.551500 -3.663946 -2.852051 2.474369 1.481520 -3.933771 2.555900 -0.929080 -0.570185 4.230536 0.539851 -1.019050 -2.452935 -3.419457 0.933050 4.325565
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.795563 0.466733 1.479457 -0.670623 -0.698810 1.413115 2.172998 -2.183117 0.386356 -0.433321 2.294430 0.356475 -0.208092 -3.451125 -1.259908 -1.613297 3.594880 -0.339654 -0.318480 -2.534906
wb_dma/wire_ch2_txsz 2.676201 1.977179 -0.205615 0.767602 1.260122 3.863868 -0.028501 -3.727984 -1.238995 -0.018447 0.857748 0.558304 1.225155 -2.197124 -0.540001 0.239506 1.703618 1.000035 2.750063 0.548029
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.983026 -3.334386 -1.408073 -3.777764 1.927662 0.358753 -0.266044 4.181688 1.664004 4.022944 -4.620104 2.277165 2.201408 -1.546616 1.108173 -0.941045 -0.435558 0.774071 0.549782 -1.252327
wb_dma_de/always_23/block_1 -2.333235 2.073131 -1.530705 -1.229707 -0.309453 -4.774319 -0.249912 0.235606 -0.312997 3.617740 -3.259960 1.048042 3.001643 -0.085550 -2.852036 0.410000 -1.696629 -1.496844 0.057353 0.476110
wb_dma_ch_rf/always_22/if_1 0.311678 -1.140543 -1.146890 -0.741941 -0.114280 -0.255392 -2.175896 1.794520 0.061052 1.488030 -0.038222 0.625440 -0.277842 2.923547 -0.641140 0.311399 -1.614291 -1.325592 -0.283597 -1.663123
wb_dma_de/wire_mast1_dout 0.051089 0.630122 -0.705150 2.184459 1.589211 1.859372 0.110834 -1.639202 -1.656808 0.032201 0.022034 -1.026028 1.416868 -1.711620 0.235062 -0.173322 -0.444446 0.828475 0.638727 1.645620
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.176068 0.042538 -1.066274 0.686584 -0.661893 -0.057487 -0.122663 -1.509257 -1.600988 -0.111986 -0.160805 -1.654922 0.025821 -1.932814 -0.170235 -0.683848 0.197641 -0.344678 -2.509587 0.321310
wb_dma_de/always_8/stmt_1 2.965977 0.114356 -0.399800 -1.304865 1.974703 -0.504875 -2.248050 2.923770 0.459357 0.803638 -2.215079 2.397989 -0.780890 -1.807113 0.986465 -1.176367 -1.023028 -2.319470 0.161766 -0.808666
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.901635 0.171511 -1.035193 0.661090 -0.538244 -0.038596 -0.146511 -1.371425 -1.655236 -0.036225 -0.253694 -1.423781 0.067683 -1.853102 -0.200469 -0.704706 0.190848 -0.341711 -2.351501 0.258187
wb_dma_ch_rf/wire_ch_done_we 2.498635 1.596874 -1.245552 -0.377201 1.616392 1.407321 -2.087493 0.002564 -1.012002 -0.598603 -1.042956 0.119935 -0.395887 -0.780664 0.423857 -0.162659 -1.474595 -0.571005 0.941168 1.230891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.606501 0.981629 -0.681014 -2.517915 -0.889066 -0.154127 0.099797 2.835477 -1.061013 -1.145429 -1.493382 -0.042236 0.239366 3.526774 -0.400926 0.311391 2.096565 0.011827 0.396361 -1.547493
wb_dma_wb_slv/wire_wb_ack_o -2.069812 2.957536 -0.987839 1.435017 1.636396 -1.596059 0.572519 -0.907293 -2.400746 -0.787740 -1.049395 0.491248 -0.422993 -1.976602 -0.187980 -0.918069 -0.769603 -0.276416 -2.509701 0.674617
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.787228 0.497573 1.369952 -0.797221 -0.758212 1.507298 2.183665 -2.197536 0.368370 -0.453369 2.300614 0.387281 -0.210638 -3.358507 -1.277570 -1.586696 3.663715 -0.172574 -0.285712 -2.606446
wb_dma_de/reg_ld_desc_sel 0.093279 0.001182 1.099491 -3.136379 1.269231 -2.157436 -0.075598 3.832627 1.477378 3.960705 -5.595857 -0.595674 -2.638738 0.935437 -0.913835 1.560059 0.082696 -3.150962 -2.231407 -5.514046
wb_dma_wb_mast/assign_2_mast_pt_out -2.047829 2.724772 -0.912018 1.389162 1.418251 -1.555156 0.469305 -0.880154 -2.304239 -0.729823 -0.942640 0.274202 -0.285212 -1.713448 -0.254884 -0.853792 -0.658970 -0.370192 -2.364016 0.724366
wb_dma_de/assign_83_wr_ack 2.947114 0.667810 -1.107743 0.836488 3.536087 1.458253 -2.106247 1.224923 -1.119619 0.830126 -2.117413 1.316472 0.598616 -3.445587 1.195325 -1.256769 -1.441501 -1.382526 0.810942 0.811487
wb_dma/wire_dma_done_all 3.891386 1.375917 -0.525868 0.823416 2.527141 2.806679 -1.491958 0.533749 -2.182347 1.719064 -3.217953 -0.413694 1.270748 -2.357126 0.204114 -0.108759 0.741626 -1.652095 0.720973 0.494756
assert_wb_dma_rf/input_ch0_am1 -0.865097 0.092190 -0.506440 0.155458 -0.327392 -1.131193 0.249708 -0.672151 -0.136726 -1.439974 -0.919255 -0.163673 -0.574694 -2.385784 1.214397 0.187250 -0.383718 0.880492 -2.534587 0.870584
wb_dma_ch_arb/reg_state -0.287432 0.670662 -1.667626 -2.327266 -1.728707 0.154986 4.721866 0.906292 -0.552541 -2.264413 0.193252 2.525356 3.827390 -2.888925 -1.803939 -2.124111 3.746480 4.197812 -0.344191 -1.096723
wb_dma_ch_sel/input_ch0_csr 0.109489 -0.029544 -0.712790 -0.545799 -2.281925 -1.371012 -1.683291 1.237033 -1.330591 2.136158 -4.247390 2.426462 0.121496 -1.355647 1.079496 -0.073176 -2.576339 0.783135 -1.183108 5.618712
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.721547 3.376372 -0.340600 -1.680476 -0.490688 2.026084 -0.724581 -4.487877 0.030097 -2.227448 1.526248 -1.402639 1.800823 0.015035 -0.797883 1.110653 1.977548 0.650769 3.119972 2.469896
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.704886 -3.152935 -0.866399 -2.642313 1.206507 -0.987719 0.261802 4.633741 1.191689 3.029940 -3.751427 1.867967 3.453296 -1.296663 1.020197 -1.321297 0.667063 -0.036798 0.083327 -0.558423
wb_dma_ch_sel/assign_153_req_p0/expr_1 3.451996 2.125432 0.580925 -1.068365 -1.543502 -0.680546 -0.998395 1.537471 -0.860052 -1.284932 -0.884373 -0.938078 0.612185 2.246011 -0.902879 0.734852 2.448709 -2.651838 -0.034797 -0.084417
wb_dma_wb_mast -3.251554 4.425899 -2.753947 2.592808 0.438883 -3.991943 0.367293 -0.867385 -6.121498 -0.570560 -2.240117 1.245948 1.296577 -2.139055 -0.624823 -2.622740 0.277317 -0.618882 -4.234532 2.813822
wb_dma_ch_sel/assign_124_valid 3.750433 1.752340 0.137701 -2.513245 -0.893811 1.059034 -1.583627 0.981443 -0.498861 0.264664 -2.272010 -0.390822 -1.132429 2.051408 -0.771275 1.205193 1.323547 -1.653601 0.325957 -0.971994
wb_dma_de/always_18/stmt_1 -0.917639 1.675013 -1.303568 3.620113 -1.076496 -1.527068 -0.935512 -1.458881 -5.069446 -0.596924 1.926929 -0.948053 3.443991 1.433088 -1.226362 -0.682365 2.385745 -1.981282 0.167528 0.872536
wb_dma_ch_rf/wire_ch_csr_dewe 4.446840 3.126448 -0.736209 -0.919222 1.299669 2.972276 0.730116 -1.047892 -2.816802 1.817694 -3.130168 3.258761 0.278364 -2.019207 -1.450446 -0.501275 2.599766 0.838813 1.677005 -1.545544
wb_dma_ch_pri_enc/input_pri2 2.644055 1.359625 0.551165 -1.373645 -0.411214 1.898231 -0.159890 -2.128473 0.440551 -0.095236 0.859563 1.587824 -0.248044 -0.397358 -0.760179 0.418410 2.072472 0.143614 2.124867 -1.073519
wb_dma_ch_pri_enc/input_pri3 2.518330 1.357142 0.516162 -1.402388 -0.443344 1.822335 -0.208350 -2.200570 0.384636 -0.087669 0.884135 1.579653 -0.236463 -0.440565 -0.787075 0.352172 2.043359 0.139509 2.050031 -0.969947
wb_dma_ch_pri_enc/input_pri0 2.332463 0.428186 0.726063 0.614151 1.107340 1.952367 0.624114 -0.304694 0.286686 0.350923 0.046010 0.890332 -0.238085 -0.500030 -0.347767 0.933919 1.571442 0.119569 1.203048 -2.460264
wb_dma_ch_pri_enc/input_pri1 1.294695 0.509157 -0.118179 -1.226625 0.641214 0.350910 -0.803746 -1.518417 1.493548 -0.850771 1.865590 3.226819 -0.910443 -1.855439 0.268079 -0.862494 -0.362701 0.364475 1.915845 -0.603253
wb_dma_wb_if/input_slv_pt_in -2.088870 2.872988 -1.013510 1.423787 1.521307 -1.611246 0.447403 -0.996630 -2.404818 -0.668320 -1.094549 0.364134 -0.346801 -2.006603 -0.218042 -0.890740 -0.773062 -0.367444 -2.532531 0.808788
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.119933 1.042516 -0.015569 -1.338441 -1.949546 0.032820 -0.052953 -1.195051 0.177506 -1.533747 1.150578 -1.125840 -1.030802 3.000213 -0.741686 1.150234 0.084302 0.731939 0.347760 0.375576
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.768300 1.466020 -0.795573 -3.768021 -0.291123 0.021304 -0.685415 1.552146 0.403647 -2.126031 0.372643 3.025423 -0.681533 1.956675 -0.108976 -0.627950 1.684410 0.353482 2.171549 -2.036530
wb_dma/wire_de_adr1_we -0.469806 0.262258 0.460767 1.518217 -0.625716 -1.906460 0.506010 0.806489 -0.383798 -1.591999 1.300794 -0.691872 1.691525 0.351111 -0.047799 -0.553937 0.884670 -1.010609 -0.517018 1.010586
wb_dma_ch_sel/assign_6_pri1 1.123611 0.505202 -0.209542 -1.390701 0.509871 0.205002 -0.786647 -1.432144 1.417998 -0.894992 1.808289 3.194332 -0.884318 -1.809115 0.242084 -0.981712 -0.436985 0.391415 1.775264 -0.477292
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.202065 0.421096 0.713253 0.607246 1.081390 1.890072 0.571319 -0.289749 0.307156 0.336317 0.029152 0.845326 -0.229372 -0.496303 -0.321492 0.875531 1.475354 0.093728 1.181643 -2.299704
wb_dma_ch_sel/assign_129_req_p0/expr_1 2.981809 -0.956255 -0.060063 2.135333 2.406556 0.315041 1.011966 7.032543 -1.668287 0.326664 -2.862941 -0.340892 2.767308 0.340631 0.560588 -1.414865 0.981007 -1.524489 -0.527369 -0.754704
wb_dma_rf/wire_csr -1.556303 0.740194 0.500096 1.586064 -0.376000 -2.155284 -1.092134 -0.628256 -0.279336 1.108776 -0.367788 1.250164 0.004239 -0.590261 0.190043 0.522079 -1.744107 -0.608817 1.118885 1.963558
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.098517 1.041789 0.021687 -1.346297 -1.974513 0.034215 -0.051860 -1.199082 0.204630 -1.542873 1.198437 -1.140540 -1.064679 3.060308 -0.762272 1.178285 0.093217 0.773307 0.387133 0.375054
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.535767 2.616518 -0.999032 -1.740240 0.457835 0.499162 -1.339210 -3.819847 1.126895 -3.070588 2.518581 0.240102 1.174184 -1.333409 0.146089 -0.105042 -0.327276 0.855415 3.000564 2.838948
wb_dma_ch_sel/always_37/if_1 -2.299144 0.612384 -1.404759 -5.420534 -0.197966 -1.242791 1.451460 1.014414 2.361112 1.218514 -3.617869 -1.339799 -0.288990 -2.268368 -1.479785 -1.080417 -2.073736 0.841951 -3.054077 0.285049
wb_dma_de/always_6/if_1/cond 5.710021 2.492164 0.915084 0.144745 2.563541 1.475728 -2.716682 0.694690 0.443630 -0.693039 -1.166347 -2.054483 2.256716 -0.197806 0.662981 0.157678 0.388592 -3.550394 3.084003 3.504656
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.658036 -3.278272 -0.883342 -2.690391 1.157005 -1.139402 0.225177 4.552864 1.322809 3.095669 -3.772877 1.862726 3.584774 -1.380847 1.046232 -1.201309 0.688888 -0.018482 0.073490 -0.500087
wb_dma_ch_rf/always_8/stmt_1 -1.941546 2.835228 -0.426121 -1.155815 1.486724 -2.883779 0.193471 0.956661 1.810367 0.769487 -3.059334 -2.489336 -1.180883 -3.071945 -2.317852 -0.209740 -4.309825 -2.799706 -3.781643 0.240944
wb_dma_ch_sel/assign_108_valid 4.063736 1.959431 0.223934 -2.698770 -0.970368 1.049575 -1.658720 0.912057 -0.399562 0.149641 -2.086781 -0.327927 -1.132855 2.292657 -0.784739 1.252535 1.481454 -1.756062 0.624516 -0.865171
wb_dma_ch_pri_enc/wire_pri9_out 1.198485 0.576711 -0.132632 -1.331844 0.584426 0.288084 -0.827062 -1.637215 1.494182 -0.882142 1.958836 3.327160 -0.953722 -1.963067 0.260533 -0.912652 -0.433542 0.423859 1.872430 -0.540175
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.861954 1.209100 0.295090 -1.575202 -1.027654 2.404955 0.595986 -1.998170 -0.844172 -1.538780 1.396844 0.453090 -1.418516 -1.934454 -0.555936 -1.101576 2.459791 0.424354 -0.195811 -1.504251
wb_dma_ch_sel/wire_pri2 2.668306 1.367058 0.547179 -1.439631 -0.437144 1.917457 -0.185583 -2.198832 0.406910 -0.108828 0.888055 1.609491 -0.221395 -0.433713 -0.783205 0.428457 2.136480 0.146396 2.097370 -1.039514
wb_dma_ch_sel/wire_pri3 2.644347 1.432566 0.544519 -1.494274 -0.451132 1.935082 -0.186696 -2.272939 0.406512 -0.085040 0.888464 1.619957 -0.214210 -0.464976 -0.793909 0.413403 2.147858 0.173549 2.120375 -1.071700
wb_dma_ch_sel/wire_pri0 4.910878 0.356138 0.034660 -0.689732 2.032966 1.601655 0.744967 3.796923 -0.967334 0.643480 -2.576347 1.880779 1.020286 0.305785 -0.007910 -0.016382 3.559129 -0.622119 1.165131 -4.262872
wb_dma_ch_sel/wire_pri1 1.143322 0.485882 -0.190003 -1.358464 0.599033 0.185242 -0.818077 -1.496964 1.531529 -0.907672 1.930496 3.311304 -0.933789 -1.896660 0.315192 -0.950179 -0.541505 0.396713 1.846371 -0.461196
wb_dma_de/always_4/if_1/if_1/cond/expr_1 4.263516 0.866051 0.182289 -1.400177 1.050368 1.043295 -1.563854 2.302672 -0.602325 1.652732 -3.354247 0.822481 -0.078293 -0.587587 -0.016978 0.124579 1.506664 -2.432990 0.237756 -1.509018
wb_dma_rf/input_ptr_set 2.718395 1.336151 0.591237 -1.281112 -0.284590 2.005672 -0.126522 -2.113755 0.485351 -0.061844 0.863702 1.603676 -0.270563 -0.432455 -0.760321 0.447936 2.114487 0.134771 2.140155 -1.245748
wb_dma_rf/always_2/if_1/if_1 0.503833 3.711547 0.793196 -2.099073 -1.591796 -4.218715 -1.975330 -0.982505 0.801508 -0.387408 -2.603372 1.991551 -4.570038 -0.881598 -0.576092 0.519342 -2.894398 -2.241075 -1.021956 1.391792
wb_dma_de/assign_77_read_hold -1.376228 -0.825078 -0.721453 0.024273 1.050749 -1.731169 -0.673459 0.720233 1.155952 -0.845960 1.072345 1.821602 -0.728819 -1.476225 1.101205 -1.354416 -2.598118 0.230967 -0.154977 0.502657
wb_dma_pri_enc_sub/input_valid -1.360551 -0.838127 -0.649913 0.113712 1.051129 -1.658967 -0.637843 0.659947 1.125722 -0.815839 1.057474 1.699624 -0.708287 -1.441827 1.073994 -1.327714 -2.564660 0.214737 -0.185404 0.517624
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.124794 0.555053 -0.162308 -1.369497 0.533824 0.210405 -0.824585 -1.472329 1.420858 -0.879679 1.843383 3.184767 -0.886494 -1.828310 0.254205 -0.956429 -0.438151 0.350317 1.808938 -0.447129
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.605862 -0.853073 -0.789055 -0.420120 2.734304 2.605697 2.063770 6.195396 -1.456226 0.277472 -2.608380 2.198165 2.304265 0.939521 0.330896 -1.538569 2.759144 1.238899 1.860722 -3.267862
wb_dma_ch_rf/always_27/stmt_1 3.336207 2.057765 -1.095116 -1.107504 -0.230026 -2.048802 -1.851159 -1.209286 1.094935 -1.126958 -2.294868 0.564420 2.254867 -1.697866 0.470656 2.484027 0.185895 -0.517243 0.007799 2.190856
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -7.193935 1.336245 -3.890218 1.264362 2.076671 -2.560594 2.633267 2.876609 -5.876545 -0.031622 -3.610606 -0.871985 1.306682 -5.831669 -0.543367 -6.033556 -4.269051 2.031128 -4.324273 2.849068
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.742411 3.417872 -0.308773 -1.635980 -0.522390 2.103734 -0.727045 -4.558226 0.028880 -2.292406 1.563693 -1.468955 1.806450 0.025963 -0.814504 1.170027 2.002266 0.647267 3.155577 2.494545
wb_dma_ch_sel/wire_valid -4.299750 0.983692 -2.663382 -1.077974 -0.696845 -2.579323 0.862057 -0.216189 -1.861008 3.228841 -1.519364 1.882131 3.729321 -0.804923 -2.593885 -0.449364 -0.405409 1.330500 0.045161 -0.711159
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.334054 -0.804158 -0.646271 0.092257 1.061643 -1.654140 -0.624061 0.687500 1.129155 -0.829543 1.072407 1.757485 -0.716501 -1.419810 1.070044 -1.322838 -2.500310 0.253750 -0.178707 0.487841
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.197669 0.389142 0.690603 0.582975 1.028231 1.813526 0.566426 -0.227220 0.285561 0.330869 0.001384 0.813995 -0.194676 -0.446995 -0.315960 0.844191 1.509610 0.094263 1.104343 -2.284127
wb_dma_de/wire_chunk_cnt_is_0_d 2.907721 0.102771 -0.411810 -1.385816 1.909004 -0.479547 -2.221186 2.715078 0.532098 0.807499 -2.151160 2.453441 -0.833413 -1.890324 0.955368 -1.175747 -1.005190 -2.231130 0.163009 -0.782169
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.732997 1.169247 0.259203 -1.492122 -0.970865 2.261710 0.625071 -1.884918 -0.862894 -1.452889 1.304194 0.363598 -1.295235 -1.958345 -0.524688 -1.085790 2.381001 0.409546 -0.329102 -1.406460
wb_dma_ch_sel/assign_109_valid 3.875872 1.871453 0.103784 -2.657913 -0.915681 1.120434 -1.533589 0.857967 -0.470252 0.281581 -2.209719 -0.320518 -1.135259 1.979320 -0.788277 1.201575 1.486428 -1.628975 0.451851 -0.991730
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.291651 0.510206 -0.124047 -1.297395 0.679677 0.298411 -0.821869 -1.489124 1.525028 -0.871741 1.898948 3.291260 -0.950379 -1.856695 0.293874 -0.899233 -0.448423 0.375473 1.929728 -0.567289
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.504735 2.658877 2.026373 -1.369581 -1.864629 -3.338082 -0.072257 2.922613 1.231493 -6.102335 1.714061 -3.132051 -0.499443 5.687422 0.062539 0.050355 1.722475 -3.122938 0.273995 1.681516
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.927181 0.146301 -1.117802 -0.750796 -0.585723 -0.823015 1.856313 5.816169 -1.975457 -2.821393 -0.438409 -0.276838 3.104654 4.065917 -0.118739 -1.748531 2.170570 0.926085 0.528193 0.311006
wb_dma_de/assign_75_mast1_dout -0.046823 0.640601 -0.747434 2.247540 1.621529 1.900264 0.083517 -1.664227 -1.719909 0.080442 0.027576 -1.056798 1.467235 -1.804386 0.217567 -0.205696 -0.460661 0.873328 0.605958 1.754153
wb_dma/constraint_csr -0.995028 -0.349911 0.300361 1.153894 0.380008 -0.522255 -1.532942 0.248753 0.139539 1.427749 -1.535385 -1.769546 -0.986603 -0.908724 0.332616 0.545536 -2.521883 -1.869071 -1.780923 1.533480
wb_dma_ch_rf/always_5/if_1 -2.123170 0.072618 -1.032050 0.643060 -0.603037 -0.076278 -0.086510 -1.443745 -1.617045 -0.079276 -0.228403 -1.576331 0.084571 -1.902829 -0.200219 -0.705306 0.173939 -0.340579 -2.477465 0.325735
wb_dma_ch_pri_enc/wire_pri21_out 1.238448 0.545239 -0.113674 -1.314244 0.643348 0.336739 -0.786924 -1.584488 1.524450 -0.873421 1.951586 3.349189 -0.966990 -1.928638 0.234641 -0.880403 -0.407138 0.380307 1.926910 -0.626708
wb_dma_ch_sel/assign_157_req_p0 3.288391 2.066865 0.578858 -1.019978 -1.475701 -0.680570 -1.090080 1.473471 -0.833956 -1.118428 -0.941530 -0.967347 0.381811 2.173246 -0.820429 0.815695 2.215162 -2.581645 -0.088564 -0.034207
wb_dma_wb_mast/assign_1/expr_1 -1.213812 -0.968979 -1.671973 3.561609 2.755594 -0.188136 1.102992 2.327345 -1.283428 -2.579183 2.239254 0.659111 3.492513 -1.883505 1.486098 -3.318480 -2.501731 1.866368 1.034474 3.628487
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.576725 0.948470 -0.600030 -2.420916 -0.897801 -0.152131 0.114061 2.823065 -0.952564 -1.280772 -1.349225 -0.126588 0.125073 3.779179 -0.395261 0.321302 2.026345 -0.000933 0.460491 -1.514631
wb_dma_de/reg_mast1_adr -0.455675 0.281568 -1.851172 -1.779601 -0.837454 -0.310337 2.085644 0.028459 1.837463 -2.448671 -0.833840 -0.685064 1.390725 0.595802 -0.503056 3.011987 -0.236031 4.287825 -0.249312 -1.343484
wb_dma_ch_pri_enc/wire_pri17_out 1.299486 0.518183 -0.125335 -1.283784 0.661946 0.315853 -0.785933 -1.452035 1.504059 -0.890547 1.865860 3.271085 -0.905973 -1.853709 0.283244 -0.866582 -0.405186 0.388497 1.908602 -0.652030
wb_dma_ch_sel/assign_141_req_p0/expr_1 3.215039 1.995877 0.606996 -1.059486 -1.537266 -0.745410 -0.893238 1.657835 -0.858303 -1.311668 -0.798702 -1.047239 0.557112 2.428038 -0.872367 0.652791 2.318319 -2.536513 -0.078856 -0.022572
wb_dma_ch_sel/input_ch2_csr -0.642035 -0.593847 -2.794555 0.010517 -2.647949 0.224041 -2.310047 -0.816321 -4.126819 1.637161 -2.711241 -0.279839 1.463470 -0.176605 0.606651 -0.308355 -0.769313 0.692282 -2.786481 4.605608
wb_dma_ch_rf/assign_13_ch_txsz_we 2.662933 1.258857 0.653663 0.365001 2.608259 0.538966 -0.361433 0.089852 0.222875 1.821450 -2.178606 -1.270804 3.797307 -3.971087 -0.239638 -0.567548 2.605870 -3.028630 1.105740 0.697415
wb_dma_ch_sel/assign_130_req_p0 2.925301 -0.801080 -0.070694 2.268306 2.444275 0.342253 1.066976 6.701305 -1.712356 0.331883 -2.820455 -0.229154 2.816210 -0.115138 0.541125 -1.417421 1.087233 -1.508726 -0.572379 -0.801393
wb_dma_ch_arb/always_1/if_1/stmt_2 -0.595083 0.364874 -1.789378 -2.195009 -1.576532 0.037825 4.555376 0.902027 -0.532230 -2.019691 -0.005106 2.410789 3.853480 -3.165016 -1.548264 -2.117390 3.399331 4.229452 -0.658765 -0.902937
wb_dma_ch_sel/assign_106_valid 3.972648 1.891304 0.160510 -2.633045 -0.929058 1.087826 -1.642037 0.924587 -0.489757 0.230282 -2.236253 -0.375222 -1.105305 2.128203 -0.826123 1.268492 1.483880 -1.697594 0.459691 -0.951864
wb_dma_ch_pri_enc/wire_pri28_out 1.160600 0.502327 -0.161592 -1.297303 0.618370 0.224883 -0.810047 -1.458901 1.515702 -0.883785 1.900803 3.263680 -0.925021 -1.838298 0.288554 -0.953009 -0.466216 0.367720 1.837272 -0.548953
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.198440 0.406304 0.694812 0.639003 1.104451 1.860994 0.590730 -0.243995 0.258277 0.360381 -0.011163 0.793038 -0.203004 -0.459158 -0.340055 0.886640 1.456324 0.103210 1.134482 -2.345035
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.832846 1.449230 -0.809194 -3.753661 -0.245819 0.071342 -0.685359 1.512295 0.398671 -2.001416 0.283135 3.157307 -0.633863 1.751330 -0.105075 -0.612371 1.697221 0.336055 2.181694 -2.157521
wb_dma_ch_rf/always_11/if_1/if_1 3.594182 -0.418096 -0.535501 -0.478386 3.102738 0.041591 0.053364 4.361885 0.226799 -0.256703 -1.395259 3.547199 0.254907 -1.035268 1.064200 -1.249696 1.003364 -0.423370 1.143346 -3.637607
wb_dma_wb_if/wire_slv_adr -3.889780 0.116920 -0.256957 -4.297540 -1.685006 -5.091002 -0.753275 2.380836 0.583029 -0.781576 -1.440907 -0.811494 0.548366 -1.025869 1.421170 -5.273342 -2.790012 -1.379306 -2.048361 7.486459
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.167594 -1.188808 -1.092183 -0.720800 -0.146567 -0.259491 -2.154732 1.738198 0.079101 1.518981 -0.018908 0.594608 -0.344051 2.870587 -0.580791 0.276322 -1.653742 -1.285100 -0.271052 -1.564506
wb_dma_ch_sel/input_ch1_csr -0.518618 -0.670553 -2.962052 -0.057422 -2.541126 0.336100 -2.449882 -0.912942 -4.197495 1.772630 -2.712966 -0.305016 1.716970 -0.095709 0.637141 -0.298551 -0.683144 0.686445 -2.541479 4.608663
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.217739 -0.787911 -0.621525 0.035855 1.006912 -1.546554 -0.638095 0.651403 1.105336 -0.840524 1.081931 1.775104 -0.679809 -1.374309 1.007345 -1.251511 -2.430291 0.237134 -0.081089 0.426907
wb_dma/wire_pt1_sel_i 0.159716 -0.585870 -1.559749 2.295670 2.381607 3.171243 1.455815 1.019073 -2.169338 -0.280248 -0.001954 -0.628770 2.799698 -0.879065 0.522788 -1.636404 -0.983297 2.783124 1.566399 2.356873
wb_dma_ch_sel/always_47/case_1/stmt_1 1.544925 -1.409365 -0.504209 -0.904618 -0.588000 -0.170339 -0.511028 -0.530143 1.889567 -0.005930 -1.069647 0.152939 1.663822 -0.073380 1.024511 2.941604 1.095828 1.203617 0.132256 -0.625027
wb_dma/wire_pt1_sel_o -3.116478 -0.256340 -2.159877 0.214912 -1.593041 -1.381164 -0.848720 0.753480 -2.371451 -0.107923 -1.513755 0.579578 -0.584231 -5.863011 0.113280 -3.058226 -1.755159 0.654370 -3.160609 1.005501
wb_dma_ch_sel/assign_127_req_p0/expr_1 4.931576 0.325377 0.001150 -0.686705 2.039801 1.623325 0.709843 3.797376 -0.958612 0.632294 -2.587242 1.946469 0.992228 0.259244 0.050712 0.009779 3.565890 -0.616193 1.169900 -4.275745
wb_dma_ch_pri_enc/inst_u16 1.280457 0.556077 -0.134025 -1.367347 0.544555 0.290627 -0.829992 -1.515353 1.454482 -0.848714 1.827744 3.210832 -0.860721 -1.801204 0.249317 -0.855401 -0.356135 0.327634 1.898543 -0.529996
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.307762 0.566431 -0.143346 -1.345837 0.623173 0.286129 -0.827835 -1.500101 1.496286 -0.895380 1.838667 3.332752 -0.909586 -1.861175 0.245247 -0.883154 -0.353826 0.369311 1.942608 -0.642976
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.143763 -0.521601 1.523891 2.179886 -0.431470 -2.688449 2.086908 0.448735 0.831087 -0.379614 2.194065 -0.699214 2.812550 -1.163852 -0.807023 -0.998222 2.138905 -1.616134 -0.580454 -0.155684
wb_dma_ch_sel/always_48/case_1 -0.386451 0.711021 -1.689067 -2.174265 -1.643565 0.164021 4.678290 0.778753 -0.571348 -2.224474 0.114439 2.422614 3.747375 -3.052838 -1.756500 -1.971447 3.665791 4.241449 -0.512173 -1.170362
wb_dma_ch_sel/input_ch7_csr -2.425175 -0.240619 -2.433842 -0.362663 -2.422096 -0.282325 -0.521850 -0.715144 -3.747494 1.199663 -2.348629 -0.779636 1.287380 -2.335413 -0.354379 -0.872954 0.423136 0.489503 -3.861006 1.898374
assert_wb_dma_rf/input_ch0_txsz -0.506133 0.797915 0.112064 0.916389 0.063238 -0.882674 -1.302158 -1.921064 0.647599 -0.952152 1.041585 -1.697347 0.767655 -2.753424 0.313957 -0.563492 0.465110 -1.724661 -1.284640 1.507201
assert_wb_dma_rf -1.397710 0.860673 -0.490845 0.776135 -0.231578 -1.842698 -0.810950 -2.084654 0.151430 -1.893204 -0.209139 -1.608080 0.285075 -4.834155 1.158807 -0.715262 0.199848 -0.795234 -3.710675 2.004414
wb_dma_ch_rf/reg_ch_am0_r 0.232910 -1.218921 -1.061666 -0.766585 -0.155738 -0.299499 -2.166390 1.781296 0.111815 1.540451 -0.014630 0.571867 -0.391332 2.984133 -0.622431 0.323699 -1.702911 -1.299863 -0.260271 -1.599730
wb_dma_ch_rf/always_4/if_1 -4.167858 0.596657 -0.783961 1.472355 -1.704604 0.317085 -0.596942 -2.956792 -3.689367 2.379286 -1.525553 -0.627208 -1.338089 -4.410889 -0.323027 -1.840740 -0.127542 -0.700359 -3.564518 1.725410
wb_dma_de/always_4/if_1/if_1/stmt_1 4.149092 0.869236 0.210519 -1.331500 0.982491 1.098730 -1.586215 2.129200 -0.543689 1.657333 -3.247421 0.734806 -0.176647 -0.591065 -0.030114 0.135189 1.356085 -2.473614 0.270156 -1.341726
wb_dma_de/always_14/stmt_1/expr_1 3.814001 1.506740 -0.841743 -3.786463 -0.273570 0.109815 -0.683688 1.341240 0.358329 -2.054020 0.317970 3.147848 -0.673849 1.707919 -0.124856 -0.574945 1.700014 0.402720 2.200073 -2.082147
wb_dma_de/wire_use_ed 4.916183 -0.593819 0.109870 -7.291010 -2.006531 1.297760 -1.383539 3.396528 -1.343992 5.690717 -5.920344 5.043399 -1.892748 3.504354 -0.614416 -1.517474 3.092098 -0.950673 1.174181 -2.224115
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.728519 3.524945 -0.177090 -0.425764 0.683169 -4.374113 0.568731 0.178449 1.218269 0.424963 -1.906016 0.173075 -0.307024 -2.622173 -2.195244 -0.342836 -3.583595 -1.496415 -1.256092 0.897246
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.204309 0.538225 -0.141506 -1.315462 0.624387 0.260535 -0.802042 -1.476227 1.493210 -0.914123 1.913087 3.245255 -0.936604 -1.848699 0.283905 -0.918792 -0.394472 0.349518 1.877128 -0.547091
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.630146 0.908091 -0.629206 -2.452967 -0.848446 -0.172723 0.079825 2.921640 -1.012234 -1.206073 -1.418403 -0.031064 0.254121 3.613470 -0.369311 0.209603 2.100289 -0.038282 0.437713 -1.457783
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.545674 1.904068 -0.187944 0.765207 1.169305 3.754678 -0.081860 -3.714217 -1.222039 -0.044454 0.879447 0.528012 1.183542 -2.103933 -0.562635 0.202444 1.639070 0.959392 2.686260 0.589491
wb_dma_ch_sel/input_nd_i 4.795488 0.336113 -0.012500 -0.636337 2.044916 1.646428 0.790829 3.740607 -1.018502 0.725880 -2.688855 1.928229 0.967646 0.141366 0.030136 0.026677 3.560852 -0.529489 1.010383 -4.302536
assert_wb_dma_ch_sel/input_req_i 2.309254 0.414466 0.697434 0.589708 1.072354 1.947918 0.627633 -0.247777 0.282401 0.368999 0.019685 0.877707 -0.238451 -0.477882 -0.356361 0.919136 1.550427 0.118271 1.188988 -2.398243
wb_dma_ch_rf/reg_ch_rl -0.874371 0.616110 0.359513 -0.101409 -1.399934 -0.419997 -1.599394 -0.797423 0.400068 -0.060606 -0.412500 -2.845989 -2.104909 2.035620 -0.392502 1.748754 -2.486067 -1.201626 -1.352055 1.784436
wb_dma_de/reg_paused -1.777994 0.658641 0.452917 1.668013 -0.473774 -2.129105 -0.963173 -0.705844 -0.467209 1.112023 -0.324731 1.102963 0.115443 -0.621385 0.179184 0.372612 -1.624289 -0.516297 0.999811 2.034833
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.824098 0.656919 -1.174451 0.874885 3.537904 1.544419 -2.022860 1.084234 -1.282618 0.980382 -2.220460 1.318470 0.717008 -3.693172 1.143638 -1.304732 -1.344343 -1.302066 0.694455 0.752331
wb_dma_wb_if/wire_mast_drdy 2.176786 2.977353 -2.964365 1.102393 0.847513 1.776942 -1.671162 -2.386590 -5.494883 -1.191067 1.514125 1.478477 2.220485 0.987801 -0.908992 -0.991099 2.192178 0.306430 2.988331 -0.415711
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.076295 1.314870 0.711930 -0.647219 -0.776784 1.831992 0.552311 -1.233906 0.469267 -1.164968 1.149861 -0.296658 -1.201205 2.478740 -1.025355 1.981531 1.545900 0.798367 1.419924 -1.975001
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.608484 1.974669 -0.200512 0.772763 1.195408 3.764780 -0.064067 -3.718763 -1.226904 -0.065033 0.900970 0.563071 1.177553 -2.206441 -0.547086 0.197259 1.645633 1.007298 2.731544 0.625761
wb_dma_ch_sel/assign_100_valid/expr_1 -1.653244 -1.445323 -1.915585 -3.290200 -3.147712 -1.359803 -0.658311 0.856494 -2.424476 1.390608 -1.961708 -3.050073 4.486217 1.197413 -0.589405 -0.259207 4.645138 -1.351360 -2.156582 -0.485233
wb_dma_wb_if/inst_u1 -4.908905 0.869887 -2.224644 0.163108 -1.172492 -2.899350 0.150729 -0.347762 -3.457804 0.139133 -1.821928 -0.674499 0.551742 -4.450361 -0.423370 -3.280711 -0.923177 0.105312 -3.577050 1.388999
wb_dma_wb_if/inst_u0 -3.422335 4.609769 -2.998024 2.451601 0.274661 -3.966621 0.241296 -1.100654 -6.487116 -0.361214 -2.495018 1.241076 1.322146 -2.296186 -0.670619 -2.703647 0.220191 -0.538819 -4.445119 3.046907
wb_dma_ch_sel -3.445819 1.987163 -1.862210 -0.750969 -1.836854 -2.508717 0.276421 -0.140087 -2.051904 1.614824 -2.824088 -0.494795 1.051603 -2.419399 -2.269171 -0.452216 -1.589165 -0.370562 -3.253640 1.403701
wb_dma_rf/input_de_csr_we 4.167844 2.948279 -0.803234 -0.719611 1.310560 2.937920 0.796168 -0.947647 -2.961679 1.810217 -3.143173 2.977211 0.438706 -2.010559 -1.368904 -0.538472 2.534263 0.878044 1.443554 -1.415143
wb_dma_rf/wire_ch0_adr0 -0.198250 -1.928279 -0.885588 -5.712874 -3.758004 0.485166 -2.138301 0.655796 -0.843396 2.201644 -1.910644 -0.999317 -0.803626 5.040175 0.345971 -0.451848 0.778697 0.156595 -0.616905 1.956576
wb_dma_rf/wire_ch0_adr1 -0.833923 1.140772 0.386400 2.102623 -0.502712 -2.570776 -0.948220 -1.162508 0.075776 -2.071844 1.723940 -1.955955 2.227932 -2.795629 0.240435 -1.082480 1.210903 -2.630020 -1.912841 2.405102
wb_dma_de/always_9/stmt_1/expr_1 1.823204 0.228290 -1.025998 2.051825 2.902783 1.162874 -1.309466 2.658078 -2.594301 1.720336 -3.986862 -1.766356 1.541489 -1.693229 0.891066 -0.415552 -0.925743 -1.755433 -1.021167 1.323745
wb_dma_ch_sel/always_42/case_1/cond 0.528113 2.605807 -1.237015 -0.326868 0.566194 1.170079 -1.076307 -2.783199 -1.405773 1.351863 -2.407013 1.695419 -2.860759 -2.660864 -0.876271 0.513102 -2.717088 0.787096 -0.918896 0.593825
wb_dma_wb_slv/input_wb_cyc_i -2.096593 1.438762 -1.679339 2.053569 0.127313 -0.876429 1.611409 3.633806 -5.222755 -3.096955 -1.716957 -3.181039 1.148196 -1.670842 0.116150 -4.055148 -1.135459 0.595742 -2.626081 3.386617
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.701107 1.139256 0.323809 -1.427565 -0.950469 2.320186 0.703260 -1.931050 -0.815350 -1.477444 1.353395 0.406932 -1.341232 -2.039944 -0.552082 -1.096629 2.380175 0.434041 -0.334431 -1.510446
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -0.162456 1.647190 1.616175 -0.930652 -1.042174 0.321779 2.029309 -3.454432 1.066972 2.622682 0.197567 2.891951 -0.945097 -2.497761 -2.644881 -0.016037 2.128978 0.062601 0.670583 -2.249185
wb_dma_de/reg_tsz_cnt 1.319030 0.593206 -0.125886 0.308297 3.459870 -1.130788 -1.047793 0.588022 1.110371 1.075768 -1.310302 0.281261 3.286573 -5.413385 0.698104 -1.803769 0.321199 -2.821980 0.847974 1.247790
wb_dma_ch_sel/reg_ndr 4.952070 0.364487 0.020743 -0.780863 1.943361 1.572593 0.681010 3.865760 -0.942528 0.569866 -2.558288 1.883903 1.039465 0.434762 0.013228 0.000761 3.526263 -0.664162 1.218979 -4.118312
wb_dma_de/assign_83_wr_ack/expr_1 2.704918 0.689331 -1.144821 0.875540 3.465870 1.392679 -1.964215 1.021189 -1.180939 0.834073 -2.055319 1.356223 0.602955 -3.566068 1.120141 -1.287979 -1.386429 -1.275654 0.722740 0.743897
wb_dma_de/reg_de_txsz_we 4.893307 0.997116 1.116427 3.165594 3.900180 2.990505 -1.308146 2.475182 -0.770363 0.508526 -1.643635 -1.882304 0.742821 0.495284 0.690651 0.650235 -0.536629 -2.594537 1.964643 0.827411
wb_dma_ch_rf/reg_pointer_sr -2.131004 0.073731 -0.954829 0.894526 -0.513880 0.070483 -0.129556 -1.508894 -1.616745 0.008573 -0.108816 -1.507317 -0.126835 -1.881246 -0.205862 -0.659971 0.055460 -0.308246 -2.407373 0.279678
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.306530 0.449477 0.712123 0.637699 1.134614 1.939422 0.637289 -0.266166 0.306265 0.332690 0.037168 0.890440 -0.247574 -0.503142 -0.326790 0.935446 1.535530 0.102992 1.196817 -2.448465
wb_dma_rf/input_de_adr1_we -0.485038 0.253665 0.458941 1.526624 -0.612354 -1.848510 0.488863 0.776483 -0.422772 -1.545455 1.321318 -0.713732 1.671409 0.328240 -0.008511 -0.520733 0.874022 -0.995038 -0.522004 1.029069
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.180164 -3.435786 -1.444383 -3.904060 1.844567 0.541456 -0.155327 4.188237 1.460245 4.170371 -4.810083 2.366447 2.523592 -1.658221 1.121229 -1.058519 -0.035029 0.874199 0.628083 -1.155000
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.386736 0.564579 -0.091255 -1.281458 0.704254 0.360704 -0.779953 -1.568340 1.588518 -0.888453 1.938381 3.439878 -0.986971 -1.978488 0.292737 -0.881293 -0.418973 0.411712 1.994007 -0.704481
wb_dma_ch_sel/always_43/case_1/cond 1.401302 0.577406 -0.018116 0.210649 3.435041 -1.054510 -0.980631 0.608216 1.188883 1.032113 -1.247400 0.369438 3.208030 -5.357859 0.682862 -1.784576 0.389443 -2.846993 0.900019 1.151423
wb_dma_ch_rf/reg_ch_adr0_r -3.416499 -0.767221 -1.480295 -5.874308 -3.749348 -0.193456 -0.203461 0.324882 -1.415559 0.512677 -2.067098 -2.075585 -2.219675 1.687791 -0.495972 -1.290799 0.530934 0.854209 -3.806656 -0.312037
wb_dma_ch_pri_enc/input_valid -1.428266 -0.797338 -0.683676 0.082193 1.053775 -1.691535 -0.650898 0.643383 1.092089 -0.816748 1.073804 1.738525 -0.720517 -1.460937 1.044748 -1.341151 -2.595022 0.222104 -0.190104 0.519482
wb_dma_ch_pri_enc/reg_pri_out1 1.206514 0.463643 -0.092648 -1.248376 0.730170 0.238380 -0.819479 -1.455116 1.621750 -0.966309 2.028537 3.440229 -1.038374 -1.913369 0.334720 -0.963573 -0.591232 0.396494 1.969512 -0.596912
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.759205 1.409866 -1.733637 2.357679 -0.486873 0.161989 -1.275942 -2.279068 -4.726930 0.844107 0.781752 -0.428531 1.882780 1.002095 -1.178605 -0.216560 1.476820 -0.967120 0.528920 -0.025179
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.072297 1.003948 -0.020136 -1.308951 -1.918754 0.042045 -0.073071 -1.129712 0.207895 -1.522058 1.146234 -1.096246 -1.025667 2.926122 -0.760422 1.146664 0.099843 0.749553 0.376893 0.380555
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.680661 1.386642 0.066689 -0.377763 -0.825512 -0.365808 0.614210 -1.576201 -0.565597 1.725546 -1.524316 1.734848 -2.042235 -0.825160 -1.353008 0.240963 -0.903551 0.606125 -0.978483 -0.326834
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -2.044780 -0.315096 0.783926 -0.708148 0.241315 -0.096119 1.628155 -1.431007 1.297501 -1.070137 3.062011 1.855743 -0.755034 -4.635319 -0.317243 -2.794060 1.373416 -0.143640 -0.547894 -2.161772
wb_dma_ch_sel/input_req_i 1.936039 4.529078 -0.291949 -2.139709 -1.399841 1.502981 -0.045901 -5.674497 -0.500536 -0.626015 -0.007213 -0.014428 -0.085725 -0.477154 -2.089951 1.286765 1.081303 1.198048 2.003428 2.196764
wb_dma_rf/assign_4_dma_abort/expr_1 3.711594 1.464191 -0.873535 -3.786288 -0.284385 -0.037050 -0.692515 1.509435 0.393726 -2.125877 0.327191 3.155494 -0.705712 1.745886 -0.075503 -0.672461 1.607249 0.407568 2.153821 -2.034518
wb_dma_rf/always_1/case_1/stmt_8 0.440094 -1.162651 1.076433 -3.059225 0.221195 -0.587518 -0.748495 1.279008 0.095544 2.548122 -4.044626 0.421358 -2.416943 0.360689 2.013254 -0.290443 0.114720 -0.613754 -0.423723 0.379419
wb_dma_ch_rf/wire_ptr_inv 0.344670 -0.453169 1.876550 1.405345 1.299646 0.923464 2.323385 -0.556922 1.579396 1.482990 1.003764 0.763868 0.999702 -2.029347 -1.068799 0.327396 2.777866 -0.454175 0.995196 -3.499898
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.900743 0.255306 -0.534092 -2.343168 -0.151066 -1.428649 -1.740535 0.467087 1.199758 -1.663653 1.899989 2.555950 -0.164258 0.280275 0.684414 -2.163964 -1.223547 -0.579266 1.935465 1.670096
wb_dma_ch_sel/assign_138_req_p0 3.367740 2.001602 0.516479 -1.081831 -1.477227 -0.568452 -0.991573 1.590112 -0.881713 -1.142036 -0.973197 -0.948172 0.577552 2.204821 -0.870418 0.717642 2.370347 -2.586538 -0.096625 -0.161697
wb_dma_rf/always_1/case_1/stmt_1 -1.786647 0.735710 0.496068 1.693653 -0.356383 -2.205220 -1.027075 -0.704681 -0.378334 1.118623 -0.346365 1.155078 0.013829 -0.716413 0.167400 0.417164 -1.813891 -0.591108 0.984297 2.070594
wb_dma_rf/always_1/case_1/stmt_6 -3.797364 -0.297394 0.359693 -1.314462 1.894093 -4.107778 3.102198 3.180243 0.536026 -1.220732 -1.837314 -2.895929 -0.650316 0.573928 0.111386 -2.274067 -3.559282 -0.441215 -1.952491 1.211819
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.911072 0.076526 -1.136696 -0.807324 -0.585650 -0.791369 1.884039 5.813247 -1.990682 -2.715104 -0.473419 -0.211956 3.088768 3.983405 -0.101407 -1.813851 2.138396 0.942303 0.480560 0.216411
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.275578 0.458698 0.710683 0.576732 1.084608 1.917513 0.608618 -0.295830 0.313071 0.361793 0.040890 0.853900 -0.242426 -0.475853 -0.323630 0.892893 1.528037 0.129227 1.171187 -2.390980
wb_dma_ch_sel/always_43/case_1 1.337725 0.582479 -0.117735 0.285464 3.472477 -0.926958 -1.018964 0.529919 1.106086 1.003509 -1.204623 0.350704 3.221127 -5.475532 0.685742 -1.845688 0.286464 -2.742396 0.867463 1.196383
wb_dma_ch_sel/assign_9_pri2 2.740921 1.391607 0.582038 -1.411004 -0.373466 2.003266 -0.219676 -2.197630 0.461501 -0.129586 0.930150 1.656880 -0.250396 -0.396280 -0.784694 0.426699 2.162837 0.122644 2.195818 -1.056033
wb_dma_pri_enc_sub/always_1/case_1 1.199052 0.554649 -0.125310 -1.317851 0.611750 0.271976 -0.808207 -1.555100 1.507620 -0.872098 1.899446 3.317786 -0.917440 -1.974067 0.276570 -0.922839 -0.413283 0.377535 1.886840 -0.544776
wb_dma_rf/always_2/if_1 0.199990 3.672041 0.829448 -2.031735 -1.637363 -4.178201 -1.929600 -1.184259 0.759216 -0.326586 -2.549880 1.839367 -4.713216 -0.950336 -0.621977 0.470376 -2.927778 -2.224074 -1.216665 1.373421
wb_dma/wire_dma_abort 3.486099 1.388125 -0.927926 -3.800906 -0.288161 -0.127567 -0.695428 1.349162 0.425194 -2.045835 0.379963 3.311713 -0.735738 1.532153 -0.091614 -0.753756 1.487066 0.449010 2.053099 -2.052043
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.668388 3.305746 -0.295280 -1.627285 -0.573960 2.140929 -0.659477 -4.558918 0.042522 -2.293657 1.667013 -1.531905 1.834521 0.061676 -0.850509 1.195464 2.074675 0.712386 3.122438 2.438676
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.927547 1.229825 0.270894 -1.463351 -0.873189 2.449644 0.648938 -1.860657 -0.874492 -1.471951 1.263681 0.480062 -1.328356 -2.132389 -0.526649 -1.072919 2.493901 0.411858 -0.273651 -1.602115
wb_dma_wb_if/input_wb_stb_i 3.256227 1.613936 1.291143 -0.413582 -1.492510 -1.860940 -0.088081 3.712003 0.099673 -4.220066 2.142264 -1.619974 1.264004 6.540157 -0.288809 -0.001812 1.892244 -2.004657 1.902223 1.271125
wb_dma_rf/input_de_txsz 3.874195 0.588672 -0.293954 2.539600 3.906670 2.742816 -0.785938 2.572472 -2.248506 1.951747 -3.988290 -1.033577 1.273672 -1.952686 0.604486 0.366445 0.352468 -1.773477 0.066045 -0.841583
wb_dma_ch_pri_enc/wire_pri3_out 1.316133 0.571570 -0.148763 -1.366258 0.594422 0.302014 -0.806182 -1.490705 1.473089 -0.870126 1.853324 3.286421 -0.875303 -1.797856 0.248411 -0.861317 -0.355036 0.380861 1.942832 -0.572687
wb_dma_ch_sel/wire_gnt_p1 -1.437341 -0.842456 -0.694259 0.079619 1.039748 -1.669677 -0.653328 0.645956 1.111666 -0.832579 1.031656 1.727516 -0.721538 -1.492391 1.047475 -1.364849 -2.602554 0.231986 -0.228300 0.514038
wb_dma_ch_sel/wire_gnt_p0 0.369436 1.315277 -1.155492 -2.077867 -2.305824 1.119929 5.387786 0.445857 -1.495772 -1.283324 -1.067874 0.887642 4.592175 -2.332009 -2.618444 -1.199453 5.573659 3.879671 -0.660229 -1.267928
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.712091 0.058718 -1.184770 -0.736372 -0.621930 -0.799303 1.872956 5.588258 -2.047364 -2.697696 -0.504230 -0.223577 3.024612 3.779814 -0.119627 -1.768618 2.011749 1.014864 0.389312 0.327737
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.198707 0.418393 0.703586 0.593607 1.086699 1.854594 0.580839 -0.228404 0.253417 0.340493 0.015392 0.835024 -0.198243 -0.472418 -0.315094 0.861500 1.475738 0.089475 1.141256 -2.307760
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.458954 0.729826 0.487288 1.553402 -0.333876 -2.116869 -1.128100 -0.658210 -0.268119 1.075361 -0.378345 1.174229 0.078946 -0.610930 0.216079 0.512261 -1.714493 -0.629183 1.074048 1.970156
wb_dma/input_wb0_err_i 3.589049 1.487211 -0.833426 -3.700463 -0.329777 0.013666 -0.687032 1.211540 0.468078 -2.097101 0.465774 3.116629 -0.773321 1.699639 -0.141494 -0.566970 1.536381 0.470575 2.181076 -2.004178
wb_dma_ch_sel/always_44/case_1/stmt_4 -3.491705 1.583788 -0.818601 -0.289204 0.012819 -0.774198 2.342576 -0.677055 -0.850858 -1.993961 -0.368309 -1.040330 -1.438470 -4.257290 -0.932205 -0.924790 -0.018660 1.071814 -3.690371 -2.447811
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.065237 0.076348 0.484867 -5.486814 -5.210763 1.494771 -0.016302 -1.514321 -1.009161 -0.310255 0.454183 -2.280016 -0.391727 4.396930 -0.740222 -1.118144 3.242681 0.863783 0.875300 3.303349
wb_dma_wb_mast/wire_wb_data_o -0.014123 0.653770 -0.753577 2.194338 1.615799 1.910303 0.119343 -1.696298 -1.707254 0.054830 0.046348 -1.045425 1.512319 -1.776328 0.206590 -0.159377 -0.411964 0.889337 0.650878 1.716680
wb_dma_de/always_6/if_1/if_1/stmt_1 0.720889 -1.060447 0.234212 3.469173 5.014890 0.413289 0.206548 2.685751 0.118966 2.388656 -1.887689 0.541029 1.622363 -4.776494 0.835907 -1.265414 -0.796988 -2.081706 -0.237007 -1.578829
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.386410 -0.794598 -0.676451 0.001698 0.946320 -1.640769 -0.602494 0.691870 1.034317 -0.803157 0.931215 1.615653 -0.640429 -1.402431 1.008855 -1.327253 -2.443735 0.205478 -0.254780 0.486142
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.272722 0.403767 0.697399 0.578804 1.068640 1.891464 0.587366 -0.254023 0.304432 0.323532 0.045120 0.834917 -0.215525 -0.467819 -0.347936 0.892447 1.527022 0.103817 1.161022 -2.389012
wb_dma_ch_sel/always_38/case_1/cond 3.652870 0.945936 -1.280546 -0.724112 0.470081 -2.085879 -2.542179 0.062238 1.604235 -2.761131 -1.002731 -1.205766 4.135824 -1.207578 1.705525 2.257070 0.778530 -1.213955 0.649526 2.789886
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.981791 2.605328 -0.288695 -0.534306 1.234208 2.113247 -0.734144 -3.680586 -0.151073 -0.887201 0.588089 -0.356593 2.862274 -2.801627 -0.155372 0.082355 2.122617 -0.059658 2.920199 2.194386
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.787973 0.559056 -0.376285 2.625117 3.936580 2.850635 -0.760130 2.501036 -2.337270 2.001875 -3.988477 -1.050837 1.328073 -2.112873 0.632624 0.393101 0.413390 -1.637109 -0.017161 -0.833044
wb_dma_de/assign_4_use_ed 4.840333 -0.586851 0.096210 -7.357286 -1.997042 1.348091 -1.417720 3.110226 -1.275386 5.654669 -5.790383 5.083081 -1.941586 3.422501 -0.645980 -1.427632 3.063329 -0.918371 1.178748 -2.255379
assert_wb_dma_wb_if/assert_a_wb_stb -2.567415 0.014428 -1.302555 0.761541 -1.854675 -0.104977 -0.134725 0.223894 -2.686832 0.596228 -1.751219 -0.622795 -0.381904 -4.686637 -0.412701 -2.109711 -0.671403 0.720158 -2.741358 0.995957
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.879140 0.012568 0.324213 0.473147 2.405767 1.053909 -0.859233 4.044960 -0.732392 2.106807 -4.197051 0.066279 -0.075772 -0.608290 0.374054 0.588523 0.912081 -2.563459 -0.653837 -2.657915
wb_dma_ch_sel/assign_132_req_p0 0.114102 0.018827 0.854231 -0.219751 -1.104514 0.478524 2.569350 3.354147 -1.061755 -1.767310 0.771960 -1.632709 1.416524 0.125334 -1.096161 -2.361003 3.122387 -0.895469 -1.302382 -0.961046
wb_dma_ch_rf/always_25/if_1 0.429754 -1.142152 -0.863787 -0.401504 -0.812379 -1.219373 -0.127824 -1.241656 1.404211 -1.446887 -1.631954 -0.028589 0.829569 -2.333477 2.026498 2.724271 0.657685 1.925971 -2.340465 0.196848
wb_dma_de/wire_rd_ack 2.999444 0.709203 -1.113010 0.554845 3.387789 1.362128 -2.088798 1.245887 -1.026290 0.689453 -2.010733 1.485133 0.618296 -3.271858 1.171716 -1.330063 -1.279615 -1.310572 0.872291 0.736883
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.570187 0.930220 -0.634920 -2.473019 -0.934124 -0.191882 0.105613 2.881643 -1.027317 -1.295631 -1.381567 -0.110131 0.131639 3.736480 -0.392434 0.344985 2.071608 0.064525 0.371033 -1.548181
wb_dma/wire_slv0_adr -4.447791 0.157998 -0.531916 -4.190224 -1.847039 -5.219883 -1.111360 2.625651 0.258518 -0.129220 -2.217551 -1.972615 0.897746 -1.207862 0.955764 -5.101440 -3.361958 -2.131106 -2.847678 8.006604
wb_dma_rf/input_dma_busy -2.082640 2.658600 -0.368968 -0.901303 1.481115 -2.956062 0.256558 1.035237 1.702047 0.588575 -2.741345 -2.512357 -1.085401 -2.777383 -2.167727 -0.361980 -4.271216 -2.718837 -3.662360 0.488172
wb_dma_ch_sel/assign_96_valid/expr_1 1.039036 -1.642869 -2.862381 -3.348174 -3.224561 -1.483349 -3.356348 0.671029 -2.697204 2.722255 -2.654234 0.974191 3.094640 3.783936 0.434124 0.063381 1.459521 -0.479350 -0.094028 2.481459
wb_dma_ch_sel/always_4/stmt_1 3.510803 1.051955 -1.252943 -0.758554 0.518934 -2.060553 -2.485061 -0.020977 1.486083 -2.706190 -1.029600 -1.293661 4.136178 -1.347498 1.647431 2.143507 0.743788 -1.273795 0.602373 2.917717
wb_dma_rf/wire_pointer2_s -2.254411 0.024111 -0.995182 0.764084 -0.635464 -0.113147 -0.120565 -1.422741 -1.543469 -0.005364 -0.150039 -1.584442 -0.010314 -1.830646 -0.147178 -0.708792 0.036653 -0.362970 -2.504139 0.375967
wb_dma_de/reg_chunk_dec 2.812416 0.088040 -0.386913 -1.216714 2.000944 -0.485874 -2.228862 2.657561 0.508306 0.864339 -2.194698 2.420796 -0.897728 -2.031331 0.986411 -1.102401 -1.083167 -2.238123 0.120053 -0.862533
wb_dma_de/reg_chunk_cnt_is_0_r 4.182253 0.831447 0.199808 -1.376165 0.945236 1.050849 -1.626577 2.174105 -0.582114 1.677465 -3.262498 0.717252 -0.128153 -0.586058 -0.029996 0.098167 1.407312 -2.515155 0.210469 -1.282630
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.178694 -0.806606 -0.618512 0.076308 1.082830 -1.576771 -0.676400 0.611759 1.178370 -0.872332 1.135801 1.801193 -0.760482 -1.421535 1.071627 -1.258549 -2.490165 0.247602 -0.028224 0.405827
wb_dma/wire_wb0_cyc_o -1.423622 -0.824559 -0.694510 0.073896 1.020284 -1.683884 -0.653440 0.670939 1.091215 -0.811472 1.026304 1.723106 -0.711294 -1.443109 1.029616 -1.350617 -2.529932 0.223872 -0.205738 0.506334
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.848633 1.127190 0.328435 -1.335335 -0.848135 2.376714 0.625294 -1.859583 -0.804153 -1.433656 1.351476 0.442603 -1.332624 -1.899997 -0.526963 -0.989221 2.343596 0.417831 -0.183609 -1.539147
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -3.865513 0.541726 -3.274148 -2.093146 -0.404097 -1.494016 1.389772 0.058284 -2.247483 2.561783 -1.244026 0.696723 3.697134 -0.305767 -2.703136 -1.423607 0.294400 1.432248 -1.005286 -1.261223
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -1.376523 1.225676 -1.222397 -1.710731 -0.112460 2.163081 3.815089 1.230820 -1.465817 0.075336 -0.909925 1.437957 0.384637 -3.540562 -2.437752 -3.681912 0.406008 2.760460 -0.970309 -0.589084
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.184637 -0.556342 1.566953 2.095938 -0.461837 -2.612212 2.058566 0.349636 0.905234 -0.277414 2.153442 -0.633816 2.650749 -1.197482 -0.826943 -0.974293 2.071704 -1.521958 -0.635602 -0.256910
wb_dma_ch_rf/reg_ch_adr1_r -2.207384 -0.555069 1.610040 2.227407 -0.437672 -2.784401 2.160067 0.441980 0.912477 -0.364023 2.247335 -0.710886 2.891331 -1.222884 -0.851700 -1.056556 2.240422 -1.685828 -0.632125 -0.182367
wb_dma/input_wb0_cyc_i -0.326880 2.078801 -1.763429 1.858124 3.583956 -0.851041 3.191442 4.423326 -4.340323 -4.502945 -0.786125 -2.789346 3.575040 2.427307 0.794804 -3.214700 -0.949540 1.332728 -0.342141 4.014283
wb_dma_ch_sel/always_8/stmt_1 1.778494 2.595035 0.550735 -1.698472 -1.114452 1.350256 0.438455 -3.382672 -0.134286 1.629194 -0.758776 3.215477 -2.223874 -1.216259 -2.020512 0.552944 0.970973 0.670492 0.917437 -1.321842
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.510889 2.971760 -0.214900 0.399081 0.378217 3.099366 0.637676 -4.738185 -1.779142 1.679337 -0.835589 2.040098 -0.721813 -2.803481 -1.707105 0.257925 0.504549 1.559945 1.361502 0.384267
wb_dma_wb_slv -5.124868 0.712427 -2.227358 0.213349 -1.099927 -3.052808 0.260851 -0.155554 -3.391977 0.445902 -1.821050 -0.549626 0.748736 -4.287964 -0.533746 -3.339995 -1.016467 0.062046 -3.612158 1.244794
wb_dma_de/inst_u0 -2.816302 -3.214358 -3.102319 -3.110575 -2.341900 -0.502669 -0.342190 0.433242 0.399609 0.608468 -2.205087 -1.149930 1.674840 -1.117465 0.731406 1.525702 0.511180 2.432112 -4.700851 -1.760191
wb_dma_de/inst_u1 -0.013160 -3.174898 -0.200767 -0.084658 0.402389 0.105972 2.256553 1.659345 2.444327 0.849195 -0.331195 0.459419 3.967145 -0.772211 0.561078 0.871697 1.656907 2.288299 0.833103 -0.894344
wb_dma_pri_enc_sub/input_pri_in 1.222736 0.529354 -0.126133 -1.338103 0.586749 0.253433 -0.802828 -1.469187 1.498685 -0.857762 1.862239 3.237287 -0.894646 -1.887292 0.285926 -0.916228 -0.441463 0.340228 1.857520 -0.537273
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 4.979548 0.948402 1.089716 3.227196 3.947492 3.061161 -1.337037 2.516800 -0.818646 0.473417 -1.576573 -1.866157 0.811039 0.505345 0.758746 0.670889 -0.598086 -2.490075 2.041828 0.869623
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.978509 1.240517 0.352541 -1.500008 -0.945068 2.423929 0.630816 -1.950132 -0.853865 -1.527196 1.413502 0.505649 -1.391863 -1.883552 -0.589244 -1.039063 2.543259 0.399763 -0.135901 -1.606803
wb_dma_ch_sel/assign_146_req_p0/expr_1 3.384964 2.077417 0.674997 -1.112652 -1.611700 -0.717681 -1.083662 1.563157 -0.744342 -1.401068 -0.672973 -0.997622 0.538100 2.523908 -0.830718 0.691123 2.284878 -2.662951 0.086932 0.105445
wb_dma_ch_sel/assign_101_valid/expr_1 -1.849088 -1.369146 -1.960200 -3.120260 -3.063921 -1.567368 -0.640604 0.691321 -2.522596 1.361501 -1.934648 -2.974930 4.597590 1.003739 -0.570733 -0.260727 4.727124 -1.311510 -2.211062 -0.519570
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.194688 0.390187 0.713034 0.603418 1.059275 1.814965 0.604789 -0.235781 0.280484 0.336296 -0.019969 0.825201 -0.235454 -0.431904 -0.300656 0.871700 1.477010 0.107419 1.141972 -2.302130
wb_dma_de/reg_de_adr1_we -0.449515 0.294814 0.424544 1.476604 -0.626557 -1.865748 0.442310 0.734735 -0.372292 -1.510798 1.264174 -0.664056 1.623666 0.278264 -0.052286 -0.501592 0.888947 -1.023839 -0.525996 0.996422
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.630233 2.418538 -1.522977 -2.117500 -0.577006 -2.101369 -0.375932 -1.453555 0.816633 -2.441415 -1.005170 2.095403 3.293954 -1.182353 0.177473 1.637025 2.243848 1.087345 1.252971 1.131781
wb_dma_ch_sel/always_46/case_1 0.271422 -1.167835 -1.108889 -0.735267 -0.139918 -0.230720 -2.142567 1.736600 0.053997 1.509094 -0.024682 0.606275 -0.299366 2.818350 -0.638131 0.325429 -1.620995 -1.267728 -0.306699 -1.678907
wb_dma_ch_rf/assign_11_ch_csr_we -2.656997 -0.758563 -4.005793 -4.144702 0.213024 -1.581571 1.594872 1.301731 -2.329905 0.930824 -2.821427 -2.402193 4.606986 -0.692829 -1.585097 -2.136587 0.078290 0.893993 -2.328435 0.188979
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.284434 0.630834 0.290298 3.734974 2.997111 3.088942 -0.920537 -1.483539 -1.046305 1.790981 -1.504789 -1.851425 0.062424 -3.019211 0.215753 1.254627 -1.512610 -0.973297 0.018398 0.794390
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840513 1.224236 0.299105 -1.484208 -0.954901 2.369708 0.638304 -2.004543 -0.848996 -1.516696 1.424236 0.442505 -1.404948 -2.003459 -0.523225 -1.111051 2.413431 0.381232 -0.260174 -1.499810
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.834823 0.070350 -1.132063 -0.870201 -0.658210 -0.746995 1.827890 5.613863 -1.936321 -2.704876 -0.453550 -0.258026 2.965493 4.000175 -0.131150 -1.700354 2.088215 0.979829 0.453737 0.219161
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.651536 0.964114 -0.682804 -2.549748 -0.955450 -0.237667 0.097685 2.911604 -1.031736 -1.260760 -1.476546 -0.093100 0.236530 3.756835 -0.376490 0.282314 2.091670 0.021055 0.403469 -1.488640
wb_dma/wire_de_adr0_we -0.080979 1.077866 -0.008550 -1.346755 -2.015440 0.007771 -0.073081 -1.183621 0.175483 -1.581297 1.213676 -1.145334 -1.087844 3.103789 -0.780045 1.167907 0.089324 0.734070 0.381775 0.391733
wb_dma_wb_slv/wire_rf_sel -0.795237 4.825558 1.425517 2.354139 1.137442 -4.249501 1.301827 1.862728 -1.180089 -4.179475 0.492604 -1.800320 -1.676058 2.892319 -0.725736 -0.328390 -1.012024 -2.655844 -1.922581 0.881145
assert_wb_dma_wb_if -2.217415 -0.006505 -1.070117 0.803332 -1.907785 0.007919 -0.311261 0.172506 -2.409343 0.431048 -1.550734 -0.613912 -0.547728 -4.413972 -0.346570 -1.839424 -0.604049 0.616588 -2.452345 0.832492
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.205456 0.425624 0.712932 0.610261 1.045268 1.862118 0.567180 -0.253862 0.271372 0.335620 0.015352 0.840060 -0.233878 -0.479297 -0.316536 0.880448 1.466654 0.104948 1.113516 -2.320110
wb_dma_ch_sel/assign_120_valid 3.729337 1.729357 0.086712 -2.615871 -0.958320 1.014132 -1.536914 0.982048 -0.487160 0.249009 -2.206664 -0.372125 -1.070908 2.086494 -0.799533 1.205848 1.455223 -1.607715 0.316847 -0.983299
wb_dma/wire_wb1s_data_o 0.053638 0.609389 -0.711421 2.109907 1.583751 1.870811 0.086762 -1.601993 -1.599279 0.000002 0.025790 -0.974854 1.414894 -1.704049 0.199423 -0.165549 -0.407123 0.855978 0.653132 1.603345
wb_dma_de/wire_adr0_cnt_next1 -2.698942 -3.213128 -3.098274 -3.198199 -2.310580 -0.472105 -0.325748 0.461286 0.367979 0.513210 -2.254821 -1.121100 1.684020 -1.229355 0.801397 1.420831 0.633825 2.441939 -4.591962 -1.632687
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.253675 0.449313 0.685037 0.609123 1.069428 1.852715 0.600727 -0.232567 0.258126 0.317748 -0.011826 0.822479 -0.198919 -0.469190 -0.315243 0.860660 1.488364 0.107115 1.138732 -2.332893
wb_dma/wire_pt0_sel_o 0.048759 -0.595994 -1.542651 2.313994 2.394602 3.049564 1.355460 0.960269 -2.165264 -0.203617 -0.066508 -0.712361 2.792683 -0.940186 0.535649 -1.692200 -1.096346 2.689675 1.433020 2.535613
wb_dma/wire_pt0_sel_i -3.162799 -0.294470 -2.311293 0.337625 -1.440858 -1.409729 -0.765839 0.963571 -2.479606 -0.168154 -1.489561 0.558312 -0.388075 -5.696787 0.160059 -3.204668 -1.880638 0.778480 -3.103635 1.182390
wb_dma_ch_rf/always_11 3.574825 -0.416206 -0.574758 -0.581006 3.029370 0.027158 0.104918 4.374580 0.216840 -0.251091 -1.447520 3.557386 0.276316 -1.029671 1.047240 -1.279596 0.999948 -0.416913 1.050144 -3.696975
wb_dma_ch_rf/always_10 3.724084 1.510632 -0.835580 -3.829347 -0.371134 0.056692 -0.646526 1.399006 0.387440 -2.130187 0.390589 3.042775 -0.724548 1.865633 -0.151336 -0.579008 1.679176 0.414818 2.173489 -2.024853
wb_dma_ch_rf/always_17 1.595136 0.547663 -0.002280 0.203045 3.476706 -1.119198 -1.046811 0.712675 1.357402 0.988710 -1.163521 0.403762 3.250558 -5.213049 0.705815 -1.708790 0.444980 -2.937771 1.073518 1.083651
wb_dma_ch_rf/always_19 -1.036056 -0.391496 0.365068 1.212445 0.410401 -0.532403 -1.585827 0.299840 0.212982 1.505502 -1.608834 -1.883972 -1.139192 -0.927221 0.387736 0.598018 -2.635374 -1.951243 -1.874318 1.558349
wb_dma_ch_rf/input_de_csr_we 3.898186 2.917650 -0.737931 -0.806951 1.181066 2.676211 0.824440 -0.836302 -2.896239 1.736958 -3.093837 2.874424 0.379677 -1.833323 -1.367599 -0.597455 2.392090 0.829025 1.363789 -1.282890
wb_dma_ch_sel/assign_147_req_p0 3.351402 1.947913 0.627307 -1.002439 -1.506875 -0.672663 -1.059404 1.623966 -0.791302 -1.259862 -0.772846 -0.971587 0.492169 2.410306 -0.799145 0.729069 2.268414 -2.596683 -0.017482 -0.024412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.609232 0.054045 -1.194234 -0.730110 -0.682688 -0.851991 1.911809 5.702813 -1.989544 -2.739455 -0.455478 -0.393628 2.992996 3.961941 -0.145211 -1.760154 1.970209 1.020058 0.342495 0.391813
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 2.129508 0.192967 0.615354 -0.214913 0.682170 -0.125207 -0.128124 2.451804 0.402984 -0.849580 -0.158324 0.048714 0.098944 1.991832 0.418368 -0.147537 0.367014 -0.825938 1.020897 -0.137623
wb_dma_wb_if/wire_slv_dout -3.037916 0.981875 -0.006040 -2.512885 -3.765257 -3.855387 -2.067627 0.565542 -3.898675 -0.175937 0.532063 -3.069582 2.297581 3.410906 -0.396398 -5.399634 0.581321 -3.825452 1.031730 7.594273
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.560071 2.659027 -0.663878 0.180557 1.063874 -2.262341 -2.970373 -0.560759 -0.291277 -0.243614 -1.364239 0.309926 1.159622 -1.823758 0.709470 0.140694 -2.432112 -1.744391 1.957588 4.012074
wb_dma/wire_pointer -0.020674 1.697916 1.636754 -0.983590 -1.000727 0.345233 1.981930 -3.502307 1.114509 2.625865 0.204049 2.940990 -0.957632 -2.419349 -2.623801 -0.016167 2.140075 0.075096 0.795317 -2.290647
wb_dma_de/assign_75_mast1_dout/expr_1 0.015793 0.573741 -0.739904 2.176741 1.613449 1.884896 0.115012 -1.521689 -1.662573 0.031172 -0.015755 -1.026273 1.489027 -1.743495 0.219124 -0.217174 -0.401018 0.859716 0.618725 1.663007
wb_dma/wire_ch3_csr -0.668812 -0.709461 -2.764411 0.093884 -2.439361 0.285445 -2.250405 -0.537520 -4.324181 1.801357 -2.748294 -0.091181 1.263082 0.094904 0.686359 -0.428289 -0.855787 0.762807 -2.566551 4.403155
wb_dma_ch_rf/assign_27_ptr_inv 0.470095 -0.342194 1.839704 1.373937 1.257256 0.959620 2.167368 -0.525510 1.502946 1.417344 0.894146 0.733426 0.877302 -1.898040 -1.061859 0.393472 2.649663 -0.542838 0.973719 -3.392037
wb_dma_de/reg_adr1_inc -0.502329 0.306371 0.415555 1.531785 -0.595371 -1.869099 0.482239 0.711662 -0.433783 -1.556198 1.255464 -0.656188 1.725384 0.177044 -0.042547 -0.562869 0.878228 -0.997078 -0.521521 1.073092
wb_dma_ch_sel/input_ch6_csr -2.567455 -0.323640 -2.432935 -0.363976 -2.341264 -0.355410 -0.640366 -0.422287 -3.867294 1.317541 -2.327775 -0.820677 1.313299 -2.194200 -0.342210 -1.131373 0.354587 0.213036 -3.892138 1.870640
wb_dma_de/input_mast0_err 3.661267 1.403668 -0.919072 -3.834484 -0.357502 -0.065877 -0.680215 1.545989 0.288857 -1.976137 0.221656 3.099673 -0.645260 1.779318 -0.103128 -0.634637 1.717903 0.389827 2.021101 -2.110806
wb_dma_de/assign_68_de_txsz/expr_1 4.228177 1.340878 -0.457169 1.364270 3.917633 1.200239 -1.478568 2.289735 -1.237541 1.127016 -4.271113 -1.845033 2.894698 -2.813952 0.960307 0.318331 0.863530 -2.660638 0.258253 0.788152
wb_dma/wire_ch2_csr -0.570834 -0.646052 -2.835746 -0.037304 -2.563485 0.407394 -2.324078 -0.929689 -4.275188 1.933743 -2.845326 -0.150249 1.466816 -0.052934 0.648439 -0.369847 -0.684163 0.815452 -2.464850 4.674418
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.246476 0.528072 -0.118880 -1.352292 0.574451 0.250121 -0.856744 -1.516847 1.503968 -0.885777 1.879188 3.279472 -0.922869 -1.833113 0.279001 -0.930862 -0.452040 0.331300 1.901528 -0.502730
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.240095 0.435863 0.689017 0.585402 1.108461 1.891019 0.573965 -0.261733 0.292164 0.329841 0.006179 0.870688 -0.228244 -0.482292 -0.337468 0.897467 1.482306 0.099243 1.158464 -2.367873
wb_dma_rf/input_ndnr 3.103884 0.981902 0.267150 0.237972 2.242973 2.408372 1.696048 -0.055912 -1.078447 1.286016 -0.596035 1.408567 3.435714 -2.773763 -0.908466 -1.190295 4.638275 -0.243652 2.457819 -2.251875
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.272213 0.438318 0.742742 0.621079 1.075219 1.874866 0.596646 -0.201740 0.305820 0.341423 0.010303 0.833308 -0.231749 -0.405797 -0.310221 0.923769 1.525635 0.106142 1.163613 -2.402333
wb_dma_de/always_19/stmt_1 -0.489923 0.340176 -1.879032 -1.670616 -0.790672 -0.380752 2.074759 -0.003371 1.785180 -2.415382 -0.919327 -0.658980 1.436230 0.389622 -0.480098 2.962124 -0.252332 4.176601 -0.323825 -1.310016
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.303006 0.736173 0.475286 -1.193722 -0.752710 -0.358904 -2.721138 0.049033 0.349020 0.602852 -0.618293 -0.922417 -0.574325 0.735606 -0.038269 -0.229421 -1.323807 -2.704005 0.340628 2.770452
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.857074 -3.240163 0.433422 -6.296364 -2.934490 -1.509049 -3.694434 2.354282 3.232167 3.467635 -0.615719 2.076903 1.229332 2.756485 -0.016872 -1.378464 0.591556 -3.292965 1.830519 1.394747
wb_dma_ch_sel/assign_139_req_p0/expr_1 3.371532 2.124901 0.559331 -1.079248 -1.515580 -0.680166 -1.040687 1.640102 -0.857002 -1.245646 -0.934172 -1.053695 0.603495 2.311308 -0.880485 0.703355 2.311143 -2.638454 -0.062232 0.076493
wb_dma_de/assign_78_mast0_go/expr_1 -1.166715 -0.814624 -0.654344 -0.026329 1.062056 -1.580764 -0.665168 0.697662 1.153829 -0.906046 1.124961 1.872275 -0.694616 -1.338924 1.031147 -1.312885 -2.419871 0.268953 0.006587 0.370202
wb_dma/assign_6_pt1_sel_i 0.085834 -0.570336 -1.561139 2.255002 2.377931 3.077926 1.365517 1.003608 -2.124338 -0.226260 -0.102930 -0.632494 2.686437 -0.954533 0.537689 -1.705560 -1.137729 2.710144 1.450996 2.466244
wb_dma/wire_mast1_adr -0.464742 0.328211 -1.858324 -1.671826 -0.685050 -0.366853 2.166085 0.043814 1.885736 -2.522865 -0.904593 -0.713491 1.471731 0.355439 -0.461314 2.957012 -0.348590 4.252002 -0.316742 -1.292025
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.399849 -0.805625 -0.679403 0.099691 1.069803 -1.687663 -0.673450 0.649803 1.152269 -0.824476 1.092718 1.758116 -0.755675 -1.449703 1.078269 -1.301332 -2.584824 0.223642 -0.152178 0.509502
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.763350 1.485217 -0.763863 -3.687179 -0.220648 0.063176 -0.687475 1.356214 0.485224 -2.071564 0.436773 3.130334 -0.740055 1.750741 -0.078312 -0.564543 1.550122 0.372537 2.240056 -2.039801
wb_dma_wb_slv/input_wb_stb_i 3.127111 1.568379 1.231068 -0.360360 -1.448078 -1.802636 -0.044799 3.558719 0.074022 -4.109049 2.122399 -1.577826 1.210391 6.389540 -0.294705 0.006440 1.780613 -1.905348 1.825978 1.262863
wb_dma_de/reg_adr1_cnt -0.454084 -2.849007 0.166269 1.221795 -0.045719 -1.451794 2.708456 2.242624 2.095046 -0.495185 0.822772 0.065977 5.377923 -0.833574 0.486377 0.313168 2.402397 1.388394 0.382735 -0.081544
wb_dma_ch_sel/always_42/case_1/stmt_4 1.478550 3.063392 -0.234096 0.391001 0.305878 3.041615 0.563897 -4.839081 -1.848109 1.650703 -0.829839 1.927994 -0.724202 -2.790656 -1.733790 0.252788 0.457030 1.534070 1.324335 0.533136
wb_dma_ch_sel/always_42/case_1/stmt_2 1.119636 1.105343 -0.923353 0.729862 2.133884 2.050573 -0.702702 -3.006269 -0.228636 -0.837523 1.831825 2.114698 0.553305 -3.504932 0.470478 -1.168788 -0.886250 1.170804 2.411587 1.228032
wb_dma_ch_sel/always_42/case_1/stmt_3 2.552731 1.936591 -0.178286 0.851502 1.262224 3.858970 -0.032746 -3.789755 -1.214328 -0.038384 0.932171 0.524576 1.196812 -2.216389 -0.521562 0.225286 1.636580 1.048761 2.700897 0.580851
wb_dma_ch_sel/always_42/case_1/stmt_1 1.045220 -0.391612 -0.398203 -0.749608 -0.813041 4.204579 -0.688493 2.429152 -3.500278 1.940135 -3.499169 -0.953983 -2.344892 0.749465 0.484253 -2.040623 -1.692294 0.553264 -1.647139 3.590674
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -4.145126 0.527480 -0.677215 1.655864 -1.673554 0.431527 -0.569612 -3.041629 -3.711388 2.402980 -1.386743 -0.579750 -1.386394 -4.372305 -0.325441 -1.810469 -0.082666 -0.690313 -3.438411 1.741078
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 2.936572 -0.891293 0.497569 -0.975743 -2.227590 0.400081 0.326624 6.715078 -0.858588 -2.077357 0.530850 -2.288285 3.193871 7.104261 -0.249121 -2.186158 0.851002 -0.892190 1.722744 4.607554
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.339862 -0.797921 -0.621640 0.078611 1.039713 -1.599610 -0.624847 0.591012 1.141446 -0.825595 1.081594 1.764571 -0.749002 -1.448788 1.033363 -1.282084 -2.525695 0.226493 -0.120026 0.444121
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.000794 -4.053746 -0.334270 -5.942421 -2.099237 -0.369183 -2.469373 4.415012 2.723163 2.977086 -0.766921 2.317195 2.336013 3.164673 0.292865 -2.522407 -0.007988 -1.510836 2.491233 2.059968
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.159877 0.914107 0.283449 0.242147 2.274041 2.439583 1.788085 0.132162 -1.089282 1.262763 -0.646795 1.338680 3.508021 -2.634668 -0.873415 -1.231659 4.726212 -0.246062 2.448953 -2.251003
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.969831 1.266014 0.332676 -1.443330 -0.886141 2.476606 0.714163 -1.976345 -0.797615 -1.490805 1.393077 0.529410 -1.319092 -2.042705 -0.610255 -1.042196 2.597096 0.451736 -0.169847 -1.701981
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.678634 -1.339212 -1.402991 -0.890983 1.819668 1.010409 1.523637 6.675314 -1.641018 -0.083045 -2.478478 1.366002 2.556307 1.615145 0.684259 -2.365474 1.299716 1.244429 0.963146 -1.027117
wb_dma/wire_txsz 1.337147 0.569581 -0.086257 0.327299 3.536725 -1.044687 -0.990381 0.609201 1.192360 0.951020 -1.170347 0.237355 3.336684 -5.368704 0.702987 -1.869254 0.278356 -2.786815 0.939974 1.306345
wb_dma_de/always_14/stmt_1 3.575355 1.383484 -0.761257 -3.582089 -0.210960 0.029854 -0.618707 1.388723 0.510475 -2.046228 0.458215 3.051300 -0.784235 1.722004 -0.101130 -0.559068 1.498320 0.436037 2.097858 -2.065234
wb_dma_wb_slv/reg_rf_ack 3.160468 1.591640 1.261066 -0.414070 -1.506923 -1.889621 -0.077929 3.610862 0.119843 -4.234481 2.153592 -1.642192 1.250780 6.491631 -0.317797 0.004858 1.849210 -1.907129 1.845347 1.294902
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 3.808189 1.070328 -1.229770 -0.861636 0.438596 -1.930956 -2.456563 -0.198943 1.626997 -2.868937 -0.825353 -0.968129 4.116750 -1.274395 1.597087 2.273916 0.993965 -1.115999 0.842086 2.658111
wb_dma/wire_de_csr_we 4.121794 2.999649 -0.687299 -0.595314 1.410539 2.853827 0.826582 -0.900228 -2.823743 1.811548 -3.043824 3.043252 0.283653 -2.004253 -1.372410 -0.502577 2.390783 0.822358 1.528639 -1.488421
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.686380 0.075586 -1.179787 -0.750553 -0.634128 -0.827320 1.853824 5.578914 -1.978452 -2.693988 -0.445872 -0.269478 2.982886 3.873059 -0.131409 -1.723438 1.976877 0.996307 0.364285 0.322072
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.953850 4.820657 1.323960 2.405488 1.080817 -4.435143 1.380216 1.830119 -1.322161 -4.230607 0.506351 -1.766670 -1.469504 2.694505 -0.711286 -0.471501 -0.826170 -2.689201 -2.118233 1.024063
wb_dma/wire_ch1_txsz -0.989437 0.683918 -1.560872 0.244190 1.221681 0.276362 -1.251430 -2.693898 -0.366879 -1.171014 1.908402 1.438204 0.748672 -3.114954 0.820852 -1.986770 -2.373202 1.106833 1.350890 3.339030
wb_dma_rf/inst_u9 3.630666 1.420278 -0.789442 -3.675199 -0.244405 0.006573 -0.679777 1.419235 0.465710 -2.018903 0.348685 3.087197 -0.742889 1.725000 -0.091186 -0.606441 1.501671 0.396200 2.136736 -2.009382
wb_dma_rf/inst_u8 3.615736 1.387217 -0.870440 -3.611192 -0.135977 -0.022775 -0.634867 1.479314 0.380560 -1.908959 0.209582 3.089531 -0.661104 1.529763 -0.079486 -0.632812 1.550887 0.385531 1.980887 -2.122528
wb_dma_rf/inst_u7 -2.739531 -0.226511 -2.420231 -0.290771 -2.429729 -0.433338 -0.455697 -0.474029 -3.722409 1.059351 -2.165733 -1.030599 1.383653 -2.208208 -0.438774 -1.051828 0.351090 0.359488 -3.964159 1.976174
wb_dma_rf/inst_u6 -2.680538 -0.081026 -2.335952 -0.545092 -2.479255 -0.494717 -0.426570 -0.615283 -3.710783 1.200828 -2.338190 -0.867488 1.188033 -2.306360 -0.467682 -1.086534 0.474363 0.303904 -3.930213 1.827775
wb_dma_rf/inst_u5 -2.571629 -0.099669 -2.520644 -0.456891 -2.486707 -0.360094 -0.650681 -0.585206 -3.997378 1.342370 -2.429618 -0.850499 1.412582 -2.338419 -0.488346 -1.194685 0.499943 0.146789 -4.029347 1.946431
wb_dma_rf/inst_u4 -2.466626 -0.124546 -2.374130 -0.395725 -2.276021 -0.420604 -0.570454 -0.566246 -3.698055 1.205649 -2.312619 -0.889805 1.412564 -2.226600 -0.396477 -1.078636 0.465445 0.190701 -3.761745 1.856304
wb_dma_rf/inst_u3 -2.566381 -0.227224 -2.416817 -0.284859 -2.309874 -0.408099 -0.585436 -0.689042 -3.795522 1.112839 -2.195997 -0.931208 1.437113 -2.274616 -0.311301 -0.941823 0.556137 0.248360 -3.804444 1.742449
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.593644 0.914834 -0.701332 -2.536329 -0.959244 -0.219575 0.127766 2.947928 -1.049065 -1.208521 -1.506830 -0.081243 0.185450 3.737687 -0.395267 0.284880 2.082834 0.028334 0.370346 -1.551813
wb_dma_rf/inst_u1 -2.550125 -0.039466 -2.363946 -0.103538 -2.276973 -0.381343 -0.447474 -0.760737 -3.742692 1.092251 -2.129822 -0.811825 1.260405 -2.423341 -0.478603 -0.971450 0.395258 0.329758 -3.914311 1.737454
wb_dma_rf/inst_u0 -4.057079 1.311003 -1.238277 -0.496427 -1.188185 -3.184964 0.602500 -0.050154 -2.159071 1.056579 -2.962867 -1.551348 0.987425 -3.901846 -1.049492 -1.879631 -1.680917 -1.045870 -4.158442 2.882465
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.676947 -3.154161 -0.960294 -2.541694 1.193061 -0.960091 0.267484 4.723642 1.130580 2.876186 -3.576549 1.818758 3.570281 -1.187355 0.949924 -1.405262 0.579652 0.012546 0.110666 -0.459903
wb_dma_inc30r/assign_2_out -0.484669 -4.435273 -0.323454 -0.458884 1.351195 -0.562740 1.892734 2.471478 2.765354 2.166465 -2.471917 0.937624 3.195192 -1.299244 2.108719 1.247581 0.590891 2.718488 -0.062137 -0.861832
wb_dma/wire_mast1_din -0.058060 0.604288 -0.750025 2.165739 1.587313 1.872519 0.115639 -1.586300 -1.702444 0.081443 0.006343 -1.118008 1.487718 -1.677979 0.198345 -0.178345 -0.450809 0.855820 0.602784 1.759815
wb_dma_ch_sel/assign_2_pri0 4.954830 0.424854 0.025879 -0.741374 2.033863 1.613366 0.736742 3.877307 -0.984808 0.617012 -2.656201 1.867861 1.057092 0.330294 -0.007235 -0.063881 3.547172 -0.640325 1.164339 -4.153229
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.881768 0.166908 -1.156385 -0.791516 -0.640403 -0.792888 1.882902 5.658714 -2.001555 -2.751561 -0.495458 -0.243711 2.969372 3.965261 -0.155407 -1.688388 2.110934 0.974563 0.432574 0.213771
wb_dma_rf/input_de_adr0_we -0.075555 1.033363 0.006143 -1.304457 -1.946870 0.032904 -0.035293 -1.145638 0.214800 -1.546837 1.183462 -1.107452 -1.037003 3.009934 -0.763341 1.172336 0.094115 0.720778 0.407604 0.370358
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.974609 1.214918 0.434285 -1.345970 -0.872523 2.642936 0.803867 -2.031856 -0.798425 -1.538554 1.487885 0.522765 -1.460658 -2.036532 -0.586481 -1.003266 2.607005 0.500127 -0.176874 -1.782704
wb_dma_wb_mast/always_1/if_1/stmt_1 -2.780586 2.624701 -1.267062 0.493744 -1.458243 -1.254822 0.552453 -1.499321 -3.823685 0.271114 -2.772824 -0.099614 -1.178892 -2.446633 -0.344164 -1.480802 -0.315851 0.878152 -3.925429 3.060707
wb_dma_ch_sel/always_48/case_1/cond 1.142382 0.518147 -0.181106 -1.341987 0.583005 0.200901 -0.743492 -1.423949 1.411375 -0.835895 1.804387 3.201814 -0.844543 -1.850181 0.250180 -0.959449 -0.415008 0.383783 1.757327 -0.578175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.832453 0.095542 -1.091438 -0.717455 -0.623563 -0.781404 1.836093 5.579901 -1.951724 -2.713840 -0.400693 -0.256622 2.978025 3.887634 -0.124316 -1.708630 2.139321 0.913552 0.408310 0.202219
wb_dma_rf/input_wb_rf_we -2.455172 -0.709908 -3.217049 -3.519922 -0.404278 -2.595560 0.129048 -1.178084 -0.898404 -1.754683 -1.755949 -4.893704 2.446274 -3.067523 -0.044230 -2.110051 0.478947 -1.110128 -5.561775 0.863250
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.106699 0.518697 -0.150460 -1.310846 0.595570 0.211473 -0.812555 -1.490493 1.489982 -0.858346 1.883507 3.251344 -0.950505 -1.885611 0.252276 -0.969205 -0.481610 0.343098 1.796606 -0.508204
wb_dma/assign_7_pt0_sel_i -3.122950 -0.231013 -2.196213 0.174425 -1.664548 -1.304052 -0.889985 0.545010 -2.412827 -0.011380 -1.506259 0.549430 -0.583353 -5.914743 0.110330 -2.980222 -1.633334 0.672989 -3.219555 0.988976
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.411622 -0.442454 1.842745 1.355626 1.310860 0.925688 2.266375 -0.561353 1.634147 1.408798 1.061981 0.766570 0.946273 -1.923370 -1.060716 0.357752 2.724010 -0.451428 1.024434 -3.446706
wb_dma_wb_mast/wire_mast_pt_out -1.744323 2.764259 -0.848336 1.215198 1.498331 -1.563873 0.377033 -0.885513 -2.081713 -0.756758 -0.923671 0.453282 -0.297969 -1.736308 -0.134354 -0.838591 -0.695808 -0.440921 -2.162712 0.679028
assert_wb_dma_ch_arb/input_state 2.675682 -0.073260 -0.664657 -1.206630 0.997555 -0.205564 0.150807 4.015836 -1.258298 0.334302 -2.613782 1.057449 1.206947 0.747835 0.362024 -0.837094 2.051602 -0.728504 0.026030 -1.954659
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.251095 0.425390 0.708146 0.622492 1.108513 1.870239 0.590293 -0.231422 0.256891 0.334578 -0.020389 0.811697 -0.236311 -0.464200 -0.302681 0.878675 1.515864 0.075683 1.140539 -2.374219
wb_dma_de/always_8/stmt_1/expr_1 2.836937 0.071250 -0.487536 -1.346583 1.928559 -0.474658 -2.193087 2.697277 0.490520 0.829539 -2.157528 2.553668 -0.840117 -2.007744 0.947910 -1.145314 -0.994998 -2.147946 0.137607 -0.916557
wb_dma/wire_ch0_csr 0.578151 0.984184 -1.773354 -2.119113 -2.017591 -1.089709 -1.163747 1.364179 -0.262950 1.795173 -4.377743 2.063613 1.048866 -2.251103 -0.467703 -0.151170 -2.798347 0.948492 -1.860247 4.705324
wb_dma_de/assign_69_de_adr0/expr_1 -3.473689 -0.559272 -1.498624 -6.005780 -3.916038 -0.241011 -0.202786 0.252247 -1.470901 0.358055 -2.062823 -2.241907 -2.137765 1.668071 -0.558563 -1.305948 0.630061 0.822737 -3.846427 -0.121815
wb_dma_wb_slv/wire_pt_sel -7.182905 1.279224 -3.874966 1.151730 2.066454 -2.437401 2.622345 2.683690 -5.909913 0.161350 -3.661415 -0.925041 1.320994 -6.007234 -0.612707 -5.970639 -4.139163 2.013119 -4.322604 2.677731
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.030272 2.644648 0.188274 -0.811179 -1.024363 -2.685712 -2.157676 -0.467087 -0.221948 2.022160 -2.491476 3.954860 -3.586301 -0.504717 -0.835144 0.613627 -3.376484 -1.073488 0.435096 0.842796
wb_dma_ch_sel/wire_de_start 1.593685 1.490079 -0.517877 0.924374 0.129146 -3.914860 -2.839088 -0.360918 1.243567 -1.561465 -1.094922 0.021314 3.802536 -1.617435 1.571077 2.441839 -0.674157 -1.505751 1.576475 3.958930
wb_dma_wb_mast/assign_3_mast_drdy 2.331131 2.879144 -2.922000 1.043407 0.876715 1.779821 -1.601505 -2.151886 -5.364810 -1.166285 1.401491 1.390722 2.202709 1.107701 -0.904347 -0.951989 2.233322 0.273930 2.919600 -0.589555
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 4.147110 1.462241 -0.544441 0.515144 2.350626 2.814020 -1.430302 0.715532 -2.260072 1.482814 -3.135024 -0.271990 1.394292 -1.964709 0.159866 -0.171069 1.105063 -1.581948 0.940881 0.435085
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.474002 0.860884 -0.711017 -2.465578 -0.895726 -0.251953 0.131324 2.945518 -1.075049 -1.161103 -1.532098 -0.084220 0.273373 3.582686 -0.343952 0.240169 2.042986 0.035836 0.277612 -1.508029
wb_dma_de/always_5/stmt_1 4.276303 0.912748 0.232257 -1.485369 0.898638 1.104397 -1.618248 2.117236 -0.579058 1.620764 -3.223436 0.763713 -0.127107 -0.496149 -0.044601 0.153464 1.496340 -2.501539 0.334588 -1.332044
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.428007 -0.786563 -0.680683 0.106994 0.986787 -1.623035 -0.641190 0.625392 1.059136 -0.776243 1.013936 1.664985 -0.722439 -1.396868 1.043256 -1.296669 -2.535759 0.229565 -0.239442 0.515118
wb_dma_de/input_mast1_err 3.393692 1.447122 -0.860368 -3.656695 -0.264626 -0.077725 -0.647377 1.336680 0.422017 -2.038322 0.371965 3.064760 -0.740702 1.593117 -0.090124 -0.658199 1.400118 0.426957 2.008751 -1.883219
wb_dma_de/reg_mast0_adr -1.020757 1.638724 -1.339855 3.675126 -1.087133 -1.541665 -0.887802 -1.482632 -5.064604 -0.612898 1.955101 -0.946481 3.460645 1.320523 -1.203163 -0.697372 2.306168 -1.950757 0.125713 0.922356
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.389327 2.804966 -0.194516 -0.439487 -0.574969 3.740859 0.004872 -4.632462 -0.991882 -1.477702 1.941764 -0.536882 0.171012 0.732454 -1.260957 1.340234 1.635307 1.722097 2.940996 0.816768
wb_dma_ch_rf/assign_15_ch_am0_we 0.303051 -1.078081 -1.113135 -0.723438 -0.074786 -0.241920 -2.131484 1.747151 0.089200 1.462244 -0.037164 0.627837 -0.268676 2.788611 -0.640262 0.282526 -1.633327 -1.329911 -0.269206 -1.626165
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.743413 1.345620 0.574675 -1.385227 -0.358293 2.011116 -0.163970 -2.147973 0.453500 -0.073962 0.881269 1.608334 -0.246513 -0.394544 -0.777363 0.433246 2.163004 0.148767 2.157139 -1.163619
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.191619 0.442819 0.689065 0.561038 1.027598 1.818077 0.599974 -0.299907 0.277669 0.326490 -0.001291 0.846962 -0.216162 -0.495410 -0.330413 0.848843 1.462523 0.127769 1.145963 -2.260043
wb_dma_rf/inst_u2 -3.046597 -0.733722 -2.884780 -0.224221 -2.822613 0.047718 -0.954648 -1.222947 -4.406702 1.277059 -2.145775 -1.719364 1.183651 -2.540860 -0.270988 -1.262000 0.884092 -0.087857 -4.877716 1.626074
wb_dma_ch_rf/wire_ch_adr1_dewe -0.491215 0.277684 0.444883 1.473129 -0.639306 -1.880266 0.474322 0.751946 -0.405375 -1.578483 1.285498 -0.655054 1.671260 0.299069 -0.066180 -0.522723 0.859931 -1.036735 -0.541526 1.000067
wb_dma_ch_rf/always_17/if_1 1.372892 0.411387 0.039677 0.469993 3.549036 -0.951285 -0.956335 0.656075 1.197452 1.127285 -1.166045 0.371902 3.167629 -5.384811 0.684451 -1.789408 0.366947 -2.808595 0.946768 1.019774
wb_dma_de/assign_71_de_csr 1.701301 3.047147 -0.207138 0.418417 0.469098 3.122211 0.566593 -4.662813 -1.797060 1.665448 -0.867544 2.036347 -0.661344 -2.841494 -1.710256 0.277949 0.515665 1.501016 1.430941 0.356279
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.363686 -0.786905 -0.652199 0.093704 1.066793 -1.623260 -0.652455 0.593470 1.124179 -0.828142 1.066295 1.752680 -0.723022 -1.452602 1.064514 -1.322355 -2.553325 0.246950 -0.126276 0.455877
wb_dma_ch_sel/always_42/case_1 -0.064710 -0.316657 -1.052327 -1.577556 -1.085063 2.662038 -0.525349 2.119293 -2.937564 2.340039 -3.645078 2.061687 -3.969765 -0.435901 0.222864 -2.912128 -3.713058 1.578558 -2.305210 3.367548
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.742077 4.289898 -0.337654 -1.937696 -1.197137 1.323397 -0.055110 -5.220364 -0.608906 -0.420498 -0.234899 0.032539 0.030692 -0.698655 -1.948689 1.048324 0.871026 1.090881 1.761898 2.237428
wb_dma_ch_sel/always_6/stmt_1 2.603413 3.277238 -0.290691 -1.795006 -0.640982 1.915647 -0.682363 -4.374169 0.135954 -2.225678 1.528631 -1.463329 1.764295 0.140431 -0.818543 1.114818 1.999888 0.650339 2.987067 2.421425
wb_dma_ch_rf/reg_ch_chk_sz_r 2.875053 0.006607 -0.371877 -1.276961 1.923816 -0.468843 -2.196979 2.795372 0.548063 0.805920 -2.127259 2.381577 -0.871578 -1.841166 0.971069 -1.076700 -1.012105 -2.265732 0.109708 -0.885320
wb_dma_ch_sel/always_3/stmt_1 3.020549 0.947568 0.252008 0.277356 2.212974 2.359798 1.720823 0.083708 -1.148778 1.324824 -0.749362 1.330359 3.438488 -2.728881 -0.887591 -1.200412 4.548014 -0.304552 2.292880 -2.198208
wb_dma/wire_pointer2_s -2.151826 0.056789 -1.071697 0.680885 -0.635017 -0.064427 -0.133045 -1.374762 -1.699469 -0.026191 -0.295525 -1.627323 0.002531 -1.855290 -0.185729 -0.719437 0.162446 -0.350896 -2.568458 0.338073
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.359674 0.547076 -0.102844 -1.357671 0.627268 0.353285 -0.817637 -1.547079 1.570182 -0.939454 1.969943 3.363626 -0.978454 -1.825576 0.275901 -0.854614 -0.366204 0.387323 1.999078 -0.661027
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -4.652345 2.824720 -0.546211 2.745541 2.322256 -2.302649 1.627672 -0.313087 -2.610664 1.061411 -0.949411 0.858050 -0.711173 -1.348477 -1.120866 -1.312228 -2.535455 -0.104604 -2.052670 0.335095
wb_dma_ch_rf/input_de_txsz 3.693584 0.537599 -0.343355 2.657067 3.907201 2.814941 -0.748787 2.369406 -2.270368 2.045688 -3.970075 -0.944400 1.259102 -2.194635 0.618938 0.438560 0.387198 -1.644511 -0.075578 -0.930073
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.799509 1.287709 0.307327 -1.432838 -0.952423 2.322583 0.600156 -1.998523 -0.903626 -1.448766 1.321025 0.420546 -1.389856 -2.001294 -0.572159 -1.046448 2.409737 0.332049 -0.266129 -1.442749
wb_dma_wb_if/input_pt_sel_i -3.055638 -0.417908 -3.128155 1.209183 -0.242077 0.646520 -0.079709 1.317808 -3.685950 -0.096995 -1.909597 -0.250419 1.074855 -6.175148 0.384505 -4.043534 -2.252060 2.167442 -2.461628 2.620717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.799384 1.068780 -0.691537 -2.626694 -0.946794 -0.128271 0.030956 2.904040 -1.098152 -1.279657 -1.502487 -0.023009 0.235955 3.743020 -0.448360 0.316078 2.247201 0.024771 0.476941 -1.551674
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.574397 1.350550 0.522174 -1.374188 -0.423740 1.854446 -0.150711 -2.170303 0.399659 -0.079958 0.853782 1.560957 -0.232228 -0.492433 -0.771641 0.392669 2.060353 0.166132 2.045794 -0.999326
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.499588 3.015413 -1.770233 2.919796 0.675332 3.545110 -1.280783 -5.562827 -5.540219 0.752608 1.557932 0.000219 2.883855 -1.178933 -1.566710 -0.131809 2.795924 -0.032331 2.889319 0.711112
wb_dma/wire_mast0_go -1.400273 -0.834079 -0.676926 0.074234 1.027096 -1.669895 -0.611789 0.645482 1.073145 -0.819563 1.018093 1.731146 -0.695588 -1.464014 1.066851 -1.358247 -2.540729 0.240859 -0.229740 0.538441
wb_dma_ch_rf/always_1/stmt_1 -1.025768 0.686571 0.306946 -0.176405 -1.562421 -0.484273 -1.554858 -0.973291 0.416435 -0.114672 -0.339905 -2.879440 -2.101552 2.103763 -0.462710 1.785633 -2.390725 -1.081274 -1.348780 1.812946
wb_dma_ch_rf/always_10/if_1 3.723367 1.431989 -0.725445 -3.778996 -0.366403 0.081224 -0.663186 1.392529 0.480197 -2.081921 0.493698 3.100181 -0.694795 1.902623 -0.135201 -0.596952 1.674823 0.385042 2.265621 -1.987504
wb_dma_ch_sel/assign_165_req_p1 -1.316931 -0.779311 -0.675114 0.034237 0.985531 -1.626451 -0.629355 0.685087 1.054928 -0.791927 1.020402 1.691121 -0.655000 -1.385446 1.007186 -1.280455 -2.458310 0.204281 -0.168365 0.442061
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.018465 0.119633 -0.412935 -1.345433 1.938128 -0.419422 -2.141933 2.791314 0.476594 0.754446 -2.140403 2.474780 -0.726424 -1.868674 0.942173 -1.145678 -0.846456 -2.184922 0.240931 -0.943932
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.126679 1.027330 -0.068146 2.731397 2.636977 3.648732 0.688866 -1.818621 -1.385583 0.357612 0.011864 -0.183855 1.171555 -2.177616 -0.119294 0.655497 1.007442 0.939253 1.656660 -0.636166
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.894160 3.320468 -0.291531 -1.707812 -0.444733 2.076205 -0.759293 -4.462226 0.158918 -2.277401 1.611790 -1.433254 1.917043 0.075996 -0.796490 1.203407 2.065623 0.649398 3.235584 2.408964
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.408000 1.910748 -0.283611 0.797662 1.201203 3.707802 -0.067020 -3.726487 -1.308758 -0.007711 0.853097 0.428349 1.266146 -2.218215 -0.512444 0.135522 1.551109 0.991425 2.598674 0.809682
wb_dma_ch_sel/always_2/stmt_1 4.947605 0.357235 -0.001831 -0.689441 2.027259 1.672073 0.748609 3.764010 -0.988759 0.638199 -2.640323 1.902083 1.029977 0.225696 0.005471 0.013736 3.589812 -0.634133 1.160203 -4.227030
wb_dma_ch_sel/assign_115_valid 3.829535 1.884718 0.069840 -2.693633 -0.909236 0.975673 -1.621103 0.983540 -0.509748 0.311258 -2.340895 -0.384333 -1.042706 2.015991 -0.791151 1.182471 1.459268 -1.747514 0.363355 -0.857902
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.063246 -0.590847 -0.563647 -2.901929 2.032332 -2.324671 -1.429334 0.554373 2.072378 5.310129 -6.517755 2.972436 -1.818462 -3.701095 0.307517 1.757745 -2.187746 -1.134612 -1.889433 -3.212629
wb_dma/wire_de_txsz 4.190555 1.298824 -0.415594 1.467777 3.901793 1.207216 -1.429174 2.398700 -1.260303 1.097875 -4.170320 -1.940342 2.834454 -2.696243 0.936604 0.312028 0.819792 -2.697826 0.315406 0.754547
wb_dma_wb_slv/input_slv_pt_in -2.057803 2.916995 -0.965587 1.535720 1.577865 -1.597129 0.480631 -0.921659 -2.447642 -0.719232 -1.064762 0.289796 -0.226216 -1.950884 -0.226067 -0.930133 -0.762620 -0.380381 -2.429228 0.876445
assert_wb_dma_ch_sel/input_ch0_csr 2.188886 0.452773 0.689332 0.593782 1.027219 1.846809 0.596562 -0.282071 0.267941 0.331022 -0.008836 0.865166 -0.230970 -0.515302 -0.330032 0.849093 1.515955 0.099304 1.093350 -2.322760
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.836067 3.534718 -1.818055 1.661193 0.712858 2.023810 -1.760349 -5.385609 -4.447557 0.009069 1.291554 -0.781967 4.325734 -1.655130 -1.268766 -0.247300 3.243339 -0.968325 3.101182 1.943844
wb_dma_ch_sel/assign_149_req_p0 3.126072 2.049507 0.561234 -1.011878 -1.474941 -0.756995 -1.038298 1.499719 -0.852317 -1.213294 -0.878805 -0.981537 0.457894 2.190321 -0.846659 0.715069 2.130501 -2.601422 -0.159904 0.038792
wb_dma_de/wire_adr0_cnt_next -2.733823 -3.316980 -3.075418 -3.048606 -2.377875 -0.481292 -0.484819 0.381293 0.399840 0.547288 -2.010206 -1.161737 1.780124 -1.052553 0.823926 1.467309 0.556350 2.352298 -4.565240 -1.560301
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.469360 0.279014 -1.439205 -0.611394 -1.331098 -3.550600 -1.449473 -0.172971 -1.839767 4.354542 -3.180019 2.359322 3.799347 0.739630 -1.049134 0.812043 0.239444 -0.599549 1.753479 1.382872
wb_dma_ch_rf/always_23/if_1/block_1 -2.195697 -0.523358 1.573556 2.198381 -0.429935 -2.618993 2.108536 0.312644 0.837040 -0.297361 2.163731 -0.656222 2.730821 -1.270132 -0.802346 -0.983880 2.069882 -1.541903 -0.614747 -0.151543
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.888766 1.262902 0.283908 -1.451448 -0.929868 2.417420 0.649524 -2.024138 -0.899133 -1.470177 1.333180 0.487200 -1.295360 -2.093182 -0.591325 -1.048924 2.533134 0.394435 -0.198448 -1.530050
wb_dma_rf/wire_ch0_txsz 2.547881 1.902904 0.120570 1.157498 2.266845 0.566405 -2.829913 -1.660457 0.147804 0.125734 -1.358651 -2.859047 2.563128 -4.880174 0.866821 -0.397327 1.170047 -3.701208 -0.297921 2.781598
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.053588 0.084297 0.836235 -0.123636 -0.954643 0.365233 2.496809 3.460269 -1.137529 -1.663604 0.610148 -1.669743 1.465139 -0.054436 -1.088457 -2.452963 3.052776 -1.084524 -1.416709 -0.929797
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.074694 4.091031 0.525437 -3.996687 -2.821075 -0.289150 -0.255955 -4.385494 1.200528 -0.666775 0.060255 1.145691 -1.481643 0.928375 -2.279565 1.572814 1.437961 0.310971 1.542383 0.653360
wb_dma_de/always_6/if_1/if_1 1.398398 0.530147 -0.015653 0.323448 3.482868 -0.991024 -0.936466 0.675285 1.183082 1.034123 -1.215849 0.318618 3.280536 -5.267726 0.662955 -1.838719 0.428294 -2.826164 0.935405 1.144143
wb_dma_ch_sel/assign_128_req_p0 2.898743 -0.964633 -0.082697 2.284025 2.542085 0.370854 1.010073 6.827746 -1.641161 0.357816 -2.851733 -0.265030 2.750682 0.063295 0.610271 -1.419318 0.886357 -1.476926 -0.552249 -0.713465
wb_dma_de/assign_77_read_hold/expr_1 -1.394442 -0.775163 -0.675686 0.095116 1.007140 -1.652334 -0.633780 0.576636 1.053240 -0.805054 1.040551 1.683435 -0.729406 -1.487624 1.013354 -1.287249 -2.536137 0.236321 -0.231286 0.527655
wb_dma_de/wire_de_adr0 -3.532570 -0.850177 -1.479868 -5.973577 -3.789718 -0.210338 0.001056 0.532084 -1.420205 0.536541 -2.172564 -2.170810 -2.204496 1.607836 -0.484992 -1.338667 0.645772 0.977126 -3.957721 -0.401282
wb_dma_de/wire_de_adr1 -1.802991 -0.832146 1.182533 0.777181 0.231201 -0.937073 1.678054 -0.287553 1.302846 1.167481 0.961085 -0.085270 1.208756 -1.537370 -0.737657 -0.530274 1.280233 -0.609724 -0.092975 -1.155737
wb_dma_wb_mast/always_4 -1.385616 -0.824304 -0.694870 0.067591 1.071290 -1.693860 -0.603509 0.665605 1.130137 -0.829419 1.069634 1.787082 -0.724992 -1.481016 1.069644 -1.326118 -2.555655 0.248993 -0.150183 0.449563
wb_dma_wb_mast/always_1 -2.873557 2.731971 -1.400296 0.499994 -1.470597 -1.301286 0.549229 -1.503651 -4.066531 0.300854 -2.773070 -0.104636 -1.123098 -2.347295 -0.442297 -1.598082 -0.433507 0.912354 -3.918702 3.204938
wb_dma_rf/wire_ch3_csr -0.574357 -0.775805 -2.901098 0.051854 -2.478551 0.404086 -2.299391 -0.773361 -4.154019 1.816489 -2.876327 -0.252376 1.537161 -0.242001 0.762268 -0.179059 -0.763600 0.818649 -2.702874 4.555995
wb_dma_ch_rf/reg_ptr_valid 0.000833 1.739819 1.695928 -0.971873 -0.991754 0.288185 2.014036 -3.528666 1.090628 2.731284 0.095815 2.986807 -0.916668 -2.537571 -2.695224 -0.011985 2.169255 -0.024253 0.776820 -2.280134
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.380012 0.508456 -0.148516 -1.258676 0.732962 0.331904 -0.796116 -1.322140 1.541556 -0.941375 1.913735 3.358352 -0.918368 -1.853042 0.303998 -0.910502 -0.407199 0.357032 1.983697 -0.681430
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.888346 0.074731 -1.114227 -0.723189 -0.569331 -0.863269 1.850805 5.735303 -1.978277 -2.730038 -0.475666 -0.255671 3.087301 3.925156 -0.108137 -1.766678 2.109701 0.846983 0.443329 0.259533
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.683604 0.098714 -1.167807 -0.789866 -0.699160 -0.828937 1.821500 5.519950 -2.009055 -2.666834 -0.471348 -0.282092 3.027972 3.861847 -0.206284 -1.701761 2.104743 0.975092 0.374309 0.282689
wb_dma_ch_sel/always_9/stmt_1 2.611405 1.369309 0.547673 -1.386188 -0.395266 1.944542 -0.175930 -2.175270 0.434360 -0.092892 0.881695 1.603160 -0.250220 -0.457626 -0.791962 0.433218 2.119889 0.143588 2.080951 -1.078710
wb_dma_rf/assign_6_csr_we/expr_1 2.163628 3.335273 0.436785 -3.687564 -1.147661 -2.413054 -1.354164 -0.517247 1.235773 -1.143088 -2.553329 1.093720 -5.160227 -0.236461 -0.810043 0.218850 -1.809629 -2.007426 -2.038143 -0.389573
wb_dma_ch_sel/assign_154_req_p0 3.432695 2.059290 0.606228 -1.035979 -1.485394 -0.653408 -1.050729 1.595981 -0.866374 -1.203789 -0.925070 -0.950753 0.511608 2.284157 -0.850811 0.751885 2.343816 -2.647740 -0.074942 -0.136200
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 5.068542 0.974426 1.095769 3.170297 3.951642 3.042407 -1.365559 2.646204 -0.840531 0.466125 -1.696703 -1.916211 0.861654 0.586999 0.708981 0.654715 -0.529684 -2.589848 2.038974 0.889585
wb_dma/wire_ch5_csr -2.493765 -0.178714 -2.456124 -0.398862 -2.332442 -0.366961 -0.560828 -0.672692 -3.808113 1.383210 -2.355544 -0.799401 1.397958 -2.319517 -0.494019 -1.034490 0.459993 0.219215 -3.761925 1.833119
wb_dma_ch_pri_enc/wire_pri10_out 1.356377 0.537685 -0.124588 -1.395444 0.598304 0.330590 -0.809693 -1.454294 1.486819 -0.939478 1.891448 3.252672 -0.888064 -1.745548 0.242927 -0.875262 -0.300517 0.366991 1.968600 -0.645182
wb_dma_ch_rf/assign_20_ch_done_we 2.753733 1.624240 -1.139324 -0.488078 1.578555 1.458297 -2.019937 0.043034 -0.852765 -0.739276 -0.887298 0.275372 -0.473158 -0.463006 0.395265 -0.095134 -1.338934 -0.529103 1.145605 1.030644
wb_dma_wb_mast/input_wb_ack_i -3.827933 4.934713 -3.131896 1.890489 0.816334 -4.096908 -0.642346 -2.157153 -6.493850 -0.204150 -2.623946 1.198930 -0.001547 -2.821422 -0.371537 -2.376952 -0.169517 -0.924313 -4.423983 2.190189
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.332089 0.607865 -0.053997 0.191013 3.453319 -1.128048 -0.999058 0.591094 1.237457 0.929038 -1.075189 0.508296 3.171213 -5.366688 0.660095 -1.932559 0.270989 -2.808061 0.980184 1.220385
wb_dma_rf/input_dma_rest -0.721373 1.309854 0.062560 -0.379244 -0.807654 -0.430658 0.644342 -1.449644 -0.553544 1.672037 -1.534278 1.690386 -2.039756 -0.751244 -1.303827 0.167555 -0.945426 0.611724 -1.044774 -0.347502
wb_dma_ch_sel/always_5/stmt_1 1.701623 1.138981 -1.083345 -0.271494 0.565679 -2.343694 -3.325332 -1.074553 1.351226 -0.271256 -2.178956 0.404660 2.456024 -1.884514 1.713749 2.834345 -1.539565 -0.505145 1.861884 3.354511
wb_dma_ch_sel/always_40/case_1 0.033141 1.771899 1.640749 -0.976317 -1.005900 0.366677 1.938033 -3.606552 1.042544 2.638048 0.147940 2.974810 -0.970024 -2.526830 -2.654801 -0.021013 2.173743 0.031497 0.807491 -2.193763
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.858499 -0.862663 1.198652 0.832828 0.209075 -0.931261 1.691320 -0.336747 1.292278 1.180076 0.988042 -0.118187 1.153038 -1.486451 -0.784687 -0.489345 1.269836 -0.634431 -0.107308 -1.165804
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.593076 0.972668 -0.778152 -2.554210 -0.888754 -0.243044 0.091518 2.905831 -1.162940 -1.101620 -1.642984 0.009852 0.308878 3.503270 -0.395856 0.211011 2.163242 0.033256 0.291335 -1.561298
wb_dma/wire_de_csr 1.556039 2.965891 -0.221308 0.418577 0.389239 3.010231 0.575144 -4.685850 -1.813545 1.580534 -0.764284 1.975780 -0.632132 -2.781709 -1.667569 0.216247 0.479721 1.470422 1.379911 0.468725
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.903916 0.233355 -1.541436 -0.393518 -1.322298 -3.893821 -1.116327 0.084255 -1.881382 4.158863 -3.102211 2.158235 3.990621 0.534914 -1.202101 0.592795 0.129359 -0.632774 1.303567 1.263698
wb_dma_ch_sel/always_37/if_1/if_1 -2.404180 0.431106 -1.524935 -5.346756 -0.019527 -1.089668 1.464360 1.031424 2.424090 1.404074 -3.663717 -1.279266 -0.230606 -2.501874 -1.494555 -0.994971 -2.136936 0.947079 -3.163071 -0.013177
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.202342 -0.798611 -0.625550 0.096536 1.044880 -1.555026 -0.644404 0.635150 1.150832 -0.840051 1.087349 1.773018 -0.751400 -1.408067 1.041780 -1.234576 -2.479485 0.205354 -0.071296 0.426281
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.728076 1.345513 0.567616 -1.288191 -0.315141 2.016186 -0.146847 -2.084628 0.449082 -0.053618 0.843937 1.605998 -0.231420 -0.418637 -0.750683 0.479237 2.169667 0.125193 2.135005 -1.215702
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.778427 3.536267 -0.311005 -1.740628 -0.565013 2.024575 -0.756314 -4.725992 0.084911 -2.353187 1.644396 -1.480501 1.893081 -0.027831 -0.849393 1.124727 2.066804 0.622357 3.214354 2.658829
wb_dma_ch_rf/always_10/if_1/if_1 3.599093 1.428077 -0.858548 -3.776217 -0.280171 -0.060424 -0.703519 1.513794 0.389891 -2.075140 0.353094 3.135041 -0.670202 1.754623 -0.072433 -0.696170 1.516392 0.414607 2.098082 -1.945828
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.391021 0.548613 -0.057717 -1.282421 0.639800 0.385677 -0.793558 -1.509471 1.548965 -0.891621 1.920695 3.296899 -0.926244 -1.859493 0.261872 -0.808932 -0.336195 0.379477 2.020150 -0.632325
wb_dma_ch_sel/input_ch3_adr0 -3.425752 1.586976 -0.794508 -0.276702 -0.061347 -0.782654 2.258025 -0.591370 -0.908633 -2.054209 -0.368347 -1.122832 -1.497290 -4.032974 -0.917695 -0.833008 -0.059324 0.987872 -3.690242 -2.396120
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.939437 4.516205 -0.306019 -2.037043 -1.255871 1.435493 -0.096816 -5.578920 -0.462665 -0.547372 -0.082924 0.143815 -0.035818 -0.702453 -2.033414 1.198573 0.938194 1.124131 1.983467 2.262863
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.603345 1.327040 0.519502 -1.359544 -0.374630 1.894729 -0.200105 -2.063299 0.418434 -0.080454 0.828268 1.541401 -0.220039 -0.409705 -0.731926 0.417069 2.032041 0.113547 2.062853 -1.015537
wb_dma_de/wire_de_txsz 4.128011 1.288767 -0.425181 1.357455 3.818284 1.177958 -1.429609 2.335983 -1.252589 1.099538 -4.228308 -1.984232 2.874630 -2.725281 0.915726 0.348808 0.853095 -2.683054 0.173352 0.818360
wb_dma_rf/input_de_adr1 -1.787434 -0.846488 1.167997 0.755347 0.214452 -0.961322 1.673531 -0.234428 1.267916 1.187355 0.904574 -0.062011 1.219341 -1.461518 -0.773282 -0.552547 1.250826 -0.673143 -0.102764 -1.174982
wb_dma_rf/input_de_adr0 -4.086673 -0.108952 -1.462810 -4.420223 -2.068310 -1.400873 -0.756224 -0.160241 -0.810910 0.053913 -2.444544 -2.613564 -3.714845 0.808453 0.086167 0.186576 -1.316708 0.301198 -4.572742 -1.549582
wb_dma_de/always_2/if_1 -1.974462 -1.575113 -1.946344 -6.303203 -4.037832 -0.643330 -0.726684 -0.297530 0.163668 0.231444 -3.038662 -2.021408 -0.587063 1.114436 0.431463 1.418775 1.416699 1.748745 -3.728462 -0.632747
wb_dma_ch_sel/assign_102_valid 3.879843 1.754980 0.106696 -2.591849 -0.854093 1.100533 -1.592028 1.001302 -0.469191 0.356277 -2.386736 -0.378873 -1.108212 1.944787 -0.761888 1.250259 1.432851 -1.742705 0.367401 -1.027285
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.797730 -0.909567 -4.095901 -4.397263 0.243050 -1.540257 2.450574 1.024171 -2.311244 0.552941 -1.923721 -1.210514 4.893969 -0.292778 -1.487152 -2.535662 0.844402 2.079775 -1.427169 -0.520807
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.962566 1.238492 0.352688 -1.486822 -0.938395 2.514875 0.700750 -1.970169 -0.837757 -1.512187 1.404978 0.510173 -1.359813 -2.017142 -0.589121 -1.067246 2.569841 0.467501 -0.159291 -1.651436
wb_dma_wb_mast/assign_4_mast_err 3.583501 1.469534 -0.865563 -3.753431 -0.346118 -0.049746 -0.657862 1.464318 0.330031 -2.043497 0.309665 3.059608 -0.670241 1.725223 -0.124956 -0.688322 1.565892 0.398653 2.078781 -1.971186
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.594624 2.786496 -0.161489 -0.412120 -0.568390 3.804264 -0.066368 -4.587401 -0.954562 -1.523435 2.008223 -0.577209 0.198045 0.878817 -1.241636 1.379915 1.700258 1.701423 3.054945 0.779327
wb_dma_ch_rf/always_2/if_1 0.009156 1.657832 1.722725 -0.866635 -0.892465 0.381121 2.073815 -3.500329 1.166665 2.671739 0.265100 2.979150 -0.885756 -2.596845 -2.691733 -0.025906 2.239722 -0.011986 0.836732 -2.365019
wb_dma/input_wb1_err_i 3.751365 1.405576 -0.772542 -3.669068 -0.170048 -0.015410 -0.728467 1.413869 0.529938 -2.115723 0.499880 3.251508 -0.765324 1.717701 -0.043047 -0.611858 1.500813 0.387002 2.239073 -2.077261
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.050362 0.155964 0.719297 -0.338418 -1.147097 0.341719 2.453776 3.462751 -1.342291 -1.765004 0.510225 -1.699756 1.464074 -0.067781 -1.090858 -2.583611 3.062365 -1.054170 -1.523091 -0.717897
wb_dma_ch_sel/assign_136_req_p0/expr_1 3.315823 2.085650 0.531383 -1.087932 -1.532366 -0.691857 -1.062343 1.485146 -0.842678 -1.224812 -0.906632 -0.897078 0.525245 2.193391 -0.859639 0.704740 2.322042 -2.574737 -0.078802 -0.012873
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.670242 0.968107 -0.688800 -2.524077 -0.885142 -0.221024 0.115143 3.051064 -1.083352 -1.217683 -1.531306 -0.095811 0.255392 3.690355 -0.347774 0.225746 2.092089 -0.040404 0.379943 -1.512371
wb_dma_ch_sel/assign_121_valid 3.998916 1.858155 0.209910 -2.581391 -0.895455 1.087150 -1.624897 1.064338 -0.421860 0.195572 -2.175757 -0.375356 -1.151181 2.275179 -0.734684 1.266273 1.422086 -1.714687 0.539075 -0.978127
wb_dma_ch_sel/assign_4_pri1 0.837285 -0.415698 0.026364 0.642894 2.097127 0.157890 -0.077579 0.402590 1.429278 -0.518246 1.137928 2.608806 -0.947936 -1.866132 0.726429 -0.438709 -1.079703 0.359057 0.994248 -1.776565
wb_dma_de/always_2/if_1/cond 1.441160 -0.445630 -0.579387 -2.117224 -2.393888 -0.198313 -0.557892 -1.666387 2.084923 -1.461059 0.011903 -0.971059 0.719057 2.730541 0.345265 4.152271 1.128830 1.970688 0.462495 -0.273866
wb_dma_ch_rf/reg_ch_csr_r -4.480907 1.036308 -2.649453 -0.913560 -0.800701 -2.711374 0.860717 -0.027682 -2.289699 3.301652 -1.569927 1.817551 3.612365 -0.481084 -2.611752 -0.582811 -0.452911 1.259787 0.046149 -0.499613
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.339933 0.529641 -0.089264 -1.284199 0.654018 0.330431 -0.788699 -1.534391 1.556846 -0.910726 1.954309 3.364635 -0.976388 -1.872308 0.299221 -0.859726 -0.398647 0.375515 1.993526 -0.619518
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.837094 -0.037362 -1.168916 -0.684428 -0.538434 -0.769348 1.963601 5.967680 -2.048904 -2.794385 -0.490690 -0.249573 3.193794 4.015193 -0.103649 -1.831879 2.144249 1.022127 0.436953 0.224247
wb_dma_wb_if/wire_slv_we -2.331976 -0.520269 -3.253576 -3.574428 -0.334380 -2.692777 0.458335 -1.551039 -0.878119 -2.129018 -1.189906 -3.660686 2.202756 -2.862938 0.198042 -2.291807 0.975481 -0.277866 -4.842081 0.297139
wb_dma_de/assign_70_de_adr1 -1.710211 -0.822867 1.227376 0.749352 0.206367 -0.799271 1.745469 -0.400240 1.349529 1.187759 1.025107 0.010374 1.212529 -1.535235 -0.786545 -0.479445 1.412633 -0.552275 -0.016995 -1.269020
wb_dma_ch_sel/always_38/case_1/stmt_4 2.515877 1.865426 -0.151715 0.774107 1.205092 3.647580 -0.044654 -3.538653 -1.145919 -0.034157 0.865489 0.521683 1.173792 -2.075432 -0.488910 0.228026 1.608860 0.960663 2.617358 0.586211
wb_dma_ch_sel/reg_ch_sel_r -2.015441 0.556508 -1.384724 -5.345371 -0.083720 -1.093111 1.354609 1.087867 2.518113 1.205619 -3.604833 -1.451209 -0.194623 -2.212480 -1.489618 -0.884520 -2.039592 0.769164 -2.986465 0.139563
wb_dma_ch_sel/always_38/case_1/stmt_1 2.281846 2.119037 0.101658 1.122651 -0.756070 -2.578425 -2.199419 -1.185706 0.327541 -0.684804 -1.937491 -1.519503 4.376238 -0.690283 0.626660 3.572428 1.224468 -1.612255 1.540726 3.705496
wb_dma_ch_sel/always_38/case_1/stmt_3 2.709753 1.931837 -0.201578 0.757675 1.249388 3.844537 -0.015097 -3.629618 -1.203000 -0.062553 0.865413 0.538344 1.217449 -2.039665 -0.520761 0.253067 1.698185 1.008884 2.749460 0.511846
wb_dma_ch_sel/always_38/case_1/stmt_2 1.223014 1.124077 -0.883151 0.930981 2.233802 2.172780 -0.648665 -3.027855 -0.253629 -0.785911 1.844447 2.137374 0.598815 -3.530282 0.454039 -1.063372 -0.764797 1.228714 2.451863 1.083869
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.377984 -0.791675 -0.638986 0.061954 0.989058 -1.633709 -0.631760 0.610368 1.079504 -0.817283 1.024566 1.646923 -0.689957 -1.423063 1.014762 -1.299341 -2.495090 0.240651 -0.183268 0.499597
wb_dma_ch_pri_enc/wire_pri30_out 1.126542 0.502847 -0.129735 -1.313133 0.616955 0.190006 -0.777654 -1.502242 1.465638 -0.882121 1.848771 3.193920 -0.922817 -1.921267 0.281800 -0.920903 -0.504443 0.379167 1.794376 -0.523476
wb_dma_ch_sel/reg_ch_sel_d -0.224165 0.458272 -1.718346 -2.046957 -1.381990 0.107544 4.733779 1.182171 -0.449340 -2.260901 0.030930 2.405134 4.034708 -3.040319 -1.566847 -1.996534 3.642283 4.196587 -0.441445 -1.225254
wb_dma_ch_rf/assign_14_ch_adr0_we -3.400857 -0.830971 -1.536958 -5.988326 -3.777749 -0.089767 -0.184359 0.415041 -1.367608 0.504763 -2.106071 -2.088671 -2.173092 1.659261 -0.457466 -1.198390 0.581722 0.948168 -3.861640 -0.494183
wb_dma_rf/wire_ch1_csr -0.397438 -0.774802 -2.689527 -0.151479 -2.655178 0.375428 -2.409834 -0.772428 -4.036095 1.757229 -2.581112 -0.260544 1.439125 0.392773 0.658776 -0.148981 -0.630116 0.684629 -2.336102 4.481016
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.852098 -3.278015 -0.021969 -1.649023 -3.191350 0.513562 1.235321 -1.740844 2.100639 1.074468 1.140318 -1.153879 4.743559 -0.249019 -0.081293 1.237308 4.305928 1.778300 0.061680 0.912583
wb_dma_rf/wire_pause_req -1.529445 4.640066 -0.481835 -2.157564 0.122758 -4.346426 -0.180008 0.172131 1.117380 0.985413 -3.048789 2.121475 -3.109595 -2.169773 -2.903043 -0.303064 -4.798123 -1.570133 -1.661071 -0.033364
wb_dma_ch_sel/assign_95_valid 1.172112 -2.562509 -3.764331 -2.365406 -1.645384 0.396941 -3.884863 0.733814 -3.550888 1.632728 -1.917913 -1.445742 5.452451 3.446656 1.758022 -0.188005 1.720891 0.067459 0.807900 3.853440
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.295018 -0.428586 1.802125 1.349185 1.269834 0.841732 2.228461 -0.512836 1.559768 1.409713 0.964495 0.689719 0.938751 -1.883549 -1.053835 0.343329 2.634937 -0.485981 0.948352 -3.385389
wb_dma_ch_rf/reg_ch_stop 3.607426 1.443282 -0.821781 -3.713069 -0.294029 0.007486 -0.597227 1.420289 0.386826 -1.977260 0.294649 3.077377 -0.691888 1.652626 -0.125537 -0.586067 1.628146 0.440278 2.045339 -2.106260
wb_dma_ch_sel/assign_146_req_p0 3.485524 2.026382 0.643950 -1.083463 -1.461922 -0.564449 -1.012505 1.588882 -0.786199 -1.278619 -0.789291 -0.914276 0.452526 2.427020 -0.854009 0.758745 2.381706 -2.602938 0.051749 -0.131397
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.580864 0.197131 0.419283 1.531371 -0.600083 -1.832385 0.472874 0.728571 -0.405723 -1.468972 1.236741 -0.687739 1.614034 0.248771 -0.024004 -0.531031 0.774905 -0.981008 -0.592912 1.049015
wb_dma_de/input_dma_abort 3.615535 1.425277 -0.860634 -3.756689 -0.329828 0.043149 -0.719487 1.250341 0.472817 -2.062309 0.451904 3.235134 -0.755185 1.633842 -0.104162 -0.625716 1.556549 0.457241 2.162448 -2.042400
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.279769 0.549565 -0.166248 -1.387982 0.565997 0.278517 -0.803168 -1.533913 1.430216 -0.893263 1.848445 3.258168 -0.869145 -1.851523 0.210116 -0.924692 -0.325450 0.390527 1.890803 -0.574883
wb_dma_de/input_adr1 -0.476218 0.284369 0.385005 1.486465 -0.625251 -1.884120 0.483088 0.732033 -0.420924 -1.536885 1.255859 -0.651469 1.695793 0.201392 -0.037775 -0.563246 0.888971 -1.036279 -0.549001 1.049082
wb_dma_de/input_adr0 -3.419324 1.199228 -0.375542 -5.741221 -5.119540 0.779571 2.016015 -1.721947 -1.682897 -1.892965 -0.105610 -3.315408 -1.503299 0.485316 -1.541949 -1.926287 3.021486 1.776634 -2.642214 1.014251
wb_dma_ch_arb/reg_next_state -0.494029 0.675789 -1.709044 -2.150013 -1.560536 0.106314 4.711046 0.823957 -0.575470 -2.147908 0.105615 2.397623 3.769638 -3.036421 -1.775722 -2.048954 3.545070 4.192969 -0.513295 -1.116025
wb_dma_wb_mast/input_wb_err_i 3.463124 1.401314 -0.957166 -3.830003 -0.305400 -0.131628 -0.596789 1.513453 0.282034 -1.951308 0.141030 3.130691 -0.613919 1.532509 -0.105066 -0.703957 1.610134 0.424106 1.890008 -2.095184
wb_dma_wb_if/wire_wbs_data_o 0.076855 0.695263 -0.758099 2.235710 1.641711 1.958270 0.070224 -1.773009 -1.679130 0.012709 0.098781 -1.026141 1.476921 -1.767009 0.193551 -0.150312 -0.407630 0.873179 0.727363 1.709646
wb_dma_de/assign_73_dma_busy -0.244180 2.966494 0.545868 -0.091225 2.558007 -1.298853 0.834447 0.773187 2.245945 0.866508 -2.504362 -1.910742 -1.598513 -3.114116 -2.408982 0.542745 -3.191224 -2.689508 -2.604989 -1.691310
wb_dma_de/always_22/if_1 -2.441886 1.854457 -1.458633 -1.344106 -0.344391 -4.599300 -0.085306 0.065552 -0.110329 3.746619 -3.361384 1.008649 2.791067 -0.089416 -2.814246 0.607670 -1.693919 -1.257133 -0.039765 0.249905
wb_dma_rf/wire_ch2_csr -0.487166 -0.514774 -2.918272 0.118617 -2.350795 0.378292 -2.414511 -0.883672 -4.238697 1.839355 -2.822029 -0.206242 1.504531 -0.102373 0.600415 -0.194995 -0.848580 0.703343 -2.528172 4.493447
wb_dma_de/input_de_start 1.442906 1.398934 -0.656703 0.837746 -0.089580 -3.973429 -2.941412 -0.461049 1.126760 -1.531218 -1.141656 0.039719 3.922114 -1.732414 1.606218 2.445109 -0.605767 -1.458767 1.451120 4.136633
wb_dma_pri_enc_sub/always_3/if_1 1.247298 0.500092 -0.103418 -1.278534 0.655654 0.299582 -0.780862 -1.440155 1.554467 -0.877547 1.920121 3.289277 -0.954275 -1.838943 0.254133 -0.922734 -0.454818 0.371516 1.895653 -0.618930
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.194521 -0.183393 0.983443 1.002004 1.107070 -0.648096 -1.731910 2.750754 0.605268 0.607938 -1.779620 -1.817836 -1.040105 1.039191 0.758229 0.456999 -2.270632 -2.784627 -0.802799 1.447201
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.690732 0.050471 -1.109303 -0.645606 -0.615513 -0.902349 1.850307 5.641840 -2.008838 -2.698987 -0.418555 -0.333549 3.036390 3.868723 -0.113130 -1.777475 2.007546 0.858649 0.415312 0.403250
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.058128 0.045902 0.797314 -0.131179 -0.962988 0.278189 2.481627 3.441626 -1.100249 -1.605301 0.545972 -1.699110 1.403067 -0.213676 -1.082060 -2.483372 2.915431 -1.120998 -1.516166 -0.835277
wb_dma_ch_rf/always_25/if_1/if_1 0.291866 -1.127327 -0.924331 -0.458980 -0.866344 -1.271460 -0.125849 -1.236379 1.294670 -1.418532 -1.665393 -0.040759 0.878932 -2.331368 1.974924 2.701240 0.627086 1.942225 -2.352004 0.291068
wb_dma_ch_sel/assign_98_valid/expr_1 -1.744114 -1.392732 -1.928835 -3.370884 -3.245278 -1.541402 -0.585601 0.612286 -2.431048 1.208282 -2.028071 -3.133024 4.628951 0.954844 -0.523422 -0.142280 4.859009 -1.268420 -2.247300 -0.346981
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -4.268075 1.022146 -2.609434 -0.739744 -0.848018 -2.491876 -0.033340 -0.057133 -1.996460 3.846449 -2.177930 0.836092 3.394955 -0.771655 -2.720157 -0.059772 -1.421447 0.287221 -0.555543 0.154178
wb_dma_ch_sel/reg_pointer 0.066152 1.687216 1.803481 -0.871505 -0.914530 0.516382 2.179386 -3.538459 1.154002 2.656919 0.320879 3.045183 -0.957147 -2.546003 -2.732369 0.041758 2.352515 0.076369 0.882492 -2.567659
wb_dma_wb_if/input_wb_err_i 3.803933 1.404347 -0.726782 -3.583753 -0.135532 0.194292 -0.635530 1.355031 0.476722 -2.003518 0.399653 3.178062 -0.705115 1.653908 -0.113051 -0.508728 1.641422 0.429916 2.257613 -2.230421
wb_dma_rf/input_de_csr 1.834993 3.000098 -0.175805 0.457680 0.533027 3.294405 0.580646 -4.721864 -1.774353 1.563913 -0.695429 2.018007 -0.616440 -2.807499 -1.673495 0.321700 0.644769 1.497827 1.578418 0.309350
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.362685 -0.799949 -0.667855 0.099023 1.044240 -1.645263 -0.660649 0.635511 1.129274 -0.848883 1.089789 1.757174 -0.744875 -1.454855 1.038206 -1.308178 -2.566742 0.219329 -0.192960 0.514644
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.195354 0.071234 -0.999629 0.803694 -0.592980 -0.016688 -0.116925 -1.510686 -1.667549 -0.013470 -0.191427 -1.615295 -0.052363 -1.897139 -0.186519 -0.716670 0.094694 -0.348107 -2.484954 0.292482
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.255337 0.524578 -0.141023 -1.358164 0.578652 0.318399 -0.837884 -1.488850 1.472366 -0.883904 1.893697 3.249938 -0.925646 -1.762416 0.273384 -0.883022 -0.353186 0.355471 1.915790 -0.554864
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.394895 -0.828812 -0.721865 0.033231 1.017748 -1.665342 -0.616923 0.658109 1.084491 -0.825491 1.053049 1.744403 -0.687110 -1.437885 1.066150 -1.349490 -2.527730 0.249572 -0.199814 0.512873
wb_dma_ch_rf/input_de_adr0_we -0.080945 0.979040 0.001605 -1.300766 -1.891785 0.054117 -0.053880 -1.107473 0.185642 -1.507504 1.171714 -1.127128 -1.037617 3.019759 -0.757165 1.168345 0.097804 0.766477 0.369746 0.325894
wb_dma_ch_sel/assign_161_req_p1 -1.218922 -0.822062 -0.647207 0.030067 1.050267 -1.615277 -0.633497 0.684240 1.140524 -0.869501 1.063883 1.775506 -0.710128 -1.364389 1.056296 -1.302432 -2.473558 0.253796 -0.077649 0.400395
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -4.485835 0.982159 -2.751446 -1.143630 -0.882324 -2.957926 0.824359 0.025376 -1.964569 3.163266 -1.411150 1.855189 3.720602 -0.351970 -2.591086 -0.579602 -0.496258 1.232773 0.106795 -0.527585
wb_dma_ch_sel/assign_129_req_p0 3.091685 -0.923378 -0.078160 2.113772 2.460905 0.469657 0.962071 6.836970 -1.558555 0.409340 -2.934223 -0.250059 2.642967 0.102795 0.593795 -1.285300 0.952343 -1.495574 -0.526976 -0.879748
wb_dma_de/wire_de_ack 1.966471 4.461694 -0.328446 -1.950945 -1.202868 1.640883 -0.035729 -5.579735 -0.568588 -0.584275 -0.055079 -0.002315 0.021952 -0.590831 -1.998116 1.279465 1.014092 1.210231 2.012609 2.165296
wb_dma_ch_arb -0.457624 0.285787 -1.270438 -1.171803 -1.153360 0.335837 3.572594 1.197463 -0.198750 -1.151526 -0.946447 0.972395 3.013297 -3.534120 -1.485639 -1.324741 2.022043 2.732000 -1.475062 -0.334173
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.792145 1.115292 0.355808 -1.334315 -0.859768 2.449290 0.693077 -1.915877 -0.791259 -1.548225 1.422598 0.429570 -1.408790 -2.078463 -0.515156 -1.026635 2.447767 0.445613 -0.264493 -1.638736
wb_dma_pri_enc_sub/always_3/if_1/cond -1.293077 -0.775051 -0.624756 0.116253 1.125450 -1.623588 -0.672237 0.624159 1.189903 -0.881684 1.151968 1.844484 -0.771340 -1.464340 1.039226 -1.309139 -2.523773 0.256555 -0.075968 0.419190
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.395929 -0.388035 1.836242 1.404017 1.298645 0.825688 2.212918 -0.511014 1.527604 1.503302 0.904911 0.748625 1.022209 -2.010552 -1.077970 0.343820 2.702607 -0.551494 1.012248 -3.412015
wb_dma/wire_de_txsz_we 4.849041 0.964735 1.045529 3.201046 3.930039 2.875655 -1.408526 2.609636 -0.864908 0.518288 -1.783128 -1.969443 0.768019 0.481160 0.713200 0.584100 -0.718025 -2.632787 1.870282 0.987264
wb_dma_ch_pri_enc/wire_pri16_out 1.355624 0.562681 -0.115583 -1.282929 0.716655 0.339879 -0.816093 -1.484749 1.555155 -0.902385 1.914300 3.364218 -0.957135 -1.956060 0.263022 -0.881391 -0.427735 0.371775 1.963085 -0.689636
wb_dma_ch_pri_enc 1.071305 0.452479 -0.168708 -1.264500 0.591760 0.192227 -0.778438 -1.413272 1.455289 -0.892399 1.888890 3.149141 -0.931252 -1.843289 0.278204 -0.957303 -0.523158 0.364547 1.751264 -0.482513
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.331502 0.422759 0.738571 0.632198 1.158833 1.919279 0.628685 -0.207734 0.280753 0.352772 -0.030155 0.852798 -0.217419 -0.432923 -0.328292 0.934523 1.549077 0.082742 1.162120 -2.424887
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.356758 -0.505847 -0.632458 -0.537766 3.012969 -0.136818 0.100774 4.480477 0.099508 -0.207196 -1.518817 3.475259 0.287549 -1.058413 1.096632 -1.373741 0.922111 -0.391336 0.902363 -3.613807
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.763687 0.036946 -1.210559 -0.783347 -0.613526 -0.746225 1.932976 5.711393 -2.037051 -2.740002 -0.510752 -0.277168 3.049404 3.938610 -0.137658 -1.760157 2.102552 1.063863 0.422234 0.253373
wb_dma_ch_pri_enc/wire_pri7_out 1.260234 0.521553 -0.136747 -1.277719 0.645593 0.299039 -0.763822 -1.440903 1.458027 -0.874063 1.829086 3.269280 -0.885316 -1.842923 0.257801 -0.912773 -0.400599 0.360994 1.855968 -0.611383
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.757975 3.375163 -0.323622 -1.608296 -0.405075 2.027449 -0.688623 -4.481947 0.094602 -2.251482 1.547315 -1.442437 1.834966 -0.112074 -0.833392 1.151243 2.005745 0.642128 3.111774 2.363157
wb_dma_wb_if/wire_mast_err 3.631451 1.458142 -0.856874 -3.764683 -0.225268 -0.055227 -0.720335 1.426975 0.483441 -2.124458 0.407759 3.268476 -0.759407 1.689391 -0.062233 -0.634454 1.493385 0.402375 2.148953 -2.083779
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.415613 1.296422 0.485147 0.242338 2.494974 0.346408 -0.407236 0.085743 0.022956 1.925093 -2.391349 -1.372338 3.974863 -4.148738 -0.252719 -0.696503 2.593532 -3.112983 0.883146 0.891496
wb_dma_wb_if/input_wb_cyc_i -1.971710 1.349804 -1.556409 2.089679 0.104067 -0.753562 1.463273 3.474276 -5.162282 -2.814680 -1.939117 -3.171083 1.039991 -1.893231 0.211634 -3.795961 -0.949386 0.491404 -2.734408 3.127466
wb_dma_ch_sel/assign_97_valid 1.829229 -2.115419 -2.589723 -3.433183 -3.437679 -0.220898 -3.366480 1.241429 -3.247315 2.235018 -2.979153 -2.185424 5.093915 4.740233 0.828114 0.776208 3.929735 -1.089410 0.039733 2.603091
wb_dma/wire_mast0_drdy 0.221693 2.617894 -3.349210 1.925757 0.554934 1.822275 -3.152500 -4.196645 -5.688857 0.915914 0.102224 -0.014498 1.340316 -1.197818 -1.051543 -0.136747 -0.090235 -0.701939 0.894105 0.884105
wb_dma_ch_pri_enc/wire_pri8_out 1.161268 0.496603 -0.143823 -1.244258 0.656840 0.238063 -0.797996 -1.417299 1.439724 -0.861565 1.833746 3.222142 -0.933822 -1.893105 0.264368 -0.915314 -0.460689 0.369216 1.786173 -0.545404
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.195685 0.511218 -0.168360 -1.340030 0.586686 0.245274 -0.814713 -1.457111 1.448883 -0.936452 1.928417 3.284119 -0.933724 -1.819354 0.262905 -0.961202 -0.450419 0.342469 1.867438 -0.513304
wb_dma_wb_if/wire_pt_sel_o -3.097076 -0.541279 -3.081453 0.944535 -0.243404 0.568803 -0.212342 1.159597 -3.365410 0.065054 -1.950620 -0.084490 0.792623 -6.397815 0.442115 -3.923793 -2.400220 2.130572 -2.548540 2.536401
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.300477 -0.778867 -0.638118 0.089469 1.030141 -1.566936 -0.616856 0.562648 1.060493 -0.805278 1.023875 1.671997 -0.718475 -1.369675 0.994904 -1.249995 -2.455973 0.198669 -0.130458 0.446952
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.841631 1.254241 0.283863 -1.556755 -1.050642 2.386171 0.667291 -2.017735 -0.890239 -1.453376 1.314535 0.430299 -1.315252 -2.018103 -0.605719 -1.088895 2.540526 0.448267 -0.295515 -1.529418
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.162898 0.560104 -0.149418 -1.350114 0.560458 0.235988 -0.787361 -1.502143 1.474347 -0.876473 1.850936 3.229003 -0.914405 -1.865703 0.223399 -0.930319 -0.407786 0.344727 1.867859 -0.478376
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.111535 -0.486336 1.609053 2.104999 -0.389663 -2.657257 2.098727 0.356560 0.915461 -0.268867 2.141591 -0.622077 2.728955 -1.256458 -0.857354 -0.970657 2.135631 -1.634881 -0.554520 -0.239202
wb_dma_ch_pri_enc/wire_pri22_out 1.274957 0.525696 -0.165429 -1.304632 0.611850 0.299169 -0.772659 -1.452394 1.465056 -0.856715 1.820597 3.234519 -0.892623 -1.878206 0.262569 -0.892879 -0.326092 0.367405 1.856713 -0.620000
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.843464 1.275447 0.302302 -1.530142 -0.985538 2.417988 0.638272 -1.988773 -0.897069 -1.530555 1.355902 0.418799 -1.394085 -2.064264 -0.587172 -1.123193 2.499538 0.415792 -0.310673 -1.551608
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.602403 1.000871 -0.698856 -2.549459 -0.945252 -0.209940 0.063587 2.954030 -1.077899 -1.249741 -1.510478 -0.078822 0.208678 3.685366 -0.407124 0.238618 2.114717 -0.016925 0.378504 -1.488680
wb_dma_ch_sel/assign_143_req_p0/expr_1 3.542182 2.033553 0.620857 -1.093229 -1.526673 -0.674640 -1.068912 1.671907 -0.847402 -1.255344 -0.849699 -0.886851 0.591363 2.442785 -0.808902 0.745405 2.445454 -2.661824 0.067833 -0.145427
wb_dma_ch_sel/assign_135_req_p0 3.501988 2.090094 0.611893 -1.076066 -1.457713 -0.577099 -1.082263 1.515762 -0.813405 -1.202753 -0.926577 -0.930043 0.450263 2.305708 -0.844960 0.811452 2.364336 -2.679301 0.008332 -0.123235
wb_dma_ch_sel/wire_gnt_p0_d 0.544354 1.086288 -1.007411 -1.964960 -2.256496 1.476736 5.354296 0.684504 -1.345674 -1.401151 -0.748889 0.817618 4.508626 -1.817657 -2.483590 -1.153714 5.516403 3.965565 -0.351245 -1.314875
wb_dma_de/assign_20_adr0_cnt_next 0.248021 -1.100688 -1.146714 -0.691416 -0.074226 -0.258197 -2.139967 1.717392 0.028392 1.460778 -0.031682 0.587213 -0.264457 2.760394 -0.637409 0.296454 -1.637589 -1.282670 -0.309484 -1.597158
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.530003 0.173748 -1.299626 0.770617 -1.947534 -0.173991 -0.234914 0.155148 -2.849192 0.553766 -1.835536 -0.602357 -0.439369 -4.755582 -0.456299 -2.162235 -0.552337 0.634827 -2.817945 0.968005
wb_dma_ch_sel/assign_153_req_p0 3.341786 2.083179 0.547145 -1.083185 -1.500599 -0.690843 -1.070620 1.443163 -0.837005 -1.213068 -0.924027 -0.895736 0.530433 2.081874 -0.843846 0.733641 2.289028 -2.637135 -0.082366 0.025506
wb_dma_de/assign_82_rd_ack/expr_1 2.862716 0.691024 -1.186620 0.715654 3.461900 1.351920 -2.080692 1.174909 -1.133610 0.826174 -2.156484 1.410360 0.632422 -3.545162 1.127243 -1.319051 -1.370023 -1.335688 0.727293 0.772638
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.478535 1.521821 -1.160260 -0.399286 1.621900 1.350107 -1.990697 0.177713 -0.919311 -0.615473 -1.031583 0.212587 -0.449467 -0.653488 0.434464 -0.172896 -1.460484 -0.519024 0.930953 1.079261
wb_dma_de/reg_de_csr_we 4.122104 2.994452 -0.700762 -0.694368 1.267089 2.902740 0.864395 -0.935867 -2.891439 1.842823 -3.109929 3.019271 0.382639 -1.887769 -1.425118 -0.561982 2.443475 0.883977 1.497912 -1.403004
wb_dma/wire_wb0_ack_o -1.851107 2.945212 -1.000908 1.364874 1.525249 -1.641418 0.429607 -0.921857 -2.332937 -0.794035 -0.987833 0.476756 -0.250744 -1.802353 -0.182744 -0.871202 -0.610753 -0.398603 -2.331726 0.720135
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.606757 1.342249 0.571953 -1.355086 -0.355360 1.941584 -0.148771 -2.115233 0.406799 -0.062328 0.873982 1.610015 -0.254044 -0.450679 -0.758667 0.400725 2.061020 0.153153 2.094200 -1.087268
wb_dma_ch_pri_enc/wire_pri23_out 1.326865 0.540287 -0.132440 -1.323186 0.626679 0.277163 -0.784876 -1.471349 1.513039 -0.885976 1.913683 3.282635 -0.920717 -1.811520 0.284813 -0.889566 -0.387671 0.376799 1.925547 -0.593544
wb_dma_ch_sel/assign_103_valid 4.019700 1.843980 0.217862 -2.579496 -0.928440 1.134982 -1.656431 0.953899 -0.425970 0.227930 -2.183643 -0.377364 -1.180510 2.177809 -0.747304 1.286729 1.450767 -1.709271 0.552217 -0.988668
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.171713 0.590667 0.327451 -0.014808 -1.442966 -0.549502 -1.661443 -0.843793 0.370349 0.085619 -0.512159 -2.973086 -2.147731 1.912451 -0.370800 1.751015 -2.633106 -1.241765 -1.583234 1.960551
wb_dma_rf/wire_ch1_txsz -0.806711 0.778253 -1.528923 0.197204 1.188074 0.411626 -1.274349 -2.930992 -0.366855 -1.205525 1.998907 1.534640 0.683865 -3.121295 0.770328 -1.923859 -2.231419 1.141762 1.519486 3.300017
wb_dma_de/always_23/block_1/stmt_13 1.261006 1.280432 -1.174989 -1.740371 -1.720818 -0.075128 -3.210207 -4.723677 1.594476 -1.143100 -0.838205 -3.858528 2.581096 -0.407442 0.705656 3.753634 -0.653334 0.030080 0.521253 5.470223
wb_dma_de/always_23/block_1/stmt_14 -0.098974 -1.213458 1.161859 -2.168118 2.641680 -2.165328 -0.119493 4.919785 1.296551 5.365756 -6.624220 0.208718 -2.044433 -1.318609 -0.172885 0.515855 -0.134616 -3.744133 -2.754297 -5.731604
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.200482 -0.131693 -0.009775 1.532451 3.613752 0.640747 -0.337444 0.856273 0.106467 1.901308 -1.077915 1.279181 1.827892 -4.810548 0.354042 -1.756368 0.061279 -1.842413 0.757080 -0.512369
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.043462 1.042861 0.014951 -1.325630 -1.913641 0.037883 -0.038128 -1.111670 0.216044 -1.569736 1.170062 -1.104811 -1.030188 3.006618 -0.776197 1.177327 0.097648 0.731606 0.415856 0.324787
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.407538 0.205739 0.422320 1.431804 -0.576073 -1.738144 0.482222 0.751746 -0.360697 -1.482470 1.216745 -0.635426 1.572442 0.317434 -0.048312 -0.471958 0.860573 -0.996245 -0.488436 0.913257
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 4.203829 0.942361 0.191919 -1.503695 0.887542 1.101339 -1.591342 2.015961 -0.601003 1.638777 -3.189981 0.841712 -0.129898 -0.586431 -0.082504 0.116970 1.470182 -2.402968 0.326736 -1.305391
wb_dma_ch_rf/input_ch_sel -0.455437 5.696866 -0.225948 -1.264724 0.695334 0.625793 1.077654 -3.925467 0.625791 0.860729 -2.109448 -1.808614 -2.804629 -2.030982 -4.260695 1.219810 -3.881347 -0.281869 -1.519983 0.609948
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.763320 -0.823325 1.138301 0.727877 0.218875 -0.925868 1.645251 -0.301570 1.263704 1.126425 0.948611 -0.086359 1.201078 -1.465679 -0.743841 -0.497342 1.269733 -0.601298 -0.139319 -1.122988
wb_dma_wb_if/wire_wb_addr_o -0.366447 -0.938044 -0.384186 1.586398 0.223537 -0.552013 1.731424 3.304482 -0.882248 -1.715864 1.067875 -0.184656 2.846063 0.971146 0.318703 -2.018051 0.190268 0.865984 0.304077 1.686748
wb_dma_ch_rf/wire_ch_txsz_we 2.805159 1.375407 0.625296 0.204393 2.577380 0.419246 -0.395198 0.176304 0.152463 1.840040 -2.304294 -1.126978 3.914216 -4.040808 -0.298704 -0.646953 2.774769 -3.164583 1.160810 0.642617
wb_dma_de/assign_70_de_adr1/expr_1 -1.933652 -0.864258 1.213644 0.859569 0.252969 -0.987342 1.726211 -0.352407 1.322852 1.207475 1.012395 -0.094721 1.255684 -1.611231 -0.798061 -0.553751 1.274894 -0.659154 -0.169614 -1.154935
wb_dma_ch_sel/assign_116_valid 3.916846 1.851119 0.122520 -2.586357 -0.854911 1.090462 -1.634987 0.985886 -0.520298 0.336563 -2.375394 -0.303646 -1.091923 1.953793 -0.775025 1.217510 1.422186 -1.743878 0.396230 -1.019557
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 2.854817 2.825786 0.419219 -3.749420 -2.114757 0.201846 -0.798269 -3.025091 1.725450 -2.389033 1.608884 -0.501933 0.492707 1.742828 -1.070582 1.409589 2.567163 -0.188616 2.546133 0.778523
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.290684 -1.169687 -1.106194 -0.676954 -0.089129 -0.222516 -2.187023 1.738075 0.111170 1.472963 0.000567 0.647867 -0.344651 2.827550 -0.608232 0.287764 -1.666581 -1.321627 -0.207858 -1.579385
wb_dma_wb_mast/wire_wb_addr_o -0.515512 -0.883638 -0.449091 1.647275 0.219467 -0.601176 1.775065 3.202062 -0.977105 -1.696399 1.072964 -0.197315 2.926796 0.730690 0.266089 -2.080579 0.126919 0.907495 0.185001 1.778627
wb_dma_ch_rf/reg_ch_csr_r2 3.654084 -0.408455 -0.604220 -0.549482 3.059715 0.067081 0.098964 4.340312 0.145020 -0.178139 -1.542319 3.599099 0.325327 -1.101235 1.054033 -1.222953 1.073640 -0.372191 1.059496 -3.775638
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.194300 -1.246242 -0.884417 -0.469436 -0.953040 -1.269299 -0.062060 -1.197393 1.349242 -1.394671 -1.642682 -0.105634 0.811586 -2.286374 1.986171 2.629651 0.692842 1.994919 -2.401011 0.252455
wb_dma_ch_sel/assign_11_pri3 2.226250 0.441142 0.689837 0.608849 1.067791 1.891994 0.586830 -0.259550 0.274867 0.323319 0.006668 0.859356 -0.215590 -0.503597 -0.316926 0.895491 1.513762 0.101344 1.122949 -2.303969
wb_dma_de -3.489889 1.454891 -1.977710 -1.573958 -1.025971 -3.569512 0.029550 -0.183315 -0.793415 2.169384 -2.469749 -0.495294 2.262617 -1.008229 -2.303755 0.085772 -1.196937 -0.671556 -1.822209 0.133464
wb_dma_wb_slv/wire_wb_data_o -4.486712 -1.656156 -0.352363 0.117850 2.420273 -2.325750 3.370434 3.615832 -0.617142 0.858644 -1.270001 -1.369666 0.883993 0.953740 -0.175303 -2.274715 -3.433179 1.047228 -0.637588 0.428210
wb_dma_inc30r/always_1/stmt_1 -1.350756 -5.444163 -0.991880 -1.657378 -1.310542 0.778086 2.171039 1.515651 1.715319 2.091515 -1.220544 -0.299881 5.167391 -0.314928 1.755526 0.081242 2.502896 3.821263 -0.277726 1.673939
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.268884 -0.759563 -0.624913 0.052297 0.978803 -1.562093 -0.605375 0.604241 1.074474 -0.793841 1.036306 1.698441 -0.689596 -1.382012 1.020265 -1.280715 -2.398354 0.232684 -0.118402 0.483127
wb_dma_ch_sel/assign_127_req_p0 4.806089 0.359398 -0.020916 -0.617570 2.048651 1.626685 0.767962 3.731368 -0.996515 0.662198 -2.646803 1.923697 1.003658 0.150711 -0.003191 0.025065 3.531218 -0.545128 1.099818 -4.300226
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.302208 0.548805 -0.059095 -1.231316 0.612236 0.346744 -0.758071 -1.524539 1.488816 -0.874778 1.907006 3.218126 -0.938907 -1.805939 0.237175 -0.834371 -0.346071 0.345595 1.892824 -0.625041
wb_dma_ch_sel/assign_94_valid 1.411740 1.420725 -0.579657 0.976707 -0.086778 -3.997565 -3.048950 -0.516559 1.195455 -1.372020 -1.255403 -0.172532 3.749991 -1.603747 1.575426 2.575973 -0.824153 -1.633979 1.361148 4.209375
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.615444 0.575506 0.008611 0.152763 3.399151 -0.928073 -0.998950 0.694095 1.150180 0.946363 -1.113240 0.471539 3.294829 -5.085592 0.639030 -1.807765 0.615735 -2.847349 1.147484 1.030054
wb_dma_ch_pri_enc/wire_pri12_out 1.258393 0.540577 -0.078790 -1.196956 0.649756 0.366026 -0.759425 -1.478547 1.442222 -0.835077 1.829042 3.165032 -0.931504 -1.841488 0.239922 -0.859237 -0.386026 0.332178 1.821070 -0.659007
wb_dma_ch_rf/always_20/if_1/block_1 -3.514135 -0.720597 -1.487999 -5.922664 -3.810200 -0.253537 -0.173961 0.397584 -1.451073 0.445805 -2.108407 -2.159528 -2.240640 1.541359 -0.444687 -1.349160 0.528112 0.834896 -3.870331 -0.262862
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.783847 1.179397 0.309644 -1.445572 -0.965389 2.359557 0.595716 -1.897126 -0.831682 -1.488942 1.325435 0.395920 -1.328750 -1.922273 -0.530357 -1.075452 2.371495 0.399436 -0.260156 -1.476892
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.801898 0.483284 -0.804084 -2.470295 1.635128 -0.055359 -0.663302 2.597287 0.213567 -0.598725 -0.756905 4.274006 0.276870 -1.156089 0.616105 -1.776706 1.476325 -0.364186 1.811514 -2.414450
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.840662 -0.341617 0.333666 1.126187 0.380604 -0.493142 -1.551901 0.293583 0.212550 1.431651 -1.527033 -1.793049 -1.007734 -0.859634 0.300360 0.581053 -2.445379 -1.908797 -1.684647 1.463608
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.711104 2.499122 0.588952 -1.634688 -1.140603 1.370368 0.527427 -3.361913 -0.124649 1.518708 -0.641568 3.035950 -2.168811 -1.187592 -1.975974 0.531062 1.015069 0.696024 0.885678 -1.313997
wb_dma_wb_if/input_slv_din -4.709878 -1.879733 -0.344387 0.195807 2.555310 -2.464550 3.547112 3.979402 -0.619074 0.797746 -1.168758 -1.461841 1.090549 1.227914 -0.097840 -2.430858 -3.553970 1.070342 -0.533861 0.461389
wb_dma_ch_sel/assign_94_valid/expr_1 1.257585 1.540405 -0.622708 1.190331 0.018550 -3.828299 -2.881984 -0.809054 0.984120 -1.521688 -0.950523 -0.085599 3.852107 -1.829748 1.549094 2.424543 -0.770638 -1.380786 1.507013 4.241000
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.105799 0.853829 1.015385 -1.270057 -0.063519 -0.549902 -2.757659 2.393876 0.616324 -0.128018 -0.976403 -0.968179 -0.506412 2.417840 0.421063 -0.412097 -1.079150 -3.484607 1.068467 2.672695
wb_dma_de/always_21 2.250242 2.776238 -0.253584 -0.480095 -0.692931 3.635636 -0.074947 -4.628906 -1.055672 -1.500718 1.859387 -0.674075 0.257693 0.754132 -1.243809 1.289841 1.554175 1.659095 2.841720 1.071040
wb_dma_de/always_22 -2.461081 2.134967 -1.501492 -1.264701 -0.187487 -4.687990 -0.012841 0.031808 -0.155255 3.420549 -3.229709 1.039572 2.773973 -0.445926 -2.881358 0.382954 -1.769184 -1.300408 -0.038026 0.344802
wb_dma_de/always_23 -2.140218 2.126488 -1.514038 -1.382949 -0.299178 -4.637188 -0.053552 0.345856 -0.264984 3.654039 -3.385832 1.226974 2.886767 0.046844 -2.952173 0.410315 -1.624433 -1.375194 0.173124 0.205871
wb_dma_ch_pri_enc/wire_pri1_out 1.353048 0.545848 -0.124332 -1.310209 0.596191 0.389392 -0.781375 -1.486361 1.446227 -0.863305 1.864739 3.228591 -0.865783 -1.790936 0.215956 -0.817855 -0.257557 0.375215 1.915547 -0.637084
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.248408 -0.800354 -0.600144 0.089180 1.107123 -1.577825 -0.676764 0.580256 1.175675 -0.846774 1.134124 1.775574 -0.738595 -1.468302 1.053457 -1.271884 -2.524982 0.223911 -0.064196 0.456088
wb_dma_de/assign_78_mast0_go -1.231351 -0.831533 -0.642299 0.107138 1.119569 -1.624991 -0.685780 0.605364 1.220363 -0.865142 1.163025 1.878208 -0.801691 -1.476575 1.071346 -1.282874 -2.551292 0.241436 -0.033485 0.409368
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.495192 0.266707 0.405370 1.435150 -0.559626 -1.791708 0.478871 0.681066 -0.391877 -1.436765 1.237407 -0.634988 1.579912 0.184271 -0.053207 -0.511048 0.840437 -0.971745 -0.508985 0.975738
wb_dma_de/wire_dma_done 3.201712 1.753570 -1.635692 -2.388365 0.355422 -0.878614 -2.312267 -1.637601 1.274040 0.372567 -3.764271 0.950420 0.739943 -2.171229 0.585347 2.663587 -1.002985 0.248721 0.010162 1.589006
wb_dma_ch_sel/assign_150_req_p0/expr_1 3.539784 2.021701 0.651577 -1.033713 -1.433387 -0.583380 -1.113130 1.546758 -0.701814 -1.261365 -0.738418 -0.896021 0.472801 2.292142 -0.830578 0.784564 2.301716 -2.626150 0.113858 -0.049114
wb_dma_rf/input_wb_rf_adr -4.595474 0.005992 -0.535084 -4.214994 -1.876388 -5.295546 -1.079998 2.729708 0.271654 0.090037 -2.298428 -1.875759 0.924977 -1.525826 0.993991 -5.303620 -3.385651 -2.248899 -3.101569 7.953874
wb_dma_wb_if -4.497717 1.551709 -2.023045 1.015189 -1.428860 -2.568526 0.178798 -0.542853 -4.086515 0.340411 -2.010874 -0.374013 0.059097 -3.938962 -0.394763 -3.007787 -0.395592 0.337868 -4.109968 1.962496
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.065080 2.992918 -0.760580 -0.694048 1.343120 2.710289 0.724103 -0.801158 -2.929503 1.839656 -3.186753 2.964415 0.382881 -2.005131 -1.330896 -0.633072 2.289244 0.749932 1.411735 -1.261531
wb_dma_ch_pri_enc/wire_pri25_out 1.281837 0.561481 -0.124925 -1.273178 0.709538 0.285488 -0.761797 -1.440573 1.540597 -0.888430 1.875508 3.314311 -0.939614 -1.911819 0.277114 -0.906260 -0.404502 0.388027 1.906085 -0.617267
wb_dma_wb_mast/reg_mast_cyc -1.376038 -0.801338 -0.664202 0.064252 1.004244 -1.651985 -0.663135 0.641895 1.084356 -0.819479 1.044931 1.724196 -0.711085 -1.433214 1.026671 -1.332633 -2.502522 0.208490 -0.151854 0.511549
wb_dma_ch_rf/input_wb_rf_we -3.077150 -1.374476 -3.851232 -2.900768 -0.172136 -1.755713 0.086034 -1.058252 -1.496346 -0.437447 -1.482208 -3.937623 3.697725 -3.229175 -0.210569 -2.106799 0.487723 -0.242122 -4.882277 0.620219
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -3.544240 -0.864779 -1.589735 -5.846611 -3.788782 -0.225417 -0.153928 0.383266 -1.345734 0.587251 -2.100315 -2.149534 -2.021447 1.604258 -0.567179 -1.100025 0.569714 0.941879 -3.922276 -0.529718
wb_dma_ch_rf/always_20 -3.321400 -0.726825 -1.514867 -5.904486 -3.714216 -0.214463 -0.153865 0.346322 -1.443892 0.572817 -2.240678 -2.064522 -2.008909 1.537681 -0.412946 -1.250085 0.663620 0.915964 -3.784405 -0.242616
wb_dma_de/always_6/if_1 1.429405 0.586775 0.084084 0.346435 3.439146 -1.002722 -0.977987 0.578217 1.229760 1.042118 -1.168680 0.265764 3.122727 -5.203985 0.613748 -1.737971 0.364903 -2.904218 0.970493 1.138239
wb_dma_wb_slv/always_4/stmt_1 -3.167975 0.929024 -0.209871 -2.687855 -3.836582 -3.753328 -1.944933 0.454818 -4.152958 -0.221816 0.413100 -3.225361 2.263865 3.387263 -0.429940 -5.426312 0.718210 -3.613742 0.763873 7.438169
wb_dma_de/assign_3_ptr_valid 0.070683 1.713529 1.656039 -0.944300 -0.928187 0.346030 1.987991 -3.350262 1.065194 2.625130 0.121623 3.001184 -0.919543 -2.466649 -2.625544 -0.040717 2.127356 0.013346 0.815996 -2.286369
wb_dma_wb_mast/input_pt_sel -0.933971 -1.324088 -2.127645 2.359991 3.412778 1.637365 0.756623 1.595519 -1.016385 -1.100676 1.072977 1.119076 2.014128 -2.164288 1.522741 -2.828748 -3.311670 2.927603 1.479272 2.666778
wb_dma_ch_pri_enc/wire_pri15_out 1.295902 0.498036 -0.119228 -1.222443 0.732683 0.313671 -0.782015 -1.457098 1.513449 -0.912731 1.902794 3.276634 -0.960917 -1.883610 0.300818 -0.866272 -0.449387 0.344070 1.904442 -0.646963
wb_dma_wb_slv/input_wb_we_i 2.123105 -0.204963 -0.513125 -1.048068 -0.471603 -3.567490 -2.702295 5.720397 1.163814 -3.386548 2.968024 0.764932 0.315809 7.485155 0.039822 -0.998392 -2.086457 -2.921408 1.380344 0.082647
wb_dma_de/reg_tsz_cnt_is_0_r 3.832657 0.577180 -0.288081 2.675847 3.919013 2.840035 -0.754911 2.504533 -2.312209 1.959437 -3.913493 -1.058888 1.325173 -2.024395 0.636633 0.373844 0.412441 -1.715714 0.033228 -0.823488
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.488853 -3.374425 -0.333635 -3.071965 2.418827 -0.419828 -3.328741 2.290830 1.951775 5.174388 -5.189804 2.041411 0.214561 -1.318436 2.441357 1.035737 -0.569970 -2.137939 0.223106 -1.666086
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.257475 0.528923 -0.126180 -1.304976 0.653192 0.279506 -0.808114 -1.450828 1.511403 -0.882683 1.862319 3.257008 -0.895077 -1.870981 0.242946 -0.871606 -0.426517 0.354575 1.869064 -0.592222
wb_dma/wire_mast1_drdy -0.078194 -0.096789 -1.690242 -2.650283 0.291859 -1.865328 -0.841063 1.071719 0.067497 -0.573338 -0.627010 3.399902 -0.077083 -2.154594 0.889989 -2.222151 -0.546672 0.416568 -0.231760 -0.192612
wb_dma_ch_rf/wire_ch_csr_we -2.478748 -0.833065 -3.903108 -3.946774 0.018663 -1.219348 1.437591 1.259193 -2.495203 1.109038 -2.633635 -2.491843 4.541811 -0.169232 -1.654718 -2.019081 0.173859 0.809320 -2.163377 0.146764
wb_dma_ch_pri_enc/inst_u9 1.205206 0.530260 -0.174598 -1.374554 0.622343 0.221805 -0.814418 -1.516727 1.514081 -0.949848 1.963317 3.381403 -0.979558 -1.953807 0.260182 -0.936472 -0.457238 0.404705 1.878011 -0.590675
wb_dma_ch_rf/assign_8_ch_csr -4.087944 1.011829 -2.172015 -1.210321 -0.351534 -3.048811 1.978999 1.402169 -2.558583 0.708587 -3.213712 -1.874471 1.519194 -1.624404 -1.885309 -1.534982 -2.596497 0.105429 -3.256361 1.504860
wb_dma_ch_rf/wire_this_ptr_set 1.810880 2.613432 0.588947 -1.751634 -1.191024 1.433868 0.518035 -3.451463 -0.144652 1.582641 -0.728773 3.232666 -2.233845 -1.265577 -2.031774 0.527007 1.070057 0.726468 0.945389 -1.378557
wb_dma_ch_pri_enc/inst_u5 1.337824 0.621789 -0.097362 -1.339942 0.634509 0.381317 -0.776875 -1.554114 1.524426 -0.856858 1.897008 3.337047 -0.975206 -1.926637 0.228705 -0.865727 -0.357935 0.397064 1.942026 -0.657378
wb_dma_ch_pri_enc/inst_u4 1.319298 0.547977 -0.097272 -1.199399 0.623609 0.406675 -0.703945 -1.516168 1.450202 -0.840913 1.884398 3.221318 -0.915022 -1.833035 0.209247 -0.787389 -0.318188 0.385982 1.897906 -0.686978
wb_dma_ch_pri_enc/inst_u7 1.273939 0.514109 -0.140645 -1.322130 0.643642 0.295859 -0.807412 -1.455025 1.550288 -0.933599 1.933320 3.352229 -0.918890 -1.847304 0.296325 -0.899005 -0.442634 0.370607 1.946901 -0.573082
wb_dma_ch_pri_enc/inst_u6 1.194666 0.526388 -0.141809 -1.271541 0.666725 0.266103 -0.816113 -1.490042 1.499270 -0.881929 1.914002 3.306699 -0.962377 -1.960773 0.293909 -0.944770 -0.474844 0.365543 1.897391 -0.530434
wb_dma_ch_pri_enc/inst_u1 1.381015 0.528606 -0.141028 -1.341319 0.691148 0.346971 -0.803103 -1.526506 1.544449 -0.940562 1.963462 3.405063 -0.954453 -1.909931 0.267847 -0.929469 -0.391881 0.374088 1.974541 -0.650874
wb_dma_ch_pri_enc/inst_u0 1.175403 0.517577 -0.166301 -1.367999 0.642555 0.160833 -0.832864 -1.391002 1.502194 -0.917896 1.874478 3.348406 -0.901094 -1.890339 0.299380 -0.975598 -0.523793 0.363066 1.856969 -0.561265
wb_dma_ch_pri_enc/inst_u3 1.276382 0.550507 -0.080748 -1.232092 0.633698 0.358644 -0.761052 -1.470497 1.505995 -0.850635 1.853699 3.208026 -0.927808 -1.813499 0.244860 -0.829928 -0.345326 0.351691 1.874027 -0.660330
wb_dma_ch_pri_enc/inst_u2 1.348291 0.520321 -0.070377 -1.282791 0.658826 0.345222 -0.798758 -1.445153 1.508244 -0.864979 1.920574 3.266585 -0.928464 -1.791590 0.281388 -0.839856 -0.359097 0.370939 1.938473 -0.656839
wb_dma/wire_de_start 1.282315 1.412669 -0.630002 1.022407 0.029735 -3.984921 -3.034462 -0.640238 1.134507 -1.449241 -1.096657 -0.010499 3.765079 -1.790552 1.607773 2.471317 -0.951659 -1.466589 1.442711 4.280826
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.008149 -0.945055 -0.051908 2.219234 2.559344 0.412805 0.895013 6.765383 -1.542845 0.519078 -2.939119 -0.246777 2.571252 -0.006809 0.592921 -1.311429 0.824123 -1.557268 -0.549358 -0.856755
wb_dma_rf/wire_ch_stop 3.758263 1.417938 -0.757923 -3.582466 -0.102262 0.110950 -0.663338 1.339654 0.530879 -2.007102 0.458553 3.307350 -0.766159 1.586646 -0.039730 -0.614801 1.510114 0.377925 2.260047 -2.126634
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.193774 0.391366 0.708540 0.597904 1.048384 1.858507 0.591775 -0.265917 0.265532 0.349662 0.002781 0.849967 -0.210865 -0.455809 -0.314556 0.851431 1.487555 0.103358 1.104059 -2.320019
wb_dma_ch_rf/input_de_adr0 -4.321300 0.045963 -1.513305 -4.401749 -2.111727 -1.427392 -0.610484 -0.319637 -0.947553 -0.201719 -2.341417 -2.697839 -3.844370 0.603009 0.034052 0.080210 -1.311044 0.388208 -4.824977 -1.628672
wb_dma_ch_rf/input_de_adr1 -1.798594 -0.824869 1.165137 0.820306 0.232109 -0.854879 1.743438 -0.314955 1.312506 1.119699 1.013139 -0.023856 1.229568 -1.568815 -0.789428 -0.523092 1.285257 -0.566724 -0.061521 -1.222116
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.314812 -0.810521 -0.665241 0.095701 1.051244 -1.649178 -0.671222 0.621228 1.119480 -0.830170 1.073198 1.741732 -0.753135 -1.456701 1.055468 -1.271582 -2.560965 0.235364 -0.156605 0.461307
wb_dma_wb_if/input_wbs_data_i -2.718670 2.924533 -1.417688 0.456170 -1.440121 -1.137761 0.440892 -1.855339 -4.129927 0.387727 -2.828907 -0.087616 -1.078695 -2.477261 -0.538014 -1.491654 -0.344733 0.855491 -3.772385 3.257437
wb_dma_de/reg_tsz_dec 1.725493 0.263658 -1.011289 2.040601 2.921327 1.105051 -1.355948 2.537767 -2.561966 1.721986 -4.033429 -1.788953 1.523603 -1.789442 0.899726 -0.375483 -0.991817 -1.764699 -1.061725 1.390711
wb_dma_ch_sel/input_ch0_am0 0.256638 -1.081620 -1.110971 -0.653466 -0.088099 -0.300820 -2.127856 1.696000 0.034626 1.455007 -0.009629 0.643122 -0.266842 2.743207 -0.649390 0.265029 -1.630015 -1.318768 -0.286028 -1.585522
wb_dma_ch_sel/input_ch0_am1 1.563941 -1.397873 -0.535256 -0.860451 -0.545954 -0.159142 -0.525551 -0.542255 1.828425 -0.003521 -1.063120 0.163648 1.652133 -0.117152 1.007458 2.947274 1.064103 1.195889 0.110157 -0.603579
wb_dma_ch_sel/assign_162_req_p1 -1.357144 -0.831247 -0.689791 0.078244 1.036598 -1.638388 -0.665071 0.601119 1.127123 -0.868673 1.129409 1.810194 -0.719137 -1.444787 1.063320 -1.303043 -2.540102 0.226492 -0.155126 0.503728
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.046467 1.001673 -0.061140 2.726014 2.605558 3.632751 0.742397 -1.780299 -1.407341 0.372039 -0.032671 -0.240717 1.209561 -2.184050 -0.090627 0.673132 1.034268 0.920628 1.636238 -0.644301
wb_dma_rf/wire_ch5_csr -2.651597 -0.169266 -2.388001 -0.252964 -2.412069 -0.421883 -0.366623 -0.467430 -3.748812 1.317417 -2.463172 -0.727422 1.322130 -2.478665 -0.534820 -1.024196 0.383524 0.385791 -4.126261 1.779050
wb_dma_ch_rf/wire_ch_am1_we 0.466080 -1.275560 -0.903743 -0.461366 -0.869788 -1.106836 -0.167690 -1.296190 1.446502 -1.321889 -1.629301 -0.018466 0.933073 -2.264618 2.019083 2.868911 0.739041 1.992717 -2.231380 0.118941
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.274085 -0.752827 -0.616099 0.100855 1.015028 -1.518261 -0.640238 0.546425 1.122900 -0.805499 1.076401 1.736311 -0.726080 -1.374888 1.027379 -1.203170 -2.459651 0.225984 -0.088012 0.437338
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.096379 1.763707 1.634513 -0.948275 -0.930337 0.377859 2.001622 -3.492073 1.077393 2.634644 0.154454 3.035151 -0.989704 -2.492111 -2.644028 0.034868 2.145131 0.028582 0.841255 -2.283659
wb_dma_inc30r/wire_out -3.869121 -4.525527 -2.845756 -2.534533 -1.502597 -0.197370 1.929233 2.478961 0.757908 1.124617 -1.328667 -0.819299 3.740166 -1.382365 0.229126 -0.533204 1.064392 3.206621 -3.692177 -1.778399
wb_dma_ch_pri_enc/reg_pri_out 1.322306 0.573795 -0.057282 -1.287288 0.567424 0.358347 -0.755495 -1.520631 1.419297 -0.873728 1.881311 3.139983 -0.884386 -1.738930 0.220742 -0.822019 -0.285652 0.362171 1.911743 -0.594652
wb_dma/input_wb0_we_i 2.075519 -0.323011 -0.562913 -0.867784 -0.389671 -3.544163 -2.762726 5.736879 1.160908 -3.270913 2.976252 0.776379 0.384059 7.413342 0.096823 -0.962607 -2.161510 -2.941152 1.390824 0.114195
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.821460 -3.301068 -3.131325 -3.299247 -2.453004 -0.427199 -0.394067 0.394386 0.340913 0.472616 -2.118499 -1.291175 1.643250 -1.061079 0.843900 1.449671 0.660385 2.447427 -4.657884 -1.576618
wb_dma_ch_rf/wire_ch_txsz_dewe 4.954309 0.945328 1.113352 3.076288 3.899495 2.916384 -1.369680 2.603188 -0.765431 0.421058 -1.655019 -1.835920 0.776942 0.547856 0.735554 0.587435 -0.611735 -2.546811 2.040635 0.886938
wb_dma_de/always_22/if_1/stmt_2 -2.395377 2.011274 -1.430633 -1.207717 -0.106010 -4.685732 -0.073809 0.361584 -0.144925 3.670371 -3.395195 1.050863 2.808298 -0.099413 -2.889068 0.432837 -1.896334 -1.429628 0.060922 0.336377
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 4.132552 0.335657 0.920764 -0.658192 1.048344 -0.045589 -0.559891 4.398046 0.388815 -1.386538 -0.203022 0.153326 0.681530 3.763437 0.526210 -0.617303 1.049044 -1.754364 2.251377 -0.151007
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.074467 0.515935 -0.212011 -1.337129 0.539162 0.169661 -0.799022 -1.437581 1.433464 -0.859687 1.789269 3.165723 -0.882940 -1.845173 0.254947 -0.965602 -0.449944 0.354208 1.758108 -0.467382
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.296034 -1.101429 -0.949265 -0.429653 -0.852517 -1.203105 -0.098992 -1.208930 1.221905 -1.367830 -1.686303 -0.022571 0.792634 -2.317925 1.960595 2.631814 0.652943 1.915266 -2.383363 0.182662
wb_dma_ch_sel/assign_149_req_p0/expr_1 3.442997 2.000954 0.674331 -1.018940 -1.441363 -0.735899 -1.088959 1.802176 -0.802729 -1.225675 -0.894809 -1.007745 0.518366 2.434627 -0.805388 0.683503 2.264155 -2.752004 -0.027455 0.000866
wb_dma/wire_de_ack 1.999476 4.440172 -0.234053 -2.003439 -1.207995 1.402477 -0.134223 -5.481802 -0.356328 -0.597093 0.025740 0.150093 -0.022380 -0.704070 -1.924280 1.219843 0.996019 1.057212 2.037761 2.169726
wb_dma_wb_mast/always_1/if_1 -2.981158 2.966338 -1.488790 0.400151 -1.560468 -1.131718 0.549463 -1.897063 -4.300423 0.456153 -3.069405 -0.204349 -1.107909 -2.732034 -0.573849 -1.617870 -0.473359 0.986365 -4.109032 3.396752
wb_dma_wb_if/wire_wb_cyc_o -1.392066 -0.776641 -0.687901 0.096134 1.007639 -1.613700 -0.628296 0.603121 1.066061 -0.816967 1.019787 1.661090 -0.717108 -1.457191 1.000816 -1.312335 -2.499122 0.252170 -0.199800 0.519170
wb_dma_ch_sel/assign_143_req_p0 3.391085 2.101708 0.539340 -1.013877 -1.388077 -0.736234 -1.097796 1.650631 -0.870805 -1.143661 -1.090823 -0.984983 0.504331 2.192664 -0.808878 0.740636 2.244144 -2.697548 -0.166413 -0.033570
wb_dma_wb_mast/wire_mast_err 3.962622 1.450153 -0.792524 -3.706193 -0.134796 0.184455 -0.630844 1.465017 0.436838 -1.953977 0.256273 3.234316 -0.673406 1.659180 -0.114114 -0.537970 1.758277 0.407618 2.252859 -2.312543
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.231135 0.397718 0.685973 0.592220 1.086897 1.880718 0.565565 -0.264929 0.307179 0.314416 0.027491 0.852123 -0.214816 -0.445874 -0.307917 0.862868 1.491296 0.090343 1.160509 -2.327256
wb_dma/wire_slv0_dout -3.316598 1.110645 -0.178538 -2.538748 -3.931474 -4.152668 -2.838622 0.514026 -4.112939 0.480906 -0.664919 -4.383500 2.445879 2.732405 -0.598604 -5.045758 -0.104990 -4.964859 -0.158681 8.510567
wb_dma_ch_sel/reg_am1 1.447660 -1.429440 -0.498397 -0.835650 -0.574081 -0.116898 -0.475628 -0.582870 1.831474 -0.004010 -1.029269 0.157108 1.585882 -0.105373 0.972317 2.902581 1.068905 1.218342 0.086363 -0.619446
wb_dma_ch_sel/input_next_ch 3.299356 1.855817 -1.593399 -2.431405 0.287454 -0.761485 -2.154511 -1.861228 1.361993 0.232372 -3.561424 1.127560 0.662146 -2.114521 0.515358 2.729639 -0.864504 0.403947 0.137372 1.460766
wb_dma_de/always_9 1.905647 0.270754 -0.990317 2.005337 2.931582 1.138624 -1.351122 2.675705 -2.556089 1.664977 -3.985453 -1.751606 1.508263 -1.618865 0.914423 -0.384337 -0.978644 -1.776267 -0.953065 1.353938
wb_dma_de/always_8 2.865561 0.121511 -0.537339 -1.353120 1.871450 -0.448489 -2.232252 2.671189 0.363254 0.938281 -2.371163 2.397395 -0.752603 -2.115816 0.935609 -1.091700 -0.903949 -2.198238 -0.033045 -0.890875
wb_dma_wb_mast/always_1/if_1/cond -3.002786 2.914487 -1.565942 0.398595 -1.492864 -1.208268 0.564957 -1.780927 -4.258523 0.339499 -2.880142 -0.134018 -1.124864 -2.539583 -0.592485 -1.674159 -0.502012 0.986728 -3.940187 3.306636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.862196 0.070469 -1.095710 -0.838444 -0.685092 -0.769308 1.849799 5.712873 -1.934730 -2.788405 -0.422566 -0.261329 2.983138 4.122981 -0.143407 -1.680461 2.138386 1.014961 0.493592 0.263986
wb_dma_rf/always_1/case_1/stmt_12 -2.515527 0.573903 0.324242 1.492869 -1.062002 0.778913 -0.482261 -2.330198 -2.303626 2.519413 -0.925754 0.965410 -1.817995 -3.077760 -0.142804 -1.121686 -0.404282 -0.175154 -1.224486 1.377870
wb_dma_rf/always_1/case_1/stmt_13 -0.969482 0.108367 -0.496475 0.308302 -0.283844 -1.111669 0.330715 -0.615032 -0.388161 -1.359319 -0.942950 -0.119866 -0.635696 -2.339931 1.155087 0.054239 -0.402306 0.907676 -2.577246 0.855838
wb_dma_de/always_3 -0.697208 -2.698649 0.168974 1.342668 -0.198094 -1.729386 2.659683 2.153612 1.848044 -0.581331 0.856507 -0.097971 5.370326 -0.807348 0.391886 0.218427 2.371189 1.220666 0.128708 0.163257
wb_dma_de/always_2 -1.969756 -1.615161 -1.946042 -6.359575 -4.183939 -0.458365 -0.858537 -0.239172 -0.054842 0.282000 -2.916320 -2.039773 -0.688167 1.423884 0.370835 1.179477 1.410498 1.571995 -3.726286 -0.574345
wb_dma_de/always_5 4.141452 0.836341 0.180286 -1.368477 0.976340 1.117547 -1.571263 2.120453 -0.659099 1.729225 -3.351334 0.841594 -0.113550 -0.691464 -0.076243 0.086032 1.454488 -2.429949 0.210974 -1.401743
wb_dma_de/always_4 2.846743 0.085670 -0.468615 -1.384743 1.910616 -0.537312 -2.249173 2.718606 0.473565 0.831800 -2.181688 2.496867 -0.834552 -1.981344 0.946712 -1.199239 -1.019044 -2.220172 0.112236 -0.828116
wb_dma_de/always_7 3.703912 0.601482 -0.404013 2.592319 3.906064 2.806135 -0.755592 2.386344 -2.395692 2.050366 -4.019783 -1.039389 1.354925 -2.265445 0.617985 0.281800 0.388634 -1.644419 -0.069624 -0.692190
wb_dma_de/always_6 1.688753 0.561255 0.042176 0.208799 3.515065 -0.951759 -1.008017 0.737602 1.318273 0.884988 -1.129936 0.440041 3.208499 -5.146515 0.684113 -1.763916 0.443363 -2.844938 1.140924 1.051992
wb_dma_ch_sel/input_ch3_txsz 2.570673 1.412526 0.536845 -1.398097 -0.445218 1.906469 -0.154089 -2.230978 0.370242 -0.100356 0.835187 1.568919 -0.233646 -0.483454 -0.789573 0.372223 2.111564 0.138562 2.062991 -1.013757
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.924014 -0.372435 0.377548 1.264491 0.458786 -0.533839 -1.632091 0.287811 0.216977 1.500651 -1.630859 -1.810500 -1.113554 -0.914276 0.365755 0.638978 -2.637270 -1.974845 -1.776310 1.526587
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.189579 -0.812453 -0.656638 0.032073 1.061760 -1.586943 -0.659986 0.674635 1.159582 -0.865946 1.111838 1.871724 -0.752785 -1.405296 1.054159 -1.311831 -2.461648 0.264311 -0.012208 0.359084
wb_dma_ch_rf/always_11/if_1 3.357532 -0.539624 -0.677054 -0.592863 3.033771 -0.130937 0.097812 4.554489 0.104058 -0.224237 -1.546816 3.539916 0.318917 -1.050246 1.113178 -1.381916 0.916086 -0.355852 0.873724 -3.677588
wb_dma_ch_sel/assign_147_req_p0/expr_1 3.174330 2.038157 0.604591 -0.933112 -1.413674 -0.645946 -0.974625 1.525574 -0.896388 -1.125857 -0.955296 -1.062154 0.513240 2.085064 -0.869771 0.709833 2.213921 -2.619933 -0.160871 -0.002464
wb_dma_ch_sel/always_45/case_1/cond -2.186380 -0.547541 1.559846 2.181995 -0.400577 -2.649130 2.110955 0.404841 0.863217 -0.265986 2.139063 -0.679356 2.777865 -1.252746 -0.799173 -1.021447 2.104734 -1.582983 -0.578868 -0.175702
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.465049 0.258853 0.439112 1.496402 -0.634340 -1.885706 0.446941 0.714517 -0.396861 -1.516486 1.273361 -0.680384 1.671937 0.263638 -0.037490 -0.542818 0.843972 -1.041896 -0.545686 1.022962
wb_dma_de/assign_68_de_txsz 4.072068 1.332998 -0.544263 1.212804 3.750990 1.164179 -1.376225 2.229248 -1.241477 1.060250 -4.184313 -1.861017 2.959410 -2.866067 0.867644 0.256480 0.957628 -2.574013 0.255573 0.811710
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.920058 3.512038 -0.303059 -1.748407 -0.492080 2.073889 -0.804915 -4.687121 0.134135 -2.261876 1.645862 -1.289861 1.780704 -0.080276 -0.845329 1.150968 2.026827 0.634775 3.258617 2.460050
wb_dma_ch_rf/always_20/if_1 -3.510816 -0.708168 -1.615714 -5.782598 -3.679606 -0.307900 -0.238872 0.352710 -1.411416 0.471725 -2.081382 -2.183318 -2.071683 1.565400 -0.483047 -1.175765 0.446507 0.856335 -3.878422 -0.365262
wb_dma/input_wb0s_data_i -2.624670 3.234874 -1.401444 0.451680 -1.483880 -0.907181 0.613735 -1.983423 -4.181837 0.286932 -2.862358 -0.007114 -1.431608 -2.410500 -0.690453 -1.432207 -0.471270 1.085799 -3.763967 3.232754
wb_dma_de/reg_dma_done_d 2.344756 3.333059 -1.086763 -1.787551 0.880340 -0.484532 -1.939675 -1.186456 -0.447391 0.127479 -2.590439 0.947840 -0.673512 -1.884232 -0.444532 -0.093218 -1.741049 -0.953823 0.347280 2.198910
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.058339 1.021045 -0.013211 -1.322127 -1.954445 0.001660 -0.040567 -1.144110 0.185452 -1.592806 1.156524 -1.126755 -1.060780 3.027099 -0.735221 1.160779 0.075156 0.739023 0.401490 0.362427
wb_dma_wb_slv/assign_1_rf_sel -1.119180 4.975763 1.223092 2.330268 1.007035 -4.397963 1.340288 1.606558 -1.536343 -4.193541 0.529942 -1.703016 -1.389621 2.645211 -0.829997 -0.646444 -0.943715 -2.570580 -2.016795 1.275414
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.237076 2.974202 -0.663994 -0.687644 1.285738 2.960747 0.790322 -1.018005 -2.851524 1.821571 -2.996355 3.133700 0.261571 -1.833200 -1.413078 -0.441069 2.480924 0.901918 1.631880 -1.537823
wb_dma_de/always_4/if_1/if_1/cond 3.139994 0.099193 -0.388273 -1.269539 2.040990 -0.404500 -2.184187 2.852298 0.554741 0.778741 -2.144010 2.572330 -0.820399 -1.888843 0.977605 -1.139588 -0.954805 -2.203420 0.282314 -0.975203
wb_dma_ch_sel/assign_376_gnt_p1 -1.303171 -0.768970 -0.637763 0.152520 1.042253 -1.542863 -0.646452 0.563488 1.084021 -0.803187 1.039010 1.661861 -0.726503 -1.423113 1.027758 -1.223125 -2.433348 0.230455 -0.125740 0.478382
wb_dma_de/wire_wr_ack 2.993046 0.710673 -1.137590 0.758449 3.445000 1.454208 -2.066063 1.186352 -1.173964 0.835887 -2.126042 1.371438 0.615351 -3.452570 1.142756 -1.288201 -1.307908 -1.388454 0.781264 0.759815
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.194013 1.011369 -0.056340 2.725393 2.682351 3.723035 0.695619 -1.856803 -1.343177 0.348723 0.034218 -0.158211 1.237402 -2.241364 -0.094000 0.682631 1.067629 0.957602 1.744857 -0.634076
wb_dma_ch_arb/always_1 -0.495481 0.703313 -1.715961 -2.099126 -1.593495 0.012753 4.819550 0.880096 -0.671640 -2.154074 0.083153 2.364763 3.945577 -3.088145 -1.821427 -2.138962 3.730035 4.117937 -0.554323 -1.109796
wb_dma_ch_arb/always_2 -0.311387 0.626573 -1.613797 -1.909281 -1.454034 0.039284 4.692787 0.945373 -0.447353 -2.302315 0.255117 2.329494 3.967779 -3.027991 -1.672123 -1.968643 3.665804 4.097826 -0.362002 -1.138517
wb_dma/wire_ch0_txsz 4.378772 2.110379 -0.578132 -0.433646 2.463094 1.273762 -2.096512 0.511512 -1.160349 0.768924 -3.358312 -1.264888 2.854349 -2.787122 0.515432 -0.172200 1.355100 -2.553334 1.082338 1.992428
wb_dma_de/always_19 -0.242332 0.097664 -1.824586 -1.794549 -0.783158 -0.288308 2.070374 0.264162 1.934424 -2.405650 -0.873267 -0.677199 1.620616 0.687145 -0.368686 2.978785 -0.157164 4.205382 -0.164663 -1.263734
wb_dma_de/always_18 -1.188804 1.637997 -1.309096 3.712011 -1.095019 -1.721424 -0.851402 -1.541295 -4.990963 -0.626850 1.971558 -0.947667 3.441655 1.154905 -1.247247 -0.718317 2.261572 -2.016726 -0.020804 0.901791
wb_dma_de/always_15 4.133645 1.439613 -0.476445 0.686154 2.435453 2.781402 -1.536925 0.683487 -2.160835 1.580739 -3.140804 -0.304510 1.253498 -2.069324 0.227282 -0.109553 0.880658 -1.686783 0.926583 0.515659
wb_dma_de/always_14 3.466868 1.508756 -0.933761 -3.866910 -0.416415 -0.092598 -0.637347 1.375519 0.304377 -2.002509 0.177003 3.035630 -0.633373 1.659518 -0.159850 -0.661701 1.570877 0.428538 1.925582 -1.940081
wb_dma_de/always_11 -0.515734 0.209111 0.446083 1.552817 -0.664248 -1.910540 0.492160 0.797722 -0.414588 -1.584412 1.311989 -0.712997 1.686773 0.361387 -0.012896 -0.530054 0.902764 -1.033761 -0.553861 1.030403
wb_dma_de/always_13 3.476499 1.914505 -1.712175 -2.677297 0.202983 -0.731773 -2.319510 -1.702195 1.234357 0.182629 -3.686031 1.016902 0.937428 -1.975682 0.474913 2.680619 -0.688042 0.320570 0.218142 1.599062
wb_dma_de/always_12 2.880524 0.084638 -0.386114 -1.277092 1.980646 -0.536990 -2.251550 2.819484 0.544485 0.867467 -2.252560 2.390904 -0.869343 -1.940683 0.963016 -1.080577 -1.123180 -2.321541 0.068354 -0.799545
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.252290 2.286022 1.043772 -3.708275 -1.260605 -3.644629 -3.271607 1.378403 3.030094 -4.611251 0.718668 -2.100846 -3.499050 3.158956 0.895680 -0.568668 -3.206609 -3.771961 -0.335552 3.817214
wb_dma_ch_sel/assign_155_req_p0/expr_1 3.364846 2.156246 0.580437 -0.953230 -1.418269 -0.632757 -0.985581 1.372732 -0.828394 -1.243271 -0.844244 -0.942430 0.529952 2.032810 -0.912625 0.744040 2.325953 -2.564493 -0.045674 -0.035298
wb_dma_ch_pri_enc/wire_pri13_out 1.338751 0.546258 -0.167999 -1.351038 0.644270 0.254991 -0.780239 -1.410513 1.516944 -0.921746 1.906495 3.337459 -0.876625 -1.785618 0.293377 -0.933088 -0.361558 0.382587 1.918901 -0.597273
wb_dma_de/reg_read_r 3.904690 1.442126 -0.578620 0.683778 2.438219 2.792268 -1.463077 0.599375 -2.293712 1.647226 -3.225816 -0.406264 1.358913 -2.230706 0.146483 -0.170840 0.912857 -1.612002 0.756500 0.493765
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.666773 1.078248 -1.628336 -0.583568 3.017999 1.635912 -0.581901 1.133308 -1.420677 -0.607039 -0.773702 3.091091 1.777470 -2.587831 0.852426 -2.036166 1.055830 0.431659 2.369338 -0.563290
wb_dma/assign_9_slv0_pt_in -2.019986 2.781885 -0.966408 1.404890 1.526665 -1.650944 0.374486 -0.884211 -2.310281 -0.758241 -0.956375 0.409363 -0.202299 -1.912807 -0.157594 -0.970972 -0.817044 -0.386933 -2.348395 0.935425
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.775243 3.523616 -0.352661 -1.771910 -0.579185 1.987706 -0.793738 -4.610730 0.059377 -2.309183 1.594622 -1.411610 1.773000 0.050203 -0.861907 1.140529 1.941833 0.601294 3.173067 2.592568
wb_dma_ch_rf/always_17/if_1/block_1 1.338427 0.539182 -0.033457 0.250659 3.427501 -1.100591 -0.986681 0.664640 1.212315 1.039226 -1.200438 0.381973 3.201163 -5.291622 0.634391 -1.749104 0.427573 -2.846615 0.902126 1.075361
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -4.444291 0.827656 -2.857709 -1.170899 -0.749971 -2.923323 0.820141 0.134469 -2.028780 3.253242 -1.661410 1.948150 3.900622 -0.781906 -2.472194 -0.675007 -0.487418 1.252354 -0.062596 -0.540890
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 4.179275 0.865206 0.294285 -1.315308 1.000997 1.077785 -1.607934 2.211674 -0.482530 1.688967 -3.208799 0.724620 -0.211744 -0.511282 -0.036650 0.140983 1.296684 -2.551807 0.273607 -1.295285
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.274464 -1.120965 -1.076436 -0.696514 -0.094754 -0.255137 -2.108799 1.705542 0.080409 1.458602 -0.007827 0.602985 -0.304305 2.778230 -0.616104 0.287773 -1.624492 -1.292611 -0.219773 -1.558839
wb_dma_ch_pri_enc/wire_pri2_out 1.396623 0.526290 -0.130093 -1.338971 0.654952 0.337355 -0.813406 -1.422096 1.544868 -0.947372 1.933095 3.385861 -0.950069 -1.789393 0.266680 -0.887198 -0.376238 0.397809 2.017632 -0.654290
wb_dma_de/always_11/stmt_1 -0.603562 0.239493 0.436603 1.587195 -0.641033 -1.898502 0.558128 0.715227 -0.398340 -1.552222 1.289560 -0.707968 1.711276 0.157919 -0.075844 -0.552508 0.818230 -1.015033 -0.582093 1.081997
wb_dma_ch_rf/wire_ch_adr1_we -2.106500 -0.525188 1.559527 2.119207 -0.431283 -2.596109 2.059859 0.347202 0.916740 -0.353717 2.184751 -0.591822 2.634988 -1.209224 -0.771257 -0.966903 2.073851 -1.544056 -0.603446 -0.248455
wb_dma_ch_sel_checker/input_ch_sel 0.372948 0.939135 -0.157653 -1.971221 -1.477219 0.061408 -0.737298 -1.976066 0.176965 -0.434231 0.900415 0.714970 -0.043204 -0.000385 -0.445079 -0.489851 0.562513 0.074071 0.973533 1.274223
wb_dma_ch_sel/input_ch1_adr1 -1.620666 -0.787690 1.162472 0.727597 0.203874 -0.770417 1.657144 -0.364722 1.223432 1.137245 0.963905 -0.005064 1.171045 -1.459485 -0.780773 -0.456022 1.351834 -0.552981 -0.058069 -1.195795
wb_dma/wire_slv0_pt_in -2.025045 2.819879 -1.004408 1.446716 1.429003 -1.515552 0.468558 -1.045199 -2.510056 -0.664041 -1.109373 0.276058 -0.224166 -1.983937 -0.252923 -0.817307 -0.570324 -0.314809 -2.552422 0.745223
wb_dma_rf/always_2/if_1/if_1/cond 2.326072 3.298986 0.548062 -3.761383 -1.132271 -2.295443 -1.391947 -0.514537 1.450129 -1.264164 -2.409522 1.019004 -5.247753 -0.178425 -0.778894 0.228700 -1.741731 -2.094835 -2.026651 -0.432904
wb_dma_pri_enc_sub/reg_pri_out_d 1.361628 0.538237 -0.063361 -1.212454 0.756352 0.381645 -0.771334 -1.442814 1.533730 -0.862810 1.910001 3.307693 -0.969218 -1.863375 0.267186 -0.840689 -0.416450 0.336070 1.945341 -0.679658
wb_dma_ch_pri_enc/always_4/case_1 1.204243 0.530384 -0.147612 -1.303139 0.595454 0.225740 -0.770045 -1.386556 1.386070 -0.828539 1.756112 3.170346 -0.854934 -1.838488 0.244731 -0.906007 -0.382138 0.340476 1.787189 -0.569983
wb_dma_ch_pri_enc/wire_pri29_out 1.285562 0.527895 -0.180174 -1.356694 0.611900 0.313746 -0.734761 -1.400696 1.411339 -0.854929 1.793247 3.235208 -0.824258 -1.807277 0.265498 -0.902702 -0.306305 0.377467 1.864321 -0.645483
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.663467 1.945924 -0.252894 0.683326 1.177468 3.799040 -0.054067 -3.670619 -1.223901 -0.097582 0.861033 0.534276 1.242741 -2.094996 -0.527228 0.179357 1.669471 0.991624 2.720856 0.623733
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.408985 0.561584 -0.004959 0.259620 3.403908 -1.045282 -0.990197 0.686282 1.212731 1.003252 -1.168475 0.318405 3.161748 -5.278382 0.670037 -1.818718 0.371667 -2.842771 0.915110 1.179507
wb_dma_de/wire_read_hold -1.408447 -0.794146 -0.679541 0.012781 0.938619 -1.639551 -0.617171 0.646464 1.051316 -0.806900 0.979459 1.651278 -0.673273 -1.382112 1.001948 -1.326590 -2.475408 0.225881 -0.220411 0.526778
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.036864 -0.601018 1.598369 2.085569 -0.334951 -2.523897 2.157594 0.431241 1.012568 -0.305429 2.182006 -0.559456 2.746316 -1.197049 -0.801251 -0.932882 2.228111 -1.529160 -0.478738 -0.392971
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.280624 0.466072 0.690317 0.593660 1.091879 1.914786 0.574967 -0.296587 0.277016 0.338103 0.022896 0.893383 -0.249781 -0.495225 -0.355438 0.916452 1.498184 0.106342 1.171836 -2.341303
wb_dma_ch_rf/wire_sw_pointer 1.674140 1.684942 -1.212944 -0.478723 -0.772603 -3.039738 -1.195991 -1.904155 0.953416 -2.479104 -2.324978 0.279813 1.224551 -3.308921 1.445649 2.355444 -0.286853 0.444906 -2.471528 2.759754
wb_dma/wire_slv0_din -6.538314 -0.074920 1.776003 -2.510660 0.038133 -5.502306 1.891796 1.430677 -1.680713 3.079153 -5.547305 -1.148487 -2.816825 -1.777592 1.557816 -3.536312 -3.047417 -1.215052 -2.092127 4.208779
wb_dma_ch_rf/input_dma_err 3.613935 1.429605 -0.850942 -3.725229 -0.314812 0.048120 -0.648408 1.325472 0.356487 -1.986118 0.298148 3.082796 -0.670016 1.625831 -0.146554 -0.639758 1.657401 0.412957 2.093202 -2.046218
wb_dma_ch_sel/assign_158_req_p1 -1.254076 -0.789767 -0.668081 0.022724 1.041939 -1.637308 -0.653854 0.668145 1.129821 -0.863221 1.087976 1.792378 -0.725808 -1.406100 1.054149 -1.331467 -2.493097 0.235247 -0.121096 0.449937
wb_dma_ch_rf/assign_17_ch_am1_we 0.447024 -1.141555 -0.943179 -0.525676 -0.884151 -1.222603 -0.224158 -1.274339 1.376945 -1.364243 -1.710144 -0.059414 0.939195 -2.235367 1.969077 2.790704 0.703864 1.919916 -2.261430 0.222731
wb_dma_ch_rf/assign_7_pointer_s -2.287776 0.001017 -1.057088 0.641386 -0.681912 -0.139729 -0.078078 -1.464193 -1.614796 -0.084607 -0.171340 -1.690238 0.050514 -1.907620 -0.170062 -0.705943 0.152477 -0.302681 -2.579093 0.370456
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.250272 0.574480 -0.107025 -1.294999 0.614224 0.331048 -0.761449 -1.520954 1.451135 -0.866461 1.848759 3.199083 -0.924494 -1.849777 0.206506 -0.847190 -0.352095 0.356087 1.832383 -0.613226
wb_dma_wb_slv/always_5/stmt_1 3.189815 1.577638 1.180946 -0.464758 -1.477836 -1.815548 -0.079421 3.583878 0.056729 -4.162410 2.096158 -1.601198 1.256296 6.438887 -0.290640 0.014391 1.788778 -1.922135 1.854590 1.291047
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.175838 -0.771827 -0.637488 0.052226 1.044867 -1.534435 -0.612953 0.634612 1.096567 -0.819637 1.062445 1.727348 -0.677229 -1.337052 0.993649 -1.263609 -2.376218 0.245394 -0.065638 0.411959
wb_dma_wb_mast/assign_1 -1.270215 -1.037475 -1.661375 3.542781 2.749253 -0.245322 1.156074 2.450493 -1.298639 -2.578889 2.218458 0.639285 3.489758 -1.817600 1.439355 -3.331769 -2.426972 1.817013 0.958323 3.512134
wb_dma_ch_sel/input_de_ack 2.052935 4.505283 -0.259334 -2.119491 -1.287941 1.458316 -0.117416 -5.531439 -0.455417 -0.590826 -0.040490 0.150732 -0.036479 -0.533171 -2.036538 1.208870 1.044989 1.124881 2.051474 2.224656
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.823815 0.097158 -1.169152 -0.845681 -0.587726 -0.831368 1.795567 5.639120 -1.933951 -2.661402 -0.538487 -0.213455 3.012606 3.842859 -0.142118 -1.766744 2.079405 0.888973 0.413557 0.258866
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 5.074053 0.357530 0.020403 -0.746357 2.048614 1.613213 0.661522 3.887569 -0.918495 0.571045 -2.645643 1.962157 1.053479 0.360586 0.038555 -0.014551 3.625334 -0.646172 1.257878 -4.225235
wb_dma_ch_sel/reg_valid_sel 1.321692 1.354462 -0.577233 1.001787 0.081379 -3.998071 -2.875965 -0.432470 1.232201 -1.606400 -0.940845 -0.069302 3.883339 -1.807629 1.620185 2.285717 -0.810087 -1.506637 1.477056 4.205339
wb_dma_de/assign_63_chunk_cnt_is_0_d 2.928755 0.116639 -0.484417 -1.312186 1.965351 -0.389693 -2.182842 2.775456 0.404879 0.884147 -2.280048 2.447119 -0.776195 -2.028765 0.930697 -1.153383 -0.879849 -2.201661 0.042986 -0.943518
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.064429 -0.244065 0.076349 1.562054 3.594079 0.498387 -0.254584 0.903563 0.230372 1.893557 -0.969096 1.287887 1.856417 -4.764002 0.351069 -1.763251 0.079622 -1.854266 0.740377 -0.605211
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.139500 0.070731 -1.076821 0.697520 -0.561287 -0.050116 -0.086962 -1.448105 -1.657828 -0.057137 -0.194049 -1.554114 0.075618 -1.929848 -0.212789 -0.748687 0.152880 -0.314663 -2.480003 0.316293
wb_dma_wb_mast/always_4/stmt_1 -1.328833 -0.799033 -0.631618 0.111623 1.034312 -1.627306 -0.613586 0.603812 1.098900 -0.812721 1.088614 1.708225 -0.742954 -1.414889 1.054314 -1.267363 -2.531193 0.238963 -0.155339 0.477252
wb_dma_ch_sel/assign_375_gnt_p0 0.465105 1.198314 -1.046619 -2.050792 -2.289289 1.511427 5.342591 0.339103 -1.449622 -1.343039 -0.832348 0.845233 4.466797 -2.067132 -2.558407 -1.122606 5.546947 3.999494 -0.422293 -1.349967
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.334477 -0.827530 -0.615508 0.093660 1.074756 -1.622765 -0.635401 0.612599 1.160539 -0.828244 1.099310 1.781189 -0.767132 -1.429561 1.047024 -1.319913 -2.551266 0.221968 -0.131087 0.473782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.931882 -0.151109 -1.089447 -0.770176 -0.560832 -0.691156 1.914101 6.005822 -1.887846 -2.740887 -0.384650 -0.236262 3.096027 4.208658 -0.101558 -1.761988 2.079690 1.026890 0.587640 0.183538
wb_dma/inst_u2 -3.748718 1.544489 -2.133998 -1.640076 -1.260126 -3.594968 -0.130817 -0.293247 -1.194306 2.135188 -2.440050 -0.620194 2.322860 -1.040663 -2.329581 -0.168673 -1.212373 -0.709460 -1.855981 0.558025
wb_dma/inst_u1 -3.349575 1.962993 -1.877145 -0.498149 -1.746168 -2.623054 0.059273 -0.014725 -2.020303 1.677764 -2.830106 -0.478374 1.000504 -2.237331 -2.298055 -0.367186 -1.887249 -0.582667 -3.192146 1.455539
wb_dma/inst_u0 -4.642774 0.788379 -1.864702 -0.689341 -1.616427 -2.830900 0.335015 -0.567444 -2.656459 0.975083 -2.797904 -2.405481 0.984840 -4.071362 -1.036700 -2.189369 -1.385462 -1.242486 -4.993348 2.552677
wb_dma/inst_u4 -1.930568 1.943815 -2.083872 1.963929 -0.057095 -0.539669 0.513862 1.666396 -4.156225 -2.313624 -0.666382 0.695768 0.069952 -3.996189 0.103174 -3.500328 -0.667396 1.175833 -2.578181 1.367408
wb_dma_ch_rf/assign_2_ch_adr1 -1.783588 0.550332 1.428832 2.580910 -0.309288 -3.080413 0.493368 -1.371213 1.255070 -1.085443 2.541901 -1.737551 3.163372 -3.793163 -0.492865 -1.339342 2.568249 -3.112720 -1.647828 1.041974
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.020416 1.193300 0.347038 -1.435632 -0.880161 2.497965 0.648272 -1.835353 -0.808084 -1.509528 1.337779 0.472606 -1.305991 -1.920041 -0.562087 -0.990575 2.540129 0.403053 -0.173330 -1.692468
wb_dma_ch_rf/wire_pointer_s -2.203282 0.061029 -1.027995 0.717209 -0.600968 -0.060372 -0.110728 -1.435041 -1.600724 0.020427 -0.183622 -1.624171 0.000438 -1.859810 -0.173906 -0.716348 0.076103 -0.362045 -2.487969 0.334555
wb_dma_ch_sel/always_40/case_1/stmt_1 0.805244 0.520667 1.719898 -0.524043 -0.106574 0.948527 1.513880 -2.434303 1.703516 1.087613 1.812371 1.481654 0.944301 -1.957634 -1.511758 -0.085412 3.279884 -0.495473 1.942852 -2.196324
wb_dma_ch_sel/always_40/case_1/stmt_2 2.813407 1.383086 0.609025 -1.351466 -0.330427 2.083382 -0.133504 -2.231996 0.458744 -0.094588 0.896301 1.672994 -0.271896 -0.497784 -0.785469 0.459039 2.208531 0.181291 2.193457 -1.221246
wb_dma_ch_sel/always_40/case_1/stmt_3 0.440344 0.948419 -0.148243 -1.972804 -1.475060 0.110274 -0.738662 -1.959450 0.148480 -0.400886 0.907909 0.811508 -0.042211 0.037852 -0.456278 -0.446765 0.622149 0.081931 1.021733 1.221260
wb_dma_ch_sel/always_40/case_1/stmt_4 1.971453 2.586094 0.668660 -1.662831 -1.099191 1.474635 0.531298 -3.458058 -0.050595 1.643802 -0.679350 3.321561 -2.283887 -1.188776 -2.036952 0.628540 1.078841 0.719109 1.074777 -1.508049
wb_dma_pri_enc_sub 1.351852 0.619526 -0.045962 -1.311463 0.566066 0.403853 -0.811964 -1.612616 1.505721 -0.843323 1.877640 3.218200 -0.921584 -1.782961 0.188706 -0.810995 -0.299326 0.323889 1.944133 -0.599073
wb_dma_ch_rf/reg_ch_am1_r 0.340905 -1.009933 -0.908625 -0.376751 -0.833901 -1.213840 -0.158415 -1.063583 1.108848 -1.259493 -1.699631 0.046264 0.734677 -2.131137 1.860585 2.489734 0.581675 1.800551 -2.216766 0.227494
wb_dma_de/assign_72_dma_err 3.610236 1.445338 -0.814749 -3.710382 -0.273515 -0.021655 -0.650996 1.409260 0.396442 -2.006372 0.284216 3.105242 -0.669873 1.717451 -0.101988 -0.548144 1.643762 0.385083 2.089035 -2.081551
wb_dma_de/reg_ptr_adr_low -0.678556 1.399925 -1.711553 2.366066 -0.529051 0.198182 -1.368104 -2.346984 -4.714353 0.841359 0.860401 -0.438258 1.912159 1.150035 -1.196854 -0.173963 1.477172 -0.974001 0.653922 0.069856
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.782162 1.170029 0.292776 -1.548891 -1.056867 2.378582 0.613462 -1.979329 -0.868848 -1.543889 1.389991 0.391650 -1.381954 -1.940167 -0.539440 -1.136662 2.442256 0.418056 -0.278400 -1.449137
wb_dma_de/reg_state -2.343314 2.115625 -1.491260 -0.973894 -0.116381 -4.605729 -0.027183 0.156589 -0.201770 3.581140 -3.240503 1.081213 2.936497 -0.234433 -2.918457 0.561520 -1.813793 -1.278816 0.131466 0.366950
wb_dma_ch_rf/always_26/if_1 1.880619 1.735507 -1.293285 -0.594932 -0.711932 -2.896895 -1.240989 -1.847383 0.841429 -2.360126 -2.518561 0.310837 1.344106 -3.225556 1.474295 2.408038 -0.157106 0.470283 -2.318235 2.719890
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.048202 -0.731332 -0.424399 -3.017493 1.996802 -2.182081 -1.229541 0.519718 2.211732 5.285494 -6.287167 3.048467 -1.855726 -3.550574 0.274066 1.744876 -1.902034 -1.033991 -1.687605 -3.479445
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.680202 3.290961 -0.276864 -1.630792 -0.550920 2.067422 -0.613619 -4.457148 0.073389 -2.281529 1.592957 -1.611599 1.858031 0.113622 -0.837685 1.205277 2.054855 0.699661 3.055343 2.393121
wb_dma_ch_sel/assign_113_valid 3.996818 1.728831 0.180947 -2.613735 -0.941834 1.158592 -1.595919 1.012673 -0.382599 0.226967 -2.181690 -0.337316 -1.155452 2.239844 -0.753318 1.259046 1.508737 -1.713842 0.524920 -1.021042
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.143864 1.004386 0.013872 -1.279601 -1.875350 0.023163 -0.042327 -1.129441 0.166602 -1.501201 1.135202 -1.088219 -1.012732 2.904083 -0.726824 1.142684 0.077037 0.726263 0.340799 0.363393
wb_dma_inc30r/always_1 -1.386045 -5.549137 -0.951792 -1.548831 -1.308710 0.868503 2.159137 1.360831 1.774079 2.094555 -1.125855 -0.393909 5.173628 -0.260876 1.826167 0.198983 2.505309 3.886905 -0.269314 1.694047
wb_dma_de/always_23/block_1/case_1/cond -2.578993 1.904633 -1.524856 -1.409045 -0.202257 -4.835976 -0.010227 0.362715 0.056338 3.735115 -3.457353 1.247822 2.728556 -0.314003 -2.869438 0.433151 -1.973240 -1.305864 -0.185638 0.210058
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.122987 -0.921381 -0.029744 2.255109 2.481917 0.391988 0.897353 6.858158 -1.569662 0.380955 -2.892534 -0.286485 2.714180 0.121205 0.605971 -1.300965 0.937168 -1.579494 -0.497959 -0.750237
wb_dma_de/always_8/stmt_1/expr_1/expr_1 4.107202 0.804923 0.196495 -1.366742 1.008944 1.060026 -1.578717 2.205415 -0.645923 1.734525 -3.431544 0.696727 -0.115852 -0.673434 -0.012093 0.141623 1.415985 -2.498555 0.119098 -1.341016
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.743769 1.335342 0.593299 -1.361591 -0.367000 2.002833 -0.162726 -2.132895 0.447647 -0.071081 0.917374 1.640564 -0.237660 -0.413553 -0.760895 0.459210 2.139778 0.146797 2.175771 -1.180605
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.990567 -0.144218 -1.890400 2.723734 2.074572 1.265583 -0.845247 -1.353545 -2.945580 3.051226 -3.938335 -1.939165 0.919228 -5.327474 0.433319 0.146083 -1.986739 -0.142479 -3.155227 1.395229
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.734233 0.444500 0.342247 -1.398268 -1.328128 0.540167 3.999437 3.514102 -1.461381 -3.150464 1.859140 -0.067390 2.651786 0.681291 -1.345483 -3.277661 5.334033 0.738923 0.077614 -2.057458
wb_dma_ch_sel/assign_148_req_p0 3.154935 1.992710 0.558046 -1.033458 -1.474707 -0.691520 -1.034264 1.487428 -0.857460 -1.126687 -0.979962 -0.985163 0.423155 2.137144 -0.818447 0.759274 2.206514 -2.570922 -0.208295 -0.060143
wb_dma/wire_ndr 4.993830 0.378118 0.016563 -0.731691 2.031438 1.698213 0.709205 3.774185 -0.960439 0.661802 -2.640315 2.010679 1.023067 0.209547 -0.018475 0.017769 3.660200 -0.597863 1.182866 -4.329813
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.556765 1.390475 0.538452 -1.456005 -0.451223 1.922526 -0.184583 -2.251636 0.420350 -0.052598 0.900350 1.632563 -0.258087 -0.501881 -0.813404 0.366230 2.116878 0.208635 2.090179 -1.062884
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.292936 0.573065 -0.094005 -1.261384 0.602820 0.350559 -0.771058 -1.498451 1.464554 -0.858504 1.823706 3.250694 -0.911248 -1.844556 0.208090 -0.844245 -0.316272 0.354624 1.904745 -0.648425
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.632583 2.477225 0.496916 -1.702222 -1.208633 1.296170 0.475628 -3.318010 -0.199466 1.548467 -0.766825 3.023301 -2.084719 -1.189409 -1.953977 0.470895 1.012543 0.680845 0.841288 -1.232392
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.746148 0.466630 1.391552 -0.820848 -0.763943 1.435606 2.134853 -2.094311 0.294792 -0.458712 2.238596 0.314773 -0.093589 -3.220009 -1.248837 -1.590364 3.668593 -0.257780 -0.285462 -2.486698
wb_dma_rf/input_dma_done_all 4.186766 1.449870 -0.507178 0.672781 2.500510 2.896703 -1.472045 0.637707 -2.186055 1.642710 -3.184848 -0.217011 1.310604 -2.252508 0.169010 -0.125891 1.023491 -1.604334 0.885639 0.283607
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.297569 0.102815 -1.125213 0.746028 -0.613804 -0.118783 -0.119966 -1.477195 -1.774655 -0.018542 -0.286576 -1.647991 0.043734 -2.039866 -0.214685 -0.802151 0.065804 -0.368410 -2.638774 0.388674
wb_dma_de/assign_66_dma_done 3.500849 1.936118 -1.656298 -2.693568 0.214644 -0.737936 -2.329258 -1.668883 1.266245 0.175366 -3.679675 0.894691 0.896000 -1.873344 0.463381 2.673265 -0.771241 0.235580 0.195006 1.692855
wb_dma/wire_ch4_csr -2.572901 -0.076063 -2.359106 -0.340849 -2.368418 -0.363128 -0.467768 -0.621412 -3.851427 1.262512 -2.320234 -0.999566 1.322641 -2.162650 -0.468514 -1.051936 0.543650 0.219779 -3.865905 1.832888
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.341876 -0.835937 -0.661507 0.046654 1.067106 -1.662768 -0.649426 0.659227 1.123765 -0.820442 1.093122 1.752653 -0.741001 -1.424976 1.047776 -1.335332 -2.527388 0.215249 -0.163588 0.486273
wb_dma_ch_sel/input_ch3_csr -0.605850 -0.837958 -2.895014 -0.067346 -2.689529 0.368893 -2.479370 -0.846001 -4.365514 2.004555 -2.842912 -0.245511 1.590366 0.127980 0.710581 -0.305662 -0.586416 0.682862 -2.551819 4.569252
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.727646 1.232232 0.254753 -1.483658 -0.974887 2.228378 0.595788 -1.900736 -0.906480 -1.459408 1.298318 0.368062 -1.274658 -1.975514 -0.544439 -1.096940 2.373507 0.384291 -0.291934 -1.342114
wb_dma_de/wire_adr1_cnt_next -0.179971 -3.309619 -0.195240 -0.052086 0.433600 0.111743 2.388020 1.668005 2.585270 0.888262 -0.248883 0.523135 4.025525 -0.903843 0.560213 0.909705 1.661550 2.476618 0.850505 -1.035043
wb_dma/wire_de_adr0 -3.600620 -0.599559 -1.622076 -5.945153 -3.772302 -0.374436 -0.197241 0.242339 -1.436735 0.464672 -2.254544 -2.235124 -2.066056 1.291240 -0.515470 -1.285282 0.458151 0.865131 -3.943618 -0.072777
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.350815 0.518454 -0.141283 -1.373318 0.668053 0.290761 -0.820660 -1.396441 1.584292 -0.966504 1.970066 3.367184 -0.934090 -1.826500 0.281351 -0.927031 -0.402361 0.404194 1.985431 -0.640210
wb_dma_de/reg_adr0_cnt -1.966964 -1.547101 -2.024846 -6.362557 -4.151279 -0.659476 -0.792288 -0.259957 0.064987 0.036034 -3.019670 -2.145973 -0.601905 1.396153 0.411178 1.472201 1.410992 1.745579 -3.812960 -0.678063
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.439254 0.540438 -0.103427 -1.284930 0.707994 0.357467 -0.790773 -1.520105 1.544238 -0.882800 1.909913 3.351175 -0.936166 -1.860821 0.279532 -0.843511 -0.375849 0.374651 1.989489 -0.666440
wb_dma/wire_am0 0.215800 -1.080219 -1.036723 -0.669938 -0.042637 -0.285319 -2.062499 1.664878 0.032568 1.436967 -0.048880 0.620409 -0.269832 2.643520 -0.603244 0.246602 -1.616828 -1.280458 -0.258114 -1.518513
wb_dma/wire_am1 1.556241 -1.377072 -0.516730 -0.894527 -0.531862 -0.150531 -0.501029 -0.558294 1.849545 0.001688 -1.093095 0.160104 1.635991 -0.155398 1.008415 2.928631 1.104936 1.202879 0.116009 -0.598758
wb_dma_ch_sel/assign_137_req_p0/expr_1 3.203497 1.980098 0.595645 -0.952881 -1.418077 -0.685430 -1.077551 1.545963 -0.821990 -1.058373 -0.967807 -0.959109 0.430309 2.102518 -0.820937 0.773398 2.181065 -2.647180 -0.178280 -0.050190
wb_dma_ch_sel/assign_140_req_p0/expr_1 3.246779 2.038306 0.570083 -1.120077 -1.500345 -0.698179 -1.061530 1.542012 -0.884608 -1.158716 -0.935178 -0.988956 0.464589 2.220328 -0.847773 0.686619 2.263568 -2.588646 -0.128703 0.034658
wb_dma_ch_rf/always_22/if_1/if_1 0.255592 -1.132139 -1.138803 -0.667679 -0.038310 -0.258886 -2.133418 1.708027 0.096320 1.495901 -0.023039 0.636210 -0.290237 2.747981 -0.609033 0.294254 -1.661536 -1.311155 -0.326127 -1.642211
wb_dma_de/assign_69_de_adr0 -3.380168 -0.510787 -1.629811 -5.868529 -3.816886 -0.263929 -0.291517 0.244659 -1.536770 0.358699 -2.140228 -2.226044 -2.031362 1.534351 -0.487727 -1.220309 0.572364 0.833610 -3.903893 -0.128639
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.683746 1.039445 -0.635709 -2.601460 -0.971081 -0.283138 0.044939 2.921735 -0.961700 -1.389962 -1.315736 -0.170750 0.175250 4.001573 -0.395996 0.275040 2.040063 -0.067685 0.539436 -1.340117
wb_dma_de/wire_mast0_go -1.293827 -0.787133 -0.661777 0.096845 1.082745 -1.615726 -0.631408 0.620624 1.129983 -0.842786 1.119203 1.802828 -0.744548 -1.431997 1.056923 -1.283836 -2.478959 0.221788 -0.081531 0.441626
wb_dma_wb_slv/input_slv_din -4.486866 -1.757796 -0.275515 0.270677 2.546781 -2.327692 3.353300 3.805651 -0.543424 0.843424 -1.081040 -1.331894 0.901885 1.222454 -0.126218 -2.314038 -3.615173 1.009362 -0.413315 0.505467
wb_dma_de/always_3/if_1/if_1 -0.648349 -2.874941 0.147697 1.377499 -0.126483 -1.680670 2.715405 2.379679 1.974152 -0.575138 0.823867 -0.100132 5.428832 -0.690068 0.464689 0.211481 2.294209 1.304345 0.233674 0.094382
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.956380 1.234834 0.344526 -1.437392 -0.872186 2.509987 0.680401 -1.932534 -0.859519 -1.528258 1.379783 0.483467 -1.351193 -2.031757 -0.574615 -1.056594 2.548062 0.426611 -0.201195 -1.633653
wb_dma_ch_sel/always_47/case_1 1.423580 -1.436824 -0.504105 -0.804959 -0.548757 -0.129553 -0.426590 -0.546520 1.822051 0.003049 -1.048081 0.146254 1.669710 -0.122177 1.004939 2.875635 1.095511 1.225116 0.097624 -0.671423
wb_dma_ch_sel/assign_152_req_p0 3.366420 2.050344 0.580255 -1.162695 -1.536135 -0.727135 -0.999770 1.662809 -0.843657 -1.227838 -0.912700 -1.005693 0.532539 2.352233 -0.859285 0.718550 2.338391 -2.615476 -0.074276 -0.060823
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.406109 3.298649 -0.419182 -1.696766 -0.594825 1.813429 -0.692429 -4.450336 -0.076758 -2.258772 1.455341 -1.729263 2.017851 0.002574 -0.794004 1.010944 1.927156 0.619974 2.898879 2.757976
wb_dma_de/reg_de_adr0_we -0.071122 1.066604 0.006847 -1.339482 -1.949766 0.003141 -0.083909 -1.181960 0.231886 -1.563867 1.183456 -1.135442 -1.051635 3.047299 -0.758729 1.168396 0.052816 0.740588 0.369976 0.354489
wb_dma_ch_sel/assign_114_valid 3.881093 1.845229 0.124339 -2.652669 -0.899312 1.023710 -1.628107 0.972514 -0.434837 0.237076 -2.291716 -0.392150 -1.096441 2.104167 -0.797013 1.231266 1.401697 -1.712023 0.418189 -0.894108
wb_dma_ch_rf/assign_4_ch_am1 0.235038 -1.161533 -0.984756 -0.405038 -0.889739 -1.298156 -0.149665 -1.226400 1.242224 -1.381802 -1.761919 -0.095582 0.849283 -2.359343 2.020700 2.701632 0.598017 1.962919 -2.488132 0.317506
wb_dma_de/wire_dma_done_all 4.208486 1.506258 -0.463175 0.775688 2.579805 2.966735 -1.433990 0.599799 -2.132420 1.575949 -3.071645 -0.172063 1.252797 -2.199214 0.165525 -0.073883 1.032845 -1.597702 1.032936 0.296014
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.732950 -0.020242 -1.149509 -0.688737 -0.626833 -0.814434 1.957675 5.796956 -2.030669 -2.808965 -0.354392 -0.299774 3.072176 4.047955 -0.113275 -1.789121 2.111669 1.017533 0.411465 0.306518
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.417564 1.391183 -0.597874 0.951938 -0.028058 -4.015417 -2.792261 -0.491614 1.293469 -1.640484 -0.886216 0.148211 3.932538 -1.714803 1.591298 2.444444 -0.612526 -1.335965 1.614486 4.056435
wb_dma_wb_slv/input_wb_data_i -3.059566 0.966460 -0.077269 -2.735485 -4.068865 -3.893449 -2.240002 0.335284 -3.868145 -0.251043 0.538613 -3.229382 2.300414 3.395241 -0.394427 -5.314127 0.737754 -3.793944 0.821707 7.727796
wb_dma_de/input_nd 4.876077 0.312063 0.023159 -0.702074 2.038300 1.585502 0.756733 3.883443 -0.985671 0.604349 -2.667838 1.893467 0.995779 0.354008 0.054352 -0.044866 3.533086 -0.640575 1.139764 -4.239398
wb_dma_ch_sel/assign_126_ch_sel -2.158701 0.694399 -1.138756 -4.301089 -0.543427 -2.223957 1.647029 1.501762 2.157949 0.593146 -2.899880 -1.366997 1.030634 -2.289254 -1.611598 -1.078815 -1.250921 0.132301 -3.318937 0.496122
wb_dma/wire_mast1_err 3.629661 1.489354 -0.833868 -3.619949 -0.210005 -0.007357 -0.706134 1.334888 0.390953 -2.020183 0.369653 3.061510 -0.724778 1.650697 -0.123390 -0.573032 1.496724 0.368829 2.124658 -1.937529
wb_dma_de/wire_ptr_valid -0.113627 1.643474 1.718838 -0.841956 -0.919768 0.308127 2.112093 -3.481787 1.088253 2.671331 0.216403 2.898027 -0.847629 -2.553219 -2.693134 0.006689 2.182740 0.013427 0.750017 -2.360037
wb_dma/wire_ch_sel -0.630931 5.692508 -0.242905 -1.460256 0.384643 0.357979 1.162314 -3.945108 0.568516 0.630887 -2.079195 -1.883124 -2.864299 -2.033609 -4.193671 1.065592 -3.824782 -0.274662 -1.760965 0.805561
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.875922 0.454874 1.377843 -0.858278 -0.772688 1.403781 2.188153 -2.127563 0.325262 -0.412473 2.248677 0.318802 -0.168760 -3.352999 -1.239530 -1.635934 3.625093 -0.262932 -0.366112 -2.543340
wb_dma_de/always_12/stmt_1/expr_1 2.953734 0.144972 -0.420384 -1.469727 1.831740 -0.391418 -2.154725 2.482479 0.524048 0.714169 -1.967219 2.646653 -0.817325 -1.958823 0.913334 -1.161664 -0.822306 -2.069857 0.332731 -0.909310
wb_dma/wire_dma_req 1.884245 4.445312 -0.242986 -2.167493 -1.456041 1.433274 -0.083859 -5.549201 -0.403346 -0.626270 0.016556 0.092152 -0.173073 -0.444805 -2.039274 1.249454 1.046925 1.156796 1.931033 2.126155
wb_dma_ch_sel/assign_136_req_p0 3.334306 2.041340 0.572539 -1.012773 -1.409827 -0.663848 -0.972479 1.590968 -0.831997 -1.107558 -0.972902 -0.894929 0.461199 2.178107 -0.868014 0.733303 2.281826 -2.582797 -0.091888 -0.174962
wb_dma_ch_rf/assign_5_sw_pointer 1.697678 1.593974 -1.233080 -0.403072 -0.676194 -2.981750 -1.122401 -1.864812 0.878813 -2.308801 -2.422597 0.372496 1.267755 -3.304046 1.433779 2.486627 -0.235127 0.518067 -2.393307 2.557218
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.451501 1.875752 -0.234180 0.705972 1.117049 3.632138 -0.054372 -3.577538 -1.209322 -0.006993 0.790694 0.497704 1.200814 -2.083592 -0.513841 0.178646 1.592976 0.954076 2.522701 0.573545
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.236356 -1.153176 -0.907316 -0.469992 -0.899384 -1.206965 -0.085703 -1.231320 1.265461 -1.416665 -1.654708 -0.064637 0.833489 -2.300111 1.946213 2.625459 0.676852 1.957003 -2.401284 0.266654
wb_dma_ch_sel/assign_97_valid/expr_1 1.857959 -2.154393 -2.516880 -3.540228 -3.617502 -0.138713 -3.341893 1.155334 -3.225031 2.059285 -2.623704 -2.213755 5.066656 5.183500 0.768399 0.825042 4.090407 -1.051909 0.171066 2.482820
wb_dma_de/always_9/stmt_1 1.784633 0.192608 -1.086948 2.013092 2.964009 1.110193 -1.392552 2.692669 -2.674103 1.769412 -4.176468 -1.764500 1.641330 -1.793995 0.936983 -0.446703 -0.958043 -1.820148 -1.090589 1.349849
wb_dma_de/input_pause_req -1.531520 4.679680 -0.377195 -2.145740 0.067113 -4.500010 -0.156278 0.212777 1.122050 0.936993 -3.064445 2.075222 -3.133244 -2.088820 -2.885558 -0.274719 -4.785563 -1.641336 -1.651157 0.071747
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.847349 3.365688 -0.290260 -1.688316 -0.459178 1.982598 -0.727613 -4.443137 0.141312 -2.254717 1.536497 -1.421589 1.868179 -0.028708 -0.790646 1.170803 2.090051 0.570659 3.143474 2.448088
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.878027 3.012385 -0.167200 0.554982 0.586281 3.241609 0.583531 -4.649219 -1.781439 1.619462 -0.759353 2.087326 -0.637645 -2.867103 -1.654716 0.291272 0.598705 1.481697 1.595675 0.275074
wb_dma_de/wire_dma_busy -0.355604 2.777484 0.559787 -0.066674 2.369367 -1.182695 0.951559 0.745340 2.126916 0.917028 -2.439414 -2.010298 -1.535735 -2.959948 -2.457214 0.533454 -2.999514 -2.600979 -2.598859 -1.722047
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.468317 1.900255 -0.250974 0.754220 1.182778 3.738347 -0.011314 -3.713801 -1.280264 0.000167 0.789411 0.515632 1.188551 -2.233598 -0.586726 0.184330 1.625741 1.032413 2.589073 0.595130
wb_dma_ch_pri_enc/always_2/if_1 1.228038 0.518770 -0.147117 -1.342262 0.664297 0.266360 -0.767186 -1.429516 1.497204 -0.901946 1.895009 3.288228 -0.917534 -1.843873 0.265614 -0.961485 -0.408961 0.373599 1.857174 -0.604246
wb_dma_de/always_6/if_1/stmt_1 2.300468 0.476260 0.711515 2.069515 3.910160 0.379135 0.272955 1.929814 0.053814 2.121675 -3.014761 -1.937864 3.903762 -3.898218 0.134262 -0.149656 2.073020 -3.104043 0.235786 -0.378144
wb_dma_ch_rf/input_de_txsz_we 4.921557 0.895449 1.156716 3.166925 3.860666 2.975807 -1.369875 2.587583 -0.790672 0.502021 -1.640377 -1.904446 0.737955 0.545961 0.724967 0.668427 -0.569214 -2.583257 1.981176 0.808924
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.373085 -0.801632 -0.649889 0.100212 1.052409 -1.658447 -0.666241 0.633997 1.155766 -0.862664 1.070581 1.730602 -0.706999 -1.423867 1.052592 -1.297844 -2.565325 0.235904 -0.147680 0.495932
wb_dma_wb_if/input_wb_addr_i -4.544622 1.404506 -0.961404 -2.560657 -0.274245 -4.813912 -0.221787 1.257843 -0.741349 -0.820934 -1.613199 -0.287555 0.657234 -1.759595 1.238748 -4.622397 -2.370672 -0.956787 -3.345537 6.442456
wb_dma_ch_sel/always_7/stmt_1 2.411059 1.900818 -0.225911 0.664463 1.103650 3.644917 -0.109753 -3.663660 -1.231074 -0.014426 0.852641 0.532950 1.199518 -2.136445 -0.544272 0.111459 1.530100 0.961854 2.564182 0.744565
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -4.798304 1.018602 -2.873704 -0.998329 -0.860876 -3.021946 0.865148 -0.022014 -2.202014 3.247294 -1.534774 1.848427 3.950120 -0.697393 -2.686058 -0.692646 -0.565716 1.267190 -0.050757 -0.428614
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.935471 2.252539 -1.444359 -0.834950 2.146557 1.340030 0.163606 -0.351609 -1.878294 0.961031 -2.119908 4.678404 -0.311544 -3.262151 -0.471684 -1.759264 0.152529 1.145415 1.347969 -1.006006
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.887124 0.075383 -1.183261 -0.730864 -0.563811 -0.717524 1.881727 5.720451 -2.010749 -2.717536 -0.438902 -0.188999 3.103046 3.901775 -0.130847 -1.782896 2.061227 1.013160 0.554309 0.309738
wb_dma_ch_rf/always_4/if_1/block_1 -4.424637 0.664191 -0.815219 1.543420 -1.706671 0.323570 -0.557834 -3.166765 -3.841470 2.578579 -1.644281 -0.530173 -1.415702 -4.740650 -0.394138 -1.901515 -0.213643 -0.578938 -3.678127 1.758015
wb_dma_de/reg_dma_abort_r 3.535921 1.451112 -0.875803 -3.746500 -0.309962 -0.046809 -0.624987 1.308297 0.375813 -2.063173 0.373815 3.146695 -0.752392 1.654743 -0.123871 -0.598993 1.554496 0.474528 2.055350 -2.060075
wb_dma_ch_sel/input_ch2_txsz 2.528025 1.953247 -0.257419 0.627160 1.123073 3.749998 -0.052194 -3.800834 -1.199634 -0.058946 0.925341 0.581922 1.195247 -2.167049 -0.564099 0.151572 1.674160 1.033449 2.712452 0.642815
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.479622 -0.829640 -0.708852 0.093815 1.038655 -1.708964 -0.617326 0.625580 1.105407 -0.802832 1.040430 1.663249 -0.712931 -1.484423 1.038499 -1.375429 -2.601086 0.219192 -0.275991 0.528969
wb_dma_ch_sel/input_ch5_csr -2.784260 -0.304959 -2.487639 -0.509809 -2.477216 -0.374806 -0.497035 -0.674158 -3.844496 1.368428 -2.462682 -0.939125 1.323751 -2.390230 -0.393139 -1.005820 0.513095 0.360223 -4.122810 1.756695
wb_dma_ch_sel/assign_150_req_p0 3.284886 2.079401 0.605521 -0.967489 -1.425684 -0.782598 -1.099526 1.578080 -0.817036 -1.185383 -0.889596 -0.910672 0.489522 2.142473 -0.798299 0.682235 2.171476 -2.724839 -0.122451 -0.009959
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.422757 -0.814355 -0.693598 0.094184 1.034935 -1.651977 -0.611781 0.628954 1.121765 -0.836158 1.051870 1.708081 -0.684698 -1.451015 1.063781 -1.355364 -2.565559 0.219931 -0.210952 0.507025
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.012903 0.996915 0.023028 -1.338029 -1.939180 0.049629 -0.031738 -1.093574 0.209612 -1.597896 1.219235 -1.068085 -1.025208 3.078221 -0.737334 1.178679 0.138043 0.745247 0.470993 0.284620
wb_dma_ch_sel/assign_155_req_p0 3.398604 2.049673 0.619380 -0.982806 -1.369428 -0.653250 -0.952803 1.578369 -0.805483 -1.151576 -0.922408 -0.854966 0.468417 2.125079 -0.838389 0.753026 2.310728 -2.611644 -0.062801 -0.199697
wb_dma_ch_sel/always_43/case_1/stmt_4 2.629191 1.340407 0.543432 -1.402457 -0.368099 1.935942 -0.178175 -2.146754 0.423061 -0.059623 0.880381 1.597841 -0.231747 -0.447995 -0.776758 0.397417 2.070016 0.137131 2.077100 -1.050078
wb_dma_ch_sel/always_43/case_1/stmt_3 2.380537 1.906927 -0.239742 0.724893 1.095659 3.629884 -0.077609 -3.722893 -1.297167 0.006354 0.832258 0.502775 1.232138 -2.222496 -0.566957 0.119993 1.595531 0.989675 2.522649 0.732222
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.803332 0.778831 -1.548055 0.232787 1.234122 0.375935 -1.225050 -2.810872 -0.391573 -1.243015 1.915161 1.469445 0.753993 -3.093481 0.778405 -1.957687 -2.274453 1.179759 1.514842 3.303146
wb_dma_ch_sel/always_43/case_1/stmt_1 4.581184 2.230507 -0.558291 -0.608406 2.406340 1.280153 -2.112703 0.495277 -1.035636 0.658964 -3.348691 -1.076598 2.815586 -2.731230 0.458221 -0.169195 1.444502 -2.592821 1.208606 1.957359
wb_dma_de/always_19/stmt_1/expr_1 -0.454108 0.312185 -1.942506 -1.779341 -0.880724 -0.446206 2.090402 0.014733 1.810187 -2.549912 -0.936953 -0.692930 1.464241 0.529241 -0.466195 3.008642 -0.290521 4.287068 -0.293086 -1.201238
wb_dma_ch_rf/wire_ch_err_we 3.637975 1.396582 -0.862100 -3.661420 -0.124926 0.004563 -0.626729 1.410480 0.383706 -1.943495 0.263263 3.219659 -0.686108 1.495941 -0.088835 -0.672574 1.590241 0.389681 2.098924 -2.157489
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.714225 2.774170 -0.277378 -1.388173 1.195394 -2.546506 1.505594 0.616056 1.768918 -0.423417 -1.346323 -1.030641 -0.915902 -2.034688 -2.282501 -0.707049 -2.623314 -1.123820 -2.297532 -0.828004
wb_dma_rf/wire_ch1_adr1 -1.748655 -0.789455 1.179138 0.835730 0.238618 -0.881419 1.660253 -0.359248 1.304478 1.131450 0.988333 -0.037437 1.195533 -1.569311 -0.774345 -0.503343 1.310972 -0.637333 -0.052605 -1.148594
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 0.420526 -0.262021 -0.198427 -2.511905 -2.975720 -2.243303 -2.557463 0.906570 -3.309411 5.498956 -2.015235 3.161653 0.031165 3.886022 -1.927078 -1.619942 2.238424 -3.893866 0.183161 -1.008538
assert_wb_dma_wb_if/input_pt_sel_i -2.394285 0.113162 -1.276077 0.756932 -1.946166 0.060955 -0.234139 0.086019 -2.821753 0.597318 -1.847711 -0.685676 -0.410749 -4.686147 -0.423966 -2.054232 -0.606665 0.738380 -2.657456 1.034930
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.317163 -0.237830 -1.572173 -2.236662 -0.012026 0.993735 1.426895 5.141324 -1.564962 -1.288400 -1.686756 0.358569 1.466944 3.811740 -0.048987 -1.240524 1.281484 1.999895 0.950196 -0.786191
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.310607 -0.829188 -0.671496 0.031281 1.063496 -1.641170 -0.642901 0.711056 1.122817 -0.827289 1.051325 1.747026 -0.701493 -1.432891 1.047271 -1.295540 -2.488826 0.210040 -0.158161 0.478919
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.693312 1.392279 0.579375 -1.381183 -0.397242 1.985620 -0.173210 -2.184473 0.446795 -0.076741 0.885236 1.628303 -0.273886 -0.439668 -0.771158 0.427555 2.143756 0.171200 2.151590 -1.118458
wb_dma_rf/input_paused -1.659051 0.732297 0.415006 1.472396 -0.436917 -2.148909 -0.961289 -0.572113 -0.366983 1.061100 -0.379866 1.174787 0.108555 -0.599740 0.098349 0.405672 -1.608106 -0.541282 0.968313 1.871027
wb_dma/wire_mast0_adr -1.147295 1.679561 -1.329453 3.705340 -1.107260 -1.704618 -0.855068 -1.501997 -5.125199 -0.590078 1.941782 -0.966625 3.506597 1.235558 -1.283621 -0.743944 2.299249 -2.025207 -0.007443 0.905025
wb_dma_ch_pri_enc/inst_u8 1.296155 0.546878 -0.129036 -1.287609 0.722954 0.320646 -0.788107 -1.472409 1.530849 -0.901862 1.944439 3.397804 -0.949525 -1.908497 0.278424 -0.887669 -0.447112 0.380970 1.952286 -0.669209
wb_dma_ch_sel/assign_148_req_p0/expr_1 3.443822 1.955649 0.675414 -0.989741 -1.450647 -0.643439 -1.104736 1.685902 -0.728220 -1.248785 -0.801247 -0.980520 0.480985 2.415305 -0.812497 0.777940 2.301625 -2.644558 0.036556 -0.100128
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.044043 -0.202139 0.897732 1.022228 1.102058 -0.662089 -1.689624 2.681538 0.529324 0.679591 -1.813762 -1.811663 -1.000178 0.940147 0.744349 0.422251 -2.259365 -2.723209 -0.898901 1.396178
wb_dma_ch_arb/always_2/block_1 -0.461469 0.676801 -1.701778 -2.207331 -1.569451 0.174512 4.745516 0.781831 -0.646511 -2.041729 0.031856 2.353256 3.837204 -3.265447 -1.776414 -2.199839 3.770422 4.054938 -0.548459 -1.184176
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 4.261305 1.461961 -0.436543 0.564373 2.459766 2.837114 -1.508350 0.714097 -2.028911 1.554295 -3.154394 -0.231819 1.223664 -2.043017 0.205403 -0.057917 0.986452 -1.671470 0.941795 0.303184
wb_dma_ch_sel/always_40/case_1/cond -0.090467 1.755474 1.641773 -1.000500 -1.010762 0.272469 1.983307 -3.477869 1.026458 2.724247 0.095647 2.959190 -1.018488 -2.464547 -2.700401 0.008598 2.107052 -0.012749 0.737825 -2.261106
wb_dma_ch_rf/assign_22_ch_err_we 3.560173 1.431320 -0.779647 -3.702110 -0.289636 -0.047830 -0.694715 1.287924 0.493130 -2.152180 0.543208 3.193286 -0.789176 1.701831 -0.092515 -0.692224 1.428966 0.446178 2.189679 -1.927234
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.788495 0.065617 -1.139400 -0.787319 -0.639259 -0.809626 1.903583 5.704273 -1.996300 -2.724599 -0.422392 -0.243836 3.083386 3.970710 -0.155984 -1.762532 2.156223 0.964204 0.444054 0.248218
wb_dma_ch_rf/wire_pointer -2.341790 1.942565 1.845555 0.831303 -1.672487 1.079763 1.485766 -5.108955 -1.302180 5.019460 -0.827343 3.658608 -2.547311 -5.024713 -2.567974 -0.967912 1.437389 -0.183541 -0.460969 -0.961072
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.200239 0.498752 -0.121440 -1.268939 0.688370 0.282028 -0.791836 -1.459786 1.534414 -0.877986 1.894474 3.275565 -0.960812 -1.932423 0.297989 -0.923924 -0.470300 0.380251 1.859015 -0.596146
wb_dma_ch_pri_enc/wire_pri19_out 1.291838 0.544442 -0.143092 -1.247751 0.680816 0.306099 -0.789746 -1.465796 1.472838 -0.871190 1.868062 3.267999 -0.895978 -1.853035 0.240759 -0.894618 -0.405666 0.346984 1.857871 -0.593350
wb_dma_ch_sel/assign_5_pri1 1.028194 -0.355821 0.061711 0.639196 2.143012 0.301120 -0.050243 0.388546 1.405529 -0.510876 1.102527 2.682018 -0.955278 -1.879934 0.736363 -0.433299 -0.981513 0.313590 1.069690 -1.906425
wb_dma_rf/inst_u26 3.518150 1.432838 -0.933065 -3.722751 -0.300101 -0.023138 -0.617026 1.330281 0.294629 -1.919185 0.189491 3.114795 -0.666379 1.510483 -0.155623 -0.638011 1.607854 0.428289 1.975512 -2.130317
wb_dma_rf/inst_u27 3.129154 1.354259 -0.891839 -3.564160 -0.275171 -0.165343 -0.637639 1.250804 0.337582 -1.903808 0.269759 3.099445 -0.740691 1.353166 -0.084537 -0.725598 1.344012 0.459034 1.823807 -1.928787
wb_dma_de/always_23/block_1/case_1/block_10 2.732195 3.406032 -0.364569 -1.613880 -0.482881 1.973481 -0.737757 -4.456637 0.022689 -2.255320 1.478326 -1.612162 1.900220 0.047287 -0.819369 1.195909 1.969704 0.603550 3.077832 2.579371
wb_dma_de/always_23/block_1/case_1/block_11 2.423268 2.939977 -0.248350 -0.639404 -0.686688 3.705374 -0.153674 -4.796877 -1.010234 -1.486697 1.945488 -0.443035 0.210475 0.596068 -1.245063 1.244542 1.690022 1.670078 2.999401 0.961384
wb_dma_rf/inst_u22 3.616918 1.460803 -0.858859 -3.722093 -0.274600 -0.069654 -0.681602 1.444957 0.395846 -2.081553 0.355938 3.049078 -0.723848 1.793714 -0.099197 -0.649608 1.547087 0.357279 2.081901 -1.970792
wb_dma_rf/inst_u23 3.800265 1.440257 -0.777936 -3.652839 -0.177984 0.141338 -0.670122 1.278091 0.476489 -1.993545 0.415030 3.250260 -0.729225 1.621217 -0.122124 -0.556071 1.668075 0.418423 2.285926 -2.201194
wb_dma_rf/inst_u20 3.611041 1.478320 -0.809815 -3.691422 -0.237524 0.012481 -0.697562 1.240359 0.483906 -2.058187 0.472191 3.168166 -0.747331 1.585005 -0.093069 -0.624546 1.488937 0.426877 2.199301 -1.984384
wb_dma_de/assign_86_de_ack 2.035890 4.441236 -0.299075 -2.083428 -1.171251 1.452148 -0.137799 -5.447746 -0.475159 -0.529828 -0.152654 0.121280 0.026821 -0.678573 -1.996140 1.175003 0.999664 1.081256 2.029731 2.174688
wb_dma_rf/inst_u28 3.528875 1.405308 -0.797724 -3.792462 -0.354053 -0.086238 -0.642643 1.463865 0.402293 -2.042138 0.388243 3.007482 -0.773370 1.850741 -0.135313 -0.677361 1.549754 0.373420 2.067893 -1.981982
wb_dma_rf/inst_u29 3.451148 1.389595 -0.947009 -3.701463 -0.171288 -0.197986 -0.700204 1.465349 0.324657 -1.972154 0.253345 3.146854 -0.628104 1.449576 -0.043304 -0.792137 1.388955 0.356547 1.972754 -1.867988
wb_dma_ch_sel/always_1/stmt_1 1.798116 4.291087 -0.255385 -1.949330 -1.231434 1.471640 -0.066061 -5.529535 -0.425682 -0.677651 0.134742 -0.089731 0.027866 -0.582563 -1.901829 1.184945 0.982236 1.117433 1.962263 2.264724
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.786135 0.287934 -0.382102 3.321655 2.068481 1.399112 -1.524512 -1.342396 -1.373780 1.511230 -1.558615 -2.787343 0.323096 -2.561104 0.587734 0.489049 -2.995008 -1.123599 -1.071117 3.191737
wb_dma_ch_sel/assign_142_req_p0/expr_1 3.404357 2.035076 0.562864 -1.108301 -1.510265 -0.585210 -0.984760 1.544533 -0.851229 -1.165452 -0.990983 -0.962681 0.507992 2.242627 -0.884425 0.777415 2.401530 -2.543445 -0.064193 -0.165911
wb_dma_rf/inst_check_wb_dma_rf -1.283846 0.864585 -0.469090 0.645602 -0.200914 -1.848812 -0.863722 -2.154060 0.382155 -1.916549 -0.233336 -1.515752 0.172898 -4.836951 1.201965 -0.549636 0.147790 -0.746245 -3.584110 1.993529
wb_dma_rf/reg_wb_rf_dout -6.357833 0.480084 1.518817 -1.940267 0.257917 -6.657325 0.956830 0.029643 -0.560059 1.344246 -5.167947 -1.832795 -1.923964 -4.870439 2.564723 -3.333567 -2.797552 -1.647539 -3.851860 5.518320
wb_dma/input_dma_req_i 1.997646 4.541733 -0.290176 -2.115608 -1.363539 1.401990 -0.167502 -5.603652 -0.487899 -0.664295 0.052245 0.020674 0.037223 -0.491710 -2.034790 1.210833 1.055747 1.084393 2.081784 2.345411
wb_dma_de/input_am1 1.458196 -1.465515 -0.522166 -0.805463 -0.580679 -0.141235 -0.465842 -0.581890 1.911940 -0.000887 -1.019470 0.123697 1.657336 -0.128350 1.016546 2.988810 1.051917 1.266112 0.072018 -0.645319
wb_dma_de/input_am0 0.201899 -1.165461 -1.109767 -0.699776 -0.126969 -0.277585 -2.181395 1.738890 0.107230 1.487435 0.027994 0.580693 -0.336277 2.875415 -0.602885 0.317999 -1.684526 -1.286757 -0.280634 -1.566660
wb_dma_ch_sel/reg_next_start 1.662678 1.225644 -1.133629 -0.298678 0.506728 -2.293460 -3.392443 -1.386639 1.430143 -0.381787 -2.058615 0.372552 2.494923 -1.888360 1.702527 2.864218 -1.638166 -0.428540 1.990934 3.594074
wb_dma_ch_sel/input_ch4_csr -2.664802 -0.181883 -2.410150 -0.235687 -2.422674 -0.348600 -0.469516 -0.599691 -3.954758 1.360903 -2.467910 -0.907584 1.329682 -2.336552 -0.394051 -1.104295 0.465306 0.360340 -3.925515 2.023140
wb_dma/wire_mast0_dout -2.880304 2.740823 -1.376516 0.430634 -1.544281 -1.286417 0.600608 -1.627262 -4.003263 0.327562 -2.847011 -0.265995 -1.090285 -2.455935 -0.498693 -1.575225 -0.390043 0.887197 -3.988926 3.288005
wb_dma_ch_sel/assign_107_valid 4.145626 1.841388 0.163201 -2.719913 -0.933376 1.068222 -1.602612 1.105580 -0.403023 0.097770 -2.149707 -0.333833 -1.078847 2.360702 -0.763166 1.257978 1.548809 -1.692818 0.632889 -0.993155
wb_dma/wire_next_ch 3.443080 1.904124 -1.603110 -2.662460 0.198731 -0.903011 -2.380409 -1.676158 1.428215 0.158464 -3.510624 1.129621 0.731968 -1.864505 0.510122 2.657888 -0.867932 0.255913 0.286603 1.596234
wb_dma_rf/wire_ch2_txsz 2.428806 1.869589 -0.265107 0.743765 1.219475 3.670445 -0.056096 -3.550665 -1.257287 -0.019028 0.782551 0.427861 1.238420 -2.100078 -0.501237 0.133163 1.573593 1.006842 2.556404 0.681327
wb_dma_ch_rf/wire_ch_am0 0.324062 -1.069211 -1.103923 -0.674264 -0.039162 -0.271678 -2.141547 1.765387 0.029997 1.459666 -0.022383 0.652071 -0.276692 2.809304 -0.643939 0.294459 -1.611854 -1.345765 -0.240124 -1.561780
wb_dma_ch_rf/wire_ch_am1 0.256257 -1.126773 -0.926392 -0.309287 -0.860910 -1.178995 -0.146057 -1.191530 1.139060 -1.273210 -1.691619 -0.072255 0.818513 -2.225764 1.936792 2.590738 0.565299 1.903979 -2.339445 0.259843
wb_dma/wire_ch6_csr -2.552727 -0.048420 -2.434848 -0.309720 -2.413519 -0.202270 -0.462070 -0.602774 -4.052760 1.147772 -2.400273 -1.021382 1.253809 -2.315289 -0.482399 -1.039535 0.573606 0.296215 -4.099247 1.740275
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.213435 0.531319 -0.132966 -1.272268 0.642886 0.284018 -0.799906 -1.484328 1.488813 -0.884015 1.890378 3.234249 -0.952089 -1.851737 0.276588 -0.908590 -0.437368 0.367816 1.893686 -0.563717
wb_dma_de/input_csr 3.399255 -1.025629 -1.858237 -6.043801 -0.481267 2.906041 -0.581259 3.572116 -2.076862 3.225396 -3.653973 4.869412 -1.165601 4.138691 0.078668 -3.060889 -0.474589 2.740996 2.859134 0.784198
wb_dma_de/reg_read 2.768573 0.678911 -1.222020 0.834059 3.486563 1.390643 -2.006594 1.087444 -1.222181 0.781669 -2.052270 1.332046 0.741176 -3.555511 1.159543 -1.363257 -1.382524 -1.257237 0.753120 0.865735
wb_dma/input_wb1_cyc_i -1.916598 0.008109 -0.930841 0.796227 -1.893812 0.079899 -0.293361 0.248482 -2.325276 0.418156 -1.498633 -0.536575 -0.606812 -4.276428 -0.396687 -1.746178 -0.412044 0.505878 -2.326622 0.559831
wb_dma_ch_rf/wire_ch_adr0_we -3.266761 -0.720105 -1.513674 -5.887952 -3.764018 -0.151359 -0.192442 0.410805 -1.371785 0.404771 -1.990723 -2.088760 -2.141988 1.742071 -0.500283 -1.223470 0.612190 0.904174 -3.724088 -0.378193
wb_dma_ch_sel/assign_140_req_p0 3.268440 2.068071 0.580241 -1.074211 -1.535160 -0.647291 -1.078773 1.413920 -0.859973 -1.079700 -0.975678 -1.019459 0.390277 2.214578 -0.871889 0.816731 2.247936 -2.650280 -0.160455 -0.067828
wb_dma_rf/wire_ch3_txsz 2.683234 1.341839 0.570113 -1.342809 -0.347064 1.987109 -0.129509 -2.091424 0.409213 -0.085962 0.872488 1.572897 -0.243660 -0.400823 -0.784909 0.422340 2.103593 0.153599 2.086618 -1.146604
wb_dma_rf/input_wb_rf_din -3.014670 1.023734 -0.121044 -2.731046 -4.099271 -4.094166 -2.866185 0.672898 -3.806960 0.322877 -0.602955 -4.426914 2.438457 2.946795 -0.596878 -4.910197 0.162867 -4.945504 -0.213525 8.222029
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.474183 -0.726575 -1.525818 -5.851277 -3.694006 -0.221706 -0.171633 0.375356 -1.397596 0.473980 -2.117180 -2.109622 -2.196177 1.550623 -0.472017 -1.192871 0.469967 0.917912 -3.902634 -0.348340
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.364890 0.192272 0.445171 1.484992 -0.608875 -1.769119 0.508280 0.835612 -0.373788 -1.546524 1.328696 -0.659162 1.658530 0.457798 -0.032896 -0.486021 0.919586 -0.987893 -0.453999 0.927743
wb_dma_pri_enc_sub/reg_pri_out_d1 1.448624 0.597970 -0.041277 -1.285093 0.723290 0.408289 -0.816599 -1.599527 1.615325 -0.923881 2.030306 3.436725 -0.996132 -1.855307 0.279106 -0.858338 -0.355234 0.401034 2.096015 -0.685540
wb_dma_ch_rf/always_19/if_1/block_1 -0.920183 -0.378341 0.345935 1.150844 0.389672 -0.535559 -1.557961 0.276575 0.224071 1.477415 -1.605481 -1.819807 -1.039358 -0.870100 0.338743 0.614340 -2.530653 -1.958795 -1.816030 1.522206
wb_dma_ch_rf/always_2 -0.081334 1.586451 1.660976 -1.045241 -0.991556 0.197946 1.979326 -3.351215 1.111206 2.669465 0.162127 2.982780 -0.845740 -2.507224 -2.657588 -0.124040 2.165522 -0.095488 0.747927 -2.232060
wb_dma_ch_rf/always_1 -0.770886 0.676849 0.360776 -0.185169 -1.535035 -0.386493 -1.586003 -0.844585 0.459349 -0.132280 -0.344970 -2.833176 -2.147945 2.268780 -0.404131 1.802425 -2.371840 -1.161267 -1.248377 1.750199
wb_dma_de/input_mast0_drdy 0.167399 2.580865 -3.261923 2.120205 0.601420 1.774548 -3.213112 -4.267140 -5.614161 0.917136 0.184865 -0.139501 1.301471 -1.215182 -1.000466 -0.096290 -0.243432 -0.762667 0.815812 0.990561
wb_dma_ch_rf/always_6 -4.417998 1.116669 -2.942631 -1.299348 -0.841001 -2.789113 0.587254 -0.325627 -2.127875 3.263939 -1.516283 1.810510 3.839650 -0.679989 -2.685794 -0.616399 -0.520195 1.185842 0.034294 -0.435598
wb_dma_ch_rf/always_5 -2.234679 0.015484 -1.086612 0.654400 -0.643118 -0.111712 -0.086613 -1.371212 -1.678290 -0.011109 -0.287637 -1.644763 0.094579 -1.871109 -0.187056 -0.739653 0.163183 -0.360205 -2.551523 0.348620
wb_dma_ch_rf/always_4 -4.342170 0.626064 -0.723478 1.549352 -1.691662 0.312670 -0.512221 -3.033716 -3.815797 2.425944 -1.556798 -0.542036 -1.436841 -4.585980 -0.373198 -1.902166 -0.040448 -0.681675 -3.610106 1.643969
wb_dma_ch_rf/always_9 3.540558 1.474444 -0.847390 -3.756607 -0.333397 -0.026479 -0.610369 1.326409 0.368687 -2.014241 0.333263 3.104107 -0.720814 1.691555 -0.162263 -0.624798 1.650125 0.462503 2.047191 -2.142322
wb_dma_ch_rf/always_8 -2.079736 2.810713 -0.381203 -1.145284 1.509137 -3.060340 0.199031 1.094819 1.830912 0.778628 -2.979315 -2.481441 -1.144760 -2.829699 -2.308084 -0.300647 -4.417684 -2.839524 -3.687939 0.334296
assert_wb_dma_rf/input_wb_rf_dout -1.315466 0.904488 -0.487754 0.843457 -0.098502 -1.712661 -0.748655 -2.278307 0.298657 -1.872585 -0.273266 -1.371890 0.045525 -5.140160 1.238865 -0.555996 0.090214 -0.634373 -3.792360 1.830496
wb_dma/wire_wb1_addr_o 0.184060 -1.207627 -0.805527 0.135468 0.790101 1.254865 1.256380 2.620962 -0.453247 -0.302091 -0.080059 0.419900 1.325778 0.814990 0.354905 -1.477466 -0.603127 1.899420 0.907528 0.731444
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.214358 0.571483 -0.160427 -1.366712 0.532419 0.248996 -0.808221 -1.521228 1.440618 -0.867926 1.858962 3.230308 -0.889872 -1.873857 0.263318 -0.946395 -0.352313 0.400636 1.871912 -0.508096
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.632081 0.994520 -0.685821 -2.554815 -0.974262 -0.168669 0.125023 2.824782 -1.074189 -1.187571 -1.450689 -0.065040 0.218047 3.691430 -0.418181 0.300633 2.176847 0.066694 0.381065 -1.577422
wb_dma_wb_slv/always_5/stmt_1/expr_1 3.271796 1.657700 1.267054 -0.503457 -1.484186 -1.791310 -0.056504 3.579846 0.154221 -4.183414 2.073549 -1.560900 1.166864 6.462988 -0.331803 0.042854 1.852861 -1.923650 1.888079 1.233999
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.575911 -0.594215 -3.415031 -3.549459 -0.307700 -2.753015 0.629349 -1.466625 -1.028874 -1.944983 -1.278179 -3.697961 2.491904 -3.238572 0.039359 -2.534889 1.069287 -0.277729 -5.127590 0.187308
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.895830 0.890810 0.596214 -0.320158 -0.473448 -3.446910 -0.651618 4.149078 1.168631 -5.033210 3.232411 0.092358 0.518647 5.110860 0.726795 -1.238379 -0.640372 -1.681081 1.738516 1.692451
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.218357 0.419714 0.685944 0.594123 1.071107 1.826217 0.547188 -0.283734 0.314310 0.324799 0.050997 0.856262 -0.227988 -0.459265 -0.322946 0.853109 1.488607 0.095455 1.171567 -2.294226
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.235015 -0.776738 -0.688898 0.016386 1.030676 -1.596377 -0.609631 0.641209 1.115198 -0.851972 1.088071 1.811315 -0.704488 -1.380744 1.017346 -1.283477 -2.404361 0.244893 -0.059575 0.433116
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.827763 1.182619 0.318359 -1.452808 -0.969079 2.388821 0.692481 -1.939565 -0.831017 -1.542180 1.389056 0.414508 -1.361575 -1.972287 -0.574701 -1.094001 2.505270 0.451818 -0.274010 -1.554146
wb_dma_wb_slv/reg_slv_dout -3.039427 0.912522 -0.064950 -2.674472 -3.897772 -3.874211 -2.086536 0.579309 -3.948622 -0.155892 0.287667 -3.090780 2.251274 3.125501 -0.365857 -5.497718 0.666408 -3.817871 0.688210 7.612897
wb_dma_ch_pri_enc/always_2 1.282058 0.528303 -0.109597 -1.284509 0.676172 0.292256 -0.783009 -1.508170 1.543622 -0.919721 1.916776 3.321578 -0.936151 -1.848994 0.268343 -0.900331 -0.389915 0.370744 1.938675 -0.578123
wb_dma_ch_pri_enc/always_4 1.166288 0.478669 -0.132779 -1.302859 0.570553 0.246488 -0.762964 -1.454433 1.468497 -0.872270 1.916552 3.190443 -0.949792 -1.751116 0.277811 -0.890653 -0.388111 0.373946 1.836310 -0.540755
wb_dma/inst_u3 -4.700423 1.570702 -2.042060 0.792267 -1.420985 -2.764268 0.324945 -0.623719 -3.929706 0.236529 -2.037097 -0.152876 -0.005758 -4.178192 -0.305441 -3.056303 -0.462285 0.581928 -4.019514 1.974933
wb_dma_wb_slv/always_1/stmt_1 -4.200466 0.232698 -0.374128 -4.342671 -1.569816 -5.076323 -0.561306 2.225558 0.613687 -0.739872 -1.353310 -0.732773 0.501061 -1.210395 1.256849 -5.328807 -2.933091 -1.175398 -2.085550 7.241343
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.557766 0.180470 -1.171192 -0.786027 -0.782080 -0.820126 1.933100 5.427483 -2.085350 -2.721736 -0.395041 -0.364832 3.016276 3.932819 -0.255371 -1.767386 2.040889 1.055918 0.359028 0.382629
wb_dma_rf/wire_ch0_am0 0.245755 -1.107521 -1.097587 -0.700958 -0.070935 -0.254414 -2.094105 1.729409 0.079671 1.490558 -0.054393 0.655897 -0.270633 2.735927 -0.627279 0.274908 -1.544162 -1.261362 -0.269003 -1.597916
wb_dma_rf/wire_ch0_am1 0.223901 -1.190377 -0.899906 -0.438245 -0.879420 -1.241407 -0.104342 -1.166465 1.334702 -1.383604 -1.655508 -0.135353 0.772897 -2.263891 1.957710 2.678876 0.592235 1.915994 -2.418952 0.197233
wb_dma_wb_mast/wire_mast_drdy 2.310013 2.995392 -2.973552 0.963711 0.831953 1.718699 -1.645664 -2.257282 -5.379832 -1.349379 1.546687 1.539761 2.203880 1.048228 -0.863877 -0.992523 2.168892 0.400818 2.991408 -0.482055
wb_dma_wb_if/wire_mast_pt_out -2.000355 2.742695 -0.992072 1.283089 1.525178 -1.578560 0.467262 -0.857086 -2.312989 -0.687330 -1.141942 0.339092 -0.286978 -1.918136 -0.146524 -0.896701 -0.752778 -0.338203 -2.417863 0.758798
wb_dma_ch_sel/assign_95_valid/expr_1 1.302277 -2.330510 -3.786438 -2.305041 -1.550628 0.485965 -3.926804 0.603794 -3.561960 1.460180 -1.856304 -1.441692 5.312315 3.320256 1.646784 -0.195419 1.644532 0.034405 0.859784 3.852838
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.100066 0.495141 -0.166422 -1.310453 0.598794 0.208257 -0.834711 -1.485375 1.500630 -0.903786 1.952916 3.287550 -0.933513 -1.891435 0.295200 -0.946251 -0.526558 0.407250 1.817422 -0.482443
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.352119 0.553630 -0.093881 -1.322396 0.654323 0.318247 -0.807901 -1.551921 1.602826 -0.914440 1.951516 3.366647 -0.977918 -1.874159 0.239583 -0.830041 -0.406369 0.405699 1.992803 -0.646393
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.401122 0.585211 -0.089578 -1.313601 0.707056 0.341781 -0.827385 -1.466033 1.543851 -0.921972 1.901317 3.340821 -0.925800 -1.880520 0.278963 -0.848878 -0.396135 0.354600 2.011905 -0.623441
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.630249 0.385896 0.351580 -1.427919 -1.410179 0.534572 3.896806 3.275232 -1.447019 -2.986024 1.906944 0.039798 2.493124 0.617710 -1.303872 -3.249861 5.239955 0.666601 0.058597 -2.092398
wb_dma/constraint_slv0_din -0.928789 2.124546 1.128088 -0.198466 -0.956256 -4.001426 -0.987254 -1.003012 1.032848 -1.304789 -0.897665 -0.602273 -1.441773 -1.083282 0.327980 0.424904 -1.524298 -1.963638 -0.625427 2.312842
wb_dma_de/always_4/if_1/if_1 2.719104 0.028595 -0.385029 -1.171278 2.002091 -0.518761 -2.147735 2.734623 0.579026 0.758625 -2.020512 2.492574 -0.869440 -1.961442 0.973396 -1.150313 -1.101418 -2.165435 0.102687 -0.881636
wb_dma_rf/always_2 0.338423 3.620117 0.840540 -2.013560 -1.557770 -4.157114 -1.814027 -0.986174 0.825851 -0.447485 -2.520836 1.845093 -4.732852 -0.911288 -0.597829 0.460168 -2.906701 -2.215798 -1.253143 1.189828
wb_dma_rf/inst_u24 3.593149 1.365792 -0.774528 -3.690797 -0.256561 -0.040143 -0.664085 1.568292 0.423840 -2.086294 0.366996 3.006276 -0.701426 1.883309 -0.055033 -0.679254 1.523727 0.343187 2.099536 -1.929269
wb_dma_rf/always_1 -6.668499 0.510603 1.682928 -2.064300 0.066712 -6.833261 0.967205 -0.022203 -0.679624 1.691687 -5.168184 -1.793992 -1.956572 -4.637986 2.452791 -3.549333 -2.768828 -1.797314 -3.615854 5.756986
wb_dma_ch_sel/always_38 1.396587 1.380836 -0.547034 1.014096 0.019851 -3.964257 -2.923352 -0.502582 1.356164 -1.608055 -0.954139 0.084774 3.645376 -1.723893 1.640463 2.492300 -0.905832 -1.433095 1.469344 4.038450
wb_dma_ch_sel/always_39 5.002689 0.380887 0.099844 -0.673690 2.063866 1.618625 0.703771 3.932717 -0.929732 0.545063 -2.589296 1.849829 0.993813 0.447848 0.031301 -0.021655 3.511441 -0.680895 1.229511 -4.163702
wb_dma_ch_sel/always_37 -2.020650 0.429379 -1.489296 -5.486651 -0.093808 -1.029795 1.187830 1.220691 2.512934 1.530292 -3.629614 -1.278100 -0.226762 -1.857930 -1.633511 -0.781590 -2.136485 0.727283 -2.896482 -0.127909
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.518545 0.932422 -0.674986 -2.537125 -0.929630 -0.256408 0.128491 2.865407 -1.012087 -1.142979 -1.501527 -0.009243 0.199017 3.562953 -0.373034 0.262099 2.100649 0.011996 0.314958 -1.577070
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.030184 -3.413381 -1.389890 -3.778930 1.883330 0.280370 -0.165290 4.393811 1.492083 3.977380 -4.717529 2.166888 2.490185 -1.533375 1.168733 -1.131870 -0.177778 0.707805 0.564444 -1.095443
wb_dma_ch_sel/assign_10_pri3 2.272393 0.449702 0.704940 0.551829 1.083916 1.874949 0.591204 -0.306523 0.294437 0.312848 0.023573 0.874553 -0.204774 -0.484804 -0.331535 0.858438 1.534612 0.113286 1.186975 -2.343107
wb_dma_rf/inst_u21 3.690142 1.501232 -0.786929 -3.740315 -0.284919 0.074808 -0.666258 1.224206 0.507528 -2.070991 0.418994 3.193173 -0.741151 1.619584 -0.143343 -0.581448 1.596407 0.400972 2.199709 -2.051551
wb_dma_rf/wire_ch3_adr0 -3.532431 1.525755 -0.854692 -0.315215 -0.113486 -0.779884 2.247969 -0.540638 -0.963731 -2.023322 -0.454785 -1.222519 -1.402076 -4.040329 -0.897922 -0.938686 -0.028453 1.014527 -3.803286 -2.342145
wb_dma_ch_rf/input_dma_busy -1.989231 2.711522 -0.376503 -1.159949 1.388908 -2.982436 0.249310 1.155582 1.782075 0.646877 -3.001130 -2.602031 -1.123083 -2.826199 -2.274760 -0.327267 -4.227847 -2.764812 -3.841674 0.339315
wb_dma_ch_sel/assign_134_req_p0 0.041953 0.084123 0.859671 -0.310131 -1.129095 0.278855 2.536762 3.331140 -1.038612 -1.793563 0.807284 -1.642700 1.555731 0.042508 -1.134907 -2.463934 3.178205 -1.037992 -1.306983 -0.829023
wb_dma/wire_wb0m_data_o -4.697317 -1.738162 -0.289081 0.192356 2.434984 -2.477827 3.451453 3.861951 -0.698328 0.909257 -1.198043 -1.402809 1.004462 1.298340 -0.213058 -2.366994 -3.495034 0.962493 -0.494271 0.523712
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.568118 0.912494 -0.664768 -2.529054 -0.924117 -0.202938 0.118595 2.863007 -1.021303 -1.224887 -1.468243 -0.113188 0.214070 3.712333 -0.397626 0.342663 2.119886 0.075997 0.381838 -1.524361
wb_dma_ch_rf/always_6/if_1 -4.446828 1.052148 -2.838778 -1.130647 -0.902310 -2.805342 0.743797 -0.069831 -2.063222 3.369520 -1.532110 2.039557 3.677440 -0.563811 -2.750880 -0.585513 -0.630057 1.228259 0.067781 -0.586046
wb_dma -4.384138 1.845109 -2.075396 1.123171 -2.056676 -2.254597 0.168379 -0.184461 -4.286985 0.222427 -2.567422 -1.037620 -0.114080 -4.600850 -0.843555 -2.765518 -0.987406 -0.133479 -5.396992 2.775169
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.187875 -0.160929 -0.048845 1.422647 3.553488 0.499683 -0.444775 0.931084 0.140852 1.805071 -1.037319 1.323215 1.698089 -4.656163 0.448171 -1.780012 -0.084668 -1.835447 0.754225 -0.423335
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.064611 -0.400942 0.316136 1.252180 0.446971 -0.571291 -1.670037 0.313944 0.140317 1.613648 -1.747532 -1.967789 -1.095570 -0.999135 0.347844 0.599609 -2.746413 -2.026587 -1.990193 1.639410
assert_wb_dma_rf/input_wb_rf_adr -1.179404 0.811399 -0.410312 0.687901 -0.206303 -1.740541 -0.886816 -2.129594 0.410787 -1.889985 -0.233501 -1.482942 0.164344 -4.663874 1.263732 -0.411061 0.142055 -0.656699 -3.520280 1.937680
wb_dma_ch_rf/always_6/if_1/if_1 -4.548297 0.971155 -2.870902 -1.114301 -0.891338 -2.826338 0.674945 -0.096781 -2.187226 3.311339 -1.370080 2.090086 3.846812 -0.492441 -2.655482 -0.765621 -0.531999 1.253260 0.154852 -0.427149
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.230749 0.547476 -0.102412 -1.233891 0.666035 0.329361 -0.785126 -1.489944 1.484936 -0.863818 1.827207 3.228505 -0.936465 -1.878214 0.239644 -0.878857 -0.385300 0.383893 1.881748 -0.623555
wb_dma_ch_arb/wire_gnt -0.488743 0.508723 -1.736021 -2.149207 -1.544293 0.250962 4.773409 0.826329 -0.433556 -2.210609 0.252832 2.473215 3.806113 -3.120394 -1.686923 -2.078091 3.581743 4.374552 -0.430160 -1.191506
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.442031 1.450600 -0.858983 -3.718742 -0.322836 -0.073492 -0.634712 1.351751 0.383476 -2.051788 0.319829 2.990021 -0.717148 1.719232 -0.136551 -0.555928 1.519634 0.452776 2.002723 -1.974559
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.947319 0.648500 0.433976 1.574555 -0.490258 -2.165635 -0.859997 -0.718479 -0.401485 1.159622 -0.375386 1.125673 0.046302 -0.746803 0.092351 0.388273 -1.691350 -0.459893 0.854349 1.926522
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 4.958360 0.374718 0.044127 -0.736701 2.012588 1.589440 0.682001 3.804527 -0.923750 0.546013 -2.537428 1.875725 1.041238 0.413954 0.029681 -0.014012 3.529685 -0.665610 1.251213 -4.092837
wb_dma_rf/always_1/case_1/cond -6.395396 0.511876 1.632346 -2.190710 -0.144091 -6.517113 0.900254 -0.157312 -0.796443 1.503947 -5.055144 -1.876729 -2.116608 -4.550761 2.418138 -3.520760 -2.476269 -1.758409 -3.772430 5.611716
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.277261 0.538060 -0.125696 -1.310414 0.605598 0.324977 -0.814013 -1.508237 1.477782 -0.853321 1.868751 3.258284 -0.917236 -1.848683 0.249001 -0.886374 -0.414870 0.377158 1.890131 -0.590775
wb_dma_wb_slv/assign_4/expr_1 -5.703046 1.643763 -1.538251 1.163896 3.541179 -3.344744 3.604371 2.187940 -3.452961 0.225096 -2.376605 -0.787155 1.130242 -0.848820 -0.661877 -2.960358 -3.052335 0.685271 -2.670865 1.002751
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.521748 1.910447 -0.230337 0.684439 1.117245 3.685449 -0.030665 -3.609880 -1.238585 -0.046697 0.842554 0.475415 1.220822 -2.042404 -0.563900 0.187043 1.634222 0.964677 2.623687 0.623837
wb_dma_de/always_3/if_1/stmt_1 -0.439630 0.228196 0.446870 1.458565 -0.584259 -1.778751 0.507981 0.741381 -0.373303 -1.498129 1.244824 -0.624637 1.623653 0.285739 -0.030776 -0.510617 0.850625 -0.951928 -0.482168 0.976743
wb_dma_ch_sel/assign_104_valid 4.106191 1.791559 0.148651 -2.639351 -0.825678 1.159274 -1.497110 1.026980 -0.454559 0.218941 -2.145116 -0.197179 -1.026974 2.123194 -0.799096 1.233341 1.622516 -1.593950 0.616800 -1.164121
wb_dma_ch_rf/always_9/stmt_1 3.603223 1.539968 -0.839175 -3.751273 -0.333767 0.063251 -0.666688 1.191446 0.387746 -2.013299 0.374615 3.090541 -0.753555 1.684725 -0.181756 -0.532544 1.631176 0.448233 2.120736 -2.070005
wb_dma_wb_if/input_mast_adr -0.321290 -0.913484 -0.451926 1.534860 0.269870 -0.528940 1.696362 3.261173 -0.859822 -1.743172 1.076429 -0.215794 2.852240 0.959912 0.277065 -2.001546 0.176455 0.913314 0.357236 1.700000
assert_wb_dma_ch_arb/input_req 2.752647 -0.085137 -0.670850 -1.251429 1.014233 -0.265415 0.122123 4.225879 -1.280726 0.278025 -2.702815 1.006912 1.284580 0.866732 0.397867 -0.901067 2.092305 -0.745957 0.052726 -1.894995
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.854949 1.250700 0.324039 -1.456473 -0.919078 2.302038 0.544111 -1.866960 -0.880171 -1.479331 1.283203 0.406268 -1.381971 -1.905431 -0.533794 -1.046077 2.375281 0.295892 -0.207536 -1.390258
wb_dma_wb_if/input_wbm_data_i -3.094807 1.038502 -0.178397 -2.599166 -3.889524 -3.764462 -2.029961 0.379690 -4.094031 -0.420473 0.603557 -3.243818 2.399699 3.236487 -0.379858 -5.571882 0.734297 -3.636161 0.850617 7.869546
wb_dma_de/wire_tsz_cnt_is_0_d 0.851244 -0.182884 0.037613 1.529690 3.484515 0.450984 -0.340694 0.694111 0.142550 1.893701 -0.964348 1.152737 1.723541 -4.817352 0.391484 -1.761982 -0.143400 -1.899205 0.594679 -0.289514
wb_dma/wire_dma_err 3.470077 1.396098 -0.839758 -3.656742 -0.271350 0.006988 -0.615464 1.353332 0.367260 -1.966931 0.307183 3.123716 -0.739633 1.564845 -0.095837 -0.637113 1.560288 0.446790 1.992247 -2.058138
wb_dma_ch_sel_checker/input_ch_sel_r 0.458754 0.925448 -0.089445 -1.954669 -1.430399 0.123543 -0.752022 -1.930438 0.213917 -0.413616 0.907366 0.772749 -0.072036 0.050805 -0.446155 -0.450906 0.600055 0.043831 1.033771 1.207209
wb_dma_ch_sel/assign_119_valid 4.168964 1.841416 0.223421 -2.534617 -0.810534 1.079181 -1.593611 1.159767 -0.400852 0.187403 -2.219413 -0.328523 -1.099788 2.332515 -0.766202 1.258648 1.490268 -1.809648 0.588980 -0.972387
wb_dma_inc30r/input_in -3.644342 -1.687754 -0.965792 -2.327149 -3.236444 -0.063856 3.138047 -1.854545 0.977244 -0.828356 0.454940 -2.142645 3.519153 -3.914416 -0.921047 0.113246 4.399783 2.550254 -3.283715 -1.275617
wb_dma_ch_pri_enc/inst_u15 1.381443 0.590228 -0.104491 -1.417650 0.594278 0.348137 -0.799252 -1.486845 1.495546 -0.881007 1.904919 3.322852 -0.911987 -1.785656 0.237588 -0.911262 -0.282803 0.363355 1.975017 -0.636524
wb_dma_ch_pri_enc/inst_u14 1.283554 0.512802 -0.149586 -1.319141 0.626605 0.257904 -0.795521 -1.396436 1.508824 -0.920347 1.877257 3.327205 -0.921389 -1.876797 0.260797 -0.933489 -0.424133 0.388533 1.871614 -0.618750
wb_dma_ch_pri_enc/inst_u17 1.305863 0.485357 -0.150215 -1.400353 0.586425 0.238504 -0.807024 -1.347568 1.508929 -0.936615 1.875310 3.312479 -0.900760 -1.814063 0.265819 -0.965717 -0.376177 0.361189 1.916970 -0.599216
wb_dma_de/wire_dma_err 3.515291 1.449789 -0.863495 -3.680631 -0.231385 -0.051311 -0.662855 1.401504 0.425239 -2.074416 0.350157 3.144346 -0.719133 1.581259 -0.109628 -0.666367 1.455172 0.424533 2.066941 -1.998198
wb_dma_ch_pri_enc/inst_u11 1.218042 0.496365 -0.115937 -1.249153 0.679180 0.257124 -0.795676 -1.443760 1.527874 -0.914981 1.923390 3.293629 -0.945490 -1.884002 0.283847 -0.928954 -0.470522 0.382464 1.870586 -0.585009
wb_dma_ch_pri_enc/inst_u10 1.210502 0.614523 -0.150124 -1.368323 0.552141 0.330428 -0.801952 -1.654836 1.468431 -0.850023 1.886542 3.253230 -0.910075 -1.872215 0.208014 -0.858881 -0.313933 0.374931 1.871916 -0.523877
wb_dma_ch_pri_enc/inst_u13 1.346719 0.591925 -0.119229 -1.327616 0.611548 0.361935 -0.769614 -1.507467 1.465171 -0.846800 1.870080 3.242584 -0.894322 -1.825766 0.249199 -0.827215 -0.303095 0.344373 1.908992 -0.649007
wb_dma_ch_pri_enc/inst_u12 1.341452 0.524626 -0.130049 -1.312448 0.658489 0.351821 -0.768543 -1.461097 1.516279 -0.891757 1.870991 3.313136 -0.939303 -1.841328 0.234470 -0.861066 -0.328697 0.396609 1.935540 -0.728536
wb_dma_ch_pri_enc/inst_u19 1.302927 0.537965 -0.087889 -1.233906 0.681794 0.358244 -0.786656 -1.496969 1.536577 -0.835448 1.890176 3.244552 -0.928313 -1.813943 0.276276 -0.823482 -0.382408 0.340727 1.944180 -0.651322
wb_dma_ch_pri_enc/inst_u18 1.387057 0.569445 -0.094701 -1.336287 0.657626 0.313863 -0.826824 -1.469829 1.598855 -0.928573 1.953165 3.444070 -0.980932 -1.861670 0.268775 -0.927623 -0.367521 0.384486 2.037542 -0.669184
wb_dma_ch_sel/assign_110_valid 3.958725 1.870973 0.231924 -2.620024 -0.934590 1.085083 -1.575300 0.939189 -0.358398 0.105759 -2.005607 -0.373215 -1.152883 2.324800 -0.818342 1.260935 1.492265 -1.641209 0.601549 -0.978934
wb_dma_rf/inst_u30 3.651039 1.369577 -0.807944 -3.740033 -0.202724 -0.077794 -0.666123 1.526682 0.471348 -2.094095 0.378212 3.205628 -0.726064 1.745510 -0.071061 -0.676614 1.523731 0.373864 2.138779 -2.082938
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 3.136016 2.947645 0.496624 -3.686901 -1.960380 0.438647 -0.826977 -3.140715 1.738989 -2.349962 1.679282 -0.272335 0.410902 1.637172 -1.090636 1.442317 2.596896 -0.225635 2.805450 0.634345
wb_dma_ch_pri_enc/wire_pri6_out 1.321944 0.543627 -0.107404 -1.176893 0.729130 0.320998 -0.731190 -1.402012 1.515642 -0.873609 1.814915 3.240467 -0.944870 -1.856101 0.271864 -0.822558 -0.362112 0.349604 1.898316 -0.701307
wb_dma_rf/assign_6_csr_we 2.314800 3.147362 0.551790 -3.599246 -1.080824 -2.394411 -1.443540 -0.249336 1.444113 -1.312946 -2.457360 0.895168 -5.183818 -0.028811 -0.685825 0.314827 -1.852253 -2.162891 -2.009151 -0.461152
wb_dma_de/assign_82_rd_ack 2.753034 0.618993 -1.203350 0.764506 3.477848 1.277608 -2.138405 1.221258 -1.156697 0.836039 -2.115626 1.415927 0.635665 -3.543136 1.187930 -1.418372 -1.500470 -1.410936 0.728731 0.880385
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.716329 2.541059 0.584578 -1.779192 -1.240392 1.302501 0.492055 -3.423264 -0.150764 1.642810 -0.794948 3.220345 -2.216392 -1.169218 -2.022199 0.536574 0.978314 0.709260 0.891331 -1.332619
wb_dma_ch_sel/assign_96_valid 0.845150 -1.774465 -2.895892 -3.565133 -3.309251 -1.554695 -3.266361 0.624539 -2.503876 2.818431 -2.905854 0.952673 2.899767 3.723356 0.540654 0.254600 1.287364 -0.166594 -0.268988 2.471104
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.265723 0.527892 -0.134943 -1.312185 0.631578 0.270613 -0.775950 -1.462639 1.497352 -0.853708 1.874347 3.229294 -0.906435 -1.824353 0.276449 -0.870687 -0.389840 0.364134 1.869279 -0.556797
wb_dma_de/reg_next_ch 3.476446 1.783393 -1.653341 -2.666123 0.233996 -0.810977 -2.276324 -1.636050 1.485876 0.073694 -3.549770 1.089204 0.911517 -1.934619 0.584540 2.744685 -0.767377 0.380198 0.276007 1.534238
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.351119 -0.781564 -0.662204 0.069612 1.001573 -1.627277 -0.631788 0.658670 1.108777 -0.829135 0.995277 1.712372 -0.662291 -1.417654 0.996441 -1.277593 -2.478127 0.244577 -0.151558 0.450894
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.401926 -0.844368 -0.696241 0.055319 1.061255 -1.705287 -0.637994 0.705952 1.136028 -0.871267 1.092264 1.813679 -0.691298 -1.419957 1.099912 -1.364538 -2.599978 0.260164 -0.185463 0.480361
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.917350 2.516798 0.627644 -1.730860 -1.099822 1.461117 0.524173 -3.319261 -0.075316 1.563653 -0.675292 3.234741 -2.175991 -1.205442 -2.005230 0.534220 1.148731 0.670010 1.051025 -1.457334
wb_dma_ch_rf/assign_24_ch_txsz_dewe 5.126404 0.988145 1.135801 3.252460 4.028204 3.106897 -1.380826 2.498979 -0.787221 0.549546 -1.709823 -1.865421 0.773102 0.432033 0.713923 0.740364 -0.507697 -2.618278 2.070382 0.758078
assert_wb_dma_ch_arb 2.649485 -0.076457 -0.704797 -1.269212 0.972383 -0.240271 0.120529 3.981960 -1.238371 0.346590 -2.615362 1.068492 1.189059 0.703353 0.339617 -0.834321 2.043621 -0.672809 0.020780 -1.943693
wb_dma/wire_csr 0.305798 -0.139730 -0.937976 -1.430335 -0.893003 2.825361 -0.692958 2.124712 -2.968565 2.384413 -3.600810 2.098130 -3.914726 -0.248296 0.204862 -2.976306 -3.823500 1.346019 -1.901084 3.698661
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.181732 -0.757067 -0.611170 0.083198 1.071954 -1.515951 -0.624317 0.574472 1.185252 -0.864647 1.130030 1.844673 -0.725807 -1.419208 1.038815 -1.283018 -2.422777 0.232034 -0.024721 0.407841
wb_dma_wb_if/input_mast_din 0.032551 0.635941 -0.728961 2.085225 1.574666 1.809301 0.093326 -1.565168 -1.577788 0.029017 0.021542 -0.942781 1.353029 -1.698930 0.212732 -0.160191 -0.430882 0.816740 0.632785 1.616855
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.140051 1.001995 -0.046112 -1.317529 -1.915945 0.016603 -0.050261 -1.160606 0.195843 -1.506026 1.172945 -1.141140 -1.007301 2.942625 -0.767777 1.173837 0.040505 0.723815 0.360150 0.393195
wb_dma_ch_rf/reg_sw_pointer_r 1.685665 1.599630 -1.182934 -0.406425 -0.630651 -2.897075 -1.206499 -1.638779 0.921890 -2.275517 -2.367020 0.313975 1.093861 -3.088154 1.456167 2.312340 -0.443919 0.372247 -2.305976 2.584959
wb_dma_ch_sel/assign_142_req_p0 3.508506 2.088425 0.636843 -1.065901 -1.537770 -0.646577 -1.109950 1.553574 -0.811201 -1.274469 -0.832972 -0.991063 0.470828 2.428824 -0.862736 0.806004 2.298508 -2.652948 0.018332 -0.018686
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.674054 0.159123 -1.232064 -0.867639 -0.671553 -0.777966 1.825150 5.476451 -2.023458 -2.673166 -0.503503 -0.255155 2.907279 3.829669 -0.180767 -1.743304 1.997361 1.039668 0.360281 0.367557
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.194020 0.388004 0.671047 0.608773 1.070753 1.850537 0.593487 -0.216957 0.279190 0.350611 0.025439 0.826906 -0.241178 -0.432802 -0.321346 0.891754 1.503389 0.113901 1.121179 -2.317874
wb_dma_rf -4.533036 0.657519 -1.975638 -0.695243 -1.535393 -2.976004 0.216492 -0.509851 -2.634125 1.158903 -2.815717 -2.202055 1.289016 -3.928559 -1.039429 -2.131393 -1.547824 -1.215775 -4.686309 2.749639
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.492974 -1.791643 -0.135544 -0.382880 1.017868 -0.572681 -0.303460 0.935557 0.493148 1.681714 -2.399978 0.525563 -0.693544 -0.492759 1.800591 0.641638 -0.943920 0.578495 -1.061277 -0.102056
wb_dma_de/reg_chunk_cnt 2.990633 0.116750 -0.411367 -1.313431 1.926007 -0.354367 -2.219996 2.612252 0.486224 0.893552 -2.140286 2.499436 -0.828910 -2.004624 0.921284 -1.034766 -0.895726 -2.194986 0.215698 -0.970014
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.773042 -3.196568 -1.447220 -3.866866 1.597740 0.220317 -0.123815 4.072090 1.364256 3.861726 -4.699046 2.076566 2.352990 -1.714205 1.032380 -1.195189 -0.231380 0.788815 0.323553 -0.901465
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.382158 -3.254211 -1.007490 -2.707702 1.153894 -1.100063 0.333452 4.639226 1.075665 3.102569 -3.816320 1.878539 3.543797 -1.513288 1.024665 -1.508730 0.532679 0.072768 -0.099412 -0.430554
wb_dma/input_wb0m_data_i -3.117707 0.997097 -0.033705 -2.549085 -3.861936 -3.831814 -2.143521 0.214955 -4.025737 -0.227858 0.400514 -3.230681 2.242381 2.995917 -0.315498 -5.423741 0.700045 -3.809458 0.778319 7.729415
wb_dma_de/always_15/stmt_1 4.111869 1.442982 -0.488350 0.597633 2.430153 2.827523 -1.445862 0.636491 -2.148053 1.616624 -3.194233 -0.253896 1.222866 -2.172475 0.152132 -0.056916 0.952373 -1.638049 0.856317 0.329329
wb_dma/wire_ch7_csr -2.521118 -0.049174 -2.285633 -0.498857 -2.416587 -0.367736 -0.424767 -0.723726 -3.740806 1.095076 -2.231296 -0.906262 1.164357 -2.272124 -0.487183 -1.035085 0.539816 0.306796 -3.826200 1.793737
wb_dma/input_wb0_ack_i -3.656993 3.612634 -3.407414 1.142737 -0.641682 -2.949007 -0.913504 -3.099610 -5.993792 0.786000 -2.562795 0.801176 0.466113 -3.827741 -0.766908 -2.010452 0.093263 -0.110108 -3.825725 2.144574
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.843404 0.050543 -1.132329 -0.836709 -0.726190 -0.760233 1.857940 5.648370 -1.972354 -2.701395 -0.394506 -0.264004 3.003875 4.106269 -0.151083 -1.632848 2.216839 0.984049 0.472366 0.159329
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.852698 0.079590 -1.237607 -0.859067 -0.535240 -0.669301 1.946050 5.725090 -1.997240 -2.646292 -0.543833 -0.113414 3.074705 3.765119 -0.117008 -1.841648 2.052684 1.090487 0.498784 0.252796
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.935053 0.136749 -1.111096 -0.718091 -0.599018 -0.782684 1.889239 5.774235 -1.971745 -2.891985 -0.332906 -0.320151 3.065864 4.164478 -0.140631 -1.710810 2.096629 0.928132 0.545367 0.342682
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.919707 0.309048 0.873504 -0.652039 0.936002 -0.104707 -0.513891 4.201239 0.345733 -1.334860 -0.153068 0.126410 0.656390 3.622731 0.505094 -0.590175 0.973366 -1.672258 2.109828 -0.110769
wb_dma_ch_sel/assign_125_de_start 1.212177 1.316921 -0.654574 1.025683 -0.019866 -3.949191 -2.870996 -0.599266 1.197874 -1.444497 -1.101726 -0.104004 3.881948 -1.891875 1.616027 2.530872 -0.792549 -1.406139 1.323519 4.116316
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.752244 2.479371 0.600610 -1.658660 -1.136602 1.376977 0.503957 -3.281056 -0.160746 1.567702 -0.730307 3.079709 -2.132968 -1.125764 -1.950169 0.510259 1.054095 0.685024 0.918355 -1.366536
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.218962 -0.808812 -0.649790 0.034617 0.990911 -1.581767 -0.630124 0.675804 1.083006 -0.821445 1.066217 1.755070 -0.672834 -1.364292 1.015458 -1.288016 -2.409020 0.218080 -0.116058 0.425891
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.657786 3.338794 -0.352916 -1.669128 -0.560772 2.052397 -0.683278 -4.553181 0.070703 -2.220585 1.577921 -1.477698 1.888488 -0.035596 -0.838166 1.138754 2.013411 0.656200 3.088224 2.510458
wb_dma_ch_sel/input_dma_busy 2.263776 0.400117 0.739770 0.634410 1.093036 1.890803 0.575631 -0.241676 0.270581 0.325205 0.031687 0.815793 -0.210663 -0.439472 -0.312729 0.896739 1.506214 0.097426 1.154471 -2.357712
wb_dma_inc30r -3.695613 -4.564353 -2.951161 -2.618682 -1.306860 -0.177400 1.736217 2.643882 0.710632 1.229391 -1.555010 -0.690441 3.687025 -1.420222 0.369546 -0.535724 0.882367 3.201487 -3.661016 -1.723608
wb_dma_ch_sel/always_45/case_1 -2.001226 -0.508427 1.587353 2.137748 -0.390387 -2.534988 2.142704 0.416415 0.916223 -0.431547 2.234446 -0.663955 2.805651 -1.173640 -0.784019 -0.970782 2.240150 -1.549433 -0.479067 -0.259958
wb_dma_ch_sel/assign_117_valid 3.902198 1.802187 0.172725 -2.565614 -0.892237 1.139261 -1.580919 0.854198 -0.397374 0.222613 -2.114989 -0.306611 -1.138653 2.066595 -0.775765 1.275481 1.455204 -1.651536 0.521144 -0.998292
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.523222 3.395788 -0.381626 -1.754039 -0.659093 1.899185 -0.758101 -4.586412 -0.036930 -2.262778 1.550156 -1.593479 1.838477 0.030171 -0.855704 1.070112 1.932270 0.662135 2.975904 2.688197
wb_dma/wire_ch3_adr0 -3.396177 1.543191 -0.785278 -0.314805 -0.067229 -0.700732 2.300903 -0.626536 -0.914853 -2.026727 -0.354548 -1.125624 -1.417138 -4.060031 -0.916791 -0.915968 0.066854 1.059280 -3.676431 -2.424425
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.483967 0.234808 0.431731 1.413163 -0.635597 -1.794627 0.460364 0.782786 -0.394287 -1.475437 1.206661 -0.652636 1.577272 0.341999 -0.057933 -0.495618 0.835002 -0.987775 -0.558976 0.989057
wb_dma_de/always_6/if_1/if_1/cond 1.886751 0.228889 -1.088025 1.950139 2.932840 1.157443 -1.352770 2.723375 -2.582354 1.685926 -4.057828 -1.685298 1.578448 -1.686874 0.907245 -0.388203 -0.889747 -1.722808 -1.006163 1.249334
wb_dma/wire_mast1_pt_out -2.199210 2.814103 -1.067905 1.570097 1.582353 -1.525847 0.596378 -0.934230 -2.514070 -0.711767 -1.033265 0.362225 -0.227048 -2.017678 -0.195138 -0.967388 -0.724400 -0.267083 -2.555176 0.757844
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.567575 0.858774 -0.673302 -2.518525 -0.963632 -0.175270 0.126929 2.840342 -1.047505 -1.170543 -1.465646 -0.054273 0.173336 3.658600 -0.354866 0.343950 2.128814 0.107233 0.369442 -1.648622
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.144142 0.976295 -0.026344 -1.257451 -1.826240 -0.020242 -0.014285 -1.079948 0.172478 -1.478461 1.112772 -1.082030 -1.004366 2.833190 -0.746645 1.091991 0.078285 0.713460 0.346246 0.357874
wb_dma_ch_sel/always_48 -0.334309 0.584003 -1.686808 -2.099274 -1.475929 0.138062 4.802712 1.110476 -0.574101 -2.146857 0.023391 2.289711 4.046898 -2.867942 -1.737692 -2.053500 3.681734 4.192612 -0.395959 -1.111134
wb_dma_ch_sel/always_43 1.597156 0.633665 0.075177 0.057458 3.395723 -1.165714 -1.043603 0.911159 1.333265 0.873608 -1.179008 0.453648 3.117063 -4.985627 0.687572 -1.817399 0.396780 -2.946421 1.054634 1.097926
wb_dma_ch_sel/always_42 0.365455 -0.129794 -0.918355 -1.581633 -1.134723 2.944705 -0.741353 2.006678 -3.049448 2.561968 -3.777313 2.017102 -4.143365 0.064408 0.162126 -2.736877 -3.712219 1.427853 -2.018688 3.529534
wb_dma_ch_sel/always_40 0.078027 1.756575 1.710516 -0.874108 -0.912010 0.490610 2.090762 -3.624505 1.093950 2.762826 0.157260 3.106052 -1.109228 -2.618552 -2.751875 0.091857 2.130062 0.050125 0.807687 -2.475808
wb_dma_ch_sel/always_47 1.410586 -1.315782 -0.521978 -0.773770 -0.540556 -0.160744 -0.477755 -0.583441 1.744530 0.008031 -1.035871 0.134551 1.587606 -0.138027 0.948910 2.788308 0.986840 1.184335 0.049249 -0.557121
wb_dma_ch_sel/always_46 0.302468 -1.100429 -1.115051 -0.654660 -0.063529 -0.261902 -2.056768 1.698972 0.052464 1.493897 -0.073759 0.670104 -0.232020 2.683294 -0.584006 0.295322 -1.534504 -1.260052 -0.240453 -1.606438
wb_dma_ch_sel/always_45 -2.147115 -0.580891 1.580527 2.147159 -0.412938 -2.722454 2.103630 0.499547 0.891574 -0.336436 2.171095 -0.683234 2.828477 -1.121101 -0.772213 -1.009290 2.202112 -1.660089 -0.617973 -0.188850
wb_dma_ch_sel/always_44 -3.181103 1.276703 -0.257247 -5.873194 -5.060105 0.702965 1.743080 -1.672978 -1.688599 -1.790398 -0.240927 -3.271503 -1.748261 0.562179 -1.431516 -1.962917 2.935052 1.454071 -2.553696 1.039710
wb_dma_ch_sel/assign_152_req_p0/expr_1 3.215743 2.068075 0.531605 -1.089986 -1.526306 -0.680303 -1.067556 1.526349 -0.908927 -1.098678 -1.023499 -1.043664 0.509238 2.180192 -0.851790 0.724920 2.250765 -2.628084 -0.174374 0.078949
wb_dma_ch_rf/input_ndnr 3.114158 0.973805 0.283574 0.330485 2.310206 2.314614 1.729437 0.134482 -1.097053 1.230265 -0.690943 1.312190 3.429228 -2.618459 -0.875072 -1.162806 4.583221 -0.329049 2.412182 -2.203980
wb_dma_de/always_4/if_1/stmt_1 4.147840 0.829685 0.240569 -1.287618 1.045429 1.115401 -1.584747 2.130396 -0.574211 1.730307 -3.311830 0.730347 -0.216124 -0.669148 0.001200 0.161641 1.305183 -2.484972 0.169781 -1.324094
wb_dma_ch_pri_enc/wire_pri4_out 1.220305 0.552929 -0.156434 -1.371214 0.558203 0.280320 -0.841804 -1.539367 1.490532 -0.879329 1.917477 3.272204 -0.908479 -1.826215 0.265451 -0.910636 -0.401970 0.395158 1.885683 -0.547158
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.392098 0.221144 0.442903 1.467985 -0.620774 -1.793760 0.488463 0.792996 -0.378820 -1.512730 1.260840 -0.620129 1.637230 0.322645 -0.027682 -0.508494 0.887658 -1.003912 -0.481119 0.955058
wb_dma_ch_sel/assign_111_valid 4.053526 1.810752 0.218559 -2.628927 -0.873104 1.106887 -1.674231 1.018553 -0.367597 0.217445 -2.141674 -0.392975 -1.145270 2.239144 -0.746729 1.298349 1.351708 -1.810396 0.556590 -0.909846
wb_dma_wb_slv/assign_2_pt_sel -7.057953 1.154276 -3.825915 1.413086 2.003707 -2.323377 2.592875 2.803492 -5.922663 -0.003095 -3.480953 -0.854528 1.338090 -6.027127 -0.487805 -6.033511 -4.095130 2.100457 -4.198124 2.742578
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 4.418825 1.654773 -0.781423 -0.835352 -0.521068 -0.825392 -1.881622 -0.604565 0.422737 -1.829657 -2.182772 -2.700799 4.827379 -0.405554 0.707855 3.173243 3.031989 -1.448394 0.448039 2.460014
wb_dma_ch_sel/assign_144_req_p0 3.470247 1.996333 0.607277 -1.082987 -1.482673 -0.569600 -1.059155 1.606679 -0.737556 -1.190849 -0.888541 -0.910897 0.496613 2.329959 -0.839804 0.774498 2.290663 -2.581246 0.022600 -0.158225
wb_dma_de/input_pointer 0.064058 1.654868 1.667544 -0.814969 -0.806773 0.406945 2.008017 -3.357780 1.091043 2.661230 0.162694 2.988372 -0.895032 -2.604407 -2.569597 -0.022069 2.140088 -0.014869 0.809350 -2.381403
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.242913 2.867994 -0.265288 -0.408302 -0.605054 3.657011 -0.054695 -4.766501 -1.138505 -1.484785 1.900367 -0.637404 0.226440 0.625387 -1.243103 1.256574 1.576748 1.719432 2.845659 1.071180
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.999688 4.008381 0.518896 -4.137048 -2.938561 -0.235914 -0.175151 -4.419173 1.193480 -0.633771 0.123105 1.135395 -1.448269 0.987270 -2.337012 1.517592 1.581021 0.372125 1.527631 0.603262
wb_dma_ch_rf/input_wb_rf_adr 1.369176 0.506683 -2.632290 -4.297526 -2.497410 -1.899770 -4.080571 2.469006 2.507772 -3.030302 2.650663 -2.695388 4.730530 1.852456 -1.100950 -3.124809 -1.225925 -3.087256 -0.849296 5.893922
wb_dma_ch_sel/input_pointer0 0.737204 0.514140 1.687176 -0.535280 -0.121174 1.021804 1.547259 -2.481209 1.685635 1.071557 1.836017 1.492618 0.968335 -2.003739 -1.510463 -0.098713 3.339407 -0.420390 1.915499 -2.245910
wb_dma_ch_sel/input_pointer1 2.719094 1.403258 0.563354 -1.393075 -0.352346 1.985695 -0.169858 -2.217746 0.446869 -0.083943 0.907431 1.648368 -0.255347 -0.448049 -0.796099 0.454647 2.125281 0.176429 2.166521 -1.149783
wb_dma_ch_sel/input_pointer2 0.456396 0.935434 -0.148854 -1.985512 -1.461073 0.102239 -0.744152 -1.921531 0.163157 -0.431029 0.865251 0.774399 0.000676 0.053911 -0.431274 -0.440395 0.635320 0.026311 1.005243 1.238104
wb_dma_ch_sel/input_pointer3 1.710245 2.550602 0.556771 -1.777219 -1.216083 1.354224 0.467460 -3.364998 -0.140574 1.545775 -0.703964 3.128105 -2.173229 -1.226758 -2.020669 0.460532 1.040616 0.711976 0.885751 -1.312839
wb_dma_de/reg_chunk_0 2.768802 0.041035 -0.458191 -1.168318 2.000612 -0.492894 -2.157343 2.849172 0.398302 0.920423 -2.305717 2.306509 -0.723761 -1.951071 0.977361 -1.122945 -1.014970 -2.240439 -0.001803 -0.884784
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.318982 0.453243 0.723986 0.603463 1.127272 1.901734 0.620055 -0.265971 0.293902 0.330204 0.045325 0.888247 -0.256307 -0.467836 -0.349597 0.907739 1.518809 0.088902 1.199987 -2.383506
wb_dma_ch_sel/assign_151_req_p0/expr_1 3.276764 2.066854 0.582797 -0.991191 -1.440572 -0.674151 -1.030788 1.447702 -0.857697 -1.197384 -0.873374 -0.959985 0.494354 2.154654 -0.839346 0.769605 2.257896 -2.585175 -0.030532 -0.015354
wb_dma_ch_sel/assign_138_req_p0/expr_1 3.494154 2.135524 0.597116 -1.079146 -1.493328 -0.670308 -0.992013 1.656513 -0.830477 -1.357251 -0.849928 -0.957380 0.594841 2.442571 -0.848260 0.719413 2.392944 -2.634030 0.081119 -0.054528
wb_dma_ch_sel/reg_am0 0.221412 -1.131262 -1.052486 -0.724426 -0.128959 -0.241251 -2.092551 1.696342 0.058257 1.420394 -0.025189 0.576347 -0.281484 2.770078 -0.594871 0.263201 -1.556473 -1.252542 -0.310530 -1.567586
wb_dma/assign_2_dma_req 1.921462 4.381781 -0.256757 -2.016168 -1.343625 1.509330 -0.056035 -5.540907 -0.499882 -0.580160 0.060143 0.058094 -0.004803 -0.498083 -2.016398 1.180041 1.038831 1.153695 2.034472 2.181121
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -2.185891 -0.392164 0.727893 -0.821128 0.132733 -0.195187 1.597276 -1.468944 1.371094 -1.195198 3.223845 1.947237 -0.717868 -4.668048 -0.282885 -2.912467 1.329209 0.015864 -0.516429 -2.083870
wb_dma_ch_rf/wire_ch_csr -3.984050 1.220966 -2.163222 -1.522447 -0.584089 -3.051719 1.902424 1.148562 -2.508542 0.935792 -3.397471 -2.058854 1.691797 -1.526001 -2.172379 -1.328171 -2.416423 0.011896 -3.208263 1.632280
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.864756 -1.653007 -0.605344 -1.685420 -3.080633 1.684461 0.458089 -0.785371 -0.749464 0.086232 1.353644 -1.288762 2.207448 1.427081 -0.299525 -1.115392 2.225475 1.538627 0.015982 2.477915
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.278471 -0.818024 -0.682383 0.034776 1.083729 -1.649486 -0.647888 0.696247 1.165947 -0.866906 1.096669 1.850298 -0.729460 -1.415117 1.093060 -1.359611 -2.575204 0.235053 -0.097544 0.455721
wb_dma_ch_sel/assign_118_valid 3.827260 1.775753 0.167147 -2.548996 -0.893073 1.061364 -1.600899 0.952456 -0.422254 0.291061 -2.223988 -0.382939 -1.184646 2.119206 -0.797097 1.284085 1.365230 -1.689328 0.370106 -1.036346
wb_dma_ch_rf/input_de_adr1_we -0.386333 0.229429 0.452770 1.432992 -0.587599 -1.740997 0.467400 0.782693 -0.368415 -1.473346 1.271220 -0.642031 1.625773 0.328538 -0.032459 -0.502208 0.863100 -1.001876 -0.486869 0.934076
wb_dma_wb_mast/input_mast_din -0.047974 0.635138 -0.730452 2.176761 1.620563 1.889344 0.098951 -1.734958 -1.645018 0.061061 0.042854 -1.010705 1.453950 -1.798963 0.190427 -0.190817 -0.446547 0.895950 0.665205 1.694235
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.252687 -0.135419 -2.625566 -3.087607 -0.605898 -1.968412 1.231641 -2.041300 -1.452557 -1.453646 -1.923984 -5.082690 2.594420 -2.679476 -0.360305 -1.738439 1.991408 -0.409708 -5.028467 0.530200
wb_dma_de/always_2/if_1/stmt_1 -3.187194 1.226411 -0.338811 -5.860981 -5.183151 0.802518 1.965595 -1.575386 -1.696652 -1.902918 -0.165342 -3.280874 -1.532145 0.662326 -1.568263 -1.953632 3.199083 1.689781 -2.554504 0.907769
wb_dma_de/assign_65_done/expr_1 2.719799 0.648718 -1.189332 0.835640 3.483906 1.312324 -2.092977 1.171898 -1.180525 0.956261 -2.280772 1.286931 0.630952 -3.702768 1.203191 -1.279593 -1.437008 -1.363426 0.573566 0.797009
wb_dma_ch_sel/reg_de_start_r 3.436089 0.923302 -1.344842 -0.767928 0.433177 -1.990180 -2.495881 -0.116674 1.415577 -2.531075 -1.197757 -1.116805 4.054190 -1.431791 1.638009 2.268155 0.870432 -1.132588 0.422533 2.643605
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.391251 -0.817180 -0.694867 0.045798 1.012003 -1.683570 -0.650401 0.640857 1.082830 -0.843514 1.035948 1.711904 -0.717137 -1.436594 1.048040 -1.347384 -2.526653 0.258880 -0.180552 0.503602
wb_dma_ch_rf/input_dma_rest -0.629561 1.318070 0.052133 -0.428136 -0.799859 -0.325559 0.574889 -1.527647 -0.510716 1.687560 -1.473245 1.688347 -2.017424 -0.818562 -1.299447 0.209253 -0.926806 0.599950 -0.971727 -0.370636
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.137633 1.750897 1.652674 -0.941418 -0.854986 0.494594 2.006212 -3.479922 1.088185 2.629090 0.149421 3.001516 -0.900690 -2.554306 -2.663968 0.044700 2.250672 0.033942 0.859575 -2.453399
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.872030 1.271963 0.339080 -1.527592 -1.027252 2.548886 0.755439 -2.137850 -0.875862 -1.566167 1.446929 0.522063 -1.425550 -2.089480 -0.625455 -1.055566 2.604183 0.506104 -0.193768 -1.657676
wb_dma_de/wire_de_csr 1.559796 3.005690 -0.183971 0.411243 0.360160 3.101393 0.628171 -4.744830 -1.848463 1.671254 -0.828741 1.950077 -0.663867 -2.799298 -1.732413 0.246988 0.561074 1.522468 1.385121 0.435567
wb_dma_ch_sel/reg_ndnr 2.975744 0.939905 0.341494 0.279096 2.256998 2.368428 1.854932 0.029354 -1.041641 1.364628 -0.672739 1.390586 3.375319 -2.797063 -0.915165 -1.195166 4.680132 -0.288277 2.368659 -2.386647
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.444287 0.248026 0.454155 1.496588 -0.621073 -1.823883 0.523451 0.772159 -0.419966 -1.562590 1.295310 -0.680055 1.707148 0.309608 -0.020505 -0.514643 0.888745 -1.003154 -0.518063 1.009030
wb_dma_ch_sel/reg_txsz 1.360168 0.468011 0.002897 0.208643 3.434937 -0.995996 -0.892069 0.644015 1.259625 1.035163 -1.207976 0.412644 3.205762 -5.397809 0.669356 -1.795573 0.493073 -2.758980 0.879010 0.946088
wb_dma_rf/always_1/case_1/stmt_10 -0.481077 0.790903 0.146840 0.866329 0.141213 -0.829142 -1.348621 -1.835145 0.657290 -0.807583 0.884805 -1.525746 0.632541 -2.796406 0.310775 -0.582417 0.349131 -1.734114 -1.276164 1.491499
wb_dma_ch_pri_enc/inst_u28 1.152201 0.482904 -0.194412 -1.297691 0.662633 0.172162 -0.799302 -1.365059 1.496723 -0.907973 1.872241 3.314522 -0.932758 -1.930821 0.314939 -0.992353 -0.540096 0.390833 1.819320 -0.562209
wb_dma_ch_pri_enc/inst_u29 1.162897 0.515983 -0.121945 -1.334176 0.615962 0.212441 -0.794744 -1.479052 1.529589 -0.885355 1.916096 3.259271 -0.941974 -1.870705 0.258076 -0.928132 -0.475949 0.355363 1.844712 -0.536483
wb_dma/wire_de_adr1 -1.668664 -0.796386 1.171033 0.847713 0.296510 -0.811353 1.712522 -0.358224 1.299809 1.183549 1.005043 -0.007835 1.279936 -1.573166 -0.760873 -0.513851 1.385207 -0.598224 -0.011632 -1.236998
wb_dma_ch_arb/always_2/block_1/case_1 -0.475500 0.551347 -1.678553 -2.038117 -1.488432 0.118699 4.781535 1.023249 -0.565271 -2.281805 0.162585 2.361602 3.719902 -3.041221 -1.653434 -2.162127 3.529757 4.193377 -0.554458 -1.168555
wb_dma_de/always_18/stmt_1/expr_1 -1.017656 1.679137 -1.331491 3.721260 -1.072939 -1.583899 -0.888301 -1.508572 -5.119974 -0.603623 1.959746 -0.962180 3.511355 1.318078 -1.241574 -0.707434 2.368171 -1.978155 0.119208 0.913490
wb_dma_ch_arb/always_1/if_1 -0.079774 0.704250 -1.605737 -2.083438 -1.394085 0.328746 4.736673 0.893079 -0.496167 -2.144440 0.130265 2.504784 3.906794 -3.090468 -1.740654 -2.045115 3.765459 4.136407 -0.271045 -1.246610
wb_dma_ch_pri_enc/inst_u20 1.207954 0.517613 -0.188434 -1.333111 0.666217 0.220049 -0.792104 -1.478670 1.466658 -0.909721 1.830088 3.351832 -0.891876 -1.950950 0.295850 -0.927621 -0.480800 0.378912 1.844003 -0.556482
wb_dma_ch_pri_enc/inst_u21 1.291037 0.500969 -0.103878 -1.274991 0.647989 0.311331 -0.797702 -1.426051 1.524353 -0.873488 1.856979 3.300541 -0.927234 -1.850953 0.267498 -0.905244 -0.448479 0.340394 1.885288 -0.627922
wb_dma_ch_pri_enc/inst_u22 1.343886 0.516516 -0.149706 -1.310981 0.657088 0.355188 -0.789639 -1.449654 1.543876 -0.908585 1.874702 3.352033 -0.923819 -1.847294 0.274687 -0.869586 -0.356781 0.424574 1.943228 -0.710716
wb_dma_ch_pri_enc/inst_u23 1.424533 0.581719 -0.091298 -1.315885 0.655961 0.407394 -0.769345 -1.538974 1.551734 -0.881083 1.940435 3.368160 -0.968525 -1.841829 0.219398 -0.850764 -0.321267 0.370311 2.018459 -0.722908
wb_dma_ch_pri_enc/inst_u24 1.099059 0.483334 -0.137208 -1.250953 0.634873 0.205109 -0.769823 -1.408080 1.447453 -0.882226 1.821789 3.217356 -0.904983 -1.911983 0.273259 -0.953824 -0.495258 0.376913 1.765594 -0.573313
wb_dma_ch_pri_enc/inst_u25 1.095318 0.485986 -0.181941 -1.327068 0.603590 0.151405 -0.820772 -1.454086 1.490875 -0.865312 1.891714 3.279702 -0.961949 -1.886855 0.294320 -0.975171 -0.522090 0.365637 1.792599 -0.481769
wb_dma_ch_pri_enc/inst_u26 1.130466 0.485435 -0.139692 -1.281879 0.641269 0.201368 -0.770689 -1.429801 1.501446 -0.847517 1.841248 3.255646 -0.926267 -1.946699 0.260801 -0.945057 -0.499805 0.371717 1.781867 -0.587991
wb_dma_ch_pri_enc/inst_u27 1.255448 0.515929 -0.157768 -1.359977 0.631649 0.230644 -0.811149 -1.486573 1.569151 -0.962261 1.958327 3.381306 -0.964757 -1.912754 0.316054 -0.938012 -0.493219 0.389887 1.946276 -0.587513
wb_dma/wire_dma_busy -0.378270 2.848817 0.606452 -0.158143 2.310230 -1.367197 0.890714 0.830045 2.137326 0.819483 -2.450391 -2.078401 -1.622648 -2.897534 -2.438852 0.531350 -3.080152 -2.720709 -2.720342 -1.693764
wb_dma_ch_sel/reg_ack_o 2.024601 4.412352 -0.270529 -2.037064 -1.144602 1.370148 -0.103435 -5.353297 -0.353169 -0.628761 -0.095311 0.098402 0.100828 -0.666258 -1.915087 1.178670 1.014384 1.040375 2.011029 2.158884
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.259055 0.420142 0.686539 0.593935 1.065826 1.907890 0.594852 -0.318892 0.269076 0.369144 0.037275 0.841432 -0.256597 -0.516517 -0.350158 0.884356 1.518580 0.115683 1.156806 -2.371431
wb_dma_rf/reg_csr_r 0.373417 3.655954 0.862339 -1.996803 -1.430258 -4.156032 -1.930567 -1.032037 0.893254 -0.360612 -2.558283 1.949997 -4.766521 -0.958834 -0.565543 0.500188 -3.044068 -2.241199 -1.097767 1.239235
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.541621 0.963168 -0.668996 -2.485088 -0.973284 -0.205198 0.106422 2.839655 -1.048632 -1.215151 -1.417025 -0.110287 0.208915 3.722878 -0.399513 0.327888 2.103130 0.012085 0.371863 -1.485278
assert_wb_dma_ch_sel 2.224446 0.421775 0.685262 0.602264 1.089388 1.893780 0.588967 -0.267530 0.285304 0.327479 -0.001623 0.828592 -0.217793 -0.473970 -0.311679 0.878120 1.514818 0.118755 1.120178 -2.314010
wb_dma_ch_rf/always_27/stmt_1/expr_1 3.019435 2.102130 -1.180964 -1.206520 -0.340282 -2.314889 -1.726484 -1.112497 0.898948 -1.099366 -2.323162 0.615154 2.281005 -1.742996 0.377713 2.091572 0.159059 -0.615589 -0.176454 2.314342
wb_dma_ch_sel/inst_ch2 0.433163 0.937796 -0.106759 -1.983203 -1.477337 0.128088 -0.727299 -1.948160 0.209675 -0.447736 0.919391 0.773921 -0.040185 0.039269 -0.424485 -0.467153 0.613023 0.081465 1.028952 1.221458
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.149251 0.414534 0.688472 0.592471 1.012340 1.828782 0.575940 -0.279182 0.257427 0.341661 0.035538 0.852728 -0.239520 -0.489762 -0.323337 0.857616 1.496709 0.118761 1.110173 -2.274120
wb_dma_ch_sel/assign_122_valid 3.974804 1.791319 0.162167 -2.529616 -0.791898 1.189391 -1.543972 0.864730 -0.433280 0.342448 -2.232435 -0.178846 -1.128615 1.919122 -0.747925 1.255101 1.524275 -1.630247 0.486059 -1.138870
wb_dma_rf/wire_dma_abort 3.917248 1.560689 -0.800334 -3.824968 -0.266149 0.068408 -0.741535 1.363330 0.485790 -2.112647 0.383782 3.224894 -0.648776 1.704015 -0.095540 -0.592514 1.666977 0.371227 2.311574 -2.055822
wb_dma_de/assign_67_dma_done_all/expr_1 4.095148 1.473328 -0.515001 0.714592 2.469851 2.867428 -1.512295 0.617130 -2.156425 1.596240 -3.157065 -0.363720 1.311032 -2.116730 0.176411 -0.108188 0.906151 -1.637612 0.910595 0.491526
wb_dma_de/always_4/if_1/cond 2.818658 0.071421 -0.471394 -1.269817 1.965480 -0.406432 -2.131866 2.787151 0.363499 0.962639 -2.377473 2.387006 -0.791446 -2.057069 0.958658 -1.128410 -0.955041 -2.213648 -0.037044 -0.973655
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.157256 -3.165474 -0.228645 -0.027473 0.489790 0.253458 2.392428 1.578865 2.398171 0.864177 -0.231950 0.594287 3.955898 -0.943987 0.512255 0.786916 1.653734 2.480222 0.886870 -0.961479
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.754760 -0.635970 -3.458333 -3.500951 -0.460369 -2.814630 0.587449 -1.579827 -1.047919 -2.077370 -1.091666 -3.889951 2.618503 -3.157681 0.038803 -2.514090 1.048847 -0.269614 -5.142313 0.441776
wb_dma_ch_sel/assign_156_req_p0 3.245936 2.065418 0.639993 -1.019124 -1.513996 -0.695594 -1.056518 1.462911 -0.742705 -1.203469 -0.827449 -0.985273 0.446611 2.183531 -0.851690 0.717035 2.175952 -2.597484 -0.076164 0.036972
assert_wb_dma_ch_arb/input_advance 2.769502 -0.065761 -0.718835 -1.257485 0.988086 -0.225481 0.139826 4.107571 -1.268706 0.318292 -2.703115 1.094816 1.286127 0.756391 0.346131 -0.879447 2.077549 -0.753507 0.013061 -1.901166
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.209991 0.938502 -0.009378 -1.231159 -1.854766 -0.035492 -0.047322 -1.077479 0.151206 -1.462454 1.060529 -1.098029 -0.976752 2.815172 -0.743634 1.079164 0.014740 0.725952 0.280359 0.385955
wb_dma_ch_rf/reg_ch_tot_sz_r 2.415228 0.476464 0.787086 2.041912 3.938293 0.389006 0.364482 1.952704 0.132781 2.248240 -3.108363 -1.881028 3.880690 -4.092436 0.092932 -0.127674 2.232871 -3.149600 0.217203 -0.574605
wb_dma_ch_rf/wire_ch_adr0 -3.442924 -0.773056 -1.523187 -5.899807 -3.667529 -0.307294 -0.253125 0.545998 -1.333354 0.562494 -2.192739 -2.001681 -2.224815 1.640693 -0.500600 -1.237043 0.402750 0.782111 -3.849873 -0.466212
wb_dma_ch_rf/wire_ch_adr1 -1.983318 0.517948 1.337910 2.547704 -0.249263 -3.267372 0.562474 -1.197960 1.224781 -0.905815 2.374226 -1.714968 3.268158 -3.964059 -0.564117 -1.428004 2.431308 -3.165934 -1.815522 1.018495
wb_dma/wire_ch0_adr0 0.135942 -0.615137 -0.682687 -5.712138 -5.006373 1.037468 -2.055694 -0.052775 -1.149463 0.829334 0.416662 -1.690996 -0.391731 6.362292 -1.339919 -1.004138 1.549705 -0.511223 0.524232 2.080653
wb_dma/wire_ch0_adr1 -0.373228 0.254188 0.468938 1.493453 -0.573112 -1.768062 0.476427 0.737509 -0.357870 -1.551159 1.280671 -0.645509 1.662958 0.333879 -0.031139 -0.477143 0.897856 -1.027341 -0.482963 0.920759
wb_dma_ch_pri_enc/wire_pri24_out 1.274938 0.548333 -0.112987 -1.291747 0.608870 0.297748 -0.801091 -1.502543 1.472026 -0.880069 1.912933 3.239853 -0.932585 -1.832278 0.252798 -0.866110 -0.375515 0.351244 1.884371 -0.561673
wb_dma/input_dma_rest_i -0.537984 1.260708 0.023414 -0.456170 -0.783258 -0.319657 0.586824 -1.418416 -0.540009 1.640260 -1.491215 1.693726 -1.922268 -0.698596 -1.241674 0.208499 -0.841159 0.583234 -0.934346 -0.366206
wb_dma_inc30r/assign_1_out 0.221669 -1.131784 -1.102239 -0.654477 -0.074674 -0.283627 -2.161958 1.750822 0.068577 1.463085 0.007502 0.617410 -0.302664 2.815146 -0.603335 0.278343 -1.667287 -1.319543 -0.292875 -1.586893
wb_dma_ch_sel/assign_133_req_p0 -0.145929 0.092561 0.757576 -0.242975 -1.063106 0.224250 2.420188 3.409435 -1.191178 -1.679884 0.505653 -1.789863 1.416474 -0.142597 -1.089792 -2.506533 2.932948 -1.113091 -1.597984 -0.754235
wb_dma_ch_rf/always_23 -2.068012 -0.479844 1.583689 2.160988 -0.370520 -2.632826 2.122700 0.406683 0.871874 -0.311218 2.155559 -0.609045 2.840324 -1.318093 -0.835154 -1.020329 2.227721 -1.585098 -0.573484 -0.247945
wb_dma_inc30r/reg_out_r -1.365346 -5.555134 -1.005336 -1.600381 -1.263477 0.810739 2.128789 1.428925 1.826903 2.167606 -1.289739 -0.285815 5.147694 -0.485869 1.863388 0.183821 2.423512 3.913372 -0.312841 1.706903
wb_dma/wire_pointer2 0.431092 0.945085 -0.165673 -1.988479 -1.472622 0.090276 -0.744389 -1.922202 0.152278 -0.409549 0.897018 0.761300 -0.027741 0.054834 -0.427269 -0.460537 0.597754 0.053605 0.974616 1.230245
wb_dma/wire_pointer3 1.721757 2.513952 0.564938 -1.780110 -1.248154 1.282069 0.456557 -3.309718 -0.128930 1.605045 -0.750202 3.113757 -2.159504 -1.087347 -2.003419 0.538850 0.990934 0.674746 0.891753 -1.265429
wb_dma/wire_pointer0 0.508622 0.404039 1.656875 -0.661446 -0.323341 0.911678 1.545919 -2.506463 1.693303 1.005349 1.934123 1.415592 0.901228 -1.858289 -1.506232 -0.160658 3.244486 -0.330882 1.854865 -2.147575
wb_dma/wire_pointer1 2.638858 1.375035 0.505905 -1.435040 -0.467436 1.976263 -0.149377 -2.244486 0.385855 -0.066692 0.864379 1.614759 -0.219570 -0.468844 -0.824563 0.422139 2.173473 0.168507 2.110210 -1.096450
wb_dma/wire_mast0_err 3.419796 1.386358 -0.800525 -3.554204 -0.174080 -0.017527 -0.625463 1.360247 0.397716 -1.957954 0.339849 3.075178 -0.790725 1.523359 -0.089736 -0.656013 1.445653 0.428350 1.945755 -2.032979
wb_dma_ch_rf/always_26 1.829943 1.730149 -1.316416 -0.595880 -0.662555 -3.022344 -1.186739 -1.761828 0.899320 -2.379004 -2.556175 0.292755 1.400075 -3.331910 1.474864 2.381830 -0.176840 0.416255 -2.428262 2.648176
wb_dma_de/always_23/block_1/case_1/block_5 0.144524 -0.705243 -0.442807 -3.034445 2.059684 -2.237853 -1.301586 0.548080 2.159210 5.411544 -6.508594 3.130927 -1.819215 -3.715348 0.301563 1.760103 -1.902738 -1.072586 -1.785955 -3.460278
wb_dma_ch_sel/assign_144_req_p0/expr_1 3.242328 2.008768 0.579309 -0.847693 -1.317996 -0.635540 -1.034242 1.520161 -0.908820 -1.031690 -1.043767 -0.984038 0.517108 1.943316 -0.783942 0.749966 2.174530 -2.682290 -0.209479 -0.036468
wb_dma_ch_rf/wire_ch_am0_we 0.276464 -1.133603 -1.082752 -0.743529 -0.106640 -0.244853 -2.098521 1.734716 0.052208 1.466163 -0.022727 0.605208 -0.288529 2.804996 -0.615781 0.271680 -1.557024 -1.271223 -0.272574 -1.635964
wb_dma_ch_rf/always_25 0.281760 -1.202699 -0.948451 -0.436064 -0.890432 -1.295140 -0.137417 -1.210129 1.322502 -1.354939 -1.783266 -0.055909 0.882273 -2.288206 2.003865 2.747308 0.607808 1.924981 -2.453377 0.251515
wb_dma/wire_dma_rest -0.667238 1.263843 0.043150 -0.393726 -0.771820 -0.424452 0.607656 -1.419485 -0.526151 1.695977 -1.531145 1.672539 -1.988060 -0.777171 -1.268728 0.170159 -0.921340 0.539575 -1.024792 -0.301842
wb_dma_wb_mast/input_mast_adr -0.485638 -0.898080 -0.472352 1.642111 0.279576 -0.524234 1.797869 3.185041 -0.980925 -1.663278 1.021548 -0.220276 2.927215 0.750504 0.271800 -2.044067 0.129265 0.995682 0.257971 1.733591
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.933043 1.274552 0.329840 -1.459280 -0.910896 2.448753 0.663400 -1.966616 -0.926908 -1.567457 1.394367 0.450945 -1.366672 -2.042902 -0.586160 -1.094911 2.517436 0.434549 -0.215018 -1.585841
wb_dma_ch_sel/always_44/case_1 -3.380535 1.395580 -0.343846 -5.614125 -5.049319 0.697814 1.991683 -1.757273 -1.738369 -2.067280 -0.045216 -3.364212 -1.689485 0.446380 -1.517306 -1.918849 2.992312 1.625453 -2.718153 0.942667
wb_dma/wire_ch0_am0 0.273836 -1.158677 -1.115895 -0.728715 -0.086403 -0.265538 -2.202823 1.822616 0.076378 1.537439 -0.012721 0.651529 -0.311600 2.882298 -0.606947 0.322452 -1.662125 -1.343894 -0.252459 -1.624192
wb_dma/wire_ch0_am1 1.528921 -1.440861 -0.505433 -0.878568 -0.535284 -0.144890 -0.492438 -0.520822 1.891712 -0.000138 -1.012913 0.123924 1.642332 -0.085969 1.005304 2.960135 1.099432 1.239262 0.143545 -0.630629
wb_dma_ch_rf/always_19/if_1 -0.842371 -0.382835 0.345646 1.171314 0.444883 -0.497879 -1.551884 0.342630 0.212806 1.409083 -1.567769 -1.721479 -1.078007 -0.862754 0.380280 0.599743 -2.491729 -1.896412 -1.721884 1.473439
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.432453 -0.663530 -1.593640 -5.819836 -3.817130 -0.289123 -0.273780 0.335767 -1.524422 0.277757 -2.041327 -2.300146 -2.004222 1.635918 -0.462871 -1.282308 0.548376 0.810967 -3.857000 -0.098238
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -0.290823 -0.422825 -0.305845 -2.213352 -2.976832 -2.517082 -2.398433 0.921706 -3.494973 5.456607 -2.073917 2.887830 0.182310 3.541012 -1.873673 -1.818686 2.033755 -3.814514 -0.255451 -0.826272
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.728423 1.400097 -1.742408 2.289303 -0.521514 0.129582 -1.318537 -2.294246 -4.715350 0.827482 0.812594 -0.454710 1.922682 1.071178 -1.204927 -0.210752 1.476856 -0.971543 0.552933 0.046865
wb_dma_de/always_3/if_1 -0.428717 -2.908574 0.154598 1.229646 -0.204443 -1.565979 2.674985 2.336802 2.103016 -0.554075 0.773514 -0.036743 5.397334 -0.578071 0.524836 0.437650 2.431591 1.413915 0.268471 -0.077203
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.436800 -0.811017 -0.738703 0.004074 0.960950 -1.721072 -0.622394 0.711777 1.013956 -0.823364 0.964868 1.686951 -0.666511 -1.427741 1.015850 -1.381992 -2.506496 0.229845 -0.260226 0.547054
wb_dma_ch_rf/assign_16_ch_adr1_we -2.219795 -0.522397 1.565171 2.198814 -0.435061 -2.700190 2.066732 0.409926 0.881534 -0.317110 2.149931 -0.682823 2.752577 -1.220628 -0.793283 -1.000041 2.111774 -1.642040 -0.646599 -0.149101
wb_dma_wb_if/wire_wbm_data_o -4.578435 -1.783165 -0.192634 0.473686 2.441880 -2.287893 3.314338 3.734887 -0.660379 0.879020 -1.019573 -1.357346 0.808369 1.236628 -0.090017 -2.273648 -3.510356 0.994665 -0.528041 0.514376
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.222410 0.557563 -0.097846 -1.204834 0.641949 0.302916 -0.753574 -1.519730 1.476933 -0.836440 1.879468 3.213346 -0.949599 -1.888332 0.262330 -0.877807 -0.423399 0.363652 1.864601 -0.569609
wb_dma_ch_sel/always_2/stmt_1/expr_1 4.926768 0.314662 0.044977 -0.747105 2.007855 1.622904 0.745952 3.787452 -0.901900 0.598297 -2.539781 2.023827 0.934327 0.320458 0.045953 0.025473 3.583874 -0.538962 1.175581 -4.346839
wb_dma_ch_sel/always_48/case_1/stmt_1 0.216555 1.145063 -1.264629 -2.392862 -2.519197 1.432281 5.333613 0.183951 -1.473775 -1.109146 -1.049571 0.951786 4.437281 -2.246446 -2.593504 -1.088047 5.502493 4.204132 -0.589600 -1.262205
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.382209 -0.830717 -0.704372 -0.002486 0.993848 -1.664778 -0.651019 0.699592 1.047063 -0.842141 1.013515 1.701227 -0.641815 -1.373345 1.041091 -1.351681 -2.475562 0.202147 -0.217349 0.528192
assert_wb_dma_ch_arb/input_grant0 2.781678 -0.087108 -0.695332 -1.260731 1.015260 -0.264996 0.169820 4.194664 -1.245234 0.288404 -2.679018 1.102464 1.241717 0.808881 0.388607 -0.868863 2.076829 -0.731404 0.032111 -1.947738
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.328178 -0.781915 -0.678120 0.093531 1.045533 -1.582763 -0.655793 0.629855 1.112547 -0.858585 1.084428 1.743959 -0.698250 -1.419620 1.050913 -1.294994 -2.484307 0.213859 -0.148304 0.490069
wb_dma_ch_pri_enc/wire_pri18_out 1.260872 0.527228 -0.120958 -1.279830 0.608671 0.277755 -0.816038 -1.501031 1.506742 -0.920208 1.874493 3.255001 -0.946280 -1.859901 0.291196 -0.870724 -0.434981 0.361325 1.899622 -0.565414
wb_dma_de/assign_6_adr0_cnt_next -0.455387 -1.686456 -0.098074 -0.285248 1.028681 -0.641284 -0.321377 0.903507 0.483065 1.638485 -2.368803 0.503493 -0.617317 -0.667525 1.815763 0.594023 -0.978608 0.549287 -1.031978 -0.028188
wb_dma_ch_rf/reg_ch_err 3.655889 1.483137 -0.795566 -3.670470 -0.226329 0.036590 -0.711064 1.274991 0.457603 -2.038472 0.393910 3.184078 -0.730656 1.605092 -0.079953 -0.604584 1.556618 0.410342 2.166847 -2.040528
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.296362 0.452828 0.685878 0.611307 1.090252 1.867697 0.563771 -0.263675 0.319397 0.309456 0.039517 0.908244 -0.246655 -0.474357 -0.304012 0.903450 1.491204 0.123800 1.219408 -2.354151
wb_dma_wb_slv/input_wb_addr_i -4.529992 1.278416 -0.978996 -2.573848 -0.333346 -4.725121 -0.286975 1.453106 -0.812585 -0.750929 -1.602122 -0.419505 0.744806 -1.383236 1.170665 -4.591502 -2.293120 -1.008311 -3.340992 6.414184
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.243829 -0.795020 -0.672584 0.026303 1.046544 -1.626611 -0.633885 0.632783 1.169542 -0.868980 1.088974 1.835669 -0.710631 -1.401816 1.038864 -1.294920 -2.516720 0.235866 -0.067279 0.439248
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.268956 -0.800192 -0.650749 0.003832 1.062410 -1.626558 -0.624489 0.705035 1.151720 -0.860133 1.094623 1.810127 -0.693368 -1.412160 1.077441 -1.340714 -2.472915 0.261772 -0.106994 0.416393
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.473416 -0.808537 -0.705542 0.057296 1.054686 -1.730401 -0.658297 0.654760 1.070836 -0.784408 1.037372 1.687256 -0.697847 -1.450965 1.048776 -1.362037 -2.575356 0.191172 -0.259305 0.550151
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 4.223158 1.493354 -0.481964 0.611336 2.462887 2.912486 -1.516366 0.596662 -2.157940 1.592299 -3.105412 -0.265895 1.270960 -2.073043 0.183313 -0.077742 0.994395 -1.651886 0.962283 0.399498
