Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 72e26800312b40979762f08f5a9130ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_dnn_tb_behav xil_defaultlib.axi_dnn_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [D:/Vivado/project_UAS/percobaan1/systolic_nn/systolic_nn.srcs/sources_1/new/axi_dnn.v:1190]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
