/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,sm8150p";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. SM8150P v1 SoC";
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x169 0x10000>;
	qcom,msm-name = "SM8150P v1";
	qcom,pmic-name = "PM8150";

	__symbols__ {
		BOB = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob";
		BOB_AO = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob-ao";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		CLUSTER_COST_2 = "/energy-costs/cluster-cost2";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CPU_COST_2 = "/energy-costs/core-cost2";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		L10C = "/soc/rpmh-regulator-ldoc10/regulator-pm8150l-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		L11C = "/soc/rpmh-regulator-ldoc11/regulator-pm8150l-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		L12A_AO = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		L14A = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		L18A = "/soc/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		L1C = "/soc/rpmh-regulator-ldoc1/regulator-pm8150l-l1";
		L1_DTLB_400 = "/cpus/cpu@400/l1-dtlb";
		L1_DTLB_500 = "/cpus/cpu@500/l1-dtlb";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_400 = "/cpus/cpu@400/l1-itlb";
		L1_ITLB_500 = "/cpus/cpu@500/l1-itlb";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		L2C = "/soc/rpmh-regulator-ldoc2/regulator-pm8150l-l2";
		L2F = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L2_2 = "/cpus/cpu@200/l2-cache";
		L2_3 = "/cpus/cpu@300/l2-cache";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		L2_TLB_100 = "/cpus/cpu@100/l2-tlb";
		L2_TLB_200 = "/cpus/cpu@200/l2-tlb";
		L2_TLB_300 = "/cpus/cpu@300/l2-tlb";
		L2_TLB_400 = "/cpus/cpu@400/l2-tlb";
		L2_TLB_500 = "/cpus/cpu@500/l2-tlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		L3A = "/soc/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		L3C = "/soc/rpmh-regulator-ldoc3/regulator-pm8150l-l3";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L4A_LEVEL = "/soc/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		L4C = "/soc/rpmh-regulator-ldoc4/regulator-pm8150l-l4";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		L5A_AO = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		L5C = "/soc/rpmh-regulator-ldoc5/regulator-pm8150l-l5";
		L5F = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		L6A = "/soc/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		L6C = "/soc/rpmh-regulator-ldoc6/regulator-pm8150l-l6";
		L6F = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		L7A = "/soc/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		L7C = "/soc/rpmh-regulator-ldoc7/regulator-pm8150l-l7";
		L8A_LEVEL = "/soc/rpmh-regulator-lcxlvl/regulator-pm8150-l8-level";
		L8C = "/soc/rpmh-regulator-ldoc8/regulator-pm8150l-l8";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		L9C = "/soc/rpmh-regulator-ldoc9/regulator-pm8150l-l9";
		S1A_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm8150-s1-level";
		S1C = "/soc/rpmh-regulator-smpc1/regulator-pm8150l-s1";
		S2A = "/soc/rpmh-regulator-smpa2/regulator-pm8150-s2";
		S2C_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm8150l-s2-level";
		S2F = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		S3A_LEVEL = "/soc/rpmh-regulator-ebilvl/regulator-pm8150-s3-level";
		S4A = "/soc/regulator-pm8150-s4";
		S4C_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		S4C_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		S5A = "/soc/rpmh-regulator-smpa5/regulator-pm8150-s5";
		S5C_LEVEL = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		S5C_LEVEL_AO = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		S6A = "/soc/rpmh-regulator-smpa6/regulator-pm8150-s6";
		S6C_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		S6C_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		S8C = "/soc/rpmh-regulator-smpc8/regulator-pm8150l-s8";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-mmcx-sup-level";
		VDD_MMCX_LEVEL = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		VDD_MMCX_LEVEL_AO = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		VDD_MX_MMCX_SUPPLY_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-mmcx-sup-level";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp@1799000c/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp@1799000c/master-kernel";
		adsp_tbu = "/soc/apps-smmu@0x15000000/adsp_tbu@0x1519D000";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		android_q_fstab = "/firmware/android/fstab";
		anoc_1_pcie_tbu = "/soc/apps-smmu@0x15000000/anoc_1_pcie_tbu@0x151A1000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x15185000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x15189000";
		ap2mdm_active = "/soc/pinctrl@03000000/ap2mdm/ap2mdm_active";
		ap2mdm_sleep = "/soc/pinctrl@03000000/ap2mdm/ap2mdm_sleep";
		apcs = "/soc/syscon@17c0000c";
		apcs_glb = "/soc/mailbox@17c00000";
		apps_rsc = "/soc/mailbox@18220000";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		aqt_intr_default = "/soc/pinctrl@03000000/aqt_intr/aqt_intr_default";
		audio_apr = "/soc/qcom,msm-audio-apr";
		audio_etm0_out_funnel_lpass_1 = "/soc/audio_etm0/port/endpoint";
		audio_ioexp_reset_active = "/soc/pinctrl@03000000/audio_ioexp_reset_active";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_co1 = "/soc/ad-hoc-bus/bcm-co1";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_mm3_display = "/soc/ad-hoc-bus/bcm-mm3_display";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sh5 = "/soc/ad-hoc-bus/bcm-sh5";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_sn11 = "/soc/ad-hoc-bus/bcm-sn11";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn14 = "/soc/ad-hoc-bus/bcm-sn14";
		bcm_sn15 = "/soc/ad-hoc-bus/bcm-sn15";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn8 = "/soc/ad-hoc-bus/bcm-sn8";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bps_gdsc = "/soc/qcom,gdsc@0xad07004";
		bt_en_active = "/soc/pinctrl@03000000/bt_en_active";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@17240000/wcn3990";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_bps = "/soc/qcom,bps";
		cam_cci0 = "/soc/qcom,cci@ac4a000";
		cam_cci1 = "/soc/qcom,cci@ac4b000";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@acc8000";
		cam_csid_lite1 = "/soc/qcom,csid-lite1@accf000";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_csiphy3 = "/soc/qcom,csiphy@ac68000";
		cam_fd = "/soc/qcom,fd@ac5a000";
		cam_fd_mgr = "/soc/qcom,cam-fd";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_ipe1 = "/soc/qcom,ipe1";
		cam_isp_mgr = "/soc/qcom,cam-isp";
		cam_jpeg_dma = "/soc/qcom,jpegdma@0xac52000";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_mgr = "/soc/qcom,cam-jpeg";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		cam_lrme_mgr = "/soc/qcom,cam-lrme";
		cam_sensor0_active = "/soc/pinctrl@03000000/cam_sensor0_active";
		cam_sensor0_suspend = "/soc/pinctrl@03000000/cam_sensor0_suspend";
		cam_sensor1_active = "/soc/pinctrl@03000000/cam_sensor1_active";
		cam_sensor1_suspend = "/soc/pinctrl@03000000/cam_sensor1_suspend";
		cam_sensor2_active = "/soc/pinctrl@03000000/cam_sensor2_active";
		cam_sensor2_suspend = "/soc/pinctrl@03000000/cam_sensor2_suspend";
		cam_sensor3_active = "/soc/pinctrl@03000000/cam_sensor3_active";
		cam_sensor3_suspend = "/soc/pinctrl@03000000/cam_sensor3_suspend";
		cam_sensor_active_front = "/soc/pinctrl@03000000/cam_sensor_active_front";
		cam_sensor_active_iris = "/soc/pinctrl@03000000/cam_sensor_active_iris";
		cam_sensor_active_rear = "/soc/pinctrl@03000000/cam_sensor_active_rear";
		cam_sensor_active_rear_aux = "/soc/pinctrl@03000000/cam_sensor_active_rear_aux";
		cam_sensor_eldo2_default = "/soc/pinctrl@03000000/cam_sensor_eldo2_default";
		cam_sensor_mclk0_active = "/soc/pinctrl@03000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk3_suspend";
		cam_sensor_suspend_front = "/soc/pinctrl@03000000/cam_sensor_suspend_front";
		cam_sensor_suspend_iris = "/soc/pinctrl@03000000/cam_sensor_suspend_iris";
		cam_sensor_suspend_rear = "/soc/pinctrl@03000000/cam_sensor_suspend_rear";
		cam_sensor_suspend_rear_aux = "/soc/pinctrl@03000000/cam_sensor_suspend_rear_aux";
		cam_smmu = "/soc/qcom,cam_smmu";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_vfe_lite0 = "/soc/qcom,vfe-lite0@acc4000";
		cam_vfe_lite1 = "/soc/qcom,vfe-lite1@accb000";
		camera_trip = "/soc/thermal-zones/camera-lowf/trips/camera-trip";
		camera_vaf_en_default = "/soc/pinctrl@03000000/camera_vaf_en_default";
		camera_vana_en_default = "/soc/pinctrl@03000000/camera_vana_en_default";
		cci0_active = "/soc/pinctrl@03000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@03000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@03000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@03000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@03000000/cci3_suspend";
		cdc_reset_active = "/soc/pinctrl@03000000/cdc_reset_ctrl/cdc_reset_active";
		cdc_reset_sleep = "/soc/pinctrl@03000000/cdc_reset_ctrl/cdc_reset_sleep";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cdsp_keepalive = "/soc/qcom,cdsp_keepalive";
		cdsp_mem = "/reserved-memory/cdsp_region";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@0xa4c00000";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp@1799000c/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp@1799000c/master-kernel";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		clock_aop = "/soc/qcom,aopclk";
		clock_camcc = "/soc/qcom,camcc";
		clock_cpucc = "/soc/qcom,cpucc";
		clock_debugcc = "/soc/qcom,cc-debug";
		clock_dispcc = "/soc/qcom,dispcc";
		clock_gcc = "/soc/qcom,gcc";
		clock_gpucc = "/soc/qcom,gpucc";
		clock_npucc = "/soc/qcom,npucc";
		clock_rpmh = "/soc/qcom,rpmhclk";
		clock_scc = "/soc/qcom,scc@2b10000";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		cnss_wlan_en_active = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_sleep";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		compute_dsp_0_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_0_tbu@0x15199000";
		compute_dsp_1_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_1_tbu@0x151A5000";
		conn_power_1p8_active = "/soc/pinctrl@03000000/conn_power_1p8_active";
		conn_power_pa_active = "/soc/pinctrl@03000000/conn_power_pa_active";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		cpu17_trip = "/soc/thermal-zones/cpu-1-7-lowf/trips/cpu17-trip";
		cpu4_computemon = "/soc/qcom,cpu4-computemon";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		cpu4_cpu_l3_latmon = "/soc/qcom,cpu4-cpu-l3-latmon";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu4_cpu_llcc_latmon = "/soc/qcom,cpu4-cpu-llcc-latmon";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu4_llcc_ddr_latmon = "/soc/qcom,cpu4-llcc-ddr-latmon";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		cpu7_cpu_l3_latmon = "/soc/qcom,cpu7-cpu-l3-latmon";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		cpu_pmu = "/soc/cpu-pmu";
		cpucc_debug = "/soc/syscon@182a0018";
		cs35l41_int_default = "/soc/pinctrl@03000000/tert_tdm/cs35l41_int_default";
		csr = "/soc/csr@0x6001000";
		cti0 = "/soc/cti@6010000";
		cti0_apss = "/soc/cti@78e0000";
		cti0_ddr0 = "/soc/cti@6a02000";
		cti0_ddr1 = "/soc/cti@6a10000";
		cti0_dlct = "/soc/cti@6c29000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti0_swao = "/soc/cti@6b04000";
		cti1 = "/soc/cti@6011000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti1_apss = "/soc/cti@78f0000";
		cti1_ddr0 = "/soc/cti@6a03000";
		cti1_ddr1 = "/soc/cti@6a11000";
		cti1_dlct = "/soc/cti@6c2a000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti2 = "/soc/cti@6012000";
		cti2_apss = "/soc/cti@7900000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cx_cdev = "/soc/rpmh-regulator-cxlvl/regulator-cdev";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_hdmi_ms = "/soc/qcom,msm-dai-q6-hdmi_ms";
		dai_meta_mi2s0 = "/soc/qcom,msm-dai-q6-meta-mi2s-prim";
		dai_meta_mi2s1 = "/soc/qcom,msm-dai-q6-meta-mi2s-sec";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-1";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dcc = "/soc/dcc_v2@10a2000";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		disp_rsc = "/soc/mailbox@af20000";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps@1799000c/slave-kernel";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps@1799000c/master-kernel";
		dummy_eud = "/soc/dummy_sink";
		dump_mem = "/reserved-memory/mem_dump_region";
		ebi_cdev = "/soc/rpmh-regulator-ebilvl/regulator-cdev";
		emac_gdsc = "/soc/qcom,gdsc@0x106004";
		emac_mdc = "/soc/pinctrl@03000000/emac/emac_mdc";
		emac_mdio = "/soc/pinctrl@03000000/emac/emac_mdio";
		emac_phy_intr = "/soc/pinctrl@03000000/emac/emac_phy_intr";
		emac_phy_reset_state = "/soc/pinctrl@03000000/emac/emac_phy_reset_state";
		emac_pin_pps_0 = "/soc/pinctrl@03000000/emac/emac_pin_pps_0";
		emac_rgmii_rx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_rx_ctl";
		emac_rgmii_rxc = "/soc/pinctrl@03000000/emac/emac_rgmii_rxc";
		emac_rgmii_rxd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd0";
		emac_rgmii_rxd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd1";
		emac_rgmii_rxd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd2";
		emac_rgmii_rxd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd3";
		emac_rgmii_tx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_tx_ctl";
		emac_rgmii_txc = "/soc/pinctrl@03000000/emac/emac_rgmii_txc";
		emac_rgmii_txd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd0";
		emac_rgmii_txd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd1";
		emac_rgmii_txd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd2";
		emac_rgmii_txd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd3";
		energy_costs = "/energy-costs";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		eud = "/soc/qcom,msm-eud@88e0000";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fd_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_fd/iova-mem-map";
		firmware = "/firmware";
		fsa4480 = "/soc/i2c@890000/fsa4480@43";
		fsa_usbc_ana_en = "/soc/pinctrl@03000000/fsa_usbc_ana_en_n@100/fsa_usbc_ana_en";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		funnel_apss_merg_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merg_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_out_funnel_in2 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_ddr_0 = "/soc/funnel@6a05000";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6a05000/ports/port@1/endpoint";
		funnel_ddr_0_out_tpda = "/soc/funnel@6a05000/ports/port@0/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm1 = "/soc/funnel_1@6c0b000";
		funnel_dl_mm1_in_tpdm_mm = "/soc/funnel_1@6c0b000/ports/port@1/endpoint";
		funnel_dl_mm1_out_tpda = "/soc/funnel_1@6c0b000/ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_qm = "/soc/funnel@6c0b000/ports/port@1/endpoint";
		funnel_dl_mm_out_tpda = "/soc/funnel@6c0b000/ports/port@0/endpoint";
		funnel_dl_north = "/soc/funnel@6ac2000";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@6ac2000/ports/port@1/endpoint";
		funnel_dl_north_in_tpdm_wcss = "/soc/funnel@6ac2000/ports/port@2/endpoint";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@6ac2000/ports/port@0/endpoint";
		funnel_dl_south = "/soc/funnel@69c2000";
		funnel_dl_south_in_tpdm_dl_south = "/soc/funnel@69c2000/ports/port@1/endpoint";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@69c2000/ports/port@0/endpoint";
		funnel_gfx = "/soc/funnel@0x6943000";
		funnel_gfx_in_gfx = "/soc/funnel@0x6943000/ports/port@1/endpoint";
		funnel_gfx_in_gfx_cx = "/soc/funnel@0x6943000/ports/port@2/endpoint";
		funnel_gfx_out_funnel_in2 = "/soc/funnel@0x6943000/ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@0x6041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@0x6041000/ports/port@2/endpoint";
		funnel_in0_in_funnel_spss = "/soc/funnel@0x6041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@0x6041000/ports/port@3/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@0x6041000/ports/port@0/endpoint";
		funnel_in1 = "/soc/funnel@0x6042000";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@0x6042000/ports/port@4/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@0x6042000/ports/port@1/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@0x6042000/ports/port@2/endpoint";
		funnel_in1_in_replicator_swao = "/soc/funnel@0x6042000/ports/port@3/endpoint";
		funnel_in1_out_funnel_merg = "/soc/funnel@0x6042000/ports/port@0/endpoint";
		funnel_in2 = "/soc/funnel@0x6043000";
		funnel_in2_in_funnel_apss_merg = "/soc/funnel@0x6043000/ports/port@1/endpoint";
		funnel_in2_in_funnel_gfx = "/soc/funnel@0x6043000/ports/port@2/endpoint";
		funnel_in2_in_tpda_modem = "/soc/funnel@0x6043000/ports/port@3/endpoint";
		funnel_in2_out_funnel_merg = "/soc/funnel@0x6043000/ports/port@0/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_1 = "/soc/funnel_1@6846000";
		funnel_lpass_1_in_audio_etm0 = "/soc/funnel_1@6846000/ports/port@1/endpoint";
		funnel_lpass_1_out_funnel_qatb = "/soc/funnel_1@6846000/ports/port@0/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/ports/port@1/endpoint";
		funnel_lpass_out_tpda = "/soc/funnel@6846000/ports/port@0/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_merg_in_funnel_in2 = "/soc/funnel@6045000/ports/port@3/endpoint";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_in_funnel_lpass_1 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_funnel_turing_1 = "/soc/funnel@6005000/ports/port@3/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_spss = "/soc/funnel@6883000";
		funnel_spss_in_spss_etm0 = "/soc/funnel@6883000/ports/port@2/endpoint";
		funnel_spss_in_tpda_spss = "/soc/funnel@6883000/ports/port@1/endpoint";
		funnel_spss_out_funnel_in0 = "/soc/funnel@6883000/ports/port@0/endpoint";
		funnel_swao = "/soc/funnel@0x6b08000";
		funnel_swao_in_replicator1_out = "/soc/funnel@0x6b08000/ports/port@2/endpoint";
		funnel_swao_in_ssc_etm0 = "/soc/funnel@0x6b08000/ports/port@1/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@0x6b08000/ports/port@3/endpoint";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@0x6b08000/ports/port@0/endpoint";
		funnel_turing = "/soc/funnel@6861000";
		funnel_turing_1 = "/soc/funnel_1@6861000";
		funnel_turing_1_in_turing_etm0 = "/soc/funnel_1@6861000/ports/port@1/endpoint";
		funnel_turing_1_out_funnel_qatb = "/soc/funnel_1@6861000/ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6861000/ports/port@1/endpoint";
		funnel_turing_out_tpda = "/soc/funnel@6861000/ports/port@0/endpoint";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@0x02CA0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@0x02CA0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@0x02CA0000/gfx_0_tbu@0x2CC5000";
		gfx_1_tbu = "/soc/kgsl-smmu@0x02CA0000/gfx_1_tbu@0x2CC9000";
		gfx_cx_out_funnel_gfx = "/soc/qcom,kgsl-3d0@2C00000/qcom,gpu-coresights/qcom,gpu-coresight@1/port/endpoint";
		gfx_out_funnel_gfx = "/soc/qcom,kgsl-3d0@2C00000/qcom,gpu-coresights/qcom,gpu-coresight@0/port/endpoint";
		gict = "/soc/gict@17a20000";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		glink_modem = "/soc/qcom,glink/modem";
		glink_slpi = "/soc/qcom,glink/dsps";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		glink_spss = "/soc/qcom,glink/spss";
		gmu = "/soc/qcom,gmu@0x2C6A000";
		gmu_kernel = "/soc/qcom,gmu@0x2C6A000/gmu_kernel";
		gmu_user = "/soc/qcom,gmu@0x2C6A000/gmu_user";
		gpi_dma0 = "/soc/qcom,gpi-dma@0x800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@0xa00000";
		gpi_dma2 = "/soc/qcom,gpi-dma@0xc00000";
		gpu_cx_gdsc = "/soc/qcom,gdsc@0x2c9106c";
		gpu_cx_hw_ctrl = "/soc/syscon@0x2c91540";
		gpu_gx_domain_addr = "/soc/syscon@0x2c91508";
		gpu_gx_gdsc = "/soc/qcom,gdsc@0x2c9100c";
		gpu_gx_sw_reset = "/soc/syscon@0x2c91008";
		gpu_opp_table = "/soc/gpu-opp-table";
		gpu_trip0 = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip0";
		gpubw = "/soc/qcom,gpubw";
		gpuss0_trip = "/soc/thermal-zones/gpuss-0-lowf/trips/gpuss0-trip";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc = "/soc/qcom,gdsc@0x17d040";
		hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc = "/soc/qcom,gdsc@0x17d04c";
		hlos1_vote_aggre_noc_mmu_tbu1_gdsc = "/soc/qcom,gdsc@0x17d044";
		hlos1_vote_aggre_noc_mmu_tbu2_gdsc = "/soc/qcom,gdsc@0x17d048";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@0x17d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@0x17d058";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@0x17d054";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@0x17d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@0x17d060";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hs1_i2s_data0_active = "/soc/pinctrl@03000000/hs1_i2s_data0/hs1_i2s_data0_active";
		hs1_i2s_data0_sleep = "/soc/pinctrl@03000000/hs1_i2s_data0/hs1_i2s_data0_sleep";
		hs1_i2s_data1_active = "/soc/pinctrl@03000000/hs1_i2s_data1/hs1_i2s_data1_active";
		hs1_i2s_data1_sleep = "/soc/pinctrl@03000000/hs1_i2s_data1/hs1_i2s_data1_sleep";
		hs1_i2s_mclk_active = "/soc/pinctrl@03000000/hs1_i2s_mclk/hs1_i2s_mclk_active";
		hs1_i2s_mclk_sleep = "/soc/pinctrl@03000000/hs1_i2s_mclk/hs1_i2s_mclk_sleep";
		hs1_i2s_sck_active = "/soc/pinctrl@03000000/hs1_i2s_sck/hs1_i2s_sck_active";
		hs1_i2s_sck_sleep = "/soc/pinctrl@03000000/hs1_i2s_sck/hs1_i2s_sck_sleep";
		hs1_i2s_ws_active = "/soc/pinctrl@03000000/hs1_i2s_ws/hs1_i2s_ws_active";
		hs1_i2s_ws_sleep = "/soc/pinctrl@03000000/hs1_i2s_ws/hs1_i2s_ws_sleep";
		hs2_i2s_data0_active = "/soc/pinctrl@03000000/hs2_i2s_data0/hs2_i2s_data0_active";
		hs2_i2s_data0_sleep = "/soc/pinctrl@03000000/hs2_i2s_data0/hs2_i2s_data0_sleep";
		hs2_i2s_data1_active = "/soc/pinctrl@03000000/hs2_i2s_data1/hs2_i2s_data1_active";
		hs2_i2s_data1_sleep = "/soc/pinctrl@03000000/hs2_i2s_data1/hs2_i2s_data1_sleep";
		hs2_i2s_mclk_active = "/soc/pinctrl@03000000/hs2_i2s_mclk/hs2_i2s_mclk_active";
		hs2_i2s_mclk_sleep = "/soc/pinctrl@03000000/hs2_i2s_mclk/hs2_i2s_mclk_sleep";
		hs2_i2s_sck_active = "/soc/pinctrl@03000000/hs2_i2s_sck/hs2_i2s_sck_active";
		hs2_i2s_sck_sleep = "/soc/pinctrl@03000000/hs2_i2s_sck/hs2_i2s_sck_sleep";
		hs2_i2s_ws_active = "/soc/pinctrl@03000000/hs2_i2s_ws/hs2_i2s_ws_active";
		hs2_i2s_ws_sleep = "/soc/pinctrl@03000000/hs2_i2s_ws/hs2_i2s_ws_sleep";
		hs3_i2s_data0_active = "/soc/pinctrl@03000000/hs3_i2s_data0/hs3_i2s_data0_active";
		hs3_i2s_data0_sleep = "/soc/pinctrl@03000000/hs3_i2s_data0/hs3_i2s_data0_sleep";
		hs3_i2s_data1_active = "/soc/pinctrl@03000000/hs3_i2s_data1/hs3_i2s_data1_active";
		hs3_i2s_data1_sleep = "/soc/pinctrl@03000000/hs3_i2s_data1/hs3_i2s_data1_sleep";
		hs3_i2s_mclk_active = "/soc/pinctrl@03000000/hs3_i2s_mclk/hs3_i2s_mclk_active";
		hs3_i2s_mclk_sleep = "/soc/pinctrl@03000000/hs3_i2s_mclk/hs3_i2s_mclk_sleep";
		hs3_i2s_sck_active = "/soc/pinctrl@03000000/hs3_i2s_sck/hs3_i2s_sck_active";
		hs3_i2s_sck_sleep = "/soc/pinctrl@03000000/hs3_i2s_sck/hs3_i2s_sck_sleep";
		hs3_i2s_ws_active = "/soc/pinctrl@03000000/hs3_i2s_ws/hs3_i2s_ws_active";
		hs3_i2s_ws_sleep = "/soc/pinctrl@03000000/hs3_i2s_ws/hs3_i2s_ws_sleep";
		hwevent = "/soc/hwevent@0x091866F0";
		hyp_mem = "/reserved-memory/hyp_mem@85700000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_custom_mode";
		icnss = "/soc/qcom,icnss@18800000";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		ife_0_gdsc = "/soc/qcom,gdsc@0xad0a004";
		ife_1_gdsc = "/soc/qcom,gdsc@0xad0b004";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17a00000";
		intsp = "/soc/qcom,qsee_irq";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		iommu_qupv3_2_geni_se_cb = "/soc/qcom,qupv3_2_geni_se@cc0000/qcom,iommu_qupv3_2_geni_se_cb";
		iommu_qupv3_3_geni_se_cb = "/soc/qcom,qupv3_3_geni_se@26c0000/qcom,iommu_qupv3_3_geni_se_cb";
		iommu_slim_aud_ctrl_cb = "/soc/slim@171c0000/qcom,iommu_slim_ctrl_cb";
		iommu_slim_qca_ctrl_cb = "/soc/slim@17240000/qcom,iommu_slim_ctrl_cb";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipcb_tgu = "/soc/tgu@6b0c000";
		ipe_0_gdsc = "/soc/qcom,gdsc@0xad08004";
		ipe_1_gdsc = "/soc/qcom,gdsc@0xad09004";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@0x02CA0000";
		kgsl_smmu = "/soc/kgsl-smmu@0x02CA0000";
		llcc = "/soc/qcom,llcc@9200000/qcom,sm8150-llcc";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		lmh_dcvs0 = "/soc/qcom,cpucc/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc/qcom,limits-dcvs@18350800";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		lsm = "/soc/qcom,msm-lsm-client";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_gpu_tcu = "/soc/ad-hoc-bus/mas-acm-gpu-tcu";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_alc = "/soc/ad-hoc-bus/mas-alc";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_qhm_qup1 = "/soc/ad-hoc-bus/mas-qhm-qup1";
		mas_qhm_qup2 = "/soc/ad-hoc-bus/mas-qhm-qup2";
		mas_qhm_sensorss_ahb = "/soc/ad-hoc-bus/mas-qhm-sensorss-ahb";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qhm_spdm = "/soc/ad-hoc-bus/mas-qhm-spdm";
		mas_qhm_tsif = "/soc/ad-hoc-bus/mas-qhm-tsif";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_cnoc = "/soc/ad-hoc-bus/mas-qnm-cnoc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qnm_pcie = "/soc/ad-hoc-bus/mas-qnm-pcie";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ecc = "/soc/ad-hoc-bus/mas-qxm-ecc";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_mdp1 = "/soc/ad-hoc-bus/mas-qxm-mdp1";
		mas_qxm_mdp1_display = "/soc/ad-hoc-bus/mas-qxm-mdp1_display";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus1 = "/soc/ad-hoc-bus/mas-qxm-venus1";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_xm_emac = "/soc/ad-hoc-bus/mas-xm-emac";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_xm_pcie3_0 = "/soc/ad-hoc-bus/mas-xm-pcie3-0";
		mas_xm_pcie3_1 = "/soc/ad-hoc-bus/mas-xm-pcie3-1";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_sdc4 = "/soc/ad-hoc-bus/mas-xm-sdc4";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_xm_usb3_1 = "/soc/ad-hoc-bus/mas-xm-usb3-1";
		mccc_debug = "/soc/syscon@90b0000";
		mdm2ap_active = "/soc/pinctrl@03000000/mdm2ap/mdm2ap_active";
		mdm2ap_sleep = "/soc/pinctrl@03000000/mdm2ap/mdm2ap_sleep";
		mdms_trip = "/soc/thermal-zones/mdm-scl-lowf/trips/mdms-trip";
		mdss_core_gdsc = "/soc/qcom,gdsc@0xaf03000";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94900";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@ae96900";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy0@ae96400";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		mdss_rotator = "/soc/qcom,mdss_rotator@ae00000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		mhi_0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0";
		mhi_1 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0";
		mhi_device = "/soc/mhi_dev@1c0b000";
		mhi_netdev_0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev_0_rsc = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		mhi_netdev_2 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mm_cx_cdev = "/soc/rpmh-regulator-mmcxlvl/mm-cx-cdev-lvl";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x1518D000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_1_tbu@0x15191000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x15195000";
		modem0_current = "/soc/qmi-tmd-devices/modem0/modem0_current";
		modem0_pa = "/soc/qmi-tmd-devices/modem0/modem0_pa";
		modem0_proc = "/soc/qmi-tmd-devices/modem0/modem0_proc";
		modem0_skin = "/soc/qmi-tmd-devices/modem0/modem0_skin";
		modem0_vdd = "/soc/qmi-tmd-devices/modem0/modem0_vdd";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		modem_smp2p_in = "/soc/qcom,smp2p-modem@1799000c/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem@1799000c/master-kernel";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		msm_gpu = "/soc/qcom,kgsl-3d0@2C00000";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		mvs0_gdsc = "/soc/qcom,gdsc@0xab00874";
		mvs1_gdsc = "/soc/qcom,gdsc@0xab008b4";
		mvsc_gdsc = "/soc/qcom,gdsc@0xab00814";
		mx_cdev = "/soc/rpmh-regulator-mxlvl/mx-cdev-lvl";
		nfc_clk_req_active = "/soc/pinctrl@03000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@03000000/nfc/nfc_clk_req_suspend";
		nfc_enable_active = "/soc/pinctrl@03000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03000000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@03000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03000000/nfc/nfc_int_suspend";
		npu_core_gdsc = "/soc/qcom,gdsc@0x9911028";
		npu_npu_ddr_bw = "/soc/qcom,npu-npu-ddr-bw";
		npu_npu_ddr_bwmon = "/soc/qcom,npu-npu-ddr-bwmon@9960300";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_clkreq_default = "/soc/pinctrl@03000000/pcie0/pcie0_clkreq_default";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a00040";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie1_clkreq_default = "/soc/pinctrl@03000000/pcie1/pcie1_clkreq_default";
		pcie1_edma = "/soc/qcom,pcie1_edma@40002000";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a00040";
		pcie1_perst_default = "/soc/pinctrl@03000000/pcie1/pcie1_perst_default";
		pcie1_wake_default = "/soc/pinctrl@03000000/pcie1/pcie1_wake_default";
		pcie_0_gdsc = "/soc/qcom,gdsc@0x16b004";
		pcie_1_gdsc = "/soc/qcom,gdsc@0x18d004";
		pcie_ep = "/soc/qcom,pcie@40004000";
		pcie_ep_clkreq_default = "/soc/pinctrl@03000000/pcie_ep/pcie_ep_clkreq_default";
		pcie_ep_perst_default = "/soc/pinctrl@03000000/pcie_ep/pcie_ep_perst_default";
		pcie_ep_wake_default = "/soc/pinctrl@03000000/pcie_ep/pcie_ep_wake_default";
		pcie_rc0 = "/soc/qcom,pcie@1c00000/pcie_rc0";
		pcie_rc1 = "/soc/qcom,pcie@1c08000/pcie_rc1";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pdc = "/soc/interrupt-controller@0xb220000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@8be00000";
		pil_camera_mem = "/reserved-memory/camera_region@8b700000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@99100000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region@98f15000";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region@98f00000";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region@98f10000";
		pil_modem = "/soc/qcom,mss@4080000";
		pil_modem_mem = "/reserved-memory/modem_region@8e000000";
		pil_npu_mem = "/reserved-memory/pil_npu_region@8bd80000";
		pil_slpi_mem = "/reserved-memory/pil_slpi_region@97b00000";
		pil_spss_mem = "/reserved-memory/pil_spss_region@99000000";
		pil_ssc = "/soc/qcom,ssc@5c00000";
		pil_video_mem = "/reserved-memory/pil_video_region@97600000";
		pil_wlan_fw_mem = "/reserved-memory/pil_wlan_fw_region@8bc00000";
		pm8009_l2 = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		pm8009_l5 = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		pm8009_l6 = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		pm8009_s2 = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		pm8150_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		pm8150_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		pm8150_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		pm8150_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		pm8150_l12_ao = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		pm8150_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		pm8150_l14 = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		pm8150_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		pm8150_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		pm8150_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		pm8150_l18 = "/soc/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		pm8150_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		pm8150_l3 = "/soc/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		pm8150_l4_level = "/soc/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		pm8150_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		pm8150_l5_ao = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		pm8150_l6 = "/soc/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		pm8150_l7 = "/soc/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		pm8150_l8_level = "/soc/rpmh-regulator-lcxlvl/regulator-pm8150-l8-level";
		pm8150_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		pm8150_s1_level = "/soc/rpmh-regulator-msslvl/regulator-pm8150-s1-level";
		pm8150_s2 = "/soc/rpmh-regulator-smpa2/regulator-pm8150-s2";
		pm8150_s3_level = "/soc/rpmh-regulator-ebilvl/regulator-pm8150-s3-level";
		pm8150_s4 = "/soc/regulator-pm8150-s4";
		pm8150_s5 = "/soc/rpmh-regulator-smpa5/regulator-pm8150-s5";
		pm8150_s6 = "/soc/rpmh-regulator-smpa6/regulator-pm8150-s6";
		pm8150l_bob = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob";
		pm8150l_bob_ao = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob-ao";
		pm8150l_l1 = "/soc/rpmh-regulator-ldoc1/regulator-pm8150l-l1";
		pm8150l_l10 = "/soc/rpmh-regulator-ldoc10/regulator-pm8150l-l10";
		pm8150l_l11 = "/soc/rpmh-regulator-ldoc11/regulator-pm8150l-l11";
		pm8150l_l2 = "/soc/rpmh-regulator-ldoc2/regulator-pm8150l-l2";
		pm8150l_l3 = "/soc/rpmh-regulator-ldoc3/regulator-pm8150l-l3";
		pm8150l_l4 = "/soc/rpmh-regulator-ldoc4/regulator-pm8150l-l4";
		pm8150l_l5 = "/soc/rpmh-regulator-ldoc5/regulator-pm8150l-l5";
		pm8150l_l6 = "/soc/rpmh-regulator-ldoc6/regulator-pm8150l-l6";
		pm8150l_l7 = "/soc/rpmh-regulator-ldoc7/regulator-pm8150l-l7";
		pm8150l_l8 = "/soc/rpmh-regulator-ldoc8/regulator-pm8150l-l8";
		pm8150l_l9 = "/soc/rpmh-regulator-ldoc9/regulator-pm8150l-l9";
		pm8150l_s1 = "/soc/rpmh-regulator-smpc1/regulator-pm8150l-s1";
		pm8150l_s2_level = "/soc/rpmh-regulator-gfxlvl/regulator-pm8150l-s2-level";
		pm8150l_s4_level = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		pm8150l_s4_level_ao = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		pm8150l_s5_level = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		pm8150l_s5_level_ao = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		pm8150l_s6_level = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		pm8150l_s6_level_ao = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		pm8150l_s8 = "/soc/rpmh-regulator-smpc8/regulator-pm8150l-s8";
		pmx_sde = "/soc/pinctrl@03000000/pmx_sde";
		pop_test_trip = "/soc/thermal-zones/pop-mem-test/trips/pop-test-trip";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		pri_aux_pcm_clk_active = "/soc/pinctrl@03000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@03000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@03000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@03000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@03000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@03000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@03000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@03000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_din_active = "/soc/pinctrl@03000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_din_sleep = "/soc/pinctrl@03000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@03000000/pri_tdm_dout/pri_tdm_dout_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@03000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@03000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@03000000/pri_tdm_sync/pri_tdm_sync_sleep";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		q6_hvx_step0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-step0";
		q6_hvx_step1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-step1";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_clk_led = "/soc/qcom_clk_led";
		qcom_clk_led_gp2_active = "/soc/pinctrl@03000000/qcom_clk_led_gp2_pins/qcom_clk_led_gp2_active";
		qcom_clk_led_gp2_pins = "/soc/pinctrl@03000000/qcom_clk_led_gp2_pins";
		qcom_clk_led_gp2_sleep = "/soc/pinctrl@03000000/qcom_clk_led_gp2_pins/qqcom_clk_led_gp2_sleep";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_rng = "/soc/qrng@793000";
		qcom_seecom = "/soc/qseecom@87900000";
		qcom_smcinvoke = "/soc/smcinvoke@87900000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		qmp_npu0 = "/soc/qcom,qmp-npu-low@9818000";
		qmp_npu1 = "/soc/qcom,qmp-npu-high@9818000";
		qseecom_mem = "/reserved-memory/qseecom_region@0x9e400000";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		quat_aux_pcm_active = "/soc/pinctrl@03000000/quat_aux_pcm/quat_aux_pcm_active";
		quat_aux_pcm_din_active = "/soc/pinctrl@03000000/quat_aux_pcm_din/quat_aux_pcm_din_active";
		quat_aux_pcm_din_sleep = "/soc/pinctrl@03000000/quat_aux_pcm_din/quat_aux_pcm_din_sleep";
		quat_aux_pcm_dout_active = "/soc/pinctrl@03000000/quat_aux_pcm_dout/quat_aux_pcm_dout_active";
		quat_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/quat_aux_pcm_dout/quat_aux_pcm_dout_sleep";
		quat_aux_pcm_sleep = "/soc/pinctrl@03000000/quat_aux_pcm/quat_aux_pcm_sleep";
		quat_mi2s_active = "/soc/pinctrl@03000000/quat_mi2s/quat_mi2s_active";
		quat_mi2s_mclk_active = "/soc/pinctrl@03000000/quat_mi2s_mclk/quat_mi2s_mclk_active";
		quat_mi2s_mclk_sleep = "/soc/pinctrl@03000000/quat_mi2s_mclk/quat_mi2s_mclk_sleep";
		quat_mi2s_sd0_active = "/soc/pinctrl@03000000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd0_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd1_active = "/soc/pinctrl@03000000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd1_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd2_active = "/soc/pinctrl@03000000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd2_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd3_active = "/soc/pinctrl@03000000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		quat_mi2s_sd3_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sleep = "/soc/pinctrl@03000000/quat_mi2s/quat_mi2s_sleep";
		quat_tdm_active = "/soc/pinctrl@03000000/quat_tdm/quat_tdm_active";
		quat_tdm_din_active = "/soc/pinctrl@03000000/quat_tdm_din/quat_tdm_din_active";
		quat_tdm_din_sleep = "/soc/pinctrl@03000000/quat_tdm_din/quat_tdm_din_sleep";
		quat_tdm_dout_active = "/soc/pinctrl@03000000/quat_tdm_dout/quat_tdm_dout_active";
		quat_tdm_dout_sleep = "/soc/pinctrl@03000000/quat_tdm_dout/quat_tdm_dout_sleep";
		quat_tdm_sleep = "/soc/pinctrl@03000000/quat_tdm/quat_tdm_sleep";
		quin_aux_pcm_active = "/soc/pinctrl@03000000/quin_aux_pcm/quin_aux_pcm_active";
		quin_aux_pcm_din_active = "/soc/pinctrl@03000000/quin_aux_pcm_din/quin_aux_pcm_din_active";
		quin_aux_pcm_din_sleep = "/soc/pinctrl@03000000/quin_aux_pcm_din/quin_aux_pcm_din_sleep";
		quin_aux_pcm_dout_active = "/soc/pinctrl@03000000/quin_aux_pcm_dout/quin_aux_pcm_dout_active";
		quin_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/quin_aux_pcm_dout/quin_aux_pcm_dout_sleep";
		quin_aux_pcm_sleep = "/soc/pinctrl@03000000/quin_aux_pcm/quin_aux_pcm_sleep";
		quin_mi2s_active = "/soc/pinctrl@03000000/quin_mi2s/quin_mi2s_active";
		quin_mi2s_mclk_active = "/soc/pinctrl@03000000/quin_mi2s_mclk/quin_mi2s_mclk_active";
		quin_mi2s_mclk_sleep = "/soc/pinctrl@03000000/quin_mi2s_mclk/quin_mi2s_mclk_sleep";
		quin_mi2s_sd0_active = "/soc/pinctrl@03000000/quin_mi2s_sd0/quin_mi2s_sd0_active";
		quin_mi2s_sd0_sleep = "/soc/pinctrl@03000000/quin_mi2s_sd0/quin_mi2s_sd0_sleep";
		quin_mi2s_sd1_active = "/soc/pinctrl@03000000/quin_mi2s_sd1/quin_mi2s_sd1_active";
		quin_mi2s_sd1_sleep = "/soc/pinctrl@03000000/quin_mi2s_sd1/quin_mi2s_sd1_sleep";
		quin_mi2s_sleep = "/soc/pinctrl@03000000/quin_mi2s/quin_mi2s_sleep";
		quin_tdm_active = "/soc/pinctrl@03000000/quin_tdm/quin_tdm_active";
		quin_tdm_din_active = "/soc/pinctrl@03000000/quin_tdm_din/quin_tdm_din_active";
		quin_tdm_din_sleep = "/soc/pinctrl@03000000/quin_tdm_din/quin_tdm_din_sleep";
		quin_tdm_dout_active = "/soc/pinctrl@03000000/quin_tdm_dout/quin_tdm_dout_active";
		quin_tdm_dout_sleep = "/soc/pinctrl@03000000/quin_tdm_dout/quin_tdm_dout_sleep";
		quin_tdm_sleep = "/soc/pinctrl@03000000/quin_tdm/quin_tdm_sleep";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@cc0000";
		qupv3_3 = "/soc/qcom,qupv3_3_geni_se@26c0000";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se0_i2c_active = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se0_spi_active = "/soc/pinctrl@03000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@03000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@03000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se10_2uart_active = "/soc/pinctrl@03000000/qupv3_se10_2uart_pins/qupv3_se10_2uart_active";
		qupv3_se10_2uart_pins = "/soc/pinctrl@03000000/qupv3_se10_2uart_pins";
		qupv3_se10_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se10_2uart_pins/qupv3_se10_2uart_sleep";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se10_i2c_active = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_pins = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se10_spi_active = "/soc/pinctrl@03000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_pins = "/soc/pinctrl@03000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_sleep = "/soc/pinctrl@03000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se11_i2c_active = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_pins = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se11_spi_active = "/soc/pinctrl@03000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_pins = "/soc/pinctrl@03000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_sleep = "/soc/pinctrl@03000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_2uart = "/soc/qcom,qup_uart@0xa90000";
		qupv3_se12_2uart_active = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_active";
		qupv3_se12_2uart_pins = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins";
		qupv3_se12_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_sleep";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se12_i2c_active = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_pins = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se12_spi_active = "/soc/pinctrl@03000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_pins = "/soc/pinctrl@03000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_sleep = "/soc/pinctrl@03000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_4uart = "/soc/qcom,qup_uart@0xc8c000";
		qupv3_se13_4uart_pins = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins";
		qupv3_se13_ctsrx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_ctsrx";
		qupv3_se13_default_ctsrtsrx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_default_ctsrtsrx";
		qupv3_se13_default_tx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_default_tx";
		qupv3_se13_i2c = "/soc/i2c@c8c000";
		qupv3_se13_i2c_active = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_pins = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_rts = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_rts";
		qupv3_se13_spi = "/soc/spi@c8c000";
		qupv3_se13_spi_active = "/soc/pinctrl@03000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_pins = "/soc/pinctrl@03000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_sleep = "/soc/pinctrl@03000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se13_tx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_tx";
		qupv3_se14_i2c = "/soc/i2c@0xc90000";
		qupv3_se14_i2c_active = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_pins = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi = "/soc/spi@c90000";
		qupv3_se14_spi_active = "/soc/pinctrl@03000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_pins = "/soc/pinctrl@03000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_sleep = "/soc/pinctrl@03000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c = "/soc/i2c@0xc94000";
		qupv3_se15_i2c_active = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_pins = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi = "/soc/spi@c94000";
		qupv3_se15_spi_active = "/soc/pinctrl@03000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_pins = "/soc/pinctrl@03000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_sleep = "/soc/pinctrl@03000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se16_2uart_active = "/soc/pinctrl@03000000/qupv3_se16_2uart_pins/qupv3_se16_2uart_active";
		qupv3_se16_2uart_pins = "/soc/pinctrl@03000000/qupv3_se16_2uart_pins";
		qupv3_se16_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se16_2uart_pins/qupv3_se16_2uart_sleep";
		qupv3_se16_i2c = "/soc/i2c@0xa94000";
		qupv3_se16_i2c_active = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_pins = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se16_spi = "/soc/spi@a94000";
		qupv3_se16_spi_active = "/soc/pinctrl@03000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_pins = "/soc/pinctrl@03000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_sleep = "/soc/pinctrl@03000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_i2c = "/soc/i2c@0xc80000";
		qupv3_se17_i2c_active = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_pins = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se17_spi = "/soc/spi@c80000";
		qupv3_se17_spi_active = "/soc/pinctrl@03000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_pins = "/soc/pinctrl@03000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_sleep = "/soc/pinctrl@03000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se18_i2c = "/soc/i2c@0xc84000";
		qupv3_se18_i2c_active = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_active";
		qupv3_se18_i2c_pins = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins";
		qupv3_se18_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_sleep";
		qupv3_se18_spi = "/soc/spi@c84000";
		qupv3_se18_spi_active = "/soc/pinctrl@03000000/qupv3_se18_spi_pins/qupv3_se18_spi_active";
		qupv3_se18_spi_pins = "/soc/pinctrl@03000000/qupv3_se18_spi_pins";
		qupv3_se18_spi_sleep = "/soc/pinctrl@03000000/qupv3_se18_spi_pins/qupv3_se18_spi_sleep";
		qupv3_se19_i2c = "/soc/i2c@0xc88000";
		qupv3_se19_i2c_active = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_pins = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		qupv3_se19_spi = "/soc/spi@c88000";
		qupv3_se19_spi_active = "/soc/pinctrl@03000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_pins = "/soc/pinctrl@03000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_sleep = "/soc/pinctrl@03000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se1_i2c_active = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@884000";
		qupv3_se1_spi_active = "/soc/pinctrl@03000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@03000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@03000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se20_i2c = "/soc/i2c@2680000";
		qupv3_se20_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins/qupv3_se20_i2c_active";
		qupv3_se20_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins";
		qupv3_se20_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins/qupv3_se20_i2c_sleep";
		qupv3_se21_i2c = "/soc/i2c@2684000";
		qupv3_se21_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins/qupv3_se21_i2c_active";
		qupv3_se21_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins";
		qupv3_se21_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins/qupv3_se21_i2c_sleep";
		qupv3_se21_spi = "/soc/spi@2684000";
		qupv3_se21_spi_active = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins/qupv3_se21_spi_active";
		qupv3_se21_spi_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins";
		qupv3_se21_spi_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins/qupv3_se21_spi_sleep";
		qupv3_se22_i2c = "/soc/i2c@2688000";
		qupv3_se22_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins/qupv3_se22_i2c_active";
		qupv3_se22_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins";
		qupv3_se22_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins/qupv3_se22_i2c_sleep";
		qupv3_se22_spi = "/soc/spi@2688000";
		qupv3_se22_spi_active = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins/qupv3_se22_spi_active";
		qupv3_se22_spi_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins";
		qupv3_se22_spi_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins/qupv3_se22_spi_sleep";
		qupv3_se23_i2c = "/soc/i2c@268c000";
		qupv3_se23_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins/qupv3_se23_i2c_active";
		qupv3_se23_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins";
		qupv3_se23_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins/qupv3_se23_i2c_sleep";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se2_i2c_active = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi = "/soc/spi@888000";
		qupv3_se2_spi_active = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_pins = "/soc/pinctrl@03000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		qupv3_se3_i2c_active = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_pins = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi = "/soc/spi@88c000";
		qupv3_se3_spi_active = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_miso_sleep = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@03000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_sleep = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_2uart = "/soc/qcom,qup_uart@a84000";
		qupv3_se4_2uart_active = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins/qupv3_se4_2uart_active";
		qupv3_se4_2uart_default = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins/qupv3_se4_2uart_default";
		qupv3_se4_2uart_pins = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins";
		qupv3_se4_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se4_2uart_pins/qupv3_se4_2uart_sleep";
		qupv3_se4_i2c = "/soc/i2c@890000";
		qupv3_se4_i2c_active = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi = "/soc/spi@890000";
		qupv3_se4_spi_active = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@03000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_sleep = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c = "/soc/i2c@894000";
		qupv3_se5_i2c_active = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_pins = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@894000";
		qupv3_se5_spi_active = "/soc/pinctrl@03000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@03000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@03000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c = "/soc/i2c@898000";
		qupv3_se6_i2c_active = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_pins = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi = "/soc/spi@898000";
		qupv3_se6_spi_active = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_pins = "/soc/pinctrl@03000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_sleep = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c = "/soc/i2c@89c000";
		qupv3_se7_i2c_active = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_pins = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi = "/soc/spi@89c000";
		qupv3_se7_spi_active = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_pins = "/soc/pinctrl@03000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_sleep = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se8_i2c_active = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_pins = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se8_spi_active = "/soc/pinctrl@03000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_pins = "/soc/pinctrl@03000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_sleep = "/soc/pinctrl@03000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se9_i2c_active = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_pins = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se9_spi_active = "/soc/pinctrl@03000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_pins = "/soc/pinctrl@03000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_sleep = "/soc/pinctrl@03000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		refgen = "/soc/refgen-regulator@88e7000";
		removed_regions = "/reserved-memory/removed_regions@86200000";
		replicator0_in_tmc_etf = "/soc/replicator@6046000/ports/port@2/endpoint";
		replicator0_out_replicator1_in = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator1_in_replicator0_out = "/soc/replicator@604A000/ports/port@1/endpoint";
		replicator1_out_funnel_swao = "/soc/replicator@604A000/ports/port@0/endpoint";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_qdss1 = "/soc/replicator@604A000";
		replicator_swao = "/soc/replicator@6b0a000";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b0a000/ports/port@2/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b0a000/ports/port@0/endpoint";
		replicator_swao_out_funnel_in1 = "/soc/replicator@6b0a000/ports/port@1/endpoint";
		reserved_memory = "/reserved-memory";
		rot_reg = "/soc/qcom,mdss_rotator@ae00000/qcom,rot-reg-bus";
		routing = "/soc/qcom,msm-pcm-routing";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		sdc2_clk_ds_100MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_100MHz";
		sdc2_clk_ds_200MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_200MHz";
		sdc2_clk_ds_400KHz = "/soc/pinctrl@03000000/sdc2_clk_ds_400KHz";
		sdc2_clk_ds_50MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_50MHz";
		sdc2_clk_off = "/soc/pinctrl@03000000/sdc2_clk_off";
		sdc2_clk_on = "/soc/pinctrl@03000000/sdc2_clk_on";
		sdc2_cmd_ds_100MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_100MHz";
		sdc2_cmd_ds_200MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_200MHz";
		sdc2_cmd_ds_400KHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_400KHz";
		sdc2_cmd_ds_50MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_50MHz";
		sdc2_cmd_off = "/soc/pinctrl@03000000/sdc2_cmd_off";
		sdc2_cmd_on = "/soc/pinctrl@03000000/sdc2_cmd_on";
		sdc2_data_ds_100MHz = "/soc/pinctrl@03000000/sdc2_data_ds_100MHz";
		sdc2_data_ds_200MHz = "/soc/pinctrl@03000000/sdc2_data_ds_200MHz";
		sdc2_data_ds_400KHz = "/soc/pinctrl@03000000/sdc2_data_ds_400KHz";
		sdc2_data_ds_50MHz = "/soc/pinctrl@03000000/sdc2_data_ds_50MHz";
		sdc2_data_off = "/soc/pinctrl@03000000/sdc2_data_off";
		sdc2_data_on = "/soc/pinctrl@03000000/sdc2_data_on";
		sde_dp = "/soc/qcom,dp_display@0";
		sde_dp_mst_sim = "/soc/qcom,dp-mst-sim";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_suspend";
		sde_dsi1_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi1_suspend";
		sde_dsi_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_suspend";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sde_te1_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te1_suspend";
		sde_te_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_suspend";
		sdhc_2 = "/soc/sdhci@8804000";
		sec_aux_pcm_active = "/soc/pinctrl@03000000/sec_aux_pcm/sec_aux_pcm_active";
		sec_aux_pcm_din_active = "/soc/pinctrl@03000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@03000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@03000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_sleep = "/soc/pinctrl@03000000/sec_aux_pcm/sec_aux_pcm_sleep";
		sec_mi2s_active = "/soc/pinctrl@03000000/sec_mi2s/sec_mi2s_active";
		sec_mi2s_mclk_active = "/soc/pinctrl@03000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@03000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@03000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@03000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@03000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@03000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_sleep = "/soc/pinctrl@03000000/sec_mi2s/sec_mi2s_sleep";
		sec_tdm_active = "/soc/pinctrl@03000000/sec_tdm/sec_tdm_active";
		sec_tdm_din_active = "/soc/pinctrl@03000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_din_sleep = "/soc/pinctrl@03000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@03000000/sec_tdm_dout/sec_tdm_dout_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@03000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_sleep = "/soc/pinctrl@03000000/sec_tdm/sec_tdm_sleep";
		secure_display_memory = "/reserved-memory/secure_display_region";
		sensor_int1_default = "/soc/pinctrl@03000000/sensor_int1_default";
		sensor_int2_default = "/soc/pinctrl@03000000/sensor_int2_default";
		shared_meta = "/firmware/android/vbmeta";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps@1799000c/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps@1799000c/sleepstate-out";
		slim_aud = "/soc/slim@171c0000";
		slim_qca = "/soc/slim@17240000";
		slpi_tlmm = "/soc/slpi_pinctrl@02B40000";
		slpi_vdd = "/soc/qmi-tmd-devices/slpi/slpi_vdd";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy_south = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-south";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_compute_dsp = "/soc/ad-hoc-bus/slv-qhs-compute-dsp";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mmcx = "/soc/ad-hoc-bus/slv-qhs-cpr-mmcx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_emac_cfg = "/soc/ad-hoc-bus/slv-qhs-emac-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qhs_memnoc = "/soc/ad-hoc-bus/slv-qhs-memnoc";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_pcie0_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie0-cfg";
		slv_qhs_pcie1_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie1-cfg";
		slv_qhs_phy_refgen_north = "/soc/ad-hoc-bus/slv-qhs-phy-refgen-north";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qupv3_east = "/soc/ad-hoc-bus/slv-qhs-qupv3-east";
		slv_qhs_qupv3_north = "/soc/ad-hoc-bus/slv-qhs-qupv3-north";
		slv_qhs_qupv3_south = "/soc/ad-hoc-bus/slv-qhs-qupv3-south";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_sdc4 = "/soc/ad-hoc-bus/slv-qhs-sdc4";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_spdm = "/soc/ad-hoc-bus/slv-qhs-spdm";
		slv_qhs_spss_cfg = "/soc/ad-hoc-bus/slv-qhs-spss-cfg";
		slv_qhs_ssc_cfg = "/soc/ad-hoc-bus/slv-qhs-ssc-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_east = "/soc/ad-hoc-bus/slv-qhs-tlmm-east";
		slv_qhs_tlmm_north = "/soc/ad-hoc-bus/slv-qhs-tlmm-north";
		slv_qhs_tlmm_south = "/soc/ad-hoc-bus/slv-qhs-tlmm-south";
		slv_qhs_tlmm_west = "/soc/ad-hoc-bus/slv-qhs-tlmm-west";
		slv_qhs_tsif = "/soc/ad-hoc-bus/slv-qhs-tsif";
		slv_qhs_ufs_card_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-card-cfg";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_usb3_1 = "/soc/ad-hoc-bus/slv-qhs-usb3-1";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns2_mem_noc = "/soc/ad-hoc-bus/slv-qns2-mem-noc";
		slv_qns2_mem_noc_display = "/soc/ad-hoc-bus/slv-qns2-mem-noc_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qns_cdsp_mem_noc = "/soc/ad-hoc-bus/slv-qns-cdsp-mem-noc";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_cnoc_a2noc = "/soc/ad-hoc-bus/slv-qns-cnoc-a2noc";
		slv_qns_ecc = "/soc/ad-hoc-bus/slv-qns-ecc";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		slv_qns_pcie_mem_noc = "/soc/ad-hoc-bus/slv-qns-pcie-mem-noc";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_pcie_0 = "/soc/ad-hoc-bus/slv-xs-pcie-0";
		slv_xs_pcie_1 = "/soc/ad-hoc-bus/slv-xs-pcie-1";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		smem = "/soc/qcom,smem@8600000";
		smem_region = "/reserved-memory/smem@86000000";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_sec_cb";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_unsec_cb";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-ipa-1-out";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-qvrexternal5-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp@1799000c/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp@1799000c/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-rdbg5-out";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-wlan-1-in";
		snd_934x = "/soc/qcom,msm-audio-apr/sound-tavil";
		snd_9360 = "/soc/qcom,msm-audio-apr/sound-pahu";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		soc = "/soc";
		sp_mem = "/reserved-memory/sp_region";
		sp_scsr = "/soc/mailbox@188501c";
		sp_scsr_block = "/soc/syscon@1880000";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b22000";
		spss_etm0_out_funnel_spss = "/soc/spss_etm0/port/endpoint";
		spss_utils = "/soc/qcom,spss_utils";
		ss5_pwr_ctrl_pins = "/soc/pinctrl@03000000/ss5_pwr_ctrl_pins";
		ss5_pwr_ctrl_rst_off = "/soc/pinctrl@03000000/ss5_pwr_ctrl_pins/ss5_pwr_ctrl_off";
		ss5_pwr_ctrl_rst_on = "/soc/pinctrl@03000000/ss5_pwr_ctrl_pins/ss5_pwr_ctrl_rst_on";
		ssc_etm0_out_funnel_swao = "/soc/ssc_etm0/port/endpoint";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		storage_cd = "/soc/pinctrl@03000000/storage_cd";
		stub_codec = "/soc/qcom,msm-stub-codec";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		swao_csr = "/soc/csr@6b0e000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		tcsr_mutex = "/soc/hwlock@1f40000";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tert_aux_pcm_active = "/soc/pinctrl@03000000/tert_aux_pcm/tert_aux_pcm_active";
		tert_aux_pcm_din_active = "/soc/pinctrl@03000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@03000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@03000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_sleep = "/soc/pinctrl@03000000/tert_aux_pcm/tert_aux_pcm_sleep";
		tert_mi2s_active = "/soc/pinctrl@03000000/tert_mi2s/tert_mi2s_active";
		tert_mi2s_mclk_active = "/soc/pinctrl@03000000/tert_mi2s_mclk/tert_mi2s_mclk_active";
		tert_mi2s_mclk_sleep = "/soc/pinctrl@03000000/tert_mi2s_mclk/tert_mi2s_mclk_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@03000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@03000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@03000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@03000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sleep = "/soc/pinctrl@03000000/tert_mi2s/tert_mi2s_sleep";
		tert_tdm_active = "/soc/pinctrl@03000000/tert_tdm/tert_tdm_active";
		tert_tdm_din_active = "/soc/pinctrl@03000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_din_sleep = "/soc/pinctrl@03000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@03000000/tert_tdm_dout/tert_tdm_dout_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@03000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_sleep = "/soc/pinctrl@03000000/tert_tdm/tert_tdm_sleep";
		thermal_zones = "/soc/thermal-zones";
		titan_top_gdsc = "/soc/qcom,gdsc@0xad0c1bc";
		tlmm = "/soc/pinctrl@03000000";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		tmc_etf_out_replicator0 = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etf_swao = "/soc/tmc@6b09000";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b09000/ports/port@1/endpoint";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b09000/ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/port/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_dl_north = "/soc/tpda@6ac1000";
		tpda_dl_north_in_tpdm_dl_north = "/soc/tpda@6ac1000/ports/port@1/endpoint";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@6ac1000/ports/port@0/endpoint";
		tpda_in_funnel_ddr_0 = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_in_funnel_dl_mm = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda_in_funnel_dl_mm1 = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_funnel_lpass = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_funnel_turing = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_tpdm_center = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_in_tpdm_npu = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpda_llm_gold_out_funnel_apss_merg = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpda_llm_silver_out_funnel_apss_merg = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_modem = "/soc/tpda@6832000";
		tpda_modem_in_tpdm_modem = "/soc/tpda@6832000/ports/port@1/endpoint";
		tpda_modem_out_funnel_in2 = "/soc/tpda@6832000/ports/port@0/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_spss = "/soc/tpda@6882000";
		tpda_spss_in_tpdm_spss = "/soc/tpda@6882000/ports/port@1/endpoint";
		tpda_spss_out_funnel_spss = "/soc/tpda@6882000/ports/port@0/endpoint";
		tpda_swao = "/soc/tpda@6b01000";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b01000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b01000/ports/port@2/endpoint";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b01000/ports/port@0/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpdm_center = "/soc/tpdm@6c28000";
		tpdm_center_out_tpda = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6A00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6A00000/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_tpda_dl_north = "/soc/tpdm@6ac0000/port/endpoint";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_dl_south_out_funnel_dl_south = "/soc/tpdm@69c0000/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold = "/soc/tpdm@78b0000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@78a0000/port/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/port/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm1 = "/soc/tpdm@6c08000/port/endpoint";
		tpdm_modem = "/soc/tpdm@6830000";
		tpdm_modem_out_tpda_modem = "/soc/tpdm@6830000/port/endpoint";
		tpdm_npu = "/soc/tpdm@6980000";
		tpdm_npu_out_tpda = "/soc/tpdm@6980000/port/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7830000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_funnel_dl_mm = "/soc/tpdm@69d0000/port/endpoint";
		tpdm_spss = "/soc/tpdm@6880000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@6880000/port/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b02000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b02000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b03000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b03000/port/endpoint";
		tpdm_turing = "/soc/tpdm@6860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6860000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		tpdm_wcss = "/soc/tpdm@699c000";
		tpdm_wcss_out_funnel_dl_north = "/soc/tpdm@699c000/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		trigout_a = "/soc/pinctrl@03000000/trigout_a";
		ts_active = "/soc/pinctrl@03000000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@03000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@03000000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		tsif0_signals_active = "/soc/pinctrl@03000000/tsif0_signals_active";
		tsif0_sync_active = "/soc/pinctrl@03000000/tsif0_sync_active";
		tsif1_signals_active = "/soc/pinctrl@03000000/tsif1_signals_active";
		tsif1_sync_active = "/soc/pinctrl@03000000/tsif1_sync_active";
		tspp = "/soc/msm_tspp@0x8880000";
		turing_etm0_out_funnel_turing_1 = "/soc/turing_etm0/port/endpoint";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		ufs_card_gdsc = "/soc/qcom,gdsc@0x175004";
		ufs_dev_reset_assert = "/soc/pinctrl@03000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03000000/ufs_dev_reset_deassert";
		ufs_ice = "/soc/ufsice@1d90000";
		ufs_phy_gdsc = "/soc/qcom,gdsc@0x177004";
		ufshc_mem = "/soc/ufshc@1d84000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		usb0 = "/soc/ssusb@a600000";
		usb1 = "/soc/ssusb@a800000";
		usb2_id_det_default = "/soc/pinctrl@03000000/usb2_id_det_default";
		usb2_phy0 = "/soc/hsphy@88e2000";
		usb2_phy1 = "/soc/hsphy@88e3000";
		usb2phy_ac_en1_default = "/soc/pinctrl@03000000/usb2phy_ac_en1_default";
		usb2phy_ac_en2_default = "/soc/pinctrl@03000000/usb2phy_ac_en2_default";
		usb30_prim_gdsc = "/soc/qcom,gdsc@0x10f004";
		usb30_sec_gdsc = "/soc/qcom,gdsc@0x110004";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		vendor = "/vendor";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		wcd_intr_default = "/soc/pinctrl@03000000/wcd9xxx_intr/wcd_intr_default";
		wcd_usbc_analog_en1_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_active";
		wcd_usbc_analog_en1_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_idle";
		wcd_usbc_analog_en2_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en2/wcd_usbc_ana_en2_active";
		wcd_usbc_analog_en2_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en2/wcd_usbc_ana_en2_idle";
		wdog = "/soc/qcom,wdt@17c10000";
		wil6210 = "/soc/qcom,wil6210";
		wil6210_refclk3_en_pin = "/soc/pinctrl@03000000/wil6210_refclk3_en_pin";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@85e00000";
		xbl_dump_mem = "/reserved-memory/xbl_dump_mem@85d00000";
	};

	aliases {
		hsuart0 = "/soc/qcom,qup_uart@0xc8c000";
		hsuart1 = "/soc/qcom,qup_uart@a84000";
		i2c0 = "/soc/i2c@890000";
		mhi0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0";
		mhi1 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0";
		mhi_netdev0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev2 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		sdhc2 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@0xa90000";
		spi0 = "/soc/spi@88c000";
		spi1 = "/soc/spi@884000";
		ufshc1 = "/soc/ufshc@1d84000";
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 cgroup.memory=nokmem,nosocket";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x13>;
				};

				core1 {
					cpu = <0x14>;
				};

				core2 {
					cpu = <0x15>;
				};

				core3 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};

				core2 {
					cpu = <0x19>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x1a>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <0x2>;
			phandle = <0x13>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x0>;
			sched-energy-costs = <0x3 0x4>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x91>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x89>;
				qcom,dump-size = <0x8800>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x2>;

				l3-cache {
					cache-level = <0x3>;
					compatible = "arm,arch-cache";
					phandle = <0x6>;
				};
			};

			l2-tlb {
				phandle = <0xa1>;
				qcom,dump-size = <0x5000>;
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <0x7>;
			phandle = <0x14>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x100>;
			sched-energy-costs = <0x3 0x4>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x92>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x8a>;
				qcom,dump-size = <0x8800>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};

			l2-tlb {
				phandle = <0xa2>;
				qcom,dump-size = <0x5000>;
			};
		};

		cpu@200 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <0x8>;
			phandle = <0x15>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x200>;
			sched-energy-costs = <0x3 0x4>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x93>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x8b>;
				qcom,dump-size = <0x8800>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};

			l2-tlb {
				phandle = <0xa3>;
				qcom,dump-size = <0x5000>;
			};
		};

		cpu@300 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x16>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x300>;
			sched-energy-costs = <0x3 0x4>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x94>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x8c>;
				qcom,dump-size = <0x8800>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};

			l2-tlb {
				phandle = <0xa4>;
				qcom,dump-size = <0x5000>;
			};
		};

		cpu@400 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x6cc>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <0xa>;
			phandle = <0x17>;
			qcom,lmh-dcvs = <0xd>;
			reg = <0x0 0x400>;
			sched-energy-costs = <0xb 0xc>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x95>;
				qcom,dump-size = <0x12000>;
			};

			l1-dtlb {
				phandle = <0x9d>;
				qcom,dump-size = <0x480>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x8d>;
				qcom,dump-size = <0x11000>;
			};

			l1-itlb {
				phandle = <0x99>;
				qcom,dump-size = <0x300>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xa>;
				qcom,dump-size = <0x88000>;
			};

			l2-tlb {
				phandle = <0xa5>;
				qcom,dump-size = <0x7800>;
			};
		};

		cpu@500 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x6cc>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <0xe>;
			phandle = <0x18>;
			qcom,lmh-dcvs = <0xd>;
			reg = <0x0 0x500>;
			sched-energy-costs = <0xb 0xc>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x96>;
				qcom,dump-size = <0x12000>;
			};

			l1-dtlb {
				phandle = <0x9e>;
				qcom,dump-size = <0x480>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x8e>;
				qcom,dump-size = <0x11000>;
			};

			l1-itlb {
				phandle = <0x9a>;
				qcom,dump-size = <0x300>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xe>;
				qcom,dump-size = <0x88000>;
			};

			l2-tlb {
				phandle = <0xa6>;
				qcom,dump-size = <0x7800>;
			};
		};

		cpu@600 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x6cc>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <0xf>;
			phandle = <0x19>;
			qcom,lmh-dcvs = <0xd>;
			reg = <0x0 0x600>;
			sched-energy-costs = <0xb 0xc>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x97>;
				qcom,dump-size = <0x12000>;
			};

			l1-dtlb {
				phandle = <0x9f>;
				qcom,dump-size = <0x480>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x8f>;
				qcom,dump-size = <0x11000>;
			};

			l1-itlb {
				phandle = <0x9b>;
				qcom,dump-size = <0x300>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xf>;
				qcom,dump-size = <0x88000>;
			};

			l2-tlb {
				phandle = <0xa7>;
				qcom,dump-size = <0x7800>;
			};
		};

		cpu@700 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x6cc>;
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <0x10>;
			phandle = <0x1a>;
			qcom,lmh-dcvs = <0xd>;
			reg = <0x0 0x700>;
			sched-energy-costs = <0x11 0x12>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x98>;
				qcom,dump-size = <0x12000>;
			};

			l1-dtlb {
				phandle = <0xa0>;
				qcom,dump-size = <0x480>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x90>;
				qcom,dump-size = <0x11000>;
			};

			l1-itlb {
				phandle = <0x9c>;
				qcom,dump-size = <0x300>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x10>;
				qcom,dump-size = <0x110000>;
			};

			l2-tlb {
				phandle = <0xa8>;
				qcom,dump-size = <0x7800>;
			};
		};
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x5f1>;

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x3 0x62700 0x4 0x75300 0x4 0x8ca00 0x4 0xa4100 0x5 0xbb800 0x5 0xd2f00 0x6 0xef100 0x7 0x106800 0x8 0x11df00 0x9 0x135600 0xa>;
			idle-cost-data = <0x3 0x2 0x1>;
			phandle = <0x4>;
		};

		cluster-cost1 {
			busy-cost-data = <0x8ca00 0x19 0xa4100 0x1a 0xbb800 0x1b 0xd2f00 0x1c 0xea600 0x1d 0x101d00 0x1e 0x119400 0x20 0x130b00 0x22 0x148200 0x25 0x15ae00 0x28 0x16da00 0x2d 0x185100 0x32 0x19c800 0x39 0x1b3f00 0x40 0x1c6b00 0x4a 0x1d9700 0x5a 0x1ec300 0x6a>;
			idle-cost-data = <0x3 0x2 0x1>;
			phandle = <0xc>;
		};

		cluster-cost2 {
			busy-cost-data = <0xa8c00 0x1e 0xbb800 0x21 0xd2f00 0x24 0xe5b00 0x27 0xf8700 0x2a 0x10fe00 0x2e 0x122a00 0x31 0x13a100 0x37 0x14cd00 0x43 0x164400 0x4d 0x177000 0x57 0x18e700 0x64 0x1a5e00 0x6e 0x1bd500 0x78 0x1d0100 0x80 0x1e2d00 0x87 0x1f5900 0x8c>;
			idle-cost-data = <0x3 0x2 0x1>;
			phandle = <0x12>;
		};

		core-cost0 {
			busy-cost-data = <0x493e0 0x1c 0x62700 0x1e 0x75300 0x21 0x8ca00 0x25 0xa4100 0x2a 0xbb800 0x2f 0xd2f00 0x36 0xef100 0x3f 0x106800 0x46 0x11df00 0x4f 0x135600 0x58>;
			idle-cost-data = <0x12 0xe 0xc>;
			phandle = <0x3>;
		};

		core-cost1 {
			busy-cost-data = <0x8ca00 0x85 0xa4100 0x98 0xbb800 0xaf 0xd2f00 0xca 0xea600 0xe9 0x101d00 0x10b 0x119400 0x130 0x130b00 0x158 0x148200 0x182 0x15ae00 0x1a5 0x16da00 0x1ca 0x185100 0x1f9 0x19c800 0x230 0x1b3f00 0x26e 0x1c6b00 0x2a6 0x1d9700 0x2e4 0x1ec300 0x327>;
			idle-cost-data = <0x50 0x3c 0x28>;
			phandle = <0xb>;
		};

		core-cost2 {
			busy-cost-data = <0xa8c00 0xab 0xbb800 0xc3 0xd2f00 0xe6 0xe5b00 0x105 0xf8700 0x126 0x10fe00 0x151 0x122a00 0x175 0x13a100 0x1a2 0x14cd00 0x1c7 0x164400 0x1f7 0x177000 0x221 0x18e700 0x25a 0x1a5e00 0x29a 0x1bd500 0x2e3 0x1d0100 0x326 0x1e2d00 0x36f 0x1f5900 0x3c0>;
			idle-cost-data = <0x6e 0x5a 0x46>;
			phandle = <0x11>;
		};
	};

	firmware {
		phandle = <0x5f2>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";
				phandle = <0x5f4>;

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/8804000.sdhci/by-name/vendor";
					fsmgr_flags = "wait,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
				phandle = <0x5f3>;
			};
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		granule = <0x200>;
		mboxes = <0x1f 0x0>;
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x5f5>;
		ranges;

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xb0>;
			reusable;
			size = <0x0 0x1000000>;
		};

		camera_region@8b700000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x3d>;
			reg = <0x0 0x8b700000 0x0 0x500000>;
		};

		cdsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x2fc>;
			reusable;
			size = <0x0 0x400000>;
		};

		cdsp_regions@99100000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x84>;
			reg = <0x0 0x99100000 0x0 0x1400000>;
		};

		cdsp_sec_regions@0xa4c00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x100>;
			reg = <0x0 0xa4c00000 0x0 0x3c00000>;
		};

		cont_splash_region@9c000000 {
			label = "cont_splash_region";
			phandle = <0x5fc>;
			reg = <0x0 0x9c000000 0x0 0x2400000>;
		};

		hyp_mem@85700000 {
			no-map;
			phandle = <0x5f6>;
			reg = <0x0 0x85700000 0x0 0x600000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x0 0x2800000>;
		};

		mem_dump_region {
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xbd>;
			reusable;
			size = <0x0 0x2400000>;
		};

		modem_region@8e000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x78>;
			reg = <0x0 0x8e000000 0x0 0x9600000>;
		};

		pil_adsp_region@8be00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x7b>;
			reg = <0x0 0x8be00000 0x0 0x2200000>;
		};

		pil_gpu_region@98f15000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x5fb>;
			reg = <0x0 0x98f15000 0x0 0x2000>;
		};

		pil_ipa_fw_region@98f00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xe7>;
			reg = <0x0 0x98f00000 0x0 0x10000>;
		};

		pil_ipa_gsi_region@98f10000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x5fa>;
			reg = <0x0 0x98f10000 0x0 0x5000>;
		};

		pil_npu_region@8bd80000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x83>;
			reg = <0x0 0x8bd80000 0x0 0x80000>;
		};

		pil_slpi_region@97b00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x7f>;
			reg = <0x0 0x97b00000 0x0 0x1400000>;
		};

		pil_spss_region@99000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x82>;
			reg = <0x0 0x99000000 0x0 0x100000>;
		};

		pil_video_region@97600000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x88>;
			reg = <0x0 0x97600000 0x0 0x500000>;
		};

		pil_wlan_fw_region@8bc00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xea>;
			reg = <0x0 0x8bc00000 0x0 0x180000>;
		};

		qseecom_region@0x9e400000 {
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0xbc>;
			reg = <0x0 0x9e400000 0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xfd>;
			reusable;
			size = <0x0 0x1000000>;
		};

		removed_regions@86200000 {
			no-map;
			phandle = <0x5f9>;
			reg = <0x0 0x86200000 0x0 0x5500000>;
		};

		secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xff>;
			reusable;
			size = <0x0 0xa000000>;
		};

		smem@86000000 {
			no-map;
			phandle = <0xaa>;
			reg = <0x0 0x86000000 0x0 0x200000>;
		};

		sp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xfe>;
			reusable;
			size = <0x0 0x800000>;
		};

		user_contig_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xfc>;
			reusable;
			size = <0x0 0x1000000>;
		};

		xbl_aop_mem@85e00000 {
			no-map;
			phandle = <0x5f8>;
			reg = <0x0 0x85e00000 0x0 0x140000>;
		};

		xbl_dump_mem@85d00000 {
			no-map;
			phandle = <0x5f7>;
			reg = <0x0 0x85d00000 0x0 0x100000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x30a>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			mbox-names = "apps_rsc", "disp_rsc";
			mboxes = <0x56 0x0 0x27 0x0>;
			phandle = <0x4c9>;
			reg = <0x16e0000 0x40000 0x1700000 0x40000 0x1500000 0x40000 0x14e0000 0x40000 0x17900000 0x40000 0x9680000 0x40000 0x9680000 0x40000 0x1740000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1700000 0x40000>;
			reg-names = "aggre1_noc-base", "aggre2_noc-base", "config_noc-base", "dc_noc-base", "gladiator_noc-base", "mc_virt-base", "gem_noc-base", "mmss_noc-base", "system_noc-base", "ipa_virt-base", "camnoc_virt-base", "compute_noc-base";

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				phandle = <0x18b>;
				qcom,bcm-dev;
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x101>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				phandle = <0x19b>;
				qcom,bcm-dev;
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x102>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				phandle = <0x16d>;
				qcom,bcm-dev;
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x101>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				phandle = <0x4ca>;
				qcom,bcm-dev;
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x102>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				phandle = <0x10a>;
				qcom,bcm-dev;
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x101>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				phandle = <0x114>;
				qcom,bcm-dev;
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x101>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				phandle = <0x17d>;
				qcom,bcm-dev;
				qcom,bcm-name = "CO0";
				qcom,rscs = <0x101>;
			};

			bcm-co1 {
				cell-id = <0x1b82>;
				label = "CO1";
				phandle = <0x111>;
				qcom,bcm-dev;
				qcom,bcm-name = "CO1";
				qcom,rscs = <0x101>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				phandle = <0x189>;
				qcom,bcm-dev;
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x101>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				phandle = <0x18a>;
				qcom,bcm-dev;
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x101>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				phandle = <0x19a>;
				qcom,bcm-dev;
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x102>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				phandle = <0x18e>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x101>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				phandle = <0x19f>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x102>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				phandle = <0x10e>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x101>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				phandle = <0x174>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x102>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				phandle = <0x15b>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x101>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				phandle = <0x19d>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x102>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				phandle = <0x15c>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x101>;
			};

			bcm-mm3_display {
				cell-id = <0x697d>;
				label = "MM3_DISPLAY";
				phandle = <0x176>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x102>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				phandle = <0x106>;
				qcom,bcm-dev;
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x101>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				phandle = <0x188>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x101>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				phandle = <0x199>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x102>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				phandle = <0x186>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x101>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				phandle = <0x14f>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x101>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				phandle = <0x152>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH4";
				qcom,rscs = <0x101>;
			};

			bcm-sh5 {
				cell-id = <0x1b60>;
				label = "SH5";
				phandle = <0x14e>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH5";
				qcom,rscs = <0x101>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				phandle = <0x193>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x101>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				phandle = <0x194>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x101>;
			};

			bcm-sn11 {
				cell-id = <0x1b75>;
				label = "SN11";
				phandle = <0x169>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN11";
				qcom,rscs = <0x101>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				phandle = <0x16c>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN12";
				qcom,rscs = <0x101>;
			};

			bcm-sn14 {
				cell-id = <0x1b78>;
				label = "SN14";
				phandle = <0x17b>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN14";
				qcom,rscs = <0x101>;
			};

			bcm-sn15 {
				cell-id = <0x1b79>;
				label = "SN15";
				phandle = <0x16a>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN15";
				qcom,rscs = <0x101>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				phandle = <0x191>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x101>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				phandle = <0x178>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x101>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				phandle = <0x195>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x101>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				phandle = <0x197>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN5";
				qcom,rscs = <0x101>;
			};

			bcm-sn8 {
				cell-id = <0x1b72>;
				label = "SN8";
				phandle = <0x196>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN8";
				qcom,rscs = <0x101>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				phandle = <0x165>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN9";
				qcom,rscs = <0x101>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				clocks;
				label = "fab-aggre1_noc";
				phandle = <0x104>;
				qcom,base-name = "aggre1_noc-base";
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				clocks;
				label = "fab-aggre2_noc";
				phandle = <0x108>;
				qcom,base-name = "aggre2_noc-base";
				qcom,base-offset = <0x6000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				clocks;
				label = "fab-camnoc_virt";
				phandle = <0x10d>;
				qcom,base-name = "camnoc_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				clocks;
				label = "fab-compute_noc";
				phandle = <0x110>;
				qcom,base-name = "compute_noc-base";
				qcom,base-offset = <0x20000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x2000>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				clocks;
				label = "fab-config_noc";
				phandle = <0x113>;
				qcom,base-name = "config_noc-base";
				qcom,base-offset = <0x0>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x6000>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				clocks;
				label = "fab-dc_noc";
				phandle = <0x149>;
				qcom,base-name = "dc_noc-base";
				qcom,base-offset = <0x0>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				clocks;
				label = "fab-gem_noc";
				phandle = <0x14d>;
				qcom,base-name = "gem_noc-base";
				qcom,base-offset = <0x2b000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x80>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				clocks;
				label = "fab-gem_noc_display";
				phandle = <0x16f>;
				qcom,base-name = "gem_noc-base";
				qcom,base-offset = <0x2b000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x80>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				clocks;
				label = "fab-ipa_virt";
				phandle = <0x154>;
				qcom,base-name = "ipa_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				clocks;
				label = "fab-mc_virt";
				phandle = <0x156>;
				qcom,base-name = "mc_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				clocks;
				label = "fab-mc_virt_display";
				phandle = <0x171>;
				qcom,base-name = "mc_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				clocks;
				label = "fab-mmss_noc";
				phandle = <0x158>;
				qcom,base-name = "mmss_noc-base";
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				clocks;
				label = "fab-mmss_noc_display";
				phandle = <0x173>;
				qcom,base-name = "mmss_noc-base";
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				clocks;
				label = "fab-system_noc";
				phandle = <0x15e>;
				qcom,base-name = "system_noc-base";
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			mas-acm-apps {
				cell-id = <0x1>;
				label = "mas-acm-apps";
				phandle = <0x4e3>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bcms = <0x14e>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x14a 0x14b 0x14c>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x60 0x61 0x62 0x63>;
			};

			mas-acm-gpu-tcu {
				cell-id = <0x9b>;
				label = "mas-acm-gpu-tcu";
				phandle = <0x4e4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x14b 0x14c>;
				qcom,prio = <0x6>;
				qcom,qport = <0x160>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				phandle = <0x4e5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x14b 0x14c>;
				qcom,prio = <0x6>;
				qcom,qport = <0x180>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				phandle = <0x4f4>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x16d>;
				qcom,bus-dev = <0x156>;
				qcom,buswidth = <0x1>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				phandle = <0x4e8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x154>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x153>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				phandle = <0x187>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x156>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x155>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				phandle = <0x198>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x171>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x170>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				phandle = <0x17e>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x104>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x103>;
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				phandle = <0x17f>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x107>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				phandle = <0x180>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x147 0x148>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				phandle = <0x184>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x150 0x151>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				phandle = <0x181>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x157>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				phandle = <0x4d0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x109>;
				qcom,prio = <0x2>;
				qcom,qport = <0x2f>;
			};

			mas-qhm-qspi {
				cell-id = <0xa2>;
				label = "mas-qhm-qspi";
				phandle = <0x4d1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x109>;
				qcom,prio = <0x2>;
				qcom,qport = <0x33>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup0";
				phandle = <0x4cb>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x106>;
				qcom,bus-dev = <0x104>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x105>;
				qcom,prio = <0x2>;
				qcom,qport = <0x7>;
			};

			mas-qhm-qup1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup1";
				phandle = <0x4d2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x106>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x109>;
				qcom,prio = <0x2>;
				qcom,qport = <0x30>;
			};

			mas-qhm-qup2 {
				cell-id = <0x99>;
				label = "mas-qhm-qup2";
				phandle = <0x4d3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x106>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x109>;
				qcom,prio = <0x2>;
				qcom,qport = <0x31>;
			};

			mas-qhm-sensorss-ahb {
				cell-id = <0xaa>;
				label = "mas-qhm-sensorss-ahb";
				phandle = <0x4d4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x109>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				phandle = <0x182>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x15d>;
			};

			mas-qhm-spdm {
				cell-id = <0x24>;
				label = "mas-qhm-spdm";
				phandle = <0x4e1>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x112>;
			};

			mas-qhm-tsif {
				cell-id = <0x52>;
				label = "mas-qhm-tsif";
				phandle = <0x4d5>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x109>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				phandle = <0x177>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x165>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x15f 0x160 0x161 0x162 0x163 0x164>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				phandle = <0x179>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x169>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x15f 0x160 0x161 0x162 0x163 0x166 0x167 0x168 0x164>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				phandle = <0x17c>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bcms = <0x152>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x14a 0x14b 0x14c>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x40 0x41>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				phandle = <0x183>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x109>;
				qcom,forwarding;
				qcom,prio = <0x2>;
				qcom,qport = <0x22>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				phandle = <0x185>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x16a>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x160 0x161 0x162 0x163 0x168 0x164>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				phandle = <0x4e6>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x14b 0x14c>;
				qcom,prio = <0x0>;
				qcom,qport = <0x120 0x121>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				phandle = <0x18d>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x14b>;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x80 0x81>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				phandle = <0x19e>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x16f>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x16e>;
				qcom,qport = <0x80 0x81>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				phandle = <0x18c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x14b 0x14c>;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x140>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				phandle = <0x19c>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16f>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x16e>;
				qcom,qport = <0x140>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				phandle = <0x4e0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x111>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10f>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x2>;
			};

			mas-qnm-pcie {
				cell-id = <0x9f>;
				label = "mas-qnm-pcie";
				phandle = <0x17a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x14b 0x14c>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0xe0>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				phandle = <0x18f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				phandle = <0x190>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x14b>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0xc0>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				phandle = <0x192>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x14b>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0xa0>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				phandle = <0x4e9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x159>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x1>;
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				phandle = <0x4dd>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10c>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				phandle = <0x4ea>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x159>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x2>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				phandle = <0x4de>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10c>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				phandle = <0x4eb>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x15b>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x15a>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x0>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				phandle = <0x4df>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10c>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				phandle = <0x4d6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10a>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x109>;
				qcom,forwarding;
				qcom,prio = <0x2>;
				qcom,qport = <0x0>;
			};

			mas-qxm-ecc {
				cell-id = <0xa0>;
				label = "mas-qxm-ecc";
				phandle = <0x4e7>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x14b>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x100 0x101>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				phandle = <0x4d7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x109>;
				qcom,defer-init-qos;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b7b 0x0 0x1>;
				qcom,prio = <0x2>;
				qcom,qport = <0x2>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				phandle = <0x4ec>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x159>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x3>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				phandle = <0x4f5>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x174>;
				qcom,bus-dev = <0x173>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x172>;
				qcom,qport = <0x3>;
			};

			mas-qxm-mdp1 {
				cell-id = <0x17>;
				label = "mas-qxm-mdp1";
				phandle = <0x4ed>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x159>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x4>;
			};

			mas-qxm-mdp1_display {
				cell-id = <0x4e24>;
				label = "mas-qxm-mdp1_display";
				phandle = <0x4f6>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x174>;
				qcom,bus-dev = <0x173>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x172>;
				qcom,qport = <0x4>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				phandle = <0x4f2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x16c>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x16b 0x161>;
				qcom,forwarding;
				qcom,prio = <0x2>;
				qcom,qport = <0x3>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				phandle = <0x4ee>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x15c>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x15a>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x5>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				phandle = <0x4f7>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x176>;
				qcom,bus-dev = <0x173>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x175>;
				qcom,qport = <0x5>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				phandle = <0x4f1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x15c>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x15a>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x8>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				phandle = <0x4ef>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x15c>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x15a>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x6>;
			};

			mas-qxm-venus1 {
				cell-id = <0x40>;
				label = "mas-qxm-venus1";
				phandle = <0x4f0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x15c>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x15a>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x7>;
			};

			mas-xm-emac {
				cell-id = <0x62>;
				label = "mas-xm-emac";
				phandle = <0x4cc>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x104>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x105>;
				qcom,prio = <0x2>;
				qcom,qport = <0x9>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				phandle = <0x4f3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x16c>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x16b 0x161>;
				qcom,forwarding;
				qcom,prio = <0x2>;
				qcom,qport = <0x0>;
			};

			mas-xm-pcie3-0 {
				cell-id = <0x2d>;
				label = "mas-xm-pcie3-0";
				phandle = <0x4d8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x10b>;
				qcom,prio = <0x2>;
				qcom,qport = <0x27>;
			};

			mas-xm-pcie3-1 {
				cell-id = <0x64>;
				label = "mas-xm-pcie3-1";
				phandle = <0x4d9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x10b>;
				qcom,prio = <0x2>;
				qcom,qport = <0x2b>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				phandle = <0x4e2>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x112 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				phandle = <0x4da>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x109>;
				qcom,prio = <0x2>;
				qcom,qport = <0xc>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				phandle = <0x4db>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x109>;
				qcom,prio = <0x2>;
				qcom,qport = <0xe>;
			};

			mas-xm-sdc4 {
				cell-id = <0x50>;
				label = "mas-xm-sdc4";
				phandle = <0x4dc>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x109>;
				qcom,prio = <0x2>;
				qcom,qport = <0x10>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				phandle = <0x4cd>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x104>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x105>;
				qcom,prio = <0x2>;
				qcom,qport = <0x0>;

				qcom,node-qos-clks {
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
					clocks = <0x1b 0x3>;
				};
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				phandle = <0x4ce>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x104>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x105>;
				qcom,prio = <0x2>;
				qcom,qport = <0x2>;

				qcom,node-qos-clks {
					clock-names = "clk-usb3-prim-axi-no-rate";
					clocks = <0x1b 0x5>;
				};
			};

			mas-xm-usb3-1 {
				cell-id = <0x65>;
				label = "mas-xm-usb3-1";
				phandle = <0x4cf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x104>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x105>;
				qcom,prio = <0x2>;
				qcom,qport = <0x4>;

				qcom,node-qos-clks {
					clock-names = "clk-usb3-sec-axi-no-rate";
					clocks = <0x1b 0x6>;
				};
			};

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				phandle = <0x101>;
				qcom,req_state = <0x2>;
				qcom,rsc-dev;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				phandle = <0x102>;
				qcom,req_state = <0x2>;
				qcom,rsc-dev;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				phandle = <0x155>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x18a 0x18b>;
				qcom,bus-dev = <0x156>;
				qcom,buswidth = <0x4>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				phandle = <0x170>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x19a 0x19b>;
				qcom,bus-dev = <0x171>;
				qcom,buswidth = <0x4>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				phandle = <0x153>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x189>;
				qcom,bus-dev = <0x154>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				phandle = <0x13b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x17e>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				phandle = <0x125>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x17f>;
			};

			slv-qhs-ahb2phy-south {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy-south";
				phandle = <0x134>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				phandle = <0x132>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				phandle = <0x13c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				phandle = <0x162>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x118>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
				qcom,disable-ports = <0xa 0xb 0x22>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				phandle = <0x131>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-compute-dsp {
				cell-id = <0x2ed>;
				label = "slv-qhs-compute-dsp";
				phandle = <0x116>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				phandle = <0x139>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cpr-mmcx {
				cell-id = <0x30c>;
				label = "slv-qhs-cpr-mmcx";
				phandle = <0x12a>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				phandle = <0x145>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				phandle = <0x142>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				phandle = <0x129>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x180>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x127>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
				qcom,disable-ports = <0xc 0xd>;
			};

			slv-qhs-emac-cfg {
				cell-id = <0x30d>;
				label = "slv-qhs-emac-cfg";
				phandle = <0x11c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				phandle = <0x123>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				phandle = <0x12d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				phandle = <0x146>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				phandle = <0x130>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				phandle = <0x148>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				phandle = <0x151>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-memnoc {
				cell-id = <0x314>;
				label = "slv-qhs-memnoc";
				phandle = <0x147>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x184>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				phandle = <0x11b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x181>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				phandle = <0x12b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pcie0-cfg {
				cell-id = <0x29b>;
				label = "slv-qhs-pcie0-cfg";
				phandle = <0x12c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pcie1-cfg {
				cell-id = <0x29c>;
				label = "slv-qhs-pcie1-cfg";
				phandle = <0x124>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-phy-refgen-north {
				cell-id = <0x30f>;
				label = "slv-qhs-phy-refgen-north";
				phandle = <0x121>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				phandle = <0x143>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				phandle = <0x13d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				phandle = <0x126>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qspi {
				cell-id = <0x310>;
				label = "slv-qhs-qspi";
				phandle = <0x13f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qupv3-east {
				cell-id = <0x311>;
				label = "slv-qhs-qupv3-east";
				phandle = <0x138>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qupv3-north {
				cell-id = <0x312>;
				label = "slv-qhs-qupv3-north";
				phandle = <0x133>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qupv3-south {
				cell-id = <0x313>;
				label = "slv-qhs-qupv3-south";
				phandle = <0x122>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				phandle = <0x11a>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-sdc4 {
				cell-id = <0x261>;
				label = "slv-qhs-sdc4";
				phandle = <0x119>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				phandle = <0x120>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x182>;
			};

			slv-qhs-spdm {
				cell-id = <0x279>;
				label = "slv-qhs-spdm";
				phandle = <0x141>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-spss-cfg {
				cell-id = <0x2f1>;
				label = "slv-qhs-spss-cfg";
				phandle = <0x117>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ssc-cfg {
				cell-id = <0x2b9>;
				label = "slv-qhs-ssc-cfg";
				phandle = <0x11f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				phandle = <0x128>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm-east {
				cell-id = <0x2da>;
				label = "slv-qhs-tlmm-east";
				phandle = <0x11e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-north";
				phandle = <0x144>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				phandle = <0x115>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm-west {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-west";
				phandle = <0x13a>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tsif {
				cell-id = <0x23f>;
				label = "slv-qhs-tsif";
				phandle = <0x12f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ufs-card-cfg {
				cell-id = <0x2f4>;
				label = "slv-qhs-ufs-card-cfg";
				phandle = <0x137>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				phandle = <0x11d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				phandle = <0x140>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-usb3-1 {
				cell-id = <0x2ef>;
				label = "slv-qhs-usb3-1";
				phandle = <0x135>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x12e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
				qcom,disable-ports = <0xf 0x10 0x23>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				phandle = <0x13e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				phandle = <0x105>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x104>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x177>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				phandle = <0x109>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x179>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				phandle = <0x10c>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x20>;
			};

			slv-qns-cdsp-mem-noc {
				cell-id = <0x2756>;
				label = "slv-qns-cdsp-mem-noc";
				phandle = <0x10f>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x17d>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x17c>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				phandle = <0x163>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x178>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x18f>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				phandle = <0x112>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x183>;
			};

			slv-qns-ecc {
				cell-id = <0x315>;
				label = "slv-qns-ecc";
				phandle = <0x14a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x20>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				phandle = <0x14c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x186>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x185>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				phandle = <0x16b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x191>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x190>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				phandle = <0x15f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x193>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x192>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				phandle = <0x14b>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x188>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x187>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				phandle = <0x16e>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x199>;
				qcom,bus-dev = <0x16f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x198>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				phandle = <0x159>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x18e>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x18d>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				phandle = <0x172>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x19f>;
				qcom,bus-dev = <0x173>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x19e>;
			};

			slv-qns-pcie-mem-noc {
				cell-id = <0x2755>;
				label = "slv-qns-pcie-mem-noc";
				phandle = <0x10b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x17b>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x17a>;
			};

			slv-qns2-mem-noc {
				cell-id = <0x304>;
				label = "slv-qns2-mem-noc";
				phandle = <0x15a>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x15b>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x18c>;
			};

			slv-qns2-mem-noc_display {
				cell-id = <0x5022>;
				label = "slv-qns2-mem-noc_display";
				phandle = <0x175>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x19d>;
				qcom,bus-dev = <0x173>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x19c>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				phandle = <0x161>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x194>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				phandle = <0x160>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x195>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				phandle = <0x103>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x178>;
				qcom,bus-dev = <0x104>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				phandle = <0x107>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x178>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				phandle = <0x136>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x114>;
				qcom,bus-dev = <0x113>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				phandle = <0x150>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				phandle = <0x157>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x158>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				phandle = <0x15d>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x4>;
			};

			slv-xs-pcie-0 {
				cell-id = <0x299>;
				label = "slv-xs-pcie-0";
				phandle = <0x166>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x196>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
			};

			slv-xs-pcie-1 {
				cell-id = <0x29a>;
				label = "slv-xs-pcie-1";
				phandle = <0x167>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x196>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				phandle = <0x164>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x197>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x4>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				phandle = <0x168>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x8>;
			};
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mbox-names = "aop";
			mboxes = <0x1f 0x0>;
		};

		apps-smmu@0x15000000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0x41 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4>;
			phandle = <0x26>;
			qcom,actlr = <0x1460 0x3 0x103 0x1464 0x1 0x103 0x2060 0x3 0x103 0x2064 0x1 0x103 0x800 0x420 0x103 0x801 0x420 0x103 0x1040 0x1 0x103 0x1300 0x60 0x103 0x1301 0x4 0x103 0x1303 0x20 0x103 0x1304 0x60 0x103 0x1342 0x0 0x103>;
			qcom,disable-atos;
			qcom,min-iova-align;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";

			adsp_tbu@0x1519D000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x56d>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1800 0x400>;
				reg = <0x1519d000 0x1000 0x15182230 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x248>;
			};

			anoc_1_pcie_tbu@0x151A1000 {
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				clocks = <0x1b 0x0>;
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x56e>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,opt-out-tbu-halting;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1c00 0x400>;
				reg = <0x151a1000 0x1000 0x15182238 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x249>;
			};

			anoc_1_tbu@0x15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x567>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x15185000 0x1000 0x15182200 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x243>;
			};

			anoc_2_tbu@0x15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x568>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x15189000 0x1000 0x15182208 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x244>;
			};

			compute_dsp_0_tbu@0x15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x56c>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x0 0x0 0x9a 0x2756 0x0 0x3e8>;
				qcom,stream-id-range = <0x1400 0x400>;
				reg = <0x15199000 0x1000 0x15182228 0x8>;
				reg-names = "base", "status-reg";
			};

			compute_dsp_1_tbu@0x151A5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x56f>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x0 0x0 0x9a 0x2756 0x0 0x3e8>;
				qcom,stream-id-range = <0x2000 0x400>;
				reg = <0x151a5000 0x1000 0x15182240 0x8>;
				reg-names = "base", "status-reg";
			};

			mnoc_hf_0_tbu@0x1518D000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x569>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0x1518d000 0x1000 0x15182210 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x245>;
			};

			mnoc_hf_1_tbu@0x15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x56a>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_hf_1_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0x15191000 0x1000 0x15182218 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x246>;
			};

			mnoc_sf_0_tbu@0x15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x56b>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1000 0x400>;
				reg = <0x15195000 0x1000 0x15182220 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x247>;
			};
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x26 0x23 0x0>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x26 0x21 0x0>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					phandle = <0x1ef>;
					remote-endpoint = <0x229>;
				};
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x5 0x4>;
			phandle = <0x34a>;
			qcom,irq-is-percpu;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_d_cache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-node = <0x91>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-id = <0x81>;
				qcom,dump-node = <0x92>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-id = <0x84>;
				qcom,dump-node = <0x95>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-id = <0x85>;
				qcom,dump-node = <0x96>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-id = <0x86>;
				qcom,dump-node = <0x97>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-id = <0x87>;
				qcom,dump-node = <0x98>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-id = <0x82>;
				qcom,dump-node = <0x93>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-id = <0x83>;
				qcom,dump-node = <0x94>;
			};

			qcom,l1_d_tlb_dump400 {
				qcom,dump-id = <0x44>;
				qcom,dump-node = <0x9d>;
			};

			qcom,l1_d_tlb_dump500 {
				qcom,dump-id = <0x45>;
				qcom,dump-node = <0x9e>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-id = <0x46>;
				qcom,dump-node = <0x9f>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-id = <0x47>;
				qcom,dump-node = <0xa0>;
			};

			qcom,l1_i_cache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-node = <0x89>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-id = <0x61>;
				qcom,dump-node = <0x8a>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-id = <0x64>;
				qcom,dump-node = <0x8d>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-id = <0x65>;
				qcom,dump-node = <0x8e>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-id = <0x66>;
				qcom,dump-node = <0x8f>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-id = <0x67>;
				qcom,dump-node = <0x90>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-id = <0x62>;
				qcom,dump-node = <0x8b>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-id = <0x63>;
				qcom,dump-node = <0x8c>;
			};

			qcom,l1_i_tlb_dump400 {
				qcom,dump-id = <0x24>;
				qcom,dump-node = <0x99>;
			};

			qcom,l1_i_tlb_dump500 {
				qcom,dump-id = <0x25>;
				qcom,dump-node = <0x9a>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-id = <0x26>;
				qcom,dump-node = <0x9b>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-id = <0x27>;
				qcom,dump-node = <0x9c>;
			};

			qcom,l2_cache_dump400 {
				qcom,dump-id = <0xc4>;
				qcom,dump-node = <0xa>;
			};

			qcom,l2_cache_dump500 {
				qcom,dump-id = <0xc5>;
				qcom,dump-node = <0xe>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-id = <0xc6>;
				qcom,dump-node = <0xf>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-id = <0xc7>;
				qcom,dump-node = <0x10>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-id = <0x120>;
				qcom,dump-node = <0xa1>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-id = <0x121>;
				qcom,dump-node = <0xa2>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-id = <0x122>;
				qcom,dump-node = <0xa3>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-id = <0x123>;
				qcom,dump-node = <0xa4>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-id = <0x124>;
				qcom,dump-node = <0xa5>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-id = <0x125>;
				qcom,dump-node = <0xa6>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-id = <0x126>;
				qcom,dump-node = <0xa7>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-id = <0x127>;
				qcom,dump-node = <0xa8>;
			};
		};

		csr@0x6001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x1b9>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@6b0e000 {
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x50b>;
			qcom,blk-size = <0x1>;
			qcom,timestamp-support;
			reg = <0x6b0e000 0x1000>;
			reg-names = "csr-base";
		};

		cti@6010000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0x1c5>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6011000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x541>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6012000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x542>;
			pinctrl-0 = <0x225>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x4>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6013000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x543>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6014000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x544>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6015000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x545>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6016000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x546>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6017000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x547>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6018000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x548>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6019000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x549>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601a000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x54a>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601b000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x54b>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601c000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x54c>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601d000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x54d>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601e000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x54e>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601f000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x54f>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6a02000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			phandle = <0x539>;
			reg = <0x6a02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6a03000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			phandle = <0x53a>;
			reg = <0x6a03000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6a10000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			phandle = <0x53b>;
			reg = <0x6a10000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6a11000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			phandle = <0x53c>;
			reg = <0x6a11000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b04000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti0";
			phandle = <0x558>;
			reg = <0x6b04000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c09000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti0";
			phandle = <0x53d>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c0a000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti1";
			phandle = <0x53e>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c29000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti0";
			phandle = <0x53f>;
			reg = <0x6c29000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c2a000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti1";
			phandle = <0x540>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7020000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x13>;
			phandle = <0x550>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7120000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x14>;
			phandle = <0x551>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7220000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x15>;
			phandle = <0x552>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7320000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x16>;
			phandle = <0x553>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7420000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x17>;
			phandle = <0x554>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7520000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x18>;
			phandle = <0x555>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7620000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x19>;
			phandle = <0x556>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7720000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x1a>;
			phandle = <0x557>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78e0000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti0";
			phandle = <0x536>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78f0000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti1";
			phandle = <0x537>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7900000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti2";
			phandle = <0x538>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x5000>;
			phandle = <0x369>;
			qcom,curr-link-list = <0x3>;
			qcom,link-list = <0x0 0x18220d14 0x3 0x0 0x0 0x18220d30 0x4 0x0 0x0 0x18220d44 0x4 0x0 0x0 0x18220d58 0x4 0x0 0x0 0x18220fb4 0x3 0x0 0x0 0x18220fd0 0x4 0x0 0x0 0x18220fe4 0x4 0x0 0x0 0x18220ff8 0x4 0x0 0x0 0x18220d04 0x1 0x0 0x0 0x18220d00 0x1 0x0 0x0 0x18000024 0x1 0x0 0x0 0x18000040 0x3 0x0 0x0 0x18010024 0x1 0x0 0x0 0x18010040 0x3 0x0 0x0 0x18020024 0x1 0x0 0x0 0x18020040 0x3 0x0 0x0 0x18030024 0x1 0x0 0x0 0x18030040 0x3 0x0 0x0 0x18040024 0x1 0x0 0x0 0x18040040 0x3 0x0 0x0 0x18050024 0x1 0x0 0x0 0x18050040 0x3 0x0 0x0 0x18060024 0x1 0x0 0x0 0x18060040 0x3 0x0 0x0 0x18070024 0x1 0x0 0x0 0x18070040 0x3 0x0 0x0 0x18080104 0x1 0x0 0x0 0x18080168 0x1 0x0 0x0 0x18080198 0x1 0x0 0x0 0x18080128 0x1 0x0 0x0 0x18080024 0x1 0x0 0x0 0x18080040 0x3 0x0 0x0 0x18200400 0x3 0x0 0x0 0xb201020 0x2 0x0 0x0 0x18101908 0x1 0x0 0x0 0x18101c18 0x1 0x0 0x0 0x18390810 0x1 0x0 0x0 0x18390c50 0x1 0x0 0x0 0x18390814 0x1 0x0 0x0 0x18390c54 0x1 0x0 0x0 0x18390818 0x1 0x0 0x0 0x18390c58 0x1 0x0 0x0 0x18393a84 0x2 0x0 0x0 0x18100908 0x1 0x0 0x0 0x18100c18 0x1 0x0 0x0 0x183a0810 0x1 0x0 0x0 0x183a0c50 0x1 0x0 0x0 0x183a0814 0x1 0x0 0x0 0x183a0c54 0x1 0x0 0x0 0x183a0818 0x1 0x0 0x0 0x183a0c58 0x1 0x0 0x0 0x183a3a84 0x2 0x0 0x0 0x18393500 0x50 0x0 0x0 0x183a3500 0x50 0x0 0x0 0x9050008 0x1 0x0 0x0 0x9050078 0x1 0x0 0x0 0x9601000 0x1 0x0 0x0 0x9601004 0x1 0x0 0x0 0x9602000 0x1 0x0 0x0 0x9602004 0x1 0x0 0x0 0x9603000 0x1 0x0 0x0 0x9603004 0x1 0x0 0x0 0x9604000 0x1 0x0 0x0 0x9604004 0x1 0x0 0x0 0x9605000 0x1 0x0 0x0 0x9605004 0x1 0x0 0x0 0x9606000 0x1 0x0 0x0 0x9606004 0x1 0x0 0x0 0x9607000 0x1 0x0 0x0 0x9607004 0x1 0x0 0x0 0x9608000 0x1 0x0 0x0 0x9608004 0x1 0x0 0x0 0x9609000 0x1 0x0 0x0 0x9609004 0x1 0x0 0x0 0x960a000 0x1 0x0 0x0 0x960a004 0x1 0x0 0x0 0x960b000 0x1 0x0 0x0 0x960b004 0x1 0x0 0x0 0x960c000 0x1 0x0 0x0 0x960c004 0x1 0x0 0x0 0x960d000 0x1 0x0 0x0 0x960d004 0x1 0x0 0x0 0x960e000 0x1 0x0 0x0 0x960e004 0x1 0x0 0x0 0x960f000 0x1 0x0 0x0 0x960f004 0x1 0x0 0x0 0x9610000 0x1 0x0 0x0 0x9610004 0x1 0x0 0x0 0x9611000 0x1 0x0 0x0 0x9611004 0x1 0x0 0x0 0x9612000 0x1 0x0 0x0 0x9612004 0x1 0x0 0x0 0x9613000 0x1 0x0 0x0 0x9613004 0x1 0x0 0x0 0x9614000 0x1 0x0 0x0 0x9614004 0x1 0x0 0x0 0x9615000 0x1 0x0 0x0 0x9615004 0x1 0x0 0x0 0x9616000 0x1 0x0 0x0 0x9616004 0x1 0x0 0x0 0x9617000 0x1 0x0 0x0 0x9617004 0x1 0x0 0x0 0x9618000 0x1 0x0 0x0 0x9618004 0x1 0x0 0x0 0x9619000 0x1 0x0 0x0 0x9619004 0x1 0x0 0x0 0x961a000 0x1 0x0 0x0 0x961a004 0x1 0x0 0x0 0x961b000 0x1 0x0 0x0 0x961b004 0x1 0x0 0x0 0x961c000 0x1 0x0 0x0 0x961c004 0x1 0x0 0x0 0x961d000 0x1 0x0 0x0 0x961d004 0x1 0x0 0x0 0x961e000 0x1 0x0 0x0 0x961e004 0x1 0x0 0x0 0x961f000 0x1 0x0 0x0 0x961f004 0x1 0x0 0x1 0x6a0e00c 0x600007 0x1 0x1 0x6a0e01c 0x136800 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136810 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136820 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136830 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136840 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136850 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136860 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136870 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3e9a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3c0a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3d1a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3d2a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3d5a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3d6a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3e8a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3eea0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3b1a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3b2a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3b5a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3b6a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3c2a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3c5a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3c6a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e014 0x20b38 0x1 0x1 0x6a0e01c 0x368b0 0x1 0x1 0x6a0e01c 0xba8 0x1 0x1 0x6a0e01c 0x13b6a0 0x1 0x1 0x6a0e01c 0xf1e000 0x1 0x1 0x6a0e008 0x7 0x1 0x0 0x9067e00 0x7c 0x0 0x1 0x90c80f8 0x1 0x1 0x0 0x91800c8 0x1 0x0 0x0 0x9180740 0x1 0x0 0x0 0x9183740 0x1 0x0 0x0 0x91900c8 0x1 0x0 0x0 0x9190740 0x1 0x0 0x0 0x9193740 0x1 0x0 0x0 0x9181254 0x2 0x0 0x0 0x9181624 0x1 0x0 0x0 0x9181740 0x1 0x0 0x0 0x9181768 0x1 0x0 0x0 0x918182c 0x1 0x0 0x0 0x9182254 0x2 0x0 0x0 0x9182624 0x1 0x0 0x0 0x9182740 0x1 0x0 0x0 0x9182768 0x1 0x0 0x0 0x918282c 0x1 0x0 0x0 0x9184254 0x2 0x0 0x0 0x9184624 0x1 0x0 0x0 0x9184740 0x1 0x0 0x0 0x9184768 0x1 0x0 0x0 0x918482c 0x1 0x0 0x0 0x9185254 0x2 0x0 0x0 0x9185624 0x1 0x0 0x0 0x9185740 0x1 0x0 0x0 0x9185768 0x1 0x0 0x0 0x918582c 0x1 0x0 0x0 0x9191254 0x2 0x0 0x0 0x9191624 0x1 0x0 0x0 0x9191740 0x1 0x0 0x0 0x9191768 0x1 0x0 0x0 0x919182c 0x1 0x0 0x0 0x9192254 0x2 0x0 0x0 0x9192624 0x1 0x0 0x0 0x9192740 0x1 0x0 0x0 0x9192768 0x1 0x0 0x0 0x919282c 0x1 0x0 0x0 0x9194254 0x2 0x0 0x0 0x9194624 0x1 0x0 0x0 0x9194740 0x1 0x0 0x0 0x9194768 0x1 0x0 0x0 0x919482c 0x1 0x0 0x0 0x9195254 0x2 0x0 0x0 0x9195624 0x1 0x0 0x0 0x9195740 0x1 0x0 0x0 0x9195768 0x1 0x0 0x0 0x919582c 0x1 0x0 0x0 0x9186048 0x1 0x0 0x0 0x9186054 0x1 0x0 0x0 0x9186164 0x1 0x0 0x0 0x9186170 0x1 0x0 0x0 0x9186410 0x1 0x0 0x0 0x9186618 0x4 0x0 0x0 0x91866e0 0x1 0x0 0x0 0x9186700 0x2 0x0 0x0 0x9196048 0x1 0x0 0x0 0x9196054 0x1 0x0 0x0 0x9196164 0x1 0x0 0x0 0x9196170 0x1 0x0 0x0 0x9196410 0x1 0x0 0x0 0x9196618 0x4 0x0 0x0 0x91966e0 0x1 0x0 0x0 0x9196700 0x2 0x0>;
			reg = <0x10a2000 0x1000 0x10ad000 0x3000>;
			reg-names = "dcc-base", "dcc-ram-base";
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x48>;

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1296 {
				opp-hz = <0x0 0x134f>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};
		};

		demux {
			compatible = "qcom,demux";
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			phandle = <0x55a>;
			qcom,dummy-sink;

			port {

				endpoint {
					phandle = <0x1b6>;
					remote-endpoint = <0x227>;
					slave-mode;
				};
			};
		};

		etm@7040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x13>;
			phandle = <0x55c>;
			qcom,tupwr-disable;
			reg = <0x7040000 0x1000>;

			port {

				endpoint {
					phandle = <0x23a>;
					remote-endpoint = <0x231>;
				};
			};
		};

		etm@7140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x14>;
			phandle = <0x55d>;
			qcom,tupwr-disable;
			reg = <0x7140000 0x1000>;

			port {

				endpoint {
					phandle = <0x23b>;
					remote-endpoint = <0x232>;
				};
			};
		};

		etm@7240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x15>;
			phandle = <0x55e>;
			qcom,tupwr-disable;
			reg = <0x7240000 0x1000>;

			port {

				endpoint {
					phandle = <0x23c>;
					remote-endpoint = <0x233>;
				};
			};
		};

		etm@7340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x16>;
			phandle = <0x55f>;
			qcom,tupwr-disable;
			reg = <0x7340000 0x1000>;

			port {

				endpoint {
					phandle = <0x23d>;
					remote-endpoint = <0x234>;
				};
			};
		};

		etm@7440000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x17>;
			phandle = <0x560>;
			qcom,tupwr-disable;
			reg = <0x7440000 0x1000>;

			port {

				endpoint {
					phandle = <0x23e>;
					remote-endpoint = <0x235>;
				};
			};
		};

		etm@7540000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x18>;
			phandle = <0x561>;
			qcom,tupwr-disable;
			reg = <0x7540000 0x1000>;

			port {

				endpoint {
					phandle = <0x23f>;
					remote-endpoint = <0x236>;
				};
			};
		};

		etm@7640000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x19>;
			phandle = <0x562>;
			qcom,tupwr-disable;
			reg = <0x7640000 0x1000>;

			port {

				endpoint {
					phandle = <0x240>;
					remote-endpoint = <0x237>;
				};
			};
		};

		etm@7740000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x1a>;
			phandle = <0x563>;
			qcom,tupwr-disable;
			reg = <0x7740000 0x1000>;

			port {

				endpoint {
					phandle = <0x241>;
					remote-endpoint = <0x238>;
				};
			};
		};

		funnel@0x6041000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x50c>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ca>;
						remote-endpoint = <0x1ce>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1fd>;
						remote-endpoint = <0x1cf>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						phandle = <0x221>;
						remote-endpoint = <0x1d0>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1cd>;
						remote-endpoint = <0x1d1>;
						slave-mode;
					};
				};
			};
		};

		funnel@0x6042000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x50d>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1cb>;
						remote-endpoint = <0x1d2>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1f5>;
						remote-endpoint = <0x1d3>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						phandle = <0x228>;
						remote-endpoint = <0x1d4>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1b7>;
						remote-endpoint = <0x1d5>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1f8>;
						remote-endpoint = <0x1d6>;
						slave-mode;
					};
				};
			};
		};

		funnel@0x6043000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in2";
			phandle = <0x50e>;
			reg = <0x6043000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1cc>;
						remote-endpoint = <0x1d7>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						phandle = <0x22b>;
						remote-endpoint = <0x1d8>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1db>;
						remote-endpoint = <0x1d9>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1e9>;
						remote-endpoint = <0x1da>;
						slave-mode;
					};
				};
			};
		};

		funnel@0x6943000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gfx";
			phandle = <0x50f>;
			reg = <0x6943000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d9>;
						remote-endpoint = <0x1db>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x308>;
						remote-endpoint = <0x1dc>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x309>;
						remote-endpoint = <0x1dd>;
						slave-mode;
					};
				};
			};
		};

		funnel@0x6b08000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-swao";
			phandle = <0x502>;
			reg = <0x6b08000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1bb>;
						remote-endpoint = <0x1bc>;
					};
				};

				port@1 {
					reg = <0x5>;

					endpoint {
						phandle = <0x22a>;
						remote-endpoint = <0x1bd>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1b4>;
						remote-endpoint = <0x1be>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1c0>;
						remote-endpoint = <0x1bf>;
						slave-mode;
					};
				};
			};
		};

		funnel@6005000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x535>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d0>;
						remote-endpoint = <0x221>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1de>;
						remote-endpoint = <0x222>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1ee>;
						remote-endpoint = <0x223>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						phandle = <0x215>;
						remote-endpoint = <0x224>;
						slave-mode;
					};
				};
			};
		};

		funnel@6045000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x508>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c8>;
						remote-endpoint = <0x1c9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ce>;
						remote-endpoint = <0x1ca>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1d2>;
						remote-endpoint = <0x1cb>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1d7>;
						remote-endpoint = <0x1cc>;
						slave-mode;
					};
				};
			};
		};

		funnel@6846000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x513>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e2>;
						remote-endpoint = <0x1ec>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f0>;
						remote-endpoint = <0x1ed>;
						slave-mode;
					};
				};
			};
		};

		funnel@6861000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x52b>;
			reg = <0x6861000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e3>;
						remote-endpoint = <0x213>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x217>;
						remote-endpoint = <0x214>;
						slave-mode;
					};
				};
			};
		};

		funnel@6883000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-spss";
			phandle = <0x51e>;
			reg = <0x6883000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1cf>;
						remote-endpoint = <0x1fd>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x200>;
						remote-endpoint = <0x1fe>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x203>;
						remote-endpoint = <0x1ff>;
						slave-mode;
					};
				};
			};
		};

		funnel@69c2000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-south";
			phandle = <0x519>;
			reg = <0x69c2000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d3>;
						remote-endpoint = <0x1f5>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f7>;
						remote-endpoint = <0x1f6>;
						slave-mode;
					};
				};
			};
		};

		funnel@6a05000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-0";
			phandle = <0x52e>;
			reg = <0x6a05000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e4>;
						remote-endpoint = <0x218>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x21a>;
						remote-endpoint = <0x219>;
						slave-mode;
					};
				};
			};
		};

		funnel@6ac2000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-north";
			phandle = <0x51b>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d6>;
						remote-endpoint = <0x1f8>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f3>;
						remote-endpoint = <0x1f9>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1fb>;
						remote-endpoint = <0x1fa>;
						slave-mode;
					};
				};
			};
		};

		funnel@6c0b000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-mm";
			phandle = <0x528>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1df>;
						remote-endpoint = <0x20e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x204>;
						remote-endpoint = <0x20f>;
						slave-mode;
					};
				};
			};
		};

		funnel@7800000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x564>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22c>;
						remote-endpoint = <0x239>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x231>;
						remote-endpoint = <0x23a>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x232>;
						remote-endpoint = <0x23b>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x233>;
						remote-endpoint = <0x23c>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0x234>;
						remote-endpoint = <0x23d>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						phandle = <0x235>;
						remote-endpoint = <0x23e>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						phandle = <0x236>;
						remote-endpoint = <0x23f>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						phandle = <0x237>;
						remote-endpoint = <0x240>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						phandle = <0x238>;
						remote-endpoint = <0x241>;
						slave-mode;
					};
				};
			};
		};

		funnel@7810000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss-merg";
			phandle = <0x55b>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d8>;
						remote-endpoint = <0x22b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x239>;
						remote-endpoint = <0x22c>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x21d>;
						remote-endpoint = <0x22d>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x208>;
						remote-endpoint = <0x22e>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x20b>;
						remote-endpoint = <0x22f>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x205>;
						remote-endpoint = <0x230>;
						slave-mode;
					};
				};
			};
		};

		funnel_1@6846000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass-1";
			phandle = <0x514>;
			qcom,duplicate-funnel;
			reg = <0x6867020 0x10 0x6846000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x223>;
						remote-endpoint = <0x1ee>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						phandle = <0x229>;
						remote-endpoint = <0x1ef>;
						slave-mode;
					};
				};
			};
		};

		funnel_1@6861000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing-1";
			phandle = <0x52c>;
			qcom,duplicate-funnel;
			reg = <0x6867010 0x10 0x6861000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x224>;
						remote-endpoint = <0x215>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x226>;
						remote-endpoint = <0x216>;
						slave-mode;
					};
				};
			};
		};

		funnel_1@6c0b000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-mm1";
			phandle = <0x529>;
			qcom,duplicate-funnel;
			reg = <0x6867000 0x10 0x6c0b000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e0>;
						remote-endpoint = <0x210>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x212>;
						remote-endpoint = <0x211>;
						slave-mode;
					};
				};
			};
		};

		gict@17a20000 {
			compatible = "arm,gic-600-erp";
			interrupt-config = <0x2e 0x11>;
			interrupt-names = "gict-fault", "gict-err";
			interrupts = <0x0 0x2e 0x4 0x0 0x11 0x4>;
			phandle = <0x33d>;
			reg = <0x17a20000 0x10000>;
			reg-names = "gict-base";
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x307>;

			opp-215000000 {
				opp-hz = <0x0 0xcd0a3c0>;
				opp-microvolt = <0x41>;
			};

			opp-309110000 {
				opp-hz = <0x0 0x126ca4f0>;
				opp-microvolt = <0x81>;
			};

			opp-379650000 {
				opp-hz = <0x0 0x16a0ffd0>;
				opp-microvolt = <0xc1>;
			};

			opp-486460000 {
				opp-hz = <0x0 0x1cfeca60>;
				opp-microvolt = <0x101>;
			};

			opp-553850000 {
				opp-hz = <0x0 0x21031490>;
				opp-microvolt = <0x141>;
			};

			opp-600000000 {
				opp-hz = <0x0 0x23c34600>;
				opp-microvolt = <0x181>;
			};
		};

		hsphy@88e2000 {
			clock-names = "ref_clk_src";
			clocks = <0x25 0x0>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0x2fe>;
			qcom,param-override-seq = <0x43 0x70>;
			qcom,rcal-mask = <0x1e00000>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e2000 0x110 0x7801f8 0x4>;
			reg-names = "hsusb_phy_base", "phy_rcal_reg";
			reset-names = "phy_reset";
			resets = <0x1b 0xf>;
			vdd-supply = <0x2b>;
			vdda18-supply = <0x300>;
			vdda33-supply = <0x301>;
		};

		hsphy@88e3000 {
			clock-names = "ref_clk_src";
			clocks = <0x25 0x0>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0x303>;
			qcom,rcal-mask = <0x1e00000>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e3000 0x110 0x7801f8 0x4>;
			reg-names = "hsusb_phy_base", "phy_rcal_reg";
			reset-names = "phy_reset";
			resets = <0x1b 0x10>;
			status = "disabled";
			vdd-supply = <0x2b>;
			vdda18-supply = <0x300>;
			vdda33-supply = <0x301>;
		};

		hwevent@0x091866F0 {
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x1b9>;
			coresight-name = "coresight-hwevent";
			phandle = <0x50a>;
			reg = <0x91866f0 0x4 0x91966f0 0x4 0x9186038 0x4 0x9196038 0x4 0x17e00034 0x4 0x18200050 0x80 0x2c8d050 0x80 0xaf20050 0x80>;
			reg-names = "ddr-ch0-cfg", "ddr-ch23-cfg", "ddr-ch0-ctrl", "ddr-ch23-ctrl", "apss-testbus-mux-cfg", "apss-rsc-hwevent-mux0-select", "gpu-rsc-hwevent-mux0-select", "sde-rsc-hwevent-mux0-select";
		};

		hwlock@1f40000 {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0xab>;
			syscon = <0xa9 0x0 0x1000>;
		};

		i2c@0xa94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6b 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x5 0x3 0x40 0x0 0x286 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x166 0x0>;
			phandle = <0x595>;
			pinctrl-0 = <0x298>;
			pinctrl-1 = <0x299>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa94000 0x4000>;
			status = "disabled";
		};

		i2c@0xc80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6d 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x0 0x3 0x40 0x0 0x286 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x175 0x0>;
			phandle = <0x596>;
			pinctrl-0 = <0x29a>;
			pinctrl-1 = <0x29b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc80000 0x4000>;
			status = "disabled";
		};

		i2c@0xc84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6f 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x1 0x3 0x40 0x0 0x286 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x247 0x0>;
			phandle = <0x597>;
			pinctrl-0 = <0x29c>;
			pinctrl-1 = <0x29d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc84000 0x4000>;
			status = "disabled";
		};

		i2c@0xc88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x71 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x2 0x3 0x40 0x0 0x286 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x248 0x0>;
			phandle = <0x598>;
			pinctrl-0 = <0x29e>;
			pinctrl-1 = <0x29f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc88000 0x4000>;
			status = "disabled";
		};

		i2c@0xc90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x75 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x4 0x3 0x40 0x0 0x286 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x24a 0x0>;
			phandle = <0x593>;
			pinctrl-0 = <0x294>;
			pinctrl-1 = <0x295>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc90000 0x4000>;
			status = "disabled";
		};

		i2c@0xc94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x77 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x5 0x3 0x40 0x0 0x286 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x24b 0x0>;
			phandle = <0x594>;
			pinctrl-0 = <0x296>;
			pinctrl-1 = <0x297>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc94000 0x4000>;
			status = "disabled";
		};

		i2c@2680000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2ac 0x7 0x2ac 0x5 0x2ac 0x6>;
			compatible = "qcom,i2c-geni";
			interrupts = <0x0 0x1ba 0x0>;
			phandle = <0x5a0>;
			pinctrl-0 = <0x2ad>;
			pinctrl-1 = <0x2ae>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2af>;
			reg = <0x2680000 0x4000>;
			status = "disabled";
		};

		i2c@2684000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2ac 0x9 0x2ac 0x5 0x2ac 0x6>;
			compatible = "qcom,i2c-geni";
			interrupts = <0x0 0x1bb 0x0>;
			phandle = <0x5a1>;
			pinctrl-0 = <0x2b0>;
			pinctrl-1 = <0x2b1>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2af>;
			reg = <0x2684000 0x4000>;
			status = "disabled";
		};

		i2c@2688000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2ac 0xb 0x2ac 0x5 0x2ac 0x6>;
			compatible = "qcom,i2c-geni";
			interrupts = <0x0 0x1bc 0x0>;
			phandle = <0x5a2>;
			pinctrl-0 = <0x2b2>;
			pinctrl-1 = <0x2b3>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2af>;
			reg = <0x2688000 0x4000>;
			status = "disabled";
		};

		i2c@268c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2ac 0xd 0x2ac 0x5 0x2ac 0x6>;
			compatible = "qcom,i2c-geni";
			interrupts = <0x0 0x1bd 0x0>;
			phandle = <0x5a3>;
			pinctrl-0 = <0x2b4>;
			pinctrl-1 = <0x2b5>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2af>;
			reg = <0x268c000 0x4000>;
			status = "disabled";
		};

		i2c@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x51 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x0 0x3 0x40 0x0 0x24b 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x259 0x0>;
			phandle = <0x571>;
			pinctrl-0 = <0x24c>;
			pinctrl-1 = <0x24d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x880000 0x4000>;
			status = "disabled";
		};

		i2c@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x53 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x1 0x3 0x40 0x0 0x24b 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x25a 0x0>;
			phandle = <0x572>;
			pinctrl-0 = <0x24f>;
			pinctrl-1 = <0x250>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x884000 0x4000>;
			status = "disabled";
		};

		i2c@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x55 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x2 0x3 0x40 0x0 0x24b 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x25b 0x0>;
			phandle = <0x573>;
			pinctrl-0 = <0x251>;
			pinctrl-1 = <0x252>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x888000 0x4000>;
			status = "disabled";
		};

		i2c@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x57 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x3 0x3 0x40 0x0 0x24b 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x25c 0x0>;
			phandle = <0x574>;
			pinctrl-0 = <0x253>;
			pinctrl-1 = <0x254>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x88c000 0x4000>;
			status = "disabled";
		};

		i2c@890000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x59 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x4 0x3 0x40 0x0 0x24b 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x25d 0x0>;
			phandle = <0x575>;
			pinctrl-0 = <0x255>;
			pinctrl-1 = <0x256>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x890000 0x4000>;
			status = "ok";

			fsa4480@43 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x576>;
				pinctrl-0 = <0x257>;
				pinctrl-names = "default";
				reg = <0x43>;
			};
		};

		i2c@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5b 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x5 0x3 0x40 0x0 0x24b 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x25e 0x0>;
			phandle = <0x577>;
			pinctrl-0 = <0x258>;
			pinctrl-1 = <0x259>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x894000 0x4000>;
			status = "disabled";
		};

		i2c@898000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5d 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x6 0x3 0x40 0x0 0x24b 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x25f 0x0>;
			phandle = <0x578>;
			pinctrl-0 = <0x25a>;
			pinctrl-1 = <0x25b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x898000 0x4000>;
			status = "disabled";
		};

		i2c@89c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5f 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x7 0x3 0x40 0x0 0x24b 0x1 0x7 0x3 0x40 0x0>;
			interrupts = <0x0 0x260 0x0>;
			phandle = <0x579>;
			pinctrl-0 = <0x25c>;
			pinctrl-1 = <0x25d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x89c000 0x4000>;
			status = "disabled";
		};

		i2c@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x61 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x0 0x3 0x40 0x0 0x27b 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x161 0x0>;
			phandle = <0x586>;
			pinctrl-0 = <0x27c>;
			pinctrl-1 = <0x27d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa80000 0x4000>;
			status = "disabled";
		};

		i2c@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x1 0x3 0x40 0x0 0x27b 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x162 0x0>;
			phandle = <0x587>;
			pinctrl-0 = <0x27e>;
			pinctrl-1 = <0x27f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa84000 0x4000>;
			status = "disabled";
		};

		i2c@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x65 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x2 0x3 0x40 0x0 0x27b 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x163 0x0>;
			phandle = <0x588>;
			pinctrl-0 = <0x280>;
			pinctrl-1 = <0x281>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa88000 0x4000>;
			status = "disabled";
		};

		i2c@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x67 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x3 0x3 0x40 0x0 0x27b 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x164 0x0>;
			phandle = <0x589>;
			pinctrl-0 = <0x282>;
			pinctrl-1 = <0x283>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa8c000 0x4000>;
			status = "disabled";
		};

		i2c@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x4 0x3 0x40 0x0 0x27b 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x165 0x0>;
			phandle = <0x58a>;
			pinctrl-0 = <0x284>;
			pinctrl-1 = <0x285>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa90000 0x4000>;
			status = "disabled";
		};

		i2c@c8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x3 0x3 0x40 0x0 0x286 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x249 0x0>;
			phandle = <0x58b>;
			pinctrl-0 = <0x287>;
			pinctrl-1 = <0x288>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc8c000 0x4000>;
			status = "disabled";
		};

		interrupt-controller@0xb220000 {
			#interrupt-cells = <0x3>;
			compatible = "qcom,pdc-sm8150";
			interrupt-controller;
			interrupt-parent = <0x45>;
			phandle = <0x1>;
			reg = <0xb220000 0x400>;
		};

		interrupt-controller@17a00000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupt-parent = <0x45>;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x45>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			dma-coherent;
			iommus = <0x26 0x520 0x0>;
			phandle = <0x371>;
			qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x26 0x522 0x0>;
			phandle = <0x373>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x26 0x521 0x0>;
			phandle = <0x372>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
		};

		jtagmm@7040000 {
			clock-names = "core_clk";
			clocks = <0x44 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x335>;
			qcom,coresight-jtagmm-cpu = <0x13>;
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7140000 {
			clock-names = "core_clk";
			clocks = <0x44 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x336>;
			qcom,coresight-jtagmm-cpu = <0x14>;
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7240000 {
			clock-names = "core_clk";
			clocks = <0x44 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x337>;
			qcom,coresight-jtagmm-cpu = <0x15>;
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7340000 {
			clock-names = "core_clk";
			clocks = <0x44 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x338>;
			qcom,coresight-jtagmm-cpu = <0x16>;
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7440000 {
			clock-names = "core_clk";
			clocks = <0x44 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x339>;
			qcom,coresight-jtagmm-cpu = <0x17>;
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7540000 {
			clock-names = "core_clk";
			clocks = <0x44 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x33a>;
			qcom,coresight-jtagmm-cpu = <0x18>;
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7640000 {
			clock-names = "core_clk";
			clocks = <0x44 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x33b>;
			qcom,coresight-jtagmm-cpu = <0x19>;
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7740000 {
			clock-names = "core_clk";
			clocks = <0x44 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x33c>;
			qcom,coresight-jtagmm-cpu = <0x1a>;
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x55>;

			opp-1 {
				opp-hz = <0x0 0x1>;
			};
		};

		kgsl-smmu@0x02CA0000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gcc_gpu_memnoc_gfx_clk", "gcc_gpu_snoc_dvm_gfx_clk", "gpu_cc_ahb_clk";
			clocks = <0x1b 0x28 0x1b 0x29 0x72 0x0>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0x2a2 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4 0x0 0x2b0 0x4>;
			phandle = <0x24a>;
			qcom,actlr = <0x0 0x407 0x303>;
			qcom,disable-atos;
			qcom,dynamic;
			qcom,min-iova-align;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x2ca0000 0x10000 0x2cc2000 0x20>;
			reg-names = "base", "tcu-base";
			vdd-supply = <0x242>;

			gfx_0_tbu@0x2CC5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x565>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x2cc5000 0x1000 0x2cc2200 0x8>;
				reg-names = "base", "status-reg";
			};

			gfx_1_tbu@0x2CC9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x566>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x2cc9000 0x1000 0x2cc2208 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		kgsl_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x24a 0x9 0x0>;
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x24a 0x7 0x0>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupt-names = "l1-l2-faultirq", "l1-l2-errirq", "l3-scu-errirq", "l3-scu-faultirq";
			interrupts = <0x1 0x6 0x4 0x1 0x7 0x4 0x0 0x22 0x4 0x0 0x23 0x4>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x46>;

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-200 {
				opp-hz = <0x0 0xbeb>;
			};

			opp-403 {
				opp-hz = <0x0 0x1805>;
			};

			opp-533 {
				opp-hz = <0x0 0x1fc4>;
			};

			opp-666 {
				opp-hz = <0x0 0x27b2>;
			};

			opp-777 {
				opp-hz = <0x0 0x2e50>;
			};
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			phandle = <0x33e>;
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
		};

		mailbox@17c00000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,sm8150-apcs-hmss-global";
			phandle = <0xb3>;
			reg = <0x17c00000 0x1000>;
		};

		mailbox@18220000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,tcs-drv";
			interrupts = <0x0 0x5 0x0>;
			label = "apps_rsc";
			phandle = <0x56>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x1>;
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
		};

		mailbox@188501c {
			#mbox-cells = <0x1>;
			compatible = "qcom,sm8150-spcs-global";
			phandle = <0xb9>;
			reg = <0x188501c 0x4>;
		};

		mailbox@af20000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,tcs-drv";
			interrupts = <0x0 0x81 0x0>;
			label = "display_rsc";
			phandle = <0x27>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x0 0x1 0x1 0x1 0x2 0x2 0x3 0x0>;
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xbd>;

			etf_reg {
				qcom,dump-id = <0x101>;
				qcom,dump-size = <0x1000>;
			};

			etf_swao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x8400>;
			};

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x80000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x2000000>;
			};

			tmc_etf {
				qcom,dump-id = <0xf0>;
				qcom,dump-size = <0x10000>;
			};
		};

		mhi_dev@1c0b000 {
			compatible = "qcom,msm-mhi-dev";
			dma-names = "tx", "rx";
			dmas = <0x1af 0x0 0x0 0x1af 0x1 0x0>;
			interrupt-names = "mhi-device-inta";
			interrupts = <0x0 0x1b8 0x0>;
			phandle = <0x4fd>;
			qcom,mhi-ep-msi = <0x0>;
			qcom,mhi-ifc-id = <0x10817cb>;
			qcom,mhi-interrupt;
			qcom,mhi-version = <0x1000000>;
			qcom,use-pcie-edma;
			reg = <0x1c0b000 0x1000>;
			reg-names = "mhi_mmio_base";
			status = "disabled";
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					phandle = <0x1d4>;
					remote-endpoint = <0x228>;
				};
			};
		};

		msm_tspp@0x8880000 {
			clock-names = "iface_clk", "ref_clk";
			clocks = <0x1b 0x86 0x1b 0x88>;
			compatible = "qcom,msm_tspp";
			interrupt-names = "TSIF_TSPP_IRQ", "TSIF0_IRQ", "TSIF1_IRQ", "TSIF_BAM_IRQ";
			interrupts = <0x0 0x79 0x0 0x0 0x77 0x0 0x0 0x78 0x0 0x0 0x7a 0x0>;
			iommus = <0x26 0x620 0x0>;
			memory-region = <0xbc>;
			phandle = <0x376>;
			pinctrl-0;
			pinctrl-1 = <0xf3>;
			pinctrl-2 = <0xf3 0xf4>;
			pinctrl-3 = <0xf5>;
			pinctrl-4 = <0xf5 0xf6>;
			pinctrl-5 = <0xf3 0xf5>;
			pinctrl-6 = <0xf3 0xf4 0xf5 0xf6>;
			pinctrl-names = "disabled", "tsif0-mode1", "tsif0-mode2", "tsif1-mode1", "tsif1-mode2", "dual-tsif-mode1", "dual-tsif-mode2";
			qcom,msm-bus,name = "tsif";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x52 0x200 0x0 0x0 0x52 0x200 0x3000 0x6000>;
			qcom,smmu-s1-bypass;
			reg = <0x88a7000 0x200 0x88a8000 0x200 0x88a9000 0x1000 0x8884000 0x23000>;
			reg-names = "MSM_TSIF0_PHYS", "MSM_TSIF1_PHYS", "MSM_TSPP_PHYS", "MSM_TSPP_BAM_PHYS";
		};

		pinctrl@03000000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,sm8150-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x0>;
			phandle = <0x38>;
			reg = <0x3000000 0xdc2000 0x17c000f0 0x60>;
			reg-names = "pinctrl", "spi_cfg";

			ap2mdm {

				ap2mdm_active {
					phandle = <0x446>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio135", "gpio141";
					};

					mux {
						function = "gpio";
						pins = "gpio135", "gpio141";
					};
				};

				ap2mdm_sleep {
					phandle = <0x447>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio135", "gpio141";
					};

					mux {
						function = "gpio";
						pins = "gpio135", "gpio141";
					};
				};
			};

			aqt_intr {

				aqt_intr_default {
					phandle = <0x3c8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio125";
					};

					mux {
						function = "gpio";
						pins = "gpio125";
					};
				};
			};

			audio_ioexp_reset_active {
				phandle = <0x49e>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio166";
				};

				mux {
					function = "gpio";
					pins = "gpio166";
				};
			};

			bt_en_active {
				phandle = <0x499>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio172";
				};

				mux {
					function = "gpio";
					pins = "gpio172";
				};
			};

			cam_sensor0_active {
				phandle = <0x456>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio13";
				};

				mux {
					function = "gpio";
					pins = "gpio13";
				};
			};

			cam_sensor0_suspend {
				phandle = <0x457>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio13";
				};

				mux {
					function = "gpio";
					pins = "gpio13";
				};
			};

			cam_sensor1_active {
				phandle = <0x458>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio14";
				};

				mux {
					function = "gpio";
					pins = "gpio14";
				};
			};

			cam_sensor1_suspend {
				phandle = <0x459>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio14";
				};

				mux {
					function = "gpio";
					pins = "gpio14";
				};
			};

			cam_sensor2_active {
				phandle = <0x45a>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio15";
				};

				mux {
					function = "gpio";
					pins = "gpio15";
				};
			};

			cam_sensor2_suspend {
				phandle = <0x45b>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio15";
				};

				mux {
					function = "gpio";
					pins = "gpio15";
				};
			};

			cam_sensor3_active {
				phandle = <0x45c>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio16";
				};

				mux {
					function = "gpio";
					pins = "gpio16";
				};
			};

			cam_sensor3_suspend {
				phandle = <0x45d>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio16";
				};

				mux {
					function = "gpio";
					pins = "gpio16";
				};
			};

			cam_sensor_active_front {
				phandle = <0x465>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio12";
				};

				mux {
					function = "gpio";
					pins = "gpio12";
				};
			};

			cam_sensor_active_iris {
				phandle = <0x467>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio23", "gpio26";
				};

				mux {
					function = "gpio";
					pins = "gpio23", "gpio26";
				};
			};

			cam_sensor_active_rear {
				phandle = <0x461>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio28";
				};

				mux {
					function = "gpio";
					pins = "gpio28";
				};
			};

			cam_sensor_active_rear_aux {
				phandle = <0x463>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio30";
				};

				mux {
					function = "gpio";
					pins = "gpio30";
				};
			};

			cam_sensor_eldo2_default {
				phandle = <0x45e>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio11";
				};

				mux {
					function = "gpio";
					pins = "gpio11";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x44e>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio13";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio13";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x44f>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio13";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio13";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x450>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio14";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio14";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x451>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio14";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio14";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x452>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio15";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio15";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x453>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio15";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio15";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x454>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio16";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio16";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x455>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio16";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio16";
				};
			};

			cam_sensor_suspend_front {
				phandle = <0x466>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio12";
				};

				mux {
					function = "gpio";
					pins = "gpio12";
				};
			};

			cam_sensor_suspend_iris {
				phandle = <0x468>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio23", "gpio26";
				};

				mux {
					function = "gpio";
					pins = "gpio23", "gpio26";
				};
			};

			cam_sensor_suspend_rear {
				phandle = <0x462>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio28";
				};

				mux {
					function = "gpio";
					pins = "gpio28";
				};
			};

			cam_sensor_suspend_rear_aux {
				phandle = <0x464>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio30";
				};

				mux {
					function = "gpio";
					pins = "gpio30";
				};
			};

			camera_vaf_en_default {
				phandle = <0x45f>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio29";
				};

				mux {
					function = "gpio";
					pins = "gpio29";
				};
			};

			camera_vana_en_default {
				phandle = <0x460>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio11";
				};

				mux {
					function = "gpio";
					pins = "gpio11";
				};
			};

			cci0_active {
				phandle = <0x34>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio17", "gpio18";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio17", "gpio18";
				};
			};

			cci0_suspend {
				phandle = <0x36>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio17", "gpio18";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio17", "gpio18";
				};
			};

			cci1_active {
				phandle = <0x35>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio19", "gpio20";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio19", "gpio20";
				};
			};

			cci1_suspend {
				phandle = <0x37>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio19", "gpio20";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio19", "gpio20";
				};
			};

			cci2_active {
				phandle = <0x39>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio31", "gpio32";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio31", "gpio32";
				};
			};

			cci2_suspend {
				phandle = <0x3b>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio31", "gpio32";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio31", "gpio32";
				};
			};

			cci3_active {
				phandle = <0x3a>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio33", "gpio34";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio33", "gpio34";
				};
			};

			cci3_suspend {
				phandle = <0x3c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio33", "gpio34";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio33", "gpio34";
				};
			};

			cdc_reset_ctrl {

				cdc_reset_active {
					phandle = <0x3cb>;

					config {
						bias-pull-down;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio143";
					};

					mux {
						function = "gpio";
						pins = "gpio143";
					};
				};

				cdc_reset_sleep {
					phandle = <0x3ca>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio143";
					};

					mux {
						function = "gpio";
						pins = "gpio143";
					};
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xe8>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio169";
					};

					mux {
						function = "gpio";
						pins = "gpio169";
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xe9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio169";
					};

					mux {
						function = "gpio";
						pins = "gpio169";
					};
				};
			};

			conn_power_1p8_active {
				phandle = <0x49a>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio173";
				};

				mux {
					function = "gpio";
					pins = "gpio173";
				};
			};

			conn_power_pa_active {
				phandle = <0x49b>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio174";
				};

				mux {
					function = "gpio";
					pins = "gpio174";
				};
			};

			emac {

				emac_mdc {
					phandle = <0x488>;

					config {
						bias-pull-up;
						pins = "gpio7";
					};

					mux {
						function = "rgmii_mdc";
						pins = "gpio7";
					};
				};

				emac_mdio {
					phandle = <0x489>;

					config {
						bias-pull-up;
						pins = "gpio59";
					};

					mux {
						function = "rgmii_mdio";
						pins = "gpio59";
					};
				};

				emac_phy_intr {
					phandle = <0x496>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "emac_phy";
						pins = "gpio124";
					};
				};

				emac_phy_reset_state {
					phandle = <0x497>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio79";
					};

					mux {
						function = "gpio";
						pins = "gpio79";
					};
				};

				emac_pin_pps_0 {
					phandle = <0x498>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio81";
					};

					mux {
						function = "emac_pps";
						pins = "gpio81";
					};
				};

				emac_rgmii_rx_ctl {
					phandle = <0x495>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio116";
					};

					mux {
						function = "rgmii_rx";
						pins = "gpio116";
					};
				};

				emac_rgmii_rxc {
					phandle = <0x494>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio115";
					};

					mux {
						function = "rgmii_rxc";
						pins = "gpio115";
					};
				};

				emac_rgmii_rxd0 {
					phandle = <0x490>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio117";
					};

					mux {
						function = "rgmii_rxd0";
						pins = "gpio117";
					};
				};

				emac_rgmii_rxd1 {
					phandle = <0x491>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio118";
					};

					mux {
						function = "rgmii_rxd1";
						pins = "gpio118";
					};
				};

				emac_rgmii_rxd2 {
					phandle = <0x492>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio119";
					};

					mux {
						function = "rgmii_rxd2";
						pins = "gpio119";
					};
				};

				emac_rgmii_rxd3 {
					phandle = <0x493>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio120";
					};

					mux {
						function = "rgmii_rxd3";
						pins = "gpio120";
					};
				};

				emac_rgmii_tx_ctl {
					phandle = <0x48f>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio121";
					};

					mux {
						function = "rgmii_tx";
						pins = "gpio121";
					};
				};

				emac_rgmii_txc {
					phandle = <0x48e>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio114";
					};

					mux {
						function = "rgmii_txc";
						pins = "gpio114";
					};
				};

				emac_rgmii_txd0 {
					phandle = <0x48a>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio122";
					};

					mux {
						function = "rgmii_txd0";
						pins = "gpio122";
					};
				};

				emac_rgmii_txd1 {
					phandle = <0x48b>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio4";
					};

					mux {
						function = "rgmii_txd1";
						pins = "gpio4";
					};
				};

				emac_rgmii_txd2 {
					phandle = <0x48c>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio5";
					};

					mux {
						function = "rgmii_txd2";
						pins = "gpio5";
					};
				};

				emac_rgmii_txd3 {
					phandle = <0x48d>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio6";
					};

					mux {
						function = "rgmii_txd3";
						pins = "gpio6";
					};
				};
			};

			fsa_usbc_ana_en_n@100 {

				fsa_usbc_ana_en {
					phandle = <0x257>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio100";
					};

					mux {
						function = "gpio";
						pins = "gpio100";
					};
				};
			};

			hs1_i2s_data0 {

				hs1_i2s_data0_active {
					phandle = <0x471>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio158";
					};

					mux {
						function = "hs1_mi2s";
						pins = "gpio158";
					};
				};

				hs1_i2s_data0_sleep {
					phandle = <0x470>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio158";
					};

					mux {
						function = "sleep";
						pins = "gpio158";
					};
				};
			};

			hs1_i2s_data1 {

				hs1_i2s_data1_active {
					phandle = <0x473>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						input-enable;
						pins = "gpio159";
					};

					mux {
						function = "hs1_mi2s";
						pins = "gpio159";
					};
				};

				hs1_i2s_data1_sleep {
					phandle = <0x472>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio159";
					};

					mux {
						function = "gpio";
						pins = "gpio159";
					};
				};
			};

			hs1_i2s_mclk {

				hs1_i2s_mclk_active {
					phandle = <0x46b>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio155";
					};

					mux {
						function = "hs1_mi2s";
						pins = "gpio155";
					};
				};

				hs1_i2s_mclk_sleep {
					phandle = <0x46a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio155";
					};

					mux {
						function = "gpio";
						pins = "gpio155";
					};
				};
			};

			hs1_i2s_sck {

				hs1_i2s_sck_active {
					phandle = <0x46d>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio156";
					};

					mux {
						function = "hs1_mi2s";
						pins = "gpio156";
					};
				};

				hs1_i2s_sck_sleep {
					phandle = <0x46c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio156";
					};

					mux {
						function = "gpio";
						pins = "gpio156";
					};
				};
			};

			hs1_i2s_ws {

				hs1_i2s_ws_active {
					phandle = <0x46f>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio157";
					};

					mux {
						function = "hs1_mi2s";
						pins = "gpio157";
					};
				};

				hs1_i2s_ws_sleep {
					phandle = <0x46e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio157";
					};

					mux {
						function = "gpio";
						pins = "gpio157";
					};
				};
			};

			hs2_i2s_data0 {

				hs2_i2s_data0_active {
					phandle = <0x47b>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio163";
					};

					mux {
						function = "hs2_mi2s";
						pins = "gpio163";
					};
				};

				hs2_i2s_data0_sleep {
					phandle = <0x47a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio163";
					};

					mux {
						function = "gpio";
						pins = "gpio163";
					};
				};
			};

			hs2_i2s_data1 {

				hs2_i2s_data1_active {
					phandle = <0x47d>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						input-enable;
						pins = "gpio164";
					};

					mux {
						function = "hs2_mi2s";
						pins = "gpio164";
					};
				};

				hs2_i2s_data1_sleep {
					phandle = <0x47c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio164";
					};

					mux {
						function = "gpio";
						pins = "gpio164";
					};
				};
			};

			hs2_i2s_mclk {

				hs2_i2s_mclk_active {
					phandle = <0x475>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio160";
					};

					mux {
						function = "hs2_mi2s";
						pins = "gpio160";
					};
				};

				hs2_i2s_mclk_sleep {
					phandle = <0x474>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio160";
					};

					mux {
						function = "gpio";
						pins = "gpio160";
					};
				};
			};

			hs2_i2s_sck {

				hs2_i2s_sck_active {
					phandle = <0x477>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio161";
					};

					mux {
						function = "hs2_mi2s";
						pins = "gpio161";
					};
				};

				hs2_i2s_sck_sleep {
					phandle = <0x476>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio161";
					};

					mux {
						function = "gpio";
						pins = "gpio161";
					};
				};
			};

			hs2_i2s_ws {

				hs2_i2s_ws_active {
					phandle = <0x479>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio162";
					};

					mux {
						function = "hs2_mi2s";
						pins = "gpio162";
					};
				};

				hs2_i2s_ws_sleep {
					phandle = <0x478>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio162";
					};

					mux {
						function = "gpio";
						pins = "gpio162";
					};
				};
			};

			hs3_i2s_data0 {

				hs3_i2s_data0_active {
					phandle = <0x485>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio167";
					};

					mux {
						function = "hs3_mi2s";
						pins = "gpio167";
					};
				};

				hs3_i2s_data0_sleep {
					phandle = <0x484>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio167";
					};

					mux {
						function = "gpio";
						pins = "gpio167";
					};
				};
			};

			hs3_i2s_data1 {

				hs3_i2s_data1_active {
					phandle = <0x487>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						input-enable;
						pins = "gpio168";
					};

					mux {
						function = "hs3_mi2s";
						pins = "gpio168";
					};
				};

				hs3_i2s_data1_sleep {
					phandle = <0x486>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio168";
					};

					mux {
						function = "gpio";
						pins = "gpio168";
					};
				};
			};

			hs3_i2s_mclk {

				hs3_i2s_mclk_active {
					phandle = <0x47f>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio125";
					};

					mux {
						function = "hs3_mi2s";
						pins = "gpio125";
					};
				};

				hs3_i2s_mclk_sleep {
					phandle = <0x47e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio125";
					};

					mux {
						function = "gpio";
						pins = "gpio125";
					};
				};
			};

			hs3_i2s_sck {

				hs3_i2s_sck_active {
					phandle = <0x481>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio165";
					};

					mux {
						function = "hs3_mi2s";
						pins = "gpio165";
					};
				};

				hs3_i2s_sck_sleep {
					phandle = <0x480>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio165";
					};

					mux {
						function = "gpio";
						pins = "gpio165";
					};
				};
			};

			hs3_i2s_ws {

				hs3_i2s_ws_active {
					phandle = <0x483>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio166";
					};

					mux {
						function = "hs3_mi2s";
						pins = "gpio166";
					};
				};

				hs3_i2s_ws_sleep {
					phandle = <0x482>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio166";
					};

					mux {
						function = "gpio";
						pins = "gpio166";
					};
				};
			};

			mdm2ap {

				mdm2ap_active {
					phandle = <0x448>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio142", "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio142", "gpio53";
					};
				};

				mdm2ap_sleep {
					phandle = <0x449>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio142", "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio142", "gpio53";
					};
				};
			};

			nfc {

				nfc_clk_req_active {
					phandle = <0x3b1>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio113";
					};

					mux {
						function = "gpio";
						pins = "gpio113";
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x3b2>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio113";
					};

					mux {
						function = "gpio";
						pins = "gpio113";
					};
				};

				nfc_enable_active {
					phandle = <0x3af>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio41", "gpio48";
					};

					mux {
						function = "gpio";
						pins = "gpio41", "gpio48";
					};
				};

				nfc_enable_suspend {
					phandle = <0x3b0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio41", "gpio48";
					};

					mux {
						function = "gpio";
						pins = "gpio41", "gpio48";
					};
				};

				nfc_int_active {
					phandle = <0x3ad>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio47";
					};
				};

				nfc_int_suspend {
					phandle = <0x3ae>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio47";
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x1a1>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio36";
					};

					mux {
						function = "pci_e0";
						pins = "gpio36";
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x1a5>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio103";
					};

					mux {
						function = "pci_e1";
						pins = "gpio103";
					};
				};

				pcie1_perst_default {
					phandle = <0x1a6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio102";
					};

					mux {
						function = "gpio";
						pins = "gpio102";
					};
				};

				pcie1_wake_default {
					phandle = <0x1a7>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio104";
					};

					mux {
						function = "gpio";
						pins = "gpio104";
					};
				};
			};

			pcie_ep {

				pcie_ep_clkreq_default {
					phandle = <0x1ac>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio103";
					};

					mux {
						function = "pci_e1";
						pins = "gpio103";
					};
				};

				pcie_ep_perst_default {
					phandle = <0x1ad>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio102";
					};

					mux {
						function = "gpio";
						pins = "gpio102";
					};
				};

				pcie_ep_wake_default {
					phandle = <0x1ae>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio104";
					};

					mux {
						function = "gpio";
						pins = "gpio104";
					};
				};
			};

			pmx_sde {
				phandle = <0x43b>;

				sde_dsi1_active {
					phandle = <0x43e>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio130";
					};
				};

				sde_dsi1_suspend {
					phandle = <0x43f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio130";
					};
				};

				sde_dsi_active {
					phandle = <0x43c>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};

				sde_dsi_suspend {
					phandle = <0x43d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};
			};

			pmx_sde_te {

				sde_te1_active {
					phandle = <0x442>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio9";
					};
				};

				sde_te1_suspend {
					phandle = <0x443>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio9";
					};
				};

				sde_te_active {
					phandle = <0x440>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio8";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio8";
					};
				};

				sde_te_suspend {
					phandle = <0x441>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio8";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio8";
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x392>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio122", "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio122", "gpio54";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x393>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x394>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio54";
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_active {
					phandle = <0x3df>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio144";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio144";
					};
				};

				pri_aux_pcm_clk_sleep {
					phandle = <0x3de>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio144";
					};

					mux {
						function = "gpio";
						pins = "gpio144";
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_active {
					phandle = <0x3e3>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio146";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio146";
					};
				};

				pri_aux_pcm_din_sleep {
					phandle = <0x3e2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio146";
					};

					mux {
						function = "gpio";
						pins = "gpio146";
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_active {
					phandle = <0x3e5>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio147";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio147";
					};
				};

				pri_aux_pcm_dout_sleep {
					phandle = <0x3e4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio147";
					};

					mux {
						function = "gpio";
						pins = "gpio147";
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_active {
					phandle = <0x3e1>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio145";
					};

					mux {
						function = "pri_mi2s_ws";
						pins = "gpio145";
					};
				};

				pri_aux_pcm_sync_sleep {
					phandle = <0x3e0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio145";
					};

					mux {
						function = "gpio";
						pins = "gpio145";
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_active {
					phandle = <0x42a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio143";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio143";
					};
				};

				pri_mi2s_mclk_sleep {
					phandle = <0x429>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio143";
					};

					mux {
						function = "gpio";
						pins = "gpio143";
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_active {
					phandle = <0x42c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio144";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio144";
					};
				};

				pri_mi2s_sck_sleep {
					phandle = <0x42b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio144";
					};

					mux {
						function = "gpio";
						pins = "gpio144";
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_active {
					phandle = <0x430>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio146";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio146";
					};
				};

				pri_mi2s_sd0_sleep {
					phandle = <0x42f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio146";
					};

					mux {
						function = "gpio";
						pins = "gpio146";
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_active {
					phandle = <0x432>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio147";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio147";
					};
				};

				pri_mi2s_sd1_sleep {
					phandle = <0x431>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio147";
					};

					mux {
						function = "gpio";
						pins = "gpio147";
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_active {
					phandle = <0x42e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio145";
					};

					mux {
						function = "pri_mi2s_ws";
						pins = "gpio145";
					};
				};

				pri_mi2s_ws_sleep {
					phandle = <0x42d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio145";
					};

					mux {
						function = "gpio";
						pins = "gpio145";
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_active {
					phandle = <0x400>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio144";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio144";
					};
				};

				pri_tdm_clk_sleep {
					phandle = <0x3ff>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio144";
					};

					mux {
						function = "gpio";
						pins = "gpio144";
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_active {
					phandle = <0x404>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio146";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio146";
					};
				};

				pri_tdm_din_sleep {
					phandle = <0x403>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio146";
					};

					mux {
						function = "gpio";
						pins = "gpio146";
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_active {
					phandle = <0x406>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio147";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio147";
					};
				};

				pri_tdm_dout_sleep {
					phandle = <0x405>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio147";
					};

					mux {
						function = "gpio";
						pins = "gpio147";
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_active {
					phandle = <0x402>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio145";
					};

					mux {
						function = "pri_mi2s_ws";
						pins = "gpio145";
					};
				};

				pri_tdm_sync_sleep {
					phandle = <0x401>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio145";
					};

					mux {
						function = "gpio";
						pins = "gpio145";
					};
				};
			};

			qcom_clk_led_gp2_pins {
				phandle = <0x49f>;

				qcom_clk_led_gp2_active {
					phandle = <0x75>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio21";
					};

					mux {
						function = "gcc_gp2";
						pins = "gpio21";
					};
				};

				qqcom_clk_led_gp2_sleep {
					phandle = <0x76>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio21";
					};
				};
			};

			quat_aux_pcm {

				quat_aux_pcm_active {
					phandle = <0x3d9>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio137", "gpio138";
					};

					mux {
						function = "func2";
						pins = "gpio137", "gpio138";
					};
				};

				quat_aux_pcm_sleep {
					phandle = <0x3d8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio137", "gpio138";
					};

					mux {
						function = "func2";
						pins = "gpio137", "gpio138";
					};
				};
			};

			quat_aux_pcm_din {

				quat_aux_pcm_din_active {
					phandle = <0x3db>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio139";
					};

					mux {
						function = "func2";
						pins = "gpio139";
					};
				};

				quat_aux_pcm_din_sleep {
					phandle = <0x3da>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio139";
					};

					mux {
						function = "func2";
						pins = "gpio139";
					};
				};
			};

			quat_aux_pcm_dout {

				quat_aux_pcm_dout_active {
					phandle = <0x3dd>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio140";
					};

					mux {
						function = "func2";
						pins = "gpio140";
					};
				};

				quat_aux_pcm_dout_sleep {
					phandle = <0x3dc>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio140";
					};

					mux {
						function = "func2";
						pins = "gpio140";
					};
				};
			};

			quat_mi2s {

				quat_mi2s_active {
					phandle = <0x420>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio137", "gpio138";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio137", "gpio138";
					};
				};

				quat_mi2s_sleep {
					phandle = <0x41f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio137", "gpio138";
					};

					mux {
						function = "gpio";
						pins = "gpio137", "gpio138";
					};
				};
			};

			quat_mi2s_mclk {

				quat_mi2s_mclk_active {
					phandle = <0x41e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio136";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio136";
					};
				};

				quat_mi2s_mclk_sleep {
					phandle = <0x41d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio136";
					};

					mux {
						function = "gpio";
						pins = "gpio136";
					};
				};
			};

			quat_mi2s_sd0 {

				quat_mi2s_sd0_active {
					phandle = <0x422>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio139";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio139";
					};
				};

				quat_mi2s_sd0_sleep {
					phandle = <0x421>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio139";
					};

					mux {
						function = "gpio";
						pins = "gpio139";
					};
				};
			};

			quat_mi2s_sd1 {

				quat_mi2s_sd1_active {
					phandle = <0x424>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio140";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio140";
					};
				};

				quat_mi2s_sd1_sleep {
					phandle = <0x423>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio140";
					};

					mux {
						function = "gpio";
						pins = "gpio140";
					};
				};
			};

			quat_mi2s_sd2 {

				quat_mi2s_sd2_active {
					phandle = <0x426>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio141";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio141";
					};
				};

				quat_mi2s_sd2_sleep {
					phandle = <0x425>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio141";
					};

					mux {
						function = "gpio";
						pins = "gpio141";
					};
				};
			};

			quat_mi2s_sd3 {

				quat_mi2s_sd3_active {
					phandle = <0x428>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio142";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio142";
					};
				};

				quat_mi2s_sd3_sleep {
					phandle = <0x427>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio142";
					};

					mux {
						function = "gpio";
						pins = "gpio142";
					};
				};
			};

			quat_tdm {

				quat_tdm_active {
					phandle = <0x3fa>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						output-high;
						pins = "gpio137", "gpio138";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio137", "gpio138";
					};
				};

				quat_tdm_sleep {
					phandle = <0x3f9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio137", "gpio138";
					};

					mux {
						function = "gpio";
						pins = "gpio137", "gpio138";
					};
				};
			};

			quat_tdm_din {

				quat_tdm_din_active {
					phandle = <0x3fc>;

					config {
						bias-disable;
						drive-strength = <0x4>;
						pins = "gpio139", "gpio141";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio139", "gpio141";
					};
				};

				quat_tdm_din_sleep {
					phandle = <0x3fb>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio139", "gpio141";
					};

					mux {
						function = "gpio";
						pins = "gpio139", "gpio141";
					};
				};
			};

			quat_tdm_dout {

				quat_tdm_dout_active {
					phandle = <0x3fe>;

					config {
						bias-disable;
						drive-strength = <0x4>;
						output-high;
						pins = "gpio140", "gpio142";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio140", "gpio142";
					};
				};

				quat_tdm_dout_sleep {
					phandle = <0x3fd>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio140", "gpio142";
					};

					mux {
						function = "gpio";
						pins = "gpio140", "gpio142";
					};
				};
			};

			quin_aux_pcm {

				quin_aux_pcm_active {
					phandle = <0x3e7>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio149", "gpio151";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio149", "gpio151";
					};
				};

				quin_aux_pcm_sleep {
					phandle = <0x3e6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio149", "gpio151";
					};

					mux {
						function = "gpio";
						pins = "gpio149", "gpio151";
					};
				};
			};

			quin_aux_pcm_din {

				quin_aux_pcm_din_active {
					phandle = <0x3e9>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio150";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio150";
					};
				};

				quin_aux_pcm_din_sleep {
					phandle = <0x3e8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio150";
					};

					mux {
						function = "gpio";
						pins = "gpio150";
					};
				};
			};

			quin_aux_pcm_dout {

				quin_aux_pcm_dout_active {
					phandle = <0x3eb>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio152";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio152";
					};
				};

				quin_aux_pcm_dout_sleep {
					phandle = <0x3ea>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio152";
					};

					mux {
						function = "gpio";
						pins = "gpio152";
					};
				};
			};

			quin_mi2s {

				quin_mi2s_active {
					phandle = <0x436>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio149", "gpio151";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio149", "gpio151";
					};
				};

				quin_mi2s_sleep {
					phandle = <0x435>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio149", "gpio151";
					};

					mux {
						function = "gpio";
						pins = "gpio149", "gpio151";
					};
				};
			};

			quin_mi2s_mclk {

				quin_mi2s_mclk_active {
					phandle = <0x434>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio148";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio148";
					};
				};

				quin_mi2s_mclk_sleep {
					phandle = <0x433>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio148";
					};

					mux {
						function = "gpio";
						pins = "gpio148";
					};
				};
			};

			quin_mi2s_sd0 {

				quin_mi2s_sd0_active {
					phandle = <0x438>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio150";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio150";
					};
				};

				quin_mi2s_sd0_sleep {
					phandle = <0x437>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio150";
					};

					mux {
						function = "gpio";
						pins = "gpio150";
					};
				};
			};

			quin_mi2s_sd1 {

				quin_mi2s_sd1_active {
					phandle = <0x43a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio152";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio152";
					};
				};

				quin_mi2s_sd1_sleep {
					phandle = <0x439>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio152";
					};

					mux {
						function = "gpio";
						pins = "gpio152";
					};
				};
			};

			quin_tdm {

				quin_tdm_active {
					phandle = <0x408>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio149", "gpio151";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio149", "gpio151";
					};
				};

				quin_tdm_sleep {
					phandle = <0x407>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio149", "gpio151";
					};

					mux {
						function = "gpio";
						pins = "gpio149", "gpio151";
					};
				};
			};

			quin_tdm_din {

				quin_tdm_din_active {
					phandle = <0x40a>;

					config {
						bias-disable;
						drive-strength = <0x4>;
						pins = "gpio150";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio150";
					};
				};

				quin_tdm_din_sleep {
					phandle = <0x409>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio150";
					};

					mux {
						function = "gpio";
						pins = "gpio150";
					};
				};
			};

			quin_tdm_dout {

				quin_tdm_dout_active {
					phandle = <0x40c>;

					config {
						bias-disable;
						drive-strength = <0x4>;
						output-high;
						pins = "gpio152";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio152";
					};
				};

				quin_tdm_dout_sleep {
					phandle = <0x40b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio152";
					};

					mux {
						function = "gpio";
						pins = "gpio152";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x395>;

				qupv3_se0_i2c_active {
					phandle = <0x24c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x24d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x396>;

				qupv3_se0_spi_active {
					phandle = <0x25e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x25f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se10_2uart_pins {
				phandle = <0x38a>;

				qupv3_se10_2uart_active {
					phandle = <0x38b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio11", "gpio12";
					};

					mux {
						function = "qup10";
						pins = "gpio11", "gpio12";
					};
				};

				qupv3_se10_2uart_sleep {
					phandle = <0x38c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio11", "gpio12";
					};

					mux {
						function = "gpio";
						pins = "gpio11", "gpio12";
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x3b4>;

				qupv3_se10_i2c_active {
					phandle = <0x280>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio9", "gpio10";
					};

					mux {
						function = "qup10";
						pins = "gpio9", "gpio10";
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x281>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio9", "gpio10";
					};

					mux {
						function = "gpio";
						pins = "gpio9", "gpio10";
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x3b5>;

				qupv3_se10_spi_active {
					phandle = <0x28c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio9", "gpio10", "gpio11", "gpio12";
					};

					mux {
						function = "qup10";
						pins = "gpio9", "gpio10", "gpio11", "gpio12";
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x28d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio9", "gpio10", "gpio11", "gpio12";
					};

					mux {
						function = "gpio";
						pins = "gpio9", "gpio10", "gpio11", "gpio12";
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x3b6>;

				qupv3_se11_i2c_active {
					phandle = <0x282>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio94", "gpio95";
					};

					mux {
						function = "qup11";
						pins = "gpio94", "gpio95";
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x283>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio94", "gpio95";
					};

					mux {
						function = "gpio";
						pins = "gpio94", "gpio95";
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x3b7>;

				qupv3_se11_spi_active {
					phandle = <0x28e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio92", "gpio93", "gpio94", "gpio95";
					};

					mux {
						function = "qup11";
						pins = "gpio92", "gpio93", "gpio94", "gpio95";
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x28f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio92", "gpio93", "gpio94", "gpio95";
					};

					mux {
						function = "gpio";
						pins = "gpio92", "gpio93", "gpio94", "gpio95";
					};
				};
			};

			qupv3_se12_2uart_pins {
				phandle = <0x38d>;

				qupv3_se12_2uart_active {
					phandle = <0x273>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio85", "gpio86";
					};

					mux {
						function = "qup12";
						pins = "gpio85", "gpio86";
					};
				};

				qupv3_se12_2uart_sleep {
					phandle = <0x274>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio85", "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio85", "gpio86";
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x3b8>;

				qupv3_se12_i2c_active {
					phandle = <0x284>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio83", "gpio84";
					};

					mux {
						function = "qup12";
						pins = "gpio83", "gpio84";
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x285>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio83", "gpio84";
					};

					mux {
						function = "gpio";
						pins = "gpio83", "gpio84";
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x3b9>;

				qupv3_se12_spi_active {
					phandle = <0x290>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
					};

					mux {
						function = "qup12";
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x291>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
					};
				};
			};

			qupv3_se13_4uart_pins {
				phandle = <0x391>;

				qupv3_se13_ctsrx {
					phandle = <0x277>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio43", "gpio46";
					};

					mux {
						function = "qup13";
						pins = "gpio43", "gpio46";
					};
				};

				qupv3_se13_default_ctsrtsrx {
					phandle = <0x275>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio43", "gpio44", "gpio46";
					};

					mux {
						function = "gpio";
						pins = "gpio43", "gpio44", "gpio46";
					};
				};

				qupv3_se13_default_tx {
					phandle = <0x276>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio45";
					};

					mux {
						function = "gpio";
						pins = "gpio45";
					};
				};

				qupv3_se13_rts {
					phandle = <0x278>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio44";
					};

					mux {
						function = "qup13";
						pins = "gpio44";
					};
				};

				qupv3_se13_tx {
					phandle = <0x279>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio45";
					};

					mux {
						function = "qup13";
						pins = "gpio45";
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x3ba>;

				qupv3_se13_i2c_active {
					phandle = <0x287>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio43", "gpio44";
					};

					mux {
						function = "qup13";
						pins = "gpio43", "gpio44";
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x288>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio43", "gpio44";
					};

					mux {
						function = "gpio";
						pins = "gpio43", "gpio44";
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x3bb>;

				qupv3_se13_spi_active {
					phandle = <0x292>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio43", "gpio44", "gpio45", "gpio46";
					};

					mux {
						function = "qup13";
						pins = "gpio43", "gpio44", "gpio45", "gpio46";
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x293>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio43", "gpio44", "gpio45", "gpio46";
					};

					mux {
						function = "gpio";
						pins = "gpio43", "gpio44", "gpio45", "gpio46";
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x3bc>;

				qupv3_se14_i2c_active {
					phandle = <0x294>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio47", "gpio48";
					};

					mux {
						function = "qup14";
						pins = "gpio47", "gpio48";
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x295>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio47", "gpio48";
					};

					mux {
						function = "gpio";
						pins = "gpio47", "gpio48";
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x3bd>;

				qupv3_se14_spi_active {
					phandle = <0x2a0>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio47", "gpio48", "gpio49", "gpio50";
					};

					mux {
						function = "qup14";
						pins = "gpio47", "gpio48", "gpio49", "gpio50";
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x2a1>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio47", "gpio48", "gpio49", "gpio50";
					};

					mux {
						function = "gpio";
						pins = "gpio47", "gpio48", "gpio49", "gpio50";
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x3be>;

				qupv3_se15_i2c_active {
					phandle = <0x296>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio27", "gpio28";
					};

					mux {
						function = "qup15";
						pins = "gpio27", "gpio28";
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x297>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio27", "gpio28";
					};

					mux {
						function = "gpio";
						pins = "gpio27", "gpio28";
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x3bf>;

				qupv3_se15_spi_active {
					phandle = <0x2a2>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
					};

					mux {
						function = "qup15";
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x2a3>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
					};

					mux {
						function = "gpio";
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
					};
				};
			};

			qupv3_se16_2uart_pins {
				phandle = <0x38e>;

				qupv3_se16_2uart_active {
					phandle = <0x38f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio83", "gpio84";
					};

					mux {
						function = "qup16";
						pins = "gpio83", "gpio84";
					};
				};

				qupv3_se16_2uart_sleep {
					phandle = <0x390>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio83", "gpio84";
					};

					mux {
						function = "gpio";
						pins = "gpio83", "gpio84";
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x3c0>;

				qupv3_se16_i2c_active {
					phandle = <0x298>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio86", "gpio85";
					};

					mux {
						function = "qup16";
						pins = "gpio86", "gpio85";
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x299>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio86", "gpio85";
					};

					mux {
						function = "gpio";
						pins = "gpio86", "gpio85";
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x3c1>;

				qupv3_se16_spi_active {
					phandle = <0x2a4>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
					};

					mux {
						function = "qup16";
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x2a5>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x3c2>;

				qupv3_se17_i2c_active {
					phandle = <0x29a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio55", "gpio56";
					};

					mux {
						function = "qup17";
						pins = "gpio55", "gpio56";
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x29b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio55", "gpio56";
					};

					mux {
						function = "gpio";
						pins = "gpio55", "gpio56";
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x3c3>;

				qupv3_se17_spi_active {
					phandle = <0x2a6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
					};

					mux {
						function = "qup17";
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x2a7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
					};

					mux {
						function = "gpio";
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
					};
				};
			};

			qupv3_se18_i2c_pins {
				phandle = <0x3c4>;

				qupv3_se18_i2c_active {
					phandle = <0x29c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio23", "gpio24";
					};

					mux {
						function = "qup18";
						pins = "gpio23", "gpio24";
					};
				};

				qupv3_se18_i2c_sleep {
					phandle = <0x29d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio23", "gpio24";
					};

					mux {
						function = "gpio";
						pins = "gpio23", "gpio24";
					};
				};
			};

			qupv3_se18_spi_pins {
				phandle = <0x3c5>;

				qupv3_se18_spi_active {
					phandle = <0x2a8>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio23", "gpio24", "gpio25", "gpio26";
					};

					mux {
						function = "qup18";
						pins = "gpio23", "gpio24", "gpio25", "gpio26";
					};
				};

				qupv3_se18_spi_sleep {
					phandle = <0x2a9>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio23", "gpio24", "gpio25", "gpio26";
					};

					mux {
						function = "gpio";
						pins = "gpio23", "gpio24", "gpio25", "gpio26";
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x3c6>;

				qupv3_se19_i2c_active {
					phandle = <0x29e>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio57", "gpio58";
					};

					mux {
						function = "qup19";
						pins = "gpio57", "gpio58";
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x29f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio57", "gpio58";
					};

					mux {
						function = "gpio";
						pins = "gpio57", "gpio58";
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x3c7>;

				qupv3_se19_spi_active {
					phandle = <0x2aa>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
					};

					mux {
						function = "qup19";
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x2ab>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
					};

					mux {
						function = "gpio";
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x397>;

				qupv3_se1_i2c_active {
					phandle = <0x24f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio114", "gpio115";
					};

					mux {
						function = "qup1";
						pins = "gpio114", "gpio115";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x250>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio114", "gpio115";
					};

					mux {
						function = "gpio";
						pins = "gpio114", "gpio115";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x398>;

				qupv3_se1_spi_active {
					phandle = <0x260>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio114", "gpio115", "gpio116", "gpio117";
					};

					mux {
						function = "qup1";
						pins = "gpio114", "gpio115", "gpio116", "gpio117";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x261>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio114", "gpio115", "gpio116", "gpio117";
					};

					mux {
						function = "gpio";
						pins = "gpio114", "gpio115", "gpio116", "gpio117";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x399>;

				qupv3_se2_i2c_active {
					phandle = <0x251>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio126", "gpio127";
					};

					mux {
						function = "qup2";
						pins = "gpio126", "gpio127";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x252>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio126", "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio126", "gpio127";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x39a>;

				qupv3_se2_spi_active {
					phandle = <0x262>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio126", "gpio127", "gpio128", "gpio129";
					};

					mux {
						function = "qup2";
						pins = "gpio126", "gpio127", "gpio128", "gpio129";
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x263>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio126", "gpio127", "gpio128", "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio126", "gpio127", "gpio128", "gpio129";
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x39b>;

				qupv3_se3_i2c_active {
					phandle = <0x253>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio144", "gpio145";
					};

					mux {
						function = "qup3";
						pins = "gpio144", "gpio145";
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x254>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio144", "gpio145";
					};

					mux {
						function = "gpio";
						pins = "gpio144", "gpio145";
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x39c>;

				qupv3_se3_spi_active {
					phandle = <0x264>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio144", "gpio145", "gpio146", "gpio147";
					};

					mux {
						function = "qup3";
						pins = "gpio144", "gpio145", "gpio146", "gpio147";
					};
				};

				qupv3_se3_spi_miso_sleep {
					phandle = <0x266>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio144";
					};

					mux {
						function = "qup3";
						pins = "gpio144";
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x265>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio145", "gpio146", "gpio147";
					};

					mux {
						function = "qup3";
						pins = "gpio145", "gpio146", "gpio147";
					};
				};
			};

			qupv3_se4_2uart_pins {
				phandle = <0x3a2>;

				qupv3_se4_2uart_active {
					phandle = <0x270>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio41", "gpio42";
					};

					mux {
						function = "qup9";
						pins = "gpio41", "gpio42";
					};
				};

				qupv3_se4_2uart_default {
					phandle = <0x26f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio41", "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio41", "gpio42";
					};
				};

				qupv3_se4_2uart_sleep {
					phandle = <0x271>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio41", "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio41", "gpio42";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x3a0>;

				qupv3_se4_i2c_active {
					phandle = <0x255>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio51", "gpio52";
					};

					mux {
						function = "qup4";
						pins = "gpio51", "gpio52";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x256>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio51", "gpio52";
					};

					mux {
						function = "gpio";
						pins = "gpio51", "gpio52";
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x3a1>;

				qupv3_se4_spi_active {
					phandle = <0x267>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio51", "gpio52", "gpio53", "gpio54";
					};

					mux {
						function = "qup4";
						pins = "gpio51", "gpio52", "gpio53", "gpio54";
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x268>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio51", "gpio52", "gpio53", "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio51", "gpio52", "gpio53", "gpio54";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x3a3>;

				qupv3_se5_i2c_active {
					phandle = <0x258>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio121", "gpio122";
					};

					mux {
						function = "qup5";
						pins = "gpio121", "gpio122";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x259>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio121", "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio121", "gpio122";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x3a4>;

				qupv3_se5_spi_active {
					phandle = <0x269>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
					};

					mux {
						function = "qup5";
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x26a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x3a5>;

				qupv3_se6_i2c_active {
					phandle = <0x25a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "qup6";
						pins = "gpio6", "gpio7";
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x25b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x3a6>;

				qupv3_se6_spi_active {
					phandle = <0x26b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "qup6";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x26c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x3a7>;

				qupv3_se7_i2c_active {
					phandle = <0x25c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio98", "gpio99";
					};

					mux {
						function = "qup7";
						pins = "gpio98", "gpio99";
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x25d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio98", "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio98", "gpio99";
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x3a8>;

				qupv3_se7_spi_active {
					phandle = <0x26d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio98", "gpio99", "gpio100", "gpio101";
					};

					mux {
						function = "qup7";
						pins = "gpio98", "gpio99", "gpio100", "gpio101";
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x26e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio98", "gpio99", "gpio100", "gpio101";
					};

					mux {
						function = "gpio";
						pins = "gpio98", "gpio99", "gpio100", "gpio101";
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x3a9>;

				qupv3_se8_i2c_active {
					phandle = <0x27c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio88", "gpio89";
					};

					mux {
						function = "qup8";
						pins = "gpio88", "gpio89";
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x27d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio88", "gpio89";
					};

					mux {
						function = "gpio";
						pins = "gpio88", "gpio89";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x3aa>;

				qupv3_se8_spi_active {
					phandle = <0x289>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio88", "gpio89", "gpio90", "gpio91";
					};

					mux {
						function = "qup8";
						pins = "gpio88", "gpio89", "gpio90", "gpio91";
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x3ab>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio88", "gpio89", "gpio90", "gpio91";
					};

					mux {
						function = "gpio";
						pins = "gpio88", "gpio89", "gpio90", "gpio91";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x3ac>;

				qupv3_se9_i2c_active {
					phandle = <0x27e>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio39", "gpio40";
					};

					mux {
						function = "qup9";
						pins = "gpio39", "gpio40";
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x27f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio39", "gpio40";
					};

					mux {
						function = "gpio";
						pins = "gpio39", "gpio40";
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x3b3>;

				qupv3_se9_spi_active {
					phandle = <0x28a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio39", "gpio40", "gpio41", "gpio42";
					};

					mux {
						function = "qup9";
						pins = "gpio39", "gpio40", "gpio41", "gpio42";
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x28b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio39", "gpio40", "gpio41", "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio39", "gpio40", "gpio41", "gpio42";
					};
				};
			};

			sdc2_clk_ds_100MHz {
				phandle = <0x37c>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_ds_200MHz {
				phandle = <0x37d>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_ds_400KHz {
				phandle = <0x37a>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_ds_50MHz {
				phandle = <0x37b>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_off {
				phandle = <0x379>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_on {
				phandle = <0x378>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_cmd_ds_100MHz {
				phandle = <0x382>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_ds_200MHz {
				phandle = <0x383>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_ds_400KHz {
				phandle = <0x380>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_ds_50MHz {
				phandle = <0x381>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_off {
				phandle = <0x37f>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_on {
				phandle = <0x37e>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_data_ds_100MHz {
				phandle = <0x388>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_ds_200MHz {
				phandle = <0x389>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_ds_400KHz {
				phandle = <0x386>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_ds_50MHz {
				phandle = <0x387>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_off {
				phandle = <0x385>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_on {
				phandle = <0x384>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x444>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "gpio38";
				};

				mux {
					function = "gpio";
					pins = "gpio38";
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x445>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio38";
				};

				mux {
					function = "gpio";
					pins = "gpio38";
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_active {
					phandle = <0x3cd>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio126", "gpio127";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio126", "gpio127";
					};
				};

				sec_aux_pcm_sleep {
					phandle = <0x3cc>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126", "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio126", "gpio127";
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_active {
					phandle = <0x3cf>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio128";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio128";
					};
				};

				sec_aux_pcm_din_sleep {
					phandle = <0x3ce>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_active {
					phandle = <0x3d1>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio129";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio129";
					};
				};

				sec_aux_pcm_dout_sleep {
					phandle = <0x3d0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			sec_mi2s {

				sec_mi2s_active {
					phandle = <0x410>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio126", "gpio127";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio126", "gpio127";
					};
				};

				sec_mi2s_sleep {
					phandle = <0x40f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126", "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio126", "gpio127";
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_active {
					phandle = <0x40e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio130";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio130";
					};
				};

				sec_mi2s_mclk_sleep {
					phandle = <0x40d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio130";
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_active {
					phandle = <0x412>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio128";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio128";
					};
				};

				sec_mi2s_sd0_sleep {
					phandle = <0x411>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_active {
					phandle = <0x414>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio129";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio129";
					};
				};

				sec_mi2s_sd1_sleep {
					phandle = <0x413>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			sec_tdm {

				sec_tdm_active {
					phandle = <0x3ed>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio126", "gpio127";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio126", "gpio127";
					};
				};

				sec_tdm_sleep {
					phandle = <0x3ec>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126", "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio126", "gpio127";
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_active {
					phandle = <0x3ef>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio128";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio128";
					};
				};

				sec_tdm_din_sleep {
					phandle = <0x3ee>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_active {
					phandle = <0x3f1>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio129";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio129";
					};
				};

				sec_tdm_dout_sleep {
					phandle = <0x3f0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			sensor_int1_default {
				phandle = <0x4a0>;

				config {
					bias-pull-down;
					drive-strength = <0x10>;
					pins = "gpio12";
				};

				mux {
					function = "gpio";
					pins = "gpio12";
				};
			};

			sensor_int2_default {
				phandle = <0x4a1>;

				config {
					bias-pull-down;
					drive-strength = <0x10>;
					pins = "gpio40";
				};

				mux {
					function = "gpio";
					pins = "gpio40";
				};
			};

			ss5_pwr_ctrl_pins {
				phandle = <0x39d>;

				ss5_pwr_ctrl_off {
					phandle = <0x39f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio11", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio11", "gpio39";
					};
				};

				ss5_pwr_ctrl_rst_on {
					phandle = <0x39e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio11", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio11", "gpio39";
					};
				};
			};

			storage_cd {
				phandle = <0x377>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio96";
				};

				mux {
					function = "gpio";
					pins = "gpio96";
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_active {
					phandle = <0x3d3>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio133", "gpio134";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio133", "gpio134";
					};
				};

				tert_aux_pcm_sleep {
					phandle = <0x3d2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio133", "gpio134";
					};

					mux {
						function = "gpio";
						pins = "gpio133", "gpio134";
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_active {
					phandle = <0x3d5>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio135";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio135";
					};
				};

				tert_aux_pcm_din_sleep {
					phandle = <0x3d4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio135";
					};

					mux {
						function = "gpio";
						pins = "gpio135";
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_active {
					phandle = <0x3d7>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio131";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio131";
					};
				};

				tert_aux_pcm_dout_sleep {
					phandle = <0x3d6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio131";
					};

					mux {
						function = "gpio";
						pins = "gpio131";
					};
				};
			};

			tert_mi2s {

				tert_mi2s_active {
					phandle = <0x418>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio133", "gpio134";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio133", "gpio134";
					};
				};

				tert_mi2s_sleep {
					phandle = <0x417>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio133", "gpio134";
					};

					mux {
						function = "gpio";
						pins = "gpio133", "gpio134";
					};
				};
			};

			tert_mi2s_mclk {

				tert_mi2s_mclk_active {
					phandle = <0x416>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio132";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio132";
					};
				};

				tert_mi2s_mclk_sleep {
					phandle = <0x415>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio132";
					};

					mux {
						function = "gpio";
						pins = "gpio132";
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_active {
					phandle = <0x41a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio135";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio135";
					};
				};

				tert_mi2s_sd0_sleep {
					phandle = <0x419>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio135";
					};

					mux {
						function = "gpio";
						pins = "gpio135";
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_active {
					phandle = <0x41c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio131";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio131";
					};
				};

				tert_mi2s_sd1_sleep {
					phandle = <0x41b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio131";
					};

					mux {
						function = "gpio";
						pins = "gpio131";
					};
				};
			};

			tert_tdm {

				cs35l41_int_default {
					phandle = <0x3f2>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						input-enable;
						pins = "gpio10";
					};

					mux {
						function = "gpio";
						pins = "gpio10";
					};
				};

				tert_tdm_active {
					phandle = <0x3f4>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio133", "gpio134";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio133", "gpio134";
					};
				};

				tert_tdm_sleep {
					phandle = <0x3f3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio133", "gpio134";
					};

					mux {
						function = "gpio";
						pins = "gpio133", "gpio134";
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_active {
					phandle = <0x3f6>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio135";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio135";
					};
				};

				tert_tdm_din_sleep {
					phandle = <0x3f5>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio135";
					};

					mux {
						function = "gpio";
						pins = "gpio135";
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_active {
					phandle = <0x3f8>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio131";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio131";
					};
				};

				tert_tdm_dout_sleep {
					phandle = <0x3f7>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio131";
					};

					mux {
						function = "gpio";
						pins = "gpio131";
					};
				};
			};

			trigout_a {
				phandle = <0x225>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio49";
				};

				mux {
					function = "qdss_cti";
					pins = "gpio49";
				};
			};

			tsif0_signals_active {
				phandle = <0xf3>;

				signals_cfg {
					bias-pull-down;
					drive_strength = <0x2>;
					pins = "gpio88", "gpio89", "gpio90";
				};

				tsif1_clk {
					function = "tsif1_clk";
					pins = "gpio88";
				};

				tsif1_data {
					function = "tsif1_data";
					pins = "gpio90";
				};

				tsif1_en {
					function = "tsif1_en";
					pins = "gpio89";
				};
			};

			tsif0_sync_active {
				phandle = <0xf4>;

				tsif1_sync {
					bias-pull-down;
					drive_strength = <0x2>;
					function = "tsif1_sync";
					pins = "gpio91";
				};
			};

			tsif1_signals_active {
				phandle = <0xf5>;

				signals_cfg {
					bias-pull-down;
					drive_strength = <0x2>;
					pins = "gpio92", "gpio93", "gpio94";
				};

				tsif2_clk {
					function = "tsif2_clk";
					pins = "gpio92";
				};

				tsif2_data {
					function = "tsif2_data";
					pins = "gpio94";
				};

				tsif2_en {
					function = "tsif2_en";
					pins = "gpio93";
				};
			};

			tsif1_sync_active {
				phandle = <0xf6>;

				tsif2_sync {
					bias-pull-down;
					drive_strength = <0x2>;
					function = "tsif2_sync";
					pins = "gpio95";
				};
			};

			ufs_dev_reset_assert {
				phandle = <0xae>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
					pins = "ufs_reset";
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0xaf>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
					pins = "ufs_reset";
				};
			};

			usb2_id_det_default {
				phandle = <0x469>;

				config {
					bias-pull-up;
					function = "gpio";
					input-enable;
					pins = "gpio101";
				};
			};

			usb2phy_ac_en1_default {
				phandle = <0x49c>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio113";
				};

				mux {
					function = "usb2phy_ac";
					pins = "gpio113";
				};
			};

			usb2phy_ac_en2_default {
				phandle = <0x49d>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio123";
				};

				mux {
					function = "usb2phy_ac";
					pins = "gpio123";
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x3c9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio123";
					};

					mux {
						function = "gpio";
						pins = "gpio123";
					};
				};
			};

			wcd_usbc_analog_en1 {

				wcd_usbc_ana_en1_active {
					phandle = <0x44b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio35";
					};
				};

				wcd_usbc_ana_en1_idle {
					phandle = <0x44a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio35";
					};
				};
			};

			wcd_usbc_analog_en2 {

				wcd_usbc_ana_en2_active {
					phandle = <0x44d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio58";
					};

					mux {
						function = "gpio";
						pins = "gpio58";
					};
				};

				wcd_usbc_ana_en2_idle {
					phandle = <0x44c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio58";
					};

					mux {
						function = "gpio";
						pins = "gpio58";
					};
				};
			};

			wil6210_refclk3_en_pin {
				phandle = <0xf1>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio87";
				};

				mux {
					function = "gpio";
					pins = "gpio87";
				};
			};
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			interrupts = <0x0 0x110 0x0>;
			iommus = <0x26 0x506 0x11 0x26 0x516 0x11>;
			phandle = <0x365>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x26 0x512 0x0>;
				label = "ns_context";
				virtual-addr = <0x60000000>;
				virtual-size = <0x40000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x26 0x513 0x0>;
				label = "secure_context";
				qcom,secure-context-bank;
				virtual-addr = <0xa0000000>;
				virtual-size = <0x40000000>;
			};
		};

		qcom,a5@ac00000 {
			camss-vdd-supply = <0x32>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "turbo";
			clock-names = "soc_fast_ahb", "icp_ahb_clk", "icp_clk_src", "icp_clk";
			clock-rates = <0xbebc200 0x0 0x17d78400 0x0 0x17d78400 0x0 0x23c34600 0x0>;
			clocks = <0x33 0x1b 0x33 0x20 0x33 0x22 0x33 0x21>;
			compatible = "qcom,cam-a5";
			fw_name = "CAMERA_ICP.elf";
			interrupt-names = "a5";
			interrupts = <0x0 0x1cf 0x0>;
			phandle = <0x67>;
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-cam-base = <0x0 0x10000 0x18000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			regulator-names = "camss-vdd";
			status = "ok";
			ubwc-cfg = <0x7b 0x1ef>;
		};

		qcom,aop-ddr-msgs {
			compatible = "qcom,aop-ddr-msgs";
			mbox-name = "restart-ddr-mbox";
			mboxes = <0x1f 0x0>;
		};

		qcom,aop-ddrss-cmds {
			compatible = "qcom,aop-ddrss-cmds";
			mbox-name = "ddrss-cmds-mbox";
			mboxes = <0x1f 0x0>;
		};

		qcom,aopclk {
			#clock-cells = <0x1>;
			compatible = "qcom,aop-qmp-clk";
			mbox-names = "qdss_clk";
			mboxes = <0x1f 0x0>;
			phandle = <0x44>;
		};

		qcom,avtimer@170f7000 {
			compatible = "qcom,avtimer";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0xa>;
			reg = <0x170f700c 0x4 0x170f7010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
		};

		qcom,bps {
			bps-vdd-supply = <0x42>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk_src", "bps_clk";
			clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x33 0x0 0x33 0x1 0x33 0x2 0x33 0x4 0x33 0x3>;
			compatible = "qcom,cam-bps";
			phandle = <0x69>;
			reg = <0xac6f000 0x3000>;
			reg-cam-base = <0x6f000>;
			reg-names = "bps_top";
			regulator-names = "bps-vdd";
			src-clock-name = "bps_clk_src";
			status = "ok";
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			phandle = <0x34b>;
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x5>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24d 0x0 0x0 0x1 0x254 0x0 0x0 0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x1 0x24e 0x0 0x1 0x1 0x24d 0x0 0x1 0x1 0x254 0x0 0x1 0x16 0x200 0x16e360 0x16e360 0x17 0x200 0x16e360 0x16e360>;
			status = "ok";
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "fd", "lrmecdm";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			status = "ok";
		};

		qcom,cam-cpas@ac40000 {
			arch-compat = "cpas_top";
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			camss-vdd-supply = <0x32>;
			cell-index = <0x0>;
			client-axi-port-names = "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1";
			client-bus-camnoc-based;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "ife0", "ife1", "ife2", "ife3", "ipe0", "ipe1", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "fd0", "lrmecpas0";
			clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x124f800 0x0 0x124f800 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x8f0d180 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0xfe50fb0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x1312d000 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x1c9c3800 0x0>;
			clocks = <0x1b 0x8 0x1b 0x9 0x1b 0xa 0x33 0x5f 0x33 0xd 0x33 0x6 0x33 0x5>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x0>;
			label = "cpas";
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x12c00 0x1 0x24d 0x0 0x12c00 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			reg-names = "cam_cpas_top", "cam_camnoc";
			regulator-names = "camss-vdd";
			src-clock-name = "camnoc_axi_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend", "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x1 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;

			qcom,axi-port-list {

				qcom,axi-port1 {
					ib-bw-voting-needed;
					qcom,axi-port-name = "cam_hf_1";

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x0 0x0 0x92 0x30a 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x0 0x0 0x88 0x200 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};
				};

				qcom,axi-port2 {
					ib-bw-voting-needed;
					qcom,axi-port-name = "cam_hf_2";

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x0 0x0 0x93 0x30a 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x0 0x0 0x91 0x200 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x0 0x0 0x94 0x30a 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};
				};
			};
		};

		qcom,cam-fd {
			compat-hw-name = "qcom,fd";
			compatible = "qcom,cam-fd";
			num-fd = <0x1>;
			phandle = <0x330>;
			status = "ok";
		};

		qcom,cam-icp {
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,ipe1", "qcom,bps";
			compatible = "qcom,cam-icp";
			icp_pc_en;
			num-a5 = <0x1>;
			num-bps = <0x1>;
			num-ipe = <0x2>;
			status = "ok";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
			phandle = <0x32b>;
			status = "ok";
		};

		qcom,cam-jpeg {
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			compatible = "qcom,cam-jpeg";
			num-jpeg-dma = <0x1>;
			num-jpeg-enc = <0x1>;
			phandle = <0x32d>;
			status = "ok";
		};

		qcom,cam-lrme {
			arch-compat = "lrme";
			compatible = "qcom,cam-lrme";
			phandle = <0x332>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			phandle = <0x324>;
			status = "ok";

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x3d>;
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x1000 0x0>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x328>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_fd {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x11c0 0x20 0x26 0x11e0 0x20>;
				label = "fd";

				iova-mem-map {
					phandle = <0x329>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x1222 0x0 0x26 0x1080 0x20 0x26 0x10a0 0x20 0x26 0x1100 0x20 0x26 0x1120 0x20 0x26 0x10c0 0x0 0x26 0x1140 0x0>;
				label = "icp";

				iova-mem-map {
					phandle = <0x327>;

					iova-mem-qdss-region {
						iova-region-id = <0x5>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						iova-region-start = <0xd900000>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};

					iova-mem-region-firmware {
						iova-region-id = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xace00000>;
						iova-region-name = "io";
						iova-region-start = <0xda00000>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-id = <0x4>;
						iova-region-len = <0x100000>;
						iova-region-name = "secheap";
						iova-region-start = <0xd800000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0x6400000>;
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x840 0x620 0x26 0x860 0x620 0x26 0xa40 0x620 0x26 0xa60 0x620 0x26 0xc40 0x620 0x26 0xc60 0x620 0x26 0xe40 0x620 0x26 0xe60 0x620>;
				label = "ife";

				iova-mem-map {
					phandle = <0x325>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x1180 0x20 0x26 0x11a0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x326>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x10e0 0x0 0x26 0x1160 0x0>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x32a>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd2800000>;
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0x6400000>;
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,camcc {
			#clock-cells = <0x1>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0x8>;
			compatible = "qcom,camcc-sm8150", "syscon";
			phandle = <0x33>;
			qcom,cam_cc_bps_clk_src-opp-handle = <0x69>;
			qcom,cam_cc_cci_0_clk_src-opp-handle = <0x5d>;
			qcom,cam_cc_cci_1_clk_src-opp-handle = <0x5e>;
			qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <0x59>;
			qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <0x5a>;
			qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <0x5b>;
			qcom,cam_cc_csi3phytimer_clk_src-opp-handle = <0x5c>;
			qcom,cam_cc_icp_clk_src-opp-handle = <0x67>;
			qcom,cam_cc_ife_0_clk_src-opp-handle = <0x60>;
			qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <0x5f>;
			qcom,cam_cc_ife_1_clk_src-opp-handle = <0x62>;
			qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <0x61>;
			qcom,cam_cc_ife_lite_0_clk_src-opp-handle = <0x65>;
			qcom,cam_cc_ife_lite_0_csid_clk_src-opp-handle = <0x63>;
			qcom,cam_cc_ife_lite_1_clk_src-opp-handle = <0x66>;
			qcom,cam_cc_ife_lite_1_csid_clk_src-opp-handle = <0x64>;
			qcom,cam_cc_ipe_0_clk_src-opp-handle = <0x68>;
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x1c>;
			vdd_mx-supply = <0x58>;
		};

		qcom,cc-debug {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src";
			clocks = <0x25 0x0>;
			compatible = "qcom,debugcc-sm8150";
			phandle = <0x34e>;
			qcom,camcc = <0x33>;
			qcom,cpucc = <0x73>;
			qcom,dispcc = <0x24>;
			qcom,gcc = <0x1b>;
			qcom,gpucc = <0x72>;
			qcom,mccc = <0x74>;
			qcom,npucc = <0x71>;
			qcom,videocc = <0x70>;
		};

		qcom,cci@ac4a000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_0_clk_src", "cci_0_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x33 0x9 0x33 0x8>;
			compatible = "qcom,cci";
			gdscr-supply = <0x32>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x38 0x11 0x0 0x38 0x12 0x0 0x38 0x13 0x0 0x38 0x14 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cc 0x0>;
			phandle = <0x5d>;
			pinctrl-0 = <0x34 0x35>;
			pinctrl-1 = <0x36 0x37>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac4a000 0x1000>;
			reg-cam-base = <0x4a000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x31e>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x31d>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x31f>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x31c>;
				status = "ok";
			};
		};

		qcom,cci@ac4b000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_1_clk_src", "cci_1_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x33 0xb 0x33 0xa>;
			compatible = "qcom,cci";
			gdscr-supply = <0x32>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2", "CCI_I2C_DATA3", "CCI_I2C_CLK3";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x38 0x1f 0x0 0x38 0x20 0x0 0x38 0x21 0x0 0x38 0x22 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x10f 0x0>;
			phandle = <0x5e>;
			pinctrl-0 = <0x39 0x3a>;
			pinctrl-1 = <0x3b 0x3c>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac4b000 0x1000>;
			reg-cam-base = <0x4b000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_1_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x322>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x321>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x323>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x320>;
				status = "ok";
			};
		};

		qcom,cdsp-cdsp-l3-lat {
			clock-names = "devfreq_clk";
			clocks = <0x4c 0x3>;
			compatible = "devfreq-simple-dev";
			governor = "powersave";
			phandle = <0x6d>;
		};

		qcom,cdsp_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			operating-points-v2 = <0x55>;
			phandle = <0x34d>;
			qcom,active-only;
			qcom,src-dst-ports = <0x9a 0x2756>;
			status = "ok";
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,config-arr = <0x18040060 0x18050060 0x18060060 0x18070060>;
			qcom,threshold-arr = <0x18040058 0x18050058 0x18060058 0x18070058>;
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060>;
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			phandle = <0x361>;
			reg = <0xc3f000c 0x8>;
		};

		qcom,cnss-qca6390@a0000000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,cnss-qca6390";
			mhi,max-channels = <0x1e>;
			mhi,timeout = <0x2710>;
			pinctrl-0 = <0xe8>;
			pinctrl-1 = <0xe9>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			qcom,smmu-s1-enable;
			qcom,wlan-ramdump-dynamic = <0x400000>;
			qcom,wlan-rc-num = <0x0>;
			reg = <0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "smmu_iova_base", "smmu_iova_ipa";
			wlan-en-gpio = <0x38 0xa9 0x0>;

			mhi_chan@0 {
				label = "LOOPBACK";
				mhi,chan-dir = <0x1>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
				mhi,event-ring = <0x1>;
				mhi,num-elements = <0x20>;
				reg = <0x0>;
			};

			mhi_chan@1 {
				label = "LOOPBACK";
				mhi,chan-dir = <0x2>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
				mhi,event-ring = <0x1>;
				mhi,num-elements = <0x20>;
				reg = <0x1>;
			};

			mhi_chan@20 {
				label = "IPCR";
				mhi,auto-start;
				mhi,chan-dir = <0x1>;
				mhi,data-type = <0x1>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
				mhi,event-ring = <0x1>;
				mhi,num-elements = <0x20>;
				reg = <0x14>;
			};

			mhi_chan@21 {
				label = "IPCR";
				mhi,auto-queue;
				mhi,auto-start;
				mhi,chan-dir = <0x2>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
				mhi,event-ring = <0x1>;
				mhi,num-elements = <0x20>;
				reg = <0x15>;
			};

			mhi_chan@4 {
				label = "DIAG";
				mhi,chan-dir = <0x1>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
				mhi,event-ring = <0x1>;
				mhi,num-elements = <0x20>;
				reg = <0x4>;
			};

			mhi_chan@5 {
				label = "DIAG";
				mhi,chan-dir = <0x2>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
				mhi,event-ring = <0x1>;
				mhi,num-elements = <0x20>;
				reg = <0x5>;
			};

			mhi_event@0 {
				mhi,brstmode = <0x2>;
				mhi,data-type = <0x1>;
				mhi,intmod = <0x1>;
				mhi,msi = <0x1>;
				mhi,num-elements = <0x20>;
				mhi,priority = <0x1>;
			};

			mhi_event@1 {
				mhi,brstmode = <0x2>;
				mhi,intmod = <0x1>;
				mhi,msi = <0x2>;
				mhi,num-elements = <0x100>;
				mhi,priority = <0x1>;
			};
		};

		qcom,cpas-cdm0@ac48000 {
			camss-supply = <0x32>;
			cdm-client-names = "ife";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0>;
			clocks = <0x33 0x5f 0x33 0xd>;
			compatible = "qcom,cam170-cpas-cdm0";
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1cd 0x0>;
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-cam-base = <0x48000>;
			reg-names = "cpas-cdm";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x46>;
			phandle = <0x47>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x245 0x4>;
			phandle = <0x33f>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x47>;
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x48>;
			phandle = <0x49>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			interrupts = <0x0 0x51 0x4>;
			phandle = <0x340>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x49>;
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
		};

		qcom,cpu0-cpu-l3-lat {
			clock-names = "devfreq_clk";
			clocks = <0x4c 0x0>;
			compatible = "devfreq-simple-dev";
			governor = "performance";
			phandle = <0x4d>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x342>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0x75300 0x18085800 0xa4100 0x1c9c3800 0xbb800 0x22551000 0xd2f00 0x280de800 0xef100 0x2dc6c000 0x106800 0x337f9800 0x135600 0x39387000>;
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x4d>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x46>;
			phandle = <0x50>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x345>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x8f0 0xbb800 0xbeb 0x106800 0x1805 0x135600 0x1805>;
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x50>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x48>;
			phandle = <0x52>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x347>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x493e0 0x2fa 0xbb800 0x6b8 0x106800 0x826 0x135600 0xb71>;
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x52>;
		};

		qcom,cpu4-computemon {
			compatible = "qcom,arm-cpu-mon";
			phandle = <0x349>;
			qcom,core-dev-table = <0x185100 0x2fa 0x1ec300 0xf27 0x1f5900 0x1f2c>;
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x54>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x48>;
			phandle = <0x54>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu4-cpu-l3-lat {
			clock-names = "devfreq_clk";
			clocks = <0x4c 0x1>;
			compatible = "devfreq-simple-dev";
			governor = "performance";
			phandle = <0x4e>;
		};

		qcom,cpu4-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x343>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xbb800 0x22551000 0x119400 0x2dc6c000 0x148200 0x39387000 0x19c800 0x493e0000 0x1ec300 0x501bd000>;
			qcom,cpulist = <0x17 0x18 0x19>;
			qcom,target-dev = <0x4e>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x46>;
			phandle = <0x51>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpu4-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x346>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x8f0 0x8ca00 0xbeb 0xbb800 0x1805 0xea600 0x1805 0x130b00 0x1fc4 0x1a5e00 0x27b2 0x1ec300 0x2e50>;
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x51>;
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x48>;
			phandle = <0x53>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu4-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x348>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x493e0 0x2fa 0x8ca00 0x6b8 0xbb800 0x826 0xea600 0xb71 0x130b00 0xf27 0x1a5e00 0x172b 0x1ec300 0x1ae1 0x1f5900 0x1f2c>;
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x53>;
		};

		qcom,cpu7-cpu-l3-lat {
			clock-names = "devfreq_clk";
			clocks = <0x4c 0x2>;
			compatible = "devfreq-simple-dev";
			governor = "performance";
			phandle = <0x4f>;
		};

		qcom,cpu7-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x344>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xbb800 0x22551000 0x119400 0x2dc6c000 0x148200 0x39387000 0x19c800 0x493e0000 0x1ec300 0x501bd000>;
			qcom,cpulist = <0x1a>;
			qcom,target-dev = <0x4f>;
		};

		qcom,cpucc {
			#address-cells = <0x1>;
			#clock-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,clk-cpu-osm";
			l3-devs = <0x4d 0x4e 0x6d 0x4f>;
			phandle = <0x4c>;
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400 0x18327800 0x1400>;
			reg-names = "osm_l3_base", "osm_pwrcl_base", "osm_perfcl_base", "osm_perfpcl_base";

			qcom,limits-dcvs@18350800 {
				#thermal-sensor-cells = <0x0>;
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x21 0x4>;
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x4e20>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
				isens_vref_0p8-supply = <0x6e>;
				isens_vref_1p8-supply = <0x6f>;
				phandle = <0xd>;
				qcom,affinity = <0x1>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
			};

			qcom,limits-dcvs@18358800 {
				#thermal-sensor-cells = <0x0>;
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x20 0x4>;
				phandle = <0x5>;
				qcom,affinity = <0x0>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
			};
		};

		qcom,csid-lite0@acc8000 {
			camss-supply = <0x32>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x1312d000 0x0 0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x33 0x35 0x33 0x34 0x33 0xe 0x33 0x33 0x33 0x32 0x33 0x31>;
			compatible = "qcom,csid-lite175";
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d4 0x0>;
			phandle = <0x63>;
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid-lite1@accf000 {
			camss-supply = <0x32>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x1312d000 0x0 0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x33 0x3a 0x33 0x39 0x33 0xe 0x33 0x38 0x33 0x37 0x33 0x36>;
			compatible = "qcom,csid-lite175";
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x167 0x0>;
			phandle = <0x64>;
			reg = <0xaccf000 0x1000>;
			reg-cam-base = <0xcf000>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			camss-supply = <0x32>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x21426780 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x25f7d940 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x2d4cae00 0x0 0x0>;
			clocks = <0x33 0x28 0x33 0x27 0x33 0xe 0x33 0x26 0x33 0x25 0x33 0x24 0x33 0x23>;
			compatible = "qcom,csid175";
			ife0-supply = <0x3e>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x0>;
			phandle = <0x5f>;
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			reg-names = "csid";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid1@acba000 {
			camss-supply = <0x32>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x21426780 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x25f7d940 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x2d4cae00 0x0 0x0>;
			clocks = <0x33 0x2f 0x33 0x2e 0x33 0xe 0x33 0x2d 0x33 0x2c 0x33 0x2b 0x33 0x2a>;
			compatible = "qcom,csid175";
			ife1-supply = <0x3f>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x0>;
			phandle = <0x61>;
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			reg-names = "csid";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x0>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x33 0xe 0x33 0x17 0x33 0x10 0x33 0xf>;
			compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x32>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1dd 0x0>;
			mipi-csi-vdd-supply = <0x2a>;
			phandle = <0x59>;
			reg = <0xac65000 0x1000>;
			reg-cam-base = <0x65000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x1>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x33 0xe 0x33 0x18 0x33 0x12 0x33 0x11>;
			compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x32>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1de 0x0>;
			mipi-csi-vdd-supply = <0x2a>;
			phandle = <0x5a>;
			reg = <0xac66000 0x1000>;
			reg-cam-base = <0x66000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x2>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x33 0xe 0x33 0x19 0x33 0x14 0x33 0x13>;
			compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x32>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1df 0x0>;
			mipi-csi-vdd-supply = <0x2a>;
			phandle = <0x5b>;
			reg = <0xac67000 0x1000>;
			reg-cam-base = <0x67000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac68000 {
			cell-index = <0x3>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x33 0xe 0x33 0x1a 0x33 0x16 0x33 0x15>;
			compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x32>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1c0 0x0>;
			mipi-csi-vdd-supply = <0x2a>;
			phandle = <0x5c>;
			reg = <0xac68000 0x1000>;
			reg-cam-base = <0x68000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi3phytimer_clk_src";
			status = "ok";
		};

		qcom,dispcc {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0x14>;
			compatible = "qcom,dispcc-sm8150", "syscon";
			phandle = <0x24>;
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x1c>;
		};

		qcom,dp-mst-sim {
			compatible = "qcom,dp-mst-sim";
			phandle = <0x2d>;
		};

		qcom,dp_display@0 {
			cell-index = <0x0>;
			clock-names = "core_aux_clk", "core_usb_ref_clk_src", "core_usb_ref_clk", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "crypto_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "pixel1_parent", "strm0_pixel_clk", "strm1_pixel_clk", "link_clk_rcg", "xo_clk";
			clocks = <0x24 0xc 0x25 0x0 0x1b 0xb6 0x1b 0xba 0x24 0x15 0x24 0x17 0x24 0x10 0x24 0x1d 0x2c 0x5 0x24 0x19 0x2c 0x5 0x24 0x1c 0x24 0x18 0x24 0x16 0x25 0x0>;
			compatible = "qcom,dp-display";
			interrupt-parent = <0x28>;
			interrupts = <0xc 0x0>;
			phandle = <0x31b>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,dp-aux-bridge-sim = <0x2d>;
			qcom,dsc-feature-enable;
			qcom,fec-feature-enable;
			qcom,max-dp-dsc-blks = <0x2>;
			qcom,max-dp-dsc-input-width-pixs = <0x800>;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			qcom,phy-version = <0x420>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae90a00 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x780000 0x621c 0x88ea040 0x10 0x88e8000 0x20 0xaee1000 0x34 0xae91000 0x94>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "qfprom_physical", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1";
			vdda-0p9-supply = <0x2b>;
			vdda-1p2-supply = <0x2a>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,fd@ac5a000 {
			camss-vdd-supply = <0x32>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "fd_core_clk_src", "fd_core_clk", "fd_core_uar_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x33 0x1d 0x33 0x1c 0x33 0x1e>;
			compatible = "qcom,fd501";
			interrupt-names = "fd";
			interrupts = <0x0 0x1ce 0x0>;
			phandle = <0x331>;
			reg = <0xac5a000 0x1000 0xac5b000 0x400>;
			reg-cam-base = <0x5a000 0x5b000>;
			reg-names = "fd_core", "fd_wrapper";
			regulator-names = "camss-vdd";
			src-clock-name = "fd_core_clk_src";
			status = "ok";
		};

		qcom,gcc {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gcc-sm8150", "syscon";
			phandle = <0x1b>;
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_cx_ao-supply = <0x57>;
			vdd_mm-supply = <0x1c>;
		};

		qcom,gdsc@0x106004 {
			compatible = "qcom,gdsc";
			phandle = <0x30b>;
			reg = <0x106004 0x4>;
			regulator-name = "emac_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x10f004 {
			compatible = "qcom,gdsc";
			phandle = <0x2fd>;
			reg = <0x10f004 0x4>;
			regulator-name = "usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x110004 {
			compatible = "qcom,gdsc";
			phandle = <0x302>;
			reg = <0x110004 0x4>;
			regulator-name = "usb30_sec_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x16b004 {
			compatible = "qcom,gdsc";
			phandle = <0x1a2>;
			reg = <0x16b004 0x4>;
			regulator-name = "pcie_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x175004 {
			compatible = "qcom,gdsc";
			phandle = <0x30c>;
			reg = <0x175004 0x4>;
			regulator-name = "ufs_card_gdsc";
			status = "disabled";
		};

		qcom,gdsc@0x177004 {
			compatible = "qcom,gdsc";
			phandle = <0xac>;
			reg = <0x177004 0x4>;
			regulator-name = "ufs_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d040 {
			compatible = "qcom,gdsc";
			phandle = <0x248>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d040 0x4>;
			regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d044 {
			compatible = "qcom,gdsc";
			phandle = <0x243>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d044 0x4>;
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d048 {
			compatible = "qcom,gdsc";
			phandle = <0x244>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d048 0x4>;
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d04c {
			compatible = "qcom,gdsc";
			phandle = <0x249>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d04c 0x4>;
			regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d050 {
			compatible = "qcom,gdsc";
			phandle = <0x245>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d050 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d054 {
			compatible = "qcom,gdsc";
			phandle = <0x247>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d054 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d058 {
			compatible = "qcom,gdsc";
			phandle = <0x246>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d058 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d05c {
			compatible = "qcom,gdsc";
			phandle = <0x30d>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d05c 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d060 {
			compatible = "qcom,gdsc";
			phandle = <0x30e>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d060 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x18d004 {
			compatible = "qcom,gdsc";
			phandle = <0x1a8>;
			reg = <0x18d004 0x4>;
			regulator-name = "pcie_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x2c9100c {
			compatible = "qcom,gdsc";
			domain-addr = <0x21>;
			parent-supply = <0x23>;
			phandle = <0x306>;
			qcom,reset-aon-logic;
			reg = <0x2c9100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			status = "ok";
			sw-reset = <0x22>;
			vdd_parent-supply = <0x23>;
		};

		qcom,gdsc@0x2c9106c {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x1e>;
			mboxes = <0x1f 0x0>;
			parent-supply = <0x20>;
			phandle = <0x242>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,skip-disable;
			reg = <0x2c9106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			status = "ok";
			vdd_parent-supply = <0x20>;
		};

		qcom,gdsc@0x9911028 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0x2c>;
			compatible = "qcom,gdsc";
			phandle = <0x6a>;
			reg = <0x9911028 0x4>;
			regulator-name = "npu_core_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xab00814 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x87>;
			qcom,msm-bus,name = "mvsc_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			reg = <0xab00814 0x4>;
			regulator-name = "mvsc_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,gdsc@0xab00874 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x2fa>;
			qcom,msm-bus,name = "mvs0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			qcom,support-hw-trigger;
			reg = <0xab00874 0x4>;
			regulator-name = "mvs0_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,gdsc@0xab008b4 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x2fb>;
			qcom,msm-bus,name = "mvs1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			qcom,support-hw-trigger;
			reg = <0xab008b4 0x4>;
			regulator-name = "mvs1_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,gdsc@0xad07004 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x42>;
			qcom,msm-bus,name = "bps_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,support-hw-trigger;
			reg = <0xad07004 0x4>;
			regulator-name = "bps_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,gdsc@0xad08004 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x40>;
			qcom,msm-bus,name = "ipe_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,support-hw-trigger;
			reg = <0xad08004 0x4>;
			regulator-name = "ipe_0_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,gdsc@0xad09004 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x41>;
			qcom,msm-bus,name = "ipe_1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,support-hw-trigger;
			reg = <0xad09004 0x4>;
			regulator-name = "ipe_1_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,gdsc@0xad0a004 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x3e>;
			qcom,msm-bus,name = "ife_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			reg = <0xad0a004 0x4>;
			regulator-name = "ife_0_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,gdsc@0xad0b004 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x3f>;
			qcom,msm-bus,name = "ife_1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			reg = <0xad0b004 0x4>;
			regulator-name = "ife_1_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,gdsc@0xad0c1bc {
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x32>;
			qcom,msm-bus,name = "titan_top_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			reg = <0xad0c1bc 0x4>;
			regulator-name = "titan_top_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,gdsc@0xaf03000 {
			clock-names = "ahb_clk";
			clocks = <0x1b 0x14>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1c>;
			phandle = <0x1d>;
			proxy-supply = <0x1d>;
			qcom,msm-bus,name = "mdss_core_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x1>;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			reg = <0xaf03000 0x4>;
			regulator-name = "mdss_core_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1c>;
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,config-reg = <0x17e00434>;
			qcom,threshold-arr = <0x17e0041c>;
		};

		qcom,glink {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				cpu-affinity = <0x1 0x2>;
				interrupts = <0x0 0x9c 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0xb3 0x8>;
				phandle = <0xb4>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb8 0xb5 0xb6>;
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,gpr {
					compatible = "qcom,gpr";
					qcom,glink-channels = "to_apps";
					qcom,intents = <0x200 0x14>;
					reg = <0x4>;

					audio-pkt {
						compatible = "qcom,audio-pkt";
						qcom,audiopkt-ch-name = "apr_audio_svc";
						reg = <0x17>;
					};

					gecko_core {
						compatible = "qcom,gecko_core";
						reg = <0x3>;
					};

					q6prm {
						compatible = "qcom,q6prm";
						reg = <0x7>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			cdsp {
				interrupts = <0x0 0x23e 0x1>;
				label = "cdsp";
				mbox-names = "cdsp_smem";
				mboxes = <0xb3 0x4>;
				phandle = <0xb6>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb8 0xb4 0xb5>;
				};

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x6d>;
					};

					qcom,msm_cdsp_rm {
						#cooling-cells = <0x2>;
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0xe3>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x2>;
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
					};

					qcom,msm_hvx_rm {
						#cooling-cells = <0x2>;
						compatible = "qcom,msm-hvx-rm";
						phandle = <0x35d>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			dsps {
				interrupts = <0x0 0xaa 0x1>;
				label = "slpi";
				mbox-names = "dsps_smem";
				mboxes = <0xb3 0x18>;
				phandle = <0xb5>;
				qcom,glink-label = "dsps";
				qcom,remote-pid = <0x3>;
				transport = "smem";

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,slpi_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb8 0xb4 0xb6>;
				};

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};
			};

			modem {
				interrupts = <0x0 0x1c1 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0xb3 0xc>;
				phandle = <0xb8>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb4 0xb5 0xb6 0xb7>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			spss {
				interrupt-parent = <0xb2>;
				interrupts = <0x0 0x0 0x4>;
				label = "spss";
				mbox-names = "spss_spss";
				mboxes = <0xb9 0x0>;
				phandle = <0xb7>;
				qcom,glink-label = "spss";
				qcom,remote-pid = <0x8>;
				reg = <0x1885008 0x8 0x1885010 0x4>;
				reg-names = "qcom,spss-addr", "qcom,spss-size";
				transport = "spss";

				qcom,spss_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb8>;
				};
			};

			wdsp {
				label = "wdsp";
				phandle = <0x35e>;
				qcom,glink-label = "wdsp";
				rx-descriptors = <0x1200c 0x12010>;
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x1>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x1>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x1>;
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x2>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gmu@0x2C6A000 {
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "gpu_cc_ahb";
			clocks = <0x72 0x3 0x72 0x9 0x1b 0x13 0x1b 0x28 0x72 0x0>;
			compatible = "qcom,gpu-gmu";
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			interrupts = <0x0 0x130 0x0 0x0 0x131 0x0>;
			label = "kgsl-gmu";
			mbox-names = "aop";
			mboxes = <0x1f 0x0>;
			phandle = <0x6b>;
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x0 0x0 0x1a 0x2734 0x0 0x64>;
			reg = <0x2c6a000 0x30000 0xb280000 0x10000 0xb480000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg", "kgsl_gmu_pdc_seq";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x306>;
			vddcx-supply = <0x242>;

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0x24a 0x5 0x400>;
				phandle = <0x5f0>;
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0x24a 0x4 0x400>;
				phandle = <0x5ef>;
			};

			qcom,gmu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					qcom,gmu-freq = <0x0>;
					reg = <0x0>;
				};

				qcom,gmu-pwrlevel@1 {
					qcom,gmu-freq = <0xbebc200>;
					reg = <0x1>;
				};
			};
		};

		qcom,gpi-dma@0x800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0xf4 0x0 0x0 0xf5 0x0 0x0 0xf6 0x0 0x0 0xf7 0x0 0x0 0xf8 0x0 0x0 0xf9 0x0 0x0 0xfa 0x0 0x0 0xfb 0x0 0x0 0xfc 0x0 0x0 0xfd 0x0 0x0 0xfe 0x0 0x0 0xff 0x0 0x0 0x100 0x0>;
			iommus = <0x26 0xd6 0x0>;
			phandle = <0x24b>;
			qcom,ev-factor = <0x2>;
			qcom,gpii-mask = <0xfa>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			qcom,max-num-gpii = <0xd>;
			qcom,smmu-cfg = <0x1>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@0xa00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x117 0x0 0x0 0x118 0x0 0x0 0x119 0x0 0x0 0x11a 0x0 0x0 0x11b 0x0 0x0 0x11c 0x0 0x0 0x125 0x0 0x0 0x126 0x0 0x0 0x127 0x0 0x0 0x128 0x0 0x0 0x129 0x0 0x0 0x12a 0x0 0x0 0x12b 0x0>;
			iommus = <0x26 0x616 0x0>;
			phandle = <0x27b>;
			qcom,ev-factor = <0x2>;
			qcom,gpii-mask = <0xfa>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			qcom,max-num-gpii = <0xd>;
			qcom,smmu-cfg = <0x1>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@0xc00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x24c 0x0 0x0 0x24d 0x0 0x0 0x24e 0x0 0x0 0x24f 0x0 0x0 0x250 0x0 0x0 0x251 0x0 0x0 0x252 0x0 0x0 0x253 0x0 0x0 0x254 0x0 0x0 0x255 0x0 0x0 0x256 0x0 0x0 0x257 0x0 0x0 0x258 0x0>;
			iommus = <0x26 0x7b6 0x0>;
			phandle = <0x286>;
			qcom,ev-factor = <0x2>;
			qcom,gpii-mask = <0xfa>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			qcom,max-num-gpii = <0xd>;
			qcom,smmu-cfg = <0x1>;
			reg = <0xc00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			operating-points-v2 = <0x4a>;
			phandle = <0x305>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,gpucc {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gpucc-sm8150", "syscon";
			phandle = <0x72>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x6b>;
			reg = <0x2c90000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_mx-supply = <0x58>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			interrupts = <0x0 0x19e 0x0 0x0 0x19f 0x0 0x0 0x1a0 0x0 0x0 0x1a1 0x0 0x0 0x1a2 0x0 0x0 0x1a3 0x0 0x0 0x1a4 0x0 0x0 0x1a5 0x0 0x0 0x1a6 0x0 0x0 0x1a7 0x0 0x0 0x1a8 0x0 0x0 0x1a9 0x0>;
			iommus = <0x26 0x640 0x1>;
			phandle = <0x374>;
			qcom,vdd-3.3-ch0-config = <0x2f5d00 0x328980>;
			qcom,vdd-cx-mx-config = <0xb7980 0xb7980>;
			qcom,wlan-msa-fixed-region = <0xea>;
			qcom,wlan-msa-memory = <0x100000>;
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
			vdd-1.3-rfa-supply = <0xed>;
			vdd-1.8-xo-supply = <0xec>;
			vdd-3.3-ch0-supply = <0xee>;
			vdd-cx-mx-supply = <0xeb>;

			qcom,smp2p_map_wlan_1_in {
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
				interrupts-extended = <0xef 0x0 0x0 0xef 0x1 0x0>;
			};
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0xff>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xa>;
			};

			qcom,ion-heap@13 {
				memory-region = <0xfe>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xd>;
			};

			qcom,ion-heap@14 {
				qcom,ion-heap-type = "SECURE_CARVEOUT";
				reg = <0xe>;

				cdsp {
					memory-region = <0x100>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@19 {
				memory-region = <0xfd>;
				qcom,ion-heap-type = "DMA";
				reg = <0x13>;
			};

			qcom,ion-heap@22 {
				memory-region = <0xb0>;
				qcom,ion-heap-type = "DMA";
				reg = <0x16>;
			};

			qcom,ion-heap@25 {
				phandle = <0x4c8>;
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@26 {
				memory-region = <0xfc>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1a>;
			};

			qcom,ion-heap@27 {
				memory-region = <0xbc>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x9>;
			};
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x137 0x0 0x0 0x1b0 0x0>;
			mboxes = <0x1f 0x0>;
			phandle = <0x370>;
			qcom,arm-smmu;
			qcom,bandwidth-vote-for-ipa;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0xf>;
			qcom,ipa-wdi2;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x4>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x8f 0x309 0x0 0x0 0x5a 0x200 0x13880 0x927c0 0x5a 0x249 0x13880 0x55730 0x1 0x2a4 0x9c40 0x9c40 0x8f 0x309 0x0 0x7d 0x5a 0x200 0x13880 0x9c400 0x5a 0x249 0x13880 0x9c400 0x1 0x2a4 0x13880 0x13880 0x8f 0x309 0x0 0xfa 0x5a 0x200 0x324b0 0xea600 0x5a 0x249 0x324b0 0xea600 0x1 0x2a4 0x324b0 0x27100 0x8f 0x309 0x0 0x1f4 0x5a 0x200 0x324b0 0x36ee80 0x5a 0x249 0x324b0 0x36ee80 0x1 0x2a4 0x324b0 0x493e0 0x8f 0x309 0x0 0x258>;
			qcom,scaling-exceptions;
			qcom,smmu-fast-map;
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-pm;
			qcom,use-ipa-tethering-bridge;
			reg = <0x1e00000 0x34000 0x1e04000 0x28000>;
			reg-names = "ipa-base", "gsi-base";

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0xe6 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0xe5 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0xe7>;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk_src", "ipe_0_clk";
			clock-rates = <0x0 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x1efe9200 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x33 0x3b 0x33 0x3c 0x33 0x3d 0x33 0x3f 0x33 0x3e>;
			compatible = "qcom,cam-ipe";
			ipe0-vdd-supply = <0x40>;
			phandle = <0x68>;
			reg = <0xac87000 0x3000>;
			reg-cam-base = <0x87000>;
			reg-names = "ipe0_top";
			regulator-names = "ipe0-vdd";
			src-clock-name = "ipe_0_clk_src";
			status = "ok";
		};

		qcom,ipe1 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ipe_1_ahb_clk", "ipe_1_areg_clk", "ipe_1_axi_clk", "ipe_1_clk_src", "ipe_1_clk";
			clock-rates = <0x0 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x1efe9200 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x33 0x40 0x33 0x41 0x33 0x42 0x33 0x3f 0x33 0x43>;
			compatible = "qcom,cam-ipe";
			ipe1-vdd-supply = <0x41>;
			phandle = <0x32c>;
			reg = <0xac91000 0x3000>;
			reg-cam-base = <0x91000>;
			reg-names = "ipe1_top";
			regulator-names = "ipe1-vdd";
			src-clock-name = "ipe_1_clk_src";
			status = "ok";
		};

		qcom,jpegdma@0xac52000 {
			camss-vdd-supply = <0x32>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x33 0x45 0x33 0x44>;
			compatible = "qcom,cam_jpeg_dma";
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x0>;
			phandle = <0x32f>;
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			reg-names = "jpegdma_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegdma_clk_src";
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			camss-vdd-supply = <0x32>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x33 0x45 0x33 0x44>;
			compatible = "qcom,cam_jpeg_enc";
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x0>;
			phandle = <0x32e>;
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			reg-names = "jpege_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegenc_clk_src";
			status = "ok";
		};

		qcom,kgsl-3d0@2C00000 {
			#cooling-cells = <0x2>;
			cache-slice-names = "gpu", "gpuhtw";
			cache-slices = <0x29 0xc 0x29 0xb>;
			clock-names = "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			clocks = <0x72 0x9 0x1b 0x13 0x1b 0x28 0x72 0x3 0x72 0x0 0x4c 0x4>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0x12c 0x0>;
			label = "kgsl-3d0";
			operating-points-v2 = <0x307>;
			phandle = <0xc9>;
			qcom,bus-control;
			qcom,bus-width = <0x20>;
			qcom,chipid = <0x6040000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,gpu-quirk-cx-gdsc;
			qcom,gpu-quirk-secvid-set-once;
			qcom,gpubw-dev = <0x305>;
			qcom,highest-bank-bit = <0xf>;
			qcom,id = <0x0>;
			qcom,idle-timeout = <0x50>;
			qcom,initial-pwrlevel = <0x5>;
			qcom,isense-clk-on-level = <0x1>;
			qcom,min-access-length = <0x20>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xd>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x61a80 0x1a 0x200 0x0 0x927c0 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x192580 0x1a 0x200 0x0 0x2162e0 0x1a 0x200 0x0 0x2990a0 0x1a 0x200 0x0 0x2ee000 0x1a 0x200 0x0 0x3e12a0 0x1a 0x200 0x0 0x4f1a00 0x1a 0x200 0x0 0x5ee8e0 0x1a 0x200 0x0 0x6e1b80>;
			qcom,no-nap;
			qcom,pm-qos-active-latency = <0x2c>;
			qcom,snapshot-size = <0x200000>;
			qcom,tsens-name = "tsens_tz_sensor12";
			qcom,ubwc-mode = <0x3>;
			reg = <0x2c00000 0x40000 0x2c61000 0x800 0x6900000 0x44000 0x780000 0x6fff>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "qdss_gfx", "qfprom_memory";
			regulator-names = "vddcx", "vdd";
			status = "ok";
			tzone-names = "gpuss-0-usr", "gpuss-1-usr";
			vdd-supply = <0x306>;
			vddcx-supply = <0x242>;

			qcom,cpu-to-ahb-path {
				qcom,msm-bus,name = "ahbpath";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x256 0x0 0x0 0x1 0x256 0x0 0x64 0x1 0x256 0x0 0x98967f>;
			};

			qcom,gpu-coresights {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-coresight";

				qcom,gpu-coresight@0 {
					coresight-atid = <0x32>;
					coresight-name = "coresight-gfx";
					reg = <0x0>;

					port {

						endpoint {
							phandle = <0x1dc>;
							remote-endpoint = <0x308>;
						};
					};
				};

				qcom,gpu-coresight@1 {
					coresight-atid = <0x33>;
					coresight-name = "coresight-gfx-cx";
					reg = <0x1>;

					port {

						endpoint {
							phandle = <0x1dd>;
							remote-endpoint = <0x309>;
						};
					};
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x3>;
				};
			};

			qcom,gpu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					qcom,bus-freq = <0xc>;
					qcom,bus-max = <0xc>;
					qcom,bus-min = <0xa>;
					qcom,gpu-freq = <0x23c34600>;
					reg = <0x0>;
				};

				qcom,gpu-pwrlevel@1 {
					qcom,bus-freq = <0xa>;
					qcom,bus-max = <0xb>;
					qcom,bus-min = <0x9>;
					qcom,gpu-freq = <0x21031490>;
					reg = <0x1>;
				};

				qcom,gpu-pwrlevel@2 {
					qcom,bus-freq = <0x9>;
					qcom,bus-max = <0xa>;
					qcom,bus-min = <0x8>;
					qcom,gpu-freq = <0x1cfeca60>;
					reg = <0x2>;
				};

				qcom,gpu-pwrlevel@3 {
					qcom,bus-freq = <0x8>;
					qcom,bus-max = <0x9>;
					qcom,bus-min = <0x7>;
					qcom,gpu-freq = <0x16a0ffd0>;
					reg = <0x3>;
				};

				qcom,gpu-pwrlevel@4 {
					qcom,bus-freq = <0x5>;
					qcom,bus-max = <0x7>;
					qcom,bus-min = <0x5>;
					qcom,gpu-freq = <0x126ca4f0>;
					reg = <0x4>;
				};

				qcom,gpu-pwrlevel@5 {
					qcom,bus-freq = <0x4>;
					qcom,bus-max = <0x5>;
					qcom,bus-min = <0x3>;
					qcom,gpu-freq = <0xcd0a3c0>;
					reg = <0x5>;
				};

				qcom,gpu-pwrlevel@6 {
					qcom,bus-freq = <0x0>;
					qcom,bus-max = <0x0>;
					qcom,bus-min = <0x0>;
					qcom,gpu-freq = <0x0>;
					reg = <0x6>;
				};
			};

			qcom,l3-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					qcom,l3-freq = <0x0>;
					reg = <0x0>;
				};

				qcom,l3-pwrlevel@1 {
					qcom,l3-freq = <0x337f9800>;
					reg = <0x1>;
				};

				qcom,l3-pwrlevel@2 {
					qcom,l3-freq = <0x501bd000>;
					reg = <0x2>;
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
			phandle = <0x5eb>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			phandle = <0x5ea>;
			qcom,firmware-name = "a640_zap";
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu@0x02CA0000 {
			clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
			clocks = <0x1b 0x24 0x1b 0x13 0x1b 0x28>;
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x5ec>;
			qcom,hyp_secure_alloc;
			qcom,protect = <0xa0000 0xc000>;
			qcom,retention;
			qcom,secure_align_mask = <0xfff>;
			reg = <0x2ca0000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x24a 0x2 0x400>;
				label = "gfx3d_secure";
				phandle = <0x5ee>;
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x24a 0x0 0x401>;
				label = "gfx3d_user";
				phandle = <0x5ed>;
				qcom,gpu-offset = <0xa8000>;
			};
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core", "syscon", "simple-mfd";
			qcom,llcc-banks-off = <0x0 0x80000 0x100000 0x180000>;
			qcom,llcc-broadcast-off = <0x400000>;
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
			};

			qcom,llcc-perfmon {
				clock-names = "qdss_clk";
				clocks = <0x44 0x0>;
				compatible = "qcom,llcc-perfmon";
			};

			qcom,sm8150-llcc {
				#cache-cells = <0x1>;
				cap-based-alloc-and-pwr-collapse;
				compatible = "qcom,sm8150-llcc";
				max-slices = <0x20>;
				phandle = <0x29>;
			};
		};

		qcom,lpass@17300000 {
			clock-names = "xo";
			clocks = <0x25 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x1 0x0 0xa2 0x1 0x7c 0x0 0x0 0x7c 0x2 0x0 0x7c 0x1 0x0 0x7c 0x3 0x0 0x7c 0x7 0x0>;
			mbox-names = "adsp-pil";
			mboxes = <0x1f 0x0>;
			memory-region = <0x7b>;
			qcom,complete-ramdump;
			qcom,firmware-name = "adsp";
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a7>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x7d 0x0>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_cx-uV-uA = <0x181 0x0>;
			reg = <0x17300000 0x100>;
			vdd_cx-supply = <0x20>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";
			qcom,use-psci;

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,psci-mode-shift = <0x4>;
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					label = "l3-wfi";
					qcom,entry-latency-us = <0x30>;
					qcom,exit-latency-us = <0x33>;
					qcom,min-residency-us = <0x63>;
					qcom,psci-mode = <0x1>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					label = "llcc-off";
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,is-reset;
					qcom,min-child-idx = <0x1>;
					qcom,min-residency-us = <0x2703>;
					qcom,notify-rpm;
					qcom,psci-mode = <0xc24>;
					reg = <0x1>;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x13 0x14 0x15 0x16>;
					qcom,disable-ipi-prediction;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;

					qcom,pm-cpu-level@0 {
						label = "wfi";
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x64>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						label = "rail-pc";
						qcom,entry-latency-us = <0x163>;
						qcom,exit-latency-us = <0x38d>;
						qcom,is-reset;
						qcom,min-residency-us = <0xf5e>;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x17 0x18 0x19 0x1a>;
					qcom,disable-ipi-prediction;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;

					qcom,pm-cpu-level@0 {
						label = "wfi";
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x53>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						label = "rail-pc";
						qcom,entry-latency-us = <0xf1>;
						qcom,exit-latency-us = <0x5b5>;
						qcom,is-reset;
						qcom,min-residency-us = <0x1188>;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};
				};
			};
		};

		qcom,lrme@ac6b000 {
			camss-supply = <0x32>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "lrme_clk_src", "lrme_clk";
			clock-rates = <0xe4e1c00 0x0 0x11e1a300 0x0 0x1312d000 0x0 0x17d78400 0x0>;
			clocks = <0x33 0x47 0x33 0x46>;
			compatible = "qcom,lrme";
			interrupt-names = "lrme";
			interrupts = <0x0 0x1dc 0x0>;
			phandle = <0x333>;
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			reg-names = "lrme";
			regulator-names = "camss";
			src-clock-name = "lrme_clk_src";
			status = "ok";
		};

		qcom,mdss_dp_pll@c011000 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk", "ref_clk_src", "gcc_iface", "ref_clk", "pipe_clk";
			clock-rate = <0x0>;
			clocks = <0x24 0x0 0x25 0x0 0x1b 0x14 0x1b 0xb6 0x1b 0xba>;
			compatible = "qcom,mdss_dp_pll_7nm";
			label = "MDSS DP PLL";
			phandle = <0x2c>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx1_base", "gdsc_base";
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x24 0x2 0x24 0x3 0x24 0x5 0x24 0x2f 0x24 0x30 0x24 0x27>;
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			interrupt-parent = <0x28>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x317>;
			reg = <0xae94000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			vdda-1p2-supply = <0x2a>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			cell-index = <0x1>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x24 0x6 0x24 0x7 0x24 0x9 0x24 0x31 0x24 0x32 0x24 0x29>;
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			interrupt-parent = <0x28>;
			interrupts = <0x5 0x0>;
			label = "dsi-ctrl-1";
			phandle = <0x318>;
			reg = <0xae96000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			vdda-1p2-supply = <0x2a>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v4.0";
			label = "dsi-phy-0";
			phandle = <0x319>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae94400 0x760>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2b>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae96400 {
			cell-index = <0x1>;
			compatible = "qcom,dsi-phy-v4.0";
			label = "dsi-phy-1";
			phandle = <0x31a>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae96400 0x760>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2b>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae94900 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x24 0x0>;
			compatible = "qcom,mdss_dsi_pll_7nm";
			gdsc-supply = <0x1d>;
			label = "MDSS DSI 0 PLL";
			phandle = <0x30f>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xae94900 0x260 0xae94400 0x800 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "gdsc_base";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae96900 {
			#clock-cells = <0x1>;
			cell-index = <0x1>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x24 0x0>;
			compatible = "qcom,mdss_dsi_pll_7nm";
			gdsc-supply = <0x1d>;
			label = "MDSS DSI 1 PLL";
			phandle = <0x310>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xae96900 0x260 0xae96400 0x800 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "gdsc_base";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			#address-cells = <0x1>;
			#interrupt-cells = <0x1>;
			#power-domain-cells = <0x0>;
			#size-cells = <0x0>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x11e1a300 0x124f800 0x11e1a300 0x124f800>;
			clocks = <0x1b 0x14 0x1b 0x15 0x1b 0x16 0x24 0x0 0x24 0x2b 0x24 0x37 0x24 0x2d 0x24 0x33>;
			compatible = "qcom,sde-kms";
			interrupt-controller;
			interrupts = <0x0 0x53 0x0>;
			iommus = <0x26 0x800 0x420>;
			mmcx-supply = <0x1c>;
			phandle = <0x28>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none";
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800 0x2a00>;
			qcom,sde-ctl-size = <0x1e0>;
			qcom,sde-danger-lut = <0xf 0xffff 0x0 0x0 0xffff>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0xa0>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-dsc-off = <0x81000 0x81400 0x81800 0x81c00>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dspp-ad-off = <0x28000 0x27000>;
			qcom,sde-dspp-ad-version = <0x40000>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-src-split;
			qcom,sde-highest-bank-bit = <0x2>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-len = <0x45c>;
			qcom,sde-max-bw-high-kbps = <0xc35000>;
			qcom,sde-max-bw-low-kbps = <0xc35000>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-merge-3d-off = <0x84000 0x84100 0x84200>;
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0xc3500>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-mixer-cwb-pref = "none", "none", "cwb", "cwb", "cwb", "cwb";
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000>;
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x4 0x3 0x6 0x5>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2>;
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800 0x73000 0x73800>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,sde-qos-cpu-dma-latency = <0x2c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-lut-cwb = <0x0 0x75300000 0x0>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x0 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qseed-type = "qseedv3";
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x10001>;
			qcom,sde-safe-lut-cwb = <0x0 0xffff>;
			qcom,sde-safe-lut-linear = <0x0 0xfff8>;
			qcom,sde-safe-lut-macrotile = <0x0 0xf000>;
			qcom,sde-safe-lut-macrotile-qseed = <0x0 0xf000>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-secure-sid-mask = <0x4200801>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x0 0x2bc 0x0 0x2c4 0x0 0x2ac 0x8 0x2b4 0x8 0x2bc 0x8 0x2c4 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x5 0x6 0x7 0x8 0x1 0x2 0x3 0x4>;
			qcom,sde-sspp-src-size = <0x1f0>;
			qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x4 0x8 0xc 0x1 0x5 0x9 0xd>;
			qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0 0x0>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-version = <0x300>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";
			sde-vdd-supply = <0x1d>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "mmcx";
					reg = <0x0>;
				};
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800>;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40001>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-csc-off = <0x200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};

				dgm@1 {
					qcom,sde-dma-csc-off = <0x1200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};
			};

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-gamut = <0x1d00 0x50000>;
				qcom,sde-vig-igc = <0x1d00 0x50000>;
				qcom,sde-vig-inverse-pma;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x26 0x801 0x420>;
				phandle = <0x311>;
			};
		};

		qcom,mdss_rotator@ae00000 {
			#list-cells = <0x1>;
			cache-slice-names = "rotator";
			cache-slices = <0x29 0x4>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "rot_clk";
			clocks = <0x1b 0x14 0x1b 0x16 0x24 0x0 0x24 0x33>;
			compatible = "qcom,sde_rotator";
			interrupt-parent = <0x28>;
			interrupts = <0x2 0x0>;
			phandle = <0x313>;
			power-domains = <0x28>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-highest-bank-bit = <0x2>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-vbif-memtype = <0x3 0x3>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-sbuf-headroom = <0x14>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			qcom,supply-names = "rot-vdd";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			rot-vdd-supply = <0x1d>;

			qcom,rot-reg-bus {
				phandle = <0x314>;
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x26 0x1041 0x0>;
				phandle = <0x316>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x26 0x1040 0x0>;
				phandle = <0x315>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				phandle = <0x357>;
				qcom,allocate-boot-time;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xb0>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x5cd>;
			qcom,subsys-name = "apr_adsp";

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0x26 0x1b21 0x0>;
				phandle = <0x5ce>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			sound-pahu {
				asoc-cpu = <0x2c7 0x2c8 0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x2d1 0x2d2 0x2d3 0x2d4 0x2d5 0x2d6 0x2d7 0x2d8 0x2d9 0x2da 0x2db 0x2dc 0x2dd 0x2de 0x2df 0x2e0 0x2e1 0x2e2 0x2e3 0x2e4 0x2e5 0x2e6 0x2e7 0x2e8 0x2e9 0x2ea 0x2eb 0x2ec 0x2ed 0x2ee 0x2ef 0x2f0 0x2f1 0x2f2 0x2f3 0x2f4 0x2f5 0x2f6 0x2f7 0x2f8>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929";
				asoc-platform = <0x2ba 0x2bb 0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6>;
				asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
				compatible = "qcom,sm8150-asoc-snd-pahu";
				phandle = <0x5cf>;
				qcom,model = "sm8150-pahu-snd-card";
			};

			sound-tavil {
				asoc-cpu = <0x2c7 0x2c8 0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x2d1 0x2d2 0x2d3 0x2d4 0x2d5 0x2d6 0x2d7 0x2d8 0x2d9 0x2da 0x2db 0x2dc 0x2dd 0x2de 0x2df 0x2e0 0x2e1 0x2e2 0x2e3 0x2e4 0x2e5 0x2e6 0x2e7 0x2e8 0x2e9 0x2ea 0x2eb 0x2ec 0x2ed 0x2ee 0x2ef 0x2f0 0x2f1 0x2f2 0x2f3 0x2f4 0x2f5 0x2f6 0x2f9 0x2f7 0x2f8>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36914", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929";
				asoc-platform = <0x2ba 0x2bb 0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6>;
				asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
				compatible = "qcom,sm8150-asoc-snd-tavil";
				phandle = <0x5d0>;
				qcom,model = "sm8150-tavil-snd-card";
				qcom,msm-mbhc-usbc-audio-supported = <0x1>;
			};
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x2c5>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x2c0>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x5af>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b8>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b9>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5ba>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5bb>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5bc>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5bd>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5be>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5bf>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5c0>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5c1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5c2>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5c3>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5c4>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5c5>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b5>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b6>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b7>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b0>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b2>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b3>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x5b4>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x5ab>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2c9>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2cc>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2cd>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2ca>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x5ac>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2cb>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e0>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e1>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2de>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2df>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5c9>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5ca>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e5>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e4>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e2>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e3>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5cb>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5cc>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2eb>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ec>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2d3>;
				qcom,msm-dai-q6-dev-id = <0x4000>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2d4>;
				qcom,msm-dai-q6-dev-id = <0x4001>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2d5>;
				qcom,msm-dai-q6-dev-id = <0x4002>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2d6>;
				qcom,msm-dai-q6-dev-id = <0x4003>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2d7>;
				qcom,msm-dai-q6-dev-id = <0x4004>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2d8>;
				qcom,msm-dai-q6-dev-id = <0x4005>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2d9>;
				qcom,msm-dai-q6-dev-id = <0x4006>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2da>;
				qcom,msm-dai-q6-dev-id = <0x4007>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2db>;
				qcom,msm-dai-q6-dev-id = <0x4008>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2dc>;
				qcom,msm-dai-q6-dev-id = <0x4009>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e6>;
				qcom,msm-dai-q6-dev-id = <0x400a>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2dd>;
				qcom,msm-dai-q6-dev-id = <0x400b>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e7>;
				qcom,msm-dai-q6-dev-id = <0x400c>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e8>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2e9>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5c6>;
				qcom,msm-dai-q6-dev-id = <0x4010>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ea>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5c7>;
				qcom,msm-dai-q6-dev-id = <0x4012>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5c8>;
				qcom,msm-dai-q6-dev-id = <0x4013>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ed>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ee>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x5e5>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x2c8>;
			qcom,msm-dai-q6-dev-id = <0x6020>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x2c7>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-hdmi_ms {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x5a8>;
			qcom,msm-dai-q6-dev-id = <0x6002>;
		};

		qcom,msm-dai-q6-meta-mi2s-prim {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			phandle = <0x5ad>;
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1300>;
			qcom,msm-mi2s-member-id = <0x0 0x1 0x2 0x3>;
			qcom,msm-mi2s-num-members = <0x4>;
			qcom,msm-mi2s-rx-lines = <0xff 0xf 0x3 0x3>;
		};

		qcom,msm-dai-q6-meta-mi2s-sec {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			phandle = <0x5ae>;
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1302>;
			qcom,msm-mi2s-member-id = <0x0 0x1 0x2 0x3>;
			qcom,msm-mi2s-num-members = <0x4>;
			qcom,msm-mi2s-rx-lines = <0xff 0xf 0x3 0x3>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x5e1>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x5e2>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x5e3>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x5e4>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5d3>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2ef>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5d4>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5d9>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x2>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030 0x9032>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f5>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f9>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9032>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5da>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f6>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5db>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f7>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5dc>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f8>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5d5>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f1>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5d6>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f2>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5dd>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x5de>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5df>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x5e0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5d7>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f3>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5d8>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2f4>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0x1ec 0x4>;
			phandle = <0x352>;
			reg = <0x88e0000 0x2000>;
			reg-names = "eud_base";
			status = "ok";
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x5d2>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@146bf000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146bf000 0x1000>;
			reg = <0x146bf000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x2c3>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x2ba>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x2c2>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x2c6>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x5aa>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x2c1>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x2bf>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x5a9>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x2bb>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x2c4>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x2be>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2ce>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2d1>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2d2>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2cf>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x5d1>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			phandle = <0x356>;
			qcom,firmware-name = "slpi";
			status = "ok";
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x5a7>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2d0>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x5a6>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x2bc>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x2bd>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			phandle = <0x35b>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,rpc-latency-us = <0xeb>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x1401 0x2040 0x26 0x1421 0x0 0x26 0x2001 0x420 0x26 0x2041 0x0>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x1b23 0x0>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x1b24 0x0>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x1b25 0x0>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x5a1 0x0>;
				label = "sdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x5a2 0x0>;
				label = "sdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x5a3 0x0>;
				label = "sdsprpc-smd";
				shared-cb = <0x4>;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x2 0x3440 0x26 0x22 0x3400>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x3 0x3440 0x26 0x1423 0x0 0x26 0x2023 0x0>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x4 0x3440 0x26 0x24 0x3400>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x5 0x3440 0x26 0x25 0x3400>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x6 0x3460>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x7 0x3460>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x8 0x3460>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x26 0x9 0x3460>;
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x366>;
		};

		qcom,msm_npu@9800000 {
			#cooling-cells = <0x2>;
			cache-slice-names = "npu";
			cache-slices = <0x29 0x17>;
			clock-names = "qdss_clk", "at_clk", "trig_clk", "armwic_core_clk", "cal_dp_clk", "cal_dp_cdc_clk", "conf_noc_ahb_clk", "comp_noc_axi_clk", "npu_core_clk", "npu_core_cti_clk", "npu_core_apb_clk", "npu_core_atb_clk", "npu_cpc_clk", "npu_cpc_timer_clk", "qtimer_core_clk", "sleep_clk", "bwmon_clk", "perf_cnt_clk", "bto_core_clk", "xo_clk";
			clocks = <0x44 0x0 0x1b 0x2a 0x1b 0x2f 0x71 0x0 0x71 0x4 0x71 0x3 0x71 0x7 0x71 0x6 0x71 0xa 0x71 0xc 0x71 0x8 0x71 0x9 0x71 0xd 0x71 0xe 0x71 0x14 0x71 0x15 0x71 0x2 0x71 0xf 0x71 0x1 0x71 0x16>;
			compatible = "qcom,msm-npu";
			interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq";
			interrupts = <0x0 0x16c 0x1 0x0 0x16e 0x1 0x0 0x170 0x4>;
			iommus = <0x26 0x1461 0x0 0x26 0x2061 0x0>;
			mbox-names = "aop";
			mboxes = <0x1f 0x0>;
			phandle = <0xd0>;
			qcom,npu-cxlimit-enable;
			qcom,npubw-dev = <0x4b>;
			qcom,proxy-reg-names = "vdd", "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			reg = <0x9800000 0x40000 0x9900000 0x10000 0x9960200 0x600>;
			reg-names = "tcm", "core", "bwmon";
			status = "ok";
			vdd-supply = <0x6a>;
			vdd_cx-supply = <0x20>;

			qcom,npu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x4>;

				qcom,npu-pwrlevel@0 {
					clk-freq = <0x0 0x0 0x0 0x5f5e100 0x11e1a300 0x11e1a300 0x124f800 0x8f0d180 0x5f5e100 0x23c3460 0x124f800 0x3938700 0x5f5e100 0x124f800 0x124f800 0x0 0x124f800 0x11e1a300 0x124f800 0x124f800>;
					reg = <0x0>;
					vreg = <0x1>;
				};

				qcom,npu-pwrlevel@1 {
					clk-freq = <0x0 0x0 0x0 0x8f0d180 0x14dc9380 0x14dc9380 0x23c3460 0xbebc200 0x8f0d180 0x47868c0 0x124f800 0x7270e00 0x8f0d180 0x124f800 0x124f800 0x0 0x124f800 0x14dc9380 0x124f800 0x124f800>;
					reg = <0x1>;
					vreg = <0x2>;
				};

				qcom,npu-pwrlevel@2 {
					clk-freq = <0x0 0x0 0x0 0xbebc200 0x17d78400 0x17d78400 0x23c3460 0x11e1a300 0xbebc200 0x47868c0 0x124f800 0x7270e00 0xbebc200 0x124f800 0x124f800 0x0 0x124f800 0x17d78400 0x124f800 0x124f800>;
					reg = <0x2>;
					vreg = <0x3>;
				};

				qcom,npu-pwrlevel@3 {
					clk-freq = <0x0 0x0 0x0 0x11e1a300 0x23c34600 0x23c34600 0x47868c0 0x18054ac0 0x11e1a300 0x8f0d180 0x124f800 0xe4e1c00 0x11e1a300 0x124f800 0x124f800 0x0 0x124f800 0x23c34600 0x124f800 0x124f800>;
					reg = <0x3>;
					vreg = <0x4>;
				};

				qcom,npu-pwrlevel@4 {
					clk-freq = <0x0 0x0 0x0 0x14dc9380 0x2a9e08c0 0x2a9e08c0 0x47868c0 0x1fc4ef40 0x14dc9380 0x8f0d180 0x124f800 0xe4e1c00 0x14dc9380 0x124f800 0x124f800 0x0 0x124f800 0x2a9e08c0 0x124f800 0x124f800>;
					reg = <0x4>;
					vreg = <0x6>;
				};
			};
		};

		qcom,mss@4080000 {
			clock-names = "xo";
			clocks = <0x25 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x1 0x0 0x10a 0x1 0x79 0x0 0x0 0x79 0x2 0x0 0x79 0x1 0x0 0x79 0x3 0x0 0x79 0x7 0x0>;
			mbox-names = "mss-pil";
			mboxes = <0x1f 0x0>;
			memory-region = <0x78>;
			phandle = <0x353>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			qcom,firmware-name = "modem";
			qcom,minidump-id = <0x3>;
			qcom,pas-id = <0x4>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a5>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x7a 0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x0>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			reg = <0x4080000 0x100>;
			vdd_cx-supply = <0x20>;
			vdd_mss-supply = <0x77>;
		};

		qcom,npu-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x4a>;
			phandle = <0x4b>;
			qcom,src-dst-ports = <0x9a 0x200>;
		};

		qcom,npu-npu-ddr-bwmon@9960300 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x16d 0x4>;
			phandle = <0x341>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x4b>;
			reg = <0x9960300 0x300 0x9960200 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,npu@0x9800000 {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x83>;
			qcom,firmware-name = "npu";
			qcom,pas-id = <0x17>;
			reg = <0x9800000 0x800000>;
			status = "ok";
		};

		qcom,npucc {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,npucc-sm8150", "syscon";
			phandle = <0x71>;
			reg = <0x9910000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_gdsc-supply = <0x6a>;
		};

		qcom,pcie0_msi@17a00040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			msi-controller;
			phandle = <0x1a3>;
			reg = <0x17a00040 0x0>;
		};

		qcom,pcie1_edma@40002000 {
			#dma-cells = <0x2>;
			compatible = "qcom,pci-edma";
			interrupt-names = "pci-edma-int";
			interrupt-parent = <0x45>;
			interrupts = <0x0 0x56 0x4>;
			phandle = <0x1af>;
			reg = <0x40002000 0x2000>;
		};

		qcom,pcie1_msi@17a00040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x320 0x1 0x0 0x321 0x1 0x0 0x322 0x1 0x0 0x323 0x1 0x0 0x324 0x1 0x0 0x325 0x1 0x0 0x326 0x1 0x0 0x327 0x1 0x0 0x328 0x1 0x0 0x329 0x1 0x0 0x32a 0x1 0x0 0x32b 0x1 0x0 0x32c 0x1 0x0 0x32d 0x1 0x0 0x32e 0x1 0x0 0x32f 0x1 0x0 0x330 0x1 0x0 0x331 0x1 0x0 0x332 0x1 0x0 0x333 0x1 0x0 0x334 0x1 0x0 0x335 0x1 0x0 0x336 0x1 0x0 0x337 0x1 0x0 0x338 0x1 0x0 0x339 0x1 0x0 0x33a 0x1 0x0 0x33b 0x1 0x0 0x33c 0x1 0x0 0x33d 0x1 0x0 0x33e 0x1 0x0 0x33f 0x1>;
			msi-controller;
			phandle = <0x1a9>;
			reg = <0x17a00040 0x0>;
		};

		qcom,pcie@1c00000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x0>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_phy_aux_clk";
			clocks = <0x1b 0x37 0x25 0x0 0x1b 0x32 0x1b 0x34 0x1b 0x36 0x1b 0x38 0x1b 0x35 0x1b 0x39 0x1b 0x0 0x1b 0x30 0x1b 0x42>;
			compatible = "qcom,pci-msm";
			gdsc-vdd-supply = <0x1a2>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x45 0x0 0x8c 0x0 0x0 0x0 0x0 0x1 0x45 0x0 0x95 0x0 0x0 0x0 0x0 0x2 0x45 0x0 0x96 0x0 0x0 0x0 0x0 0x3 0x45 0x0 0x97 0x0 0x0 0x0 0x0 0x4 0x45 0x0 0x98 0x0>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0x1a0>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x26 0x1d80 0x1 0x100 0x26 0x1d81 0x1 0x200 0x26 0x1d82 0x1 0x300 0x26 0x1d83 0x1 0x400 0x26 0x1d84 0x1 0x500 0x26 0x1d85 0x1 0x600 0x26 0x1d86 0x1 0x700 0x26 0x1d87 0x1 0x800 0x26 0x1d88 0x1 0x900 0x26 0x1d89 0x1 0xa00 0x26 0x1d8a 0x1 0xb00 0x26 0x1d8b 0x1 0xc00 0x26 0x1d8c 0x1 0xd00 0x26 0x1d8d 0x1 0xe00 0x26 0x1d8e 0x1 0xf00 0x26 0x1d8f 0x1>;
			linux,pci-domain = <0x0>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			msi-parent = <0x1a3>;
			phandle = <0x1a0>;
			pinctrl-0 = <0x1a1>;
			pinctrl-names = "default";
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x41 0x124f800 0x41 0x124f800 0x101 0x5f5e100>;
			qcom,ep-latency = <0xa>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x1f4 0x320>;
			qcom,no-l0s-supported;
			qcom,pcie-phy-ver = <0x40>;
			qcom,phy-power-down-offset = <0x840>;
			qcom,phy-sequence = <0x840 0x3 0x0 0x94 0x8 0x0 0x154 0x34 0x0 0x16c 0x8 0x0 0x58 0xf 0x0 0xa4 0x42 0x0 0x110 0x24 0x0 0x11c 0x3 0x0 0x118 0xb4 0x0 0x10c 0x2 0x0 0x1bc 0x11 0x0 0xbc 0x82 0x0 0xd4 0x3 0x0 0xd0 0x55 0x0 0xcc 0x55 0x0 0xb0 0x1a 0x0 0xac 0xa 0x0 0xc4 0x68 0x0 0xe0 0x2 0x0 0xdc 0xaa 0x0 0xd8 0xab 0x0 0xb8 0x34 0x0 0xb4 0x14 0x0 0x158 0x1 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b0 0x1e 0x0 0x1ac 0xb9 0x0 0x1b8 0x18 0x0 0x1b4 0x94 0x0 0x50 0x7 0x0 0x10 0x0 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0x29c 0x12 0x0 0x284 0x5 0x0 0xc38 0x3 0x0 0x518 0x1c 0x0 0x524 0x14 0x0 0x4e8 0x0 0x0 0x4ec 0xe 0x0 0x4f0 0x4a 0x0 0x4f4 0xf 0x0 0x5b4 0x4 0x0 0x434 0x7f 0x0 0x444 0x70 0x0 0x510 0x17 0x0 0x598 0xd4 0x0 0x59c 0x54 0x0 0x5a0 0xdb 0x0 0x5a4 0x39 0x0 0x5a8 0x31 0x0 0x584 0x24 0x0 0x588 0xe4 0x0 0x58c 0xec 0x0 0x590 0x39 0x0 0x594 0x37 0x0 0x570 0x7f 0x0 0x574 0xff 0x0 0x578 0xff 0x0 0x57c 0xdb 0x0 0x580 0x75 0x0 0x4fc 0x0 0x0 0x4f8 0xc0 0x0 0x414 0x4 0x0 0x9a4 0x1 0x0 0xc90 0x0 0x0 0xc40 0x1 0x0 0xc48 0x1 0x0 0xc50 0x0 0x0 0x48 0x90 0x0 0xc1c 0xc1 0x0 0x988 0x66 0x0 0x998 0x8 0x0 0x8dc 0xd 0x0 0x9ec 0x1 0x0 0x4b4 0x2 0x0 0x4b8 0x2 0x0 0x4bc 0xaa 0x0 0x4c0 0x0 0x0 0x4d4 0x54 0x0 0x4d8 0x7 0x0 0x460 0xa0 0x0 0x5c4 0xc 0x0 0x464 0x0 0x0 0x5c0 0x10 0x0 0x4dc 0x5 0x0 0x408 0xc 0x0 0x414 0x3 0x0 0x800 0x0 0x0 0x844 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0x814>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,smmu-sid-base = <0x1d80>;
			qcom,use-19p2mhz-aux-clk;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x0>;
			ranges = <0x1000000 0x0 0x60200000 0x60200000 0x0 0x100000 0x2000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;
			reg = <0x1c00000 0x4000 0x1c04000 0x1000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000 0x60200000 0x100000 0x60300000 0x3d00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf", "io", "bars";
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			resets = <0x1b 0x4 0x1b 0x5>;
			vreg-0.9-supply = <0x2b>;
			vreg-1.8-supply = <0x2a>;
			vreg-cx-supply = <0x20>;

			pcie_rc0 {
				#address-cells = <0x3>;
				#size-cells = <0x2>;
				pci-ids = "17cb:0108";
				phandle = <0x4f8>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				qcom,mhi@0 {
					mhi,buffer-len = <0x8000>;
					mhi,max-channels = <0x6f>;
					mhi,timeout = <0x7d0>;
					pci-ids = "17cb:0305", "17cb:0306", "17cb:0307", "17cb:0308";
					phandle = <0x4f9>;
					qcom,msm-bus,name = "mhi";
					qcom,msm-bus,num-cases = <0x2>;
					qcom,msm-bus,num-paths = <0x1>;
					qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x47868c00 0x26be3680>;
					qcom,smmu-cfg = <0x3>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					mhi_channels {
						#address-cells = <0x1>;
						#size-cells = <0x0>;

						mhi_chan@0 {
							label = "LOOPBACK";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x0>;
						};

						mhi_chan@1 {
							label = "LOOPBACK";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x1>;
						};

						mhi_chan@10 {
							label = "EFS";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0xa>;
						};

						mhi_chan@100 {
							label = "IP_HW0";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,db-mode-switch;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x5>;
							mhi,num-elements = <0x200>;
							reg = <0x64>;
						};

						mhi_chan@101 {
							label = "IP_HW0";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x4>;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x6>;
							mhi,num-elements = <0x200>;
							reg = <0x65>;
						};

						mhi_chan@102 {
							label = "IP_HW_ADPL";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x7>;
							mhi,lpm-notify;
							mhi,offload-chan;
							reg = <0x66>;
						};

						mhi_chan@103 {
							label = "IP_HW_QDSS";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x8>;
							mhi,num-elements = <0x80>;
							reg = <0x67>;
						};

						mhi_chan@104 {
							label = "IP_HW_OFFLOAD_0";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x5>;
							mhi,offload-chan;
							reg = <0x68>;
						};

						mhi_chan@105 {
							label = "IP_HW_OFFLOAD_0";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x6>;
							mhi,lpm-notify;
							mhi,offload-chan;
							reg = <0x69>;
						};

						mhi_chan@107 {
							label = "IP_HW_MHIP_1";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xb>;
							mhi,offload-chan;
							reg = <0x6b>;
						};

						mhi_chan@108 {
							label = "IP_HW_MHIP_1";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xc>;
							mhi,lpm-notify;
							mhi,offload-chan;
							reg = <0x6c>;
						};

						mhi_chan@109 {
							label = "RMNET_CTL";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xd>;
							mhi,num-elements = <0x80>;
							reg = <0x6d>;
						};

						mhi_chan@11 {
							label = "EFS";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							mhi,wake-capable;
							reg = <0xb>;
						};

						mhi_chan@110 {
							label = "RMNET_CTL";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xe>;
							mhi,num-elements = <0x80>;
							reg = <0x6e>;
						};

						mhi_chan@14 {
							label = "QMI0";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0xe>;
						};

						mhi_chan@15 {
							label = "QMI0";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0xf>;
						};

						mhi_chan@16 {
							label = "QMI1";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x10>;
						};

						mhi_chan@17 {
							label = "QMI1";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x11>;
						};

						mhi_chan@18 {
							label = "IP_CTRL";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x12>;
						};

						mhi_chan@19 {
							label = "IP_CTRL";
							mhi,auto-queue;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x13>;
						};

						mhi_chan@2 {
							label = "SAHARA";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x80>;
							reg = <0x2>;
						};

						mhi_chan@20 {
							label = "IPCR";
							mhi,auto-start;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x14>;
						};

						mhi_chan@21 {
							label = "IPCR";
							mhi,auto-queue;
							mhi,auto-start;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x15>;
						};

						mhi_chan@22 {
							label = "TF";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x16>;
						};

						mhi_chan@23 {
							label = "TF";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x17>;
						};

						mhi_chan@25 {
							label = "BL";
							mhi,auto-queue;
							mhi,auto-start;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x19>;
						};

						mhi_chan@26 {
							label = "DCI";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x1a>;
						};

						mhi_chan@27 {
							label = "DCI";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x1b>;
						};

						mhi_chan@3 {
							label = "SAHARA";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x80>;
							reg = <0x3>;
						};

						mhi_chan@32 {
							label = "DUN";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x20>;
						};

						mhi_chan@33 {
							label = "DUN";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x21>;
						};

						mhi_chan@4 {
							label = "DIAG";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x4>;
						};

						mhi_chan@5 {
							label = "DIAG";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x5>;
						};

						mhi_chan@8 {
							label = "QDSS";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x8>;
						};

						mhi_chan@9 {
							label = "QDSS";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x9>;
						};
					};

					mhi_devices {
						#address-cells = <0x1>;
						#size-cells = <0x0>;

						mhi_rmnet@0 {
							mhi,chan = "IP_HW0";
							mhi,chan-skb;
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x8000>;
							phandle = <0x4fa>;
							reg = <0x0>;
						};

						mhi_rmnet@1 {
							mhi,chan = "IP_HW0_RSC";
							mhi,mru = <0x8000>;
							mhi,rsc-parent = <0x1a4>;
							reg = <0x1>;
						};
					};

					mhi_events {
						#address-cells = <0x1>;
						#size-cells = <0x0>;

						mhi_event@0 {
							mhi,brstmode = <0x2>;
							mhi,data-type = <0x1>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x1>;
							mhi,num-elements = <0x20>;
							mhi,priority = <0x1>;
						};

						mhi_event@1 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x2>;
							mhi,num-elements = <0x100>;
							mhi,priority = <0x1>;
						};

						mhi_event@10 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x6a>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0xa>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@11 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x6b>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0xb>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@12 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x6c>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0xc>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@13 {
							mhi,brstmode = <0x2>;
							mhi,chan = <0x6d>;
							mhi,hw-ev;
							mhi,intmod = <0x1>;
							mhi,msi = <0xd>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x0>;
						};

						mhi_event@14 {
							mhi,brstmode = <0x2>;
							mhi,chan = <0x6e>;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0xe>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x0>;
						};

						mhi_event@2 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x3>;
							mhi,num-elements = <0x100>;
							mhi,priority = <0x1>;
						};

						mhi_event@3 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x4>;
							mhi,num-elements = <0x100>;
							mhi,priority = <0x1>;
						};

						mhi_event@4 {
							mhi,brstmode = <0x2>;
							mhi,data-type = <0x3>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x40>;
							mhi,priority = <0x2>;
						};

						mhi_event@5 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x64>;
							mhi,hw-ev;
							mhi,intmod = <0x5>;
							mhi,msi = <0x5>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x1>;
						};

						mhi_event@6 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x65>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x5>;
							mhi,msi = <0x6>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x1>;
						};

						mhi_event@7 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x66>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0x7>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@8 {
							mhi,brstmode = <0x2>;
							mhi,chan = <0x67>;
							mhi,hw-ev;
							mhi,intmod = <0x5>;
							mhi,msi = <0x8>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x1>;
						};

						mhi_event@9 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x69>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0x9>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};
					};
				};
			};
		};

		qcom,pcie@1c08000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x1>;
			clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_phy_aux_clk";
			clocks = <0x1b 0x3f 0x25 0x0 0x1b 0x3a 0x1b 0x3c 0x1b 0x3e 0x1b 0x40 0x1b 0x3d 0x1b 0x41 0x1b 0x0 0x1b 0x31 0x1b 0x42>;
			compatible = "qcom,pci-msm";
			gdsc-vdd-supply = <0x1a8>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x45 0x0 0x132 0x0 0x0 0x0 0x0 0x1 0x45 0x0 0x1b2 0x0 0x0 0x0 0x0 0x2 0x45 0x0 0x1b3 0x0 0x0 0x0 0x0 0x3 0x45 0x0 0x1b6 0x0 0x0 0x0 0x0 0x4 0x45 0x0 0x1b7 0x0>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0xf0>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x26 0x1e00 0x1 0x100 0x26 0x1e01 0x1 0x200 0x26 0x1e02 0x1 0x300 0x26 0x1e03 0x1 0x400 0x26 0x1e04 0x1 0x500 0x26 0x1e05 0x1 0x600 0x26 0x1e06 0x1 0x700 0x26 0x1e07 0x1 0x800 0x26 0x1e08 0x1 0x900 0x26 0x1e09 0x1 0xa00 0x26 0x1e0a 0x1 0xb00 0x26 0x1e0b 0x1 0xc00 0x26 0x1e0c 0x1 0xd00 0x26 0x1e0d 0x1 0xe00 0x26 0x1e0e 0x1 0xf00 0x26 0x1e0f 0x1>;
			linux,pci-domain = <0x1>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			msi-parent = <0x1a9>;
			perst-gpio = <0x38 0x66 0x0>;
			phandle = <0xf0>;
			pinctrl-0 = <0x1a5 0x1a6 0x1a7>;
			pinctrl-names = "default";
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x41 0x124f800 0x41 0x124f800 0x101 0x5f5e100>;
			qcom,ep-latency = <0xa>;
			qcom,msm-bus,name = "pcie1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x1f4 0x320>;
			qcom,no-l0s-supported;
			qcom,pcie-phy-ver = <0x40>;
			qcom,phy-power-down-offset = <0xa40>;
			qcom,phy-sequence = <0xa40 0x3 0x0 0x10 0x0 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0x48 0x90 0x0 0x50 0x7 0x0 0x58 0xf 0x0 0x74 0x6 0x0 0x78 0x6 0x0 0x7c 0x16 0x0 0x80 0x16 0x0 0x84 0x36 0x0 0x88 0x36 0x0 0x94 0x8 0x0 0xa4 0x42 0x0 0xac 0xa 0x0 0xb0 0x1a 0x0 0xb4 0x14 0x0 0xb8 0x34 0x0 0xbc 0x82 0x0 0xc4 0x68 0x0 0xcc 0x55 0x0 0xd0 0x55 0x0 0xd4 0x3 0x0 0xd8 0xab 0x0 0xdc 0xaa 0x0 0xe0 0x2 0x0 0x10c 0x2 0x0 0x110 0x24 0x0 0x118 0xb4 0x0 0x11c 0x3 0x0 0x154 0x32 0x0 0x158 0x1 0x0 0x16c 0x8 0x0 0x1ac 0xb9 0x0 0x1b0 0x1e 0x0 0x1b4 0x94 0x0 0x1b8 0x18 0x0 0x1bc 0x1 0x0 0x284 0x5 0x0 0x29c 0x12 0x0 0x408 0xc 0x0 0x414 0x3 0x0 0x434 0x7f 0x0 0x444 0x70 0x0 0x4d8 0x1 0x0 0x4e8 0x0 0x0 0x4ec 0xe 0x0 0x4f0 0x4a 0x0 0x4f4 0xf 0x0 0x4f8 0xc0 0x0 0x4fc 0x0 0x0 0x510 0x17 0x0 0x518 0x1c 0x0 0x51c 0x3 0x0 0x524 0x14 0x0 0x570 0x7f 0x0 0x574 0xff 0x0 0x578 0xff 0x0 0x57c 0xdb 0x0 0x580 0x75 0x0 0x584 0x24 0x0 0x588 0xe4 0x0 0x58c 0xec 0x0 0x590 0x39 0x0 0x594 0x36 0x0 0x598 0xd4 0x0 0x59c 0x54 0x0 0x5a0 0xdb 0x0 0x5a4 0x39 0x0 0x5a8 0x31 0x0 0x5b4 0x4 0x0 0x4b4 0x2 0x0 0x4b8 0x2 0x0 0x4bc 0xaa 0x0 0x4c0 0x0 0x0 0x4d4 0x54 0x0 0x4d8 0x7 0x0 0x460 0xa0 0x0 0x5c4 0xc 0x0 0x464 0x0 0x0 0x5c0 0x10 0x0 0x4dc 0x5 0x0 0x684 0x5 0x0 0x69c 0x12 0x0 0x808 0xc 0x0 0x814 0x3 0x0 0x834 0x7f 0x0 0x844 0x70 0x0 0x8d8 0x1 0x0 0x8e8 0x0 0x0 0x8ec 0xe 0x0 0x8f0 0x4a 0x0 0x8f4 0xf 0x0 0x8f8 0xc0 0x0 0x8fc 0x0 0x0 0x910 0x17 0x0 0x918 0x1c 0x0 0x91c 0x3 0x0 0x924 0x14 0x0 0x970 0x7f 0x0 0x974 0xff 0x0 0x978 0xff 0x0 0x97c 0xdb 0x0 0x980 0x75 0x0 0x984 0x24 0x0 0x988 0xe4 0x0 0x98c 0xec 0x0 0x990 0x3a 0x0 0x994 0x36 0x0 0x998 0xd4 0x0 0x99c 0x54 0x0 0x9a0 0xdb 0x0 0x9a4 0x39 0x0 0x9a8 0x31 0x0 0x9b4 0x4 0x0 0x8b4 0x2 0x0 0x8b8 0x2 0x0 0x8bc 0xaa 0x0 0x8c0 0x0 0x0 0x8d4 0x54 0x0 0x8d8 0x7 0x0 0x860 0xa0 0x0 0x9c4 0xc 0x0 0x864 0x0 0x0 0x9c0 0x10 0x0 0x8dc 0x5 0x0 0xa98 0x1 0x0 0xabc 0x56 0x0 0xadc 0xd 0x0 0xb88 0x66 0x0 0xba4 0x1 0x0 0xb98 0x8 0x0 0xe14 0x7 0x0 0xe1c 0xc1 0x0 0xe40 0x1 0x0 0xe48 0x1 0x0 0xe78 0x50 0x0 0xe90 0x0 0x0 0xea0 0x11 0x0 0xe38 0x3 0x0 0xe50 0x0 0x0 0xe20 0x1 0x0 0xa00 0x0 0x0 0xa44 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0xa14>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,smmu-sid-base = <0x1e00>;
			qcom,use-19p2mhz-aux-clk;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x0>;
			ranges = <0x1000000 0x0 0x40200000 0x40200000 0x0 0x100000 0x2000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
			reg = <0x1c08000 0x4000 0x1c0c000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000 0x40200000 0x100000 0x40300000 0x1fd00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf", "io", "bars";
			reset-names = "pcie_1_core_reset", "pcie_1_phy_reset";
			resets = <0x1b 0x6 0x1b 0x7>;
			vreg-0.9-supply = <0x2b>;
			vreg-1.8-supply = <0x2a>;
			vreg-cx-supply = <0x20>;
			wake-gpio = <0x38 0x68 0x0>;

			pcie_rc1 {
				#address-cells = <0x3>;
				#size-cells = <0x2>;
				pci-ids = "17cb:0108";
				phandle = <0x4fb>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				qcom,mhi@0 {
					mhi,buffer-len = <0x8000>;
					mhi,max-channels = <0x6f>;
					mhi,name = "esoc0";
					mhi,timeout = <0x7d0>;
					pci-ids = "17cb:0305", "17cb:0306", "17cb:0307", "17cb:0308";
					phandle = <0x4fc>;
					qcom,smmu-cfg = <0x3>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					mhi_channels {
						#address-cells = <0x1>;
						#size-cells = <0x0>;

						mhi_chan@0 {
							label = "LOOPBACK";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x0>;
						};

						mhi_chan@1 {
							label = "LOOPBACK";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x1>;
						};

						mhi_chan@10 {
							label = "EFS";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0xa>;
						};

						mhi_chan@100 {
							label = "IP_HW0";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,db-mode-switch;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x5>;
							mhi,num-elements = <0x200>;
							reg = <0x64>;
						};

						mhi_chan@101 {
							label = "IP_HW0";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x4>;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x6>;
							mhi,num-elements = <0x200>;
							reg = <0x65>;
						};

						mhi_chan@102 {
							label = "IP_HW_ADPL";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x7>;
							mhi,lpm-notify;
							mhi,offload-chan;
							reg = <0x66>;
						};

						mhi_chan@103 {
							label = "IP_HW_QDSS";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x8>;
							mhi,num-elements = <0x80>;
							reg = <0x67>;
						};

						mhi_chan@104 {
							label = "IP_HW_OFFLOAD_0";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x5>;
							reg = <0x68>;
						};

						mhi_chan@105 {
							label = "IP_HW_OFFLOAD_0";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x6>;
							mhi,lpm-notify;
							mhi,offload-chan;
							reg = <0x69>;
						};

						mhi_chan@107 {
							label = "IP_HW_MHIP_1";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xb>;
							mhi,offload-chan;
							reg = <0x6b>;
						};

						mhi_chan@108 {
							label = "IP_HW_MHIP_1";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xc>;
							mhi,lpm-notify;
							mhi,offload-chan;
							reg = <0x6c>;
						};

						mhi_chan@109 {
							label = "RMNET_CTL";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xd>;
							mhi,num-elements = <0x80>;
							reg = <0x6d>;
						};

						mhi_chan@11 {
							label = "EFS";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							mhi,wake-capable;
							reg = <0xb>;
						};

						mhi_chan@110 {
							label = "RMNET_CTL";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xe>;
							mhi,num-elements = <0x80>;
							reg = <0x6e>;
						};

						mhi_chan@14 {
							label = "QMI0";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0xe>;
						};

						mhi_chan@15 {
							label = "QMI0";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0xf>;
						};

						mhi_chan@16 {
							label = "QMI1";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x10>;
						};

						mhi_chan@17 {
							label = "QMI1";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x11>;
						};

						mhi_chan@18 {
							label = "IP_CTRL";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x12>;
						};

						mhi_chan@19 {
							label = "IP_CTRL";
							mhi,auto-queue;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x13>;
						};

						mhi_chan@2 {
							label = "SAHARA";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x80>;
							reg = <0x2>;
						};

						mhi_chan@20 {
							label = "IPCR";
							mhi,auto-start;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x14>;
						};

						mhi_chan@21 {
							label = "IPCR";
							mhi,auto-queue;
							mhi,auto-start;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x15>;
						};

						mhi_chan@22 {
							label = "TF";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x16>;
						};

						mhi_chan@23 {
							label = "TF";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x17>;
						};

						mhi_chan@25 {
							label = "BL";
							mhi,auto-queue;
							mhi,auto-start;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x19>;
						};

						mhi_chan@26 {
							label = "DCI";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x1a>;
						};

						mhi_chan@27 {
							label = "DCI";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x1b>;
						};

						mhi_chan@3 {
							label = "SAHARA";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x80>;
							reg = <0x3>;
						};

						mhi_chan@32 {
							label = "DUN";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x20>;
						};

						mhi_chan@33 {
							label = "DUN";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x21>;
						};

						mhi_chan@4 {
							label = "DIAG";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x4>;
						};

						mhi_chan@5 {
							label = "DIAG";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x5>;
						};

						mhi_chan@8 {
							label = "QDSS";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x8>;
						};

						mhi_chan@9 {
							label = "QDSS";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x9>;
						};
					};

					mhi_devices {
						#address-cells = <0x1>;
						#size-cells = <0x0>;

						mhi_qrtr {
							mhi,chan = "IPCR";
							mhi,early-notify;
						};

						mhi_rmnet@0 {
							mhi,chan = "IP_HW0";
							mhi,chan-skb;
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x8000>;
							mhi,rsc-child = <0x1aa>;
							phandle = <0x1a4>;
							reg = <0x0>;
						};

						mhi_rmnet@1 {
							mhi,chan = "IP_HW0_RSC";
							mhi,mru = <0x8000>;
							mhi,rsc-parent = <0x1a4>;
							phandle = <0x1aa>;
							reg = <0x1>;
						};
					};

					mhi_events {
						#address-cells = <0x1>;
						#size-cells = <0x0>;

						mhi_event@0 {
							mhi,brstmode = <0x2>;
							mhi,data-type = <0x1>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x1>;
							mhi,num-elements = <0x20>;
							mhi,priority = <0x1>;
						};

						mhi_event@1 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x2>;
							mhi,num-elements = <0x100>;
							mhi,priority = <0x1>;
						};

						mhi_event@10 {
							mhi,brstmode = <0x3>;
							mhi,intmod = <0x0>;
							mhi,msi = <0xa>;
							mhi,num-elements = <0x0>;
							mhi,priority = <0x1>;
						};

						mhi_event@11 {
							mhi,brstmode = <0x3>;
							mhi,intmod = <0x0>;
							mhi,msi = <0xb>;
							mhi,num-elements = <0x0>;
							mhi,priority = <0x1>;
						};

						mhi_event@12 {
							mhi,brstmode = <0x3>;
							mhi,intmod = <0x0>;
							mhi,msi = <0xc>;
							mhi,num-elements = <0x0>;
							mhi,priority = <0x1>;
						};

						mhi_event@13 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x1>;
							mhi,msi = <0xd>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x0>;
						};

						mhi_event@14 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0xe>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x0>;
						};

						mhi_event@2 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x3>;
							mhi,num-elements = <0x100>;
							mhi,priority = <0x1>;
						};

						mhi_event@3 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x4>;
							mhi,num-elements = <0x100>;
							mhi,priority = <0x1>;
						};

						mhi_event@4 {
							mhi,brstmode = <0x2>;
							mhi,data-type = <0x3>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x40>;
							mhi,priority = <0x2>;
						};

						mhi_event@5 {
							mhi,brstmode = <0x3>;
							mhi,intmod = <0x5>;
							mhi,msi = <0x5>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x1>;
						};

						mhi_event@6 {
							mhi,brstmode = <0x3>;
							mhi,intmod = <0x5>;
							mhi,msi = <0x6>;
							mhi,num-elements = <0x800>;
							mhi,priority = <0x1>;
						};

						mhi_event@7 {
							mhi,brstmode = <0x3>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x7>;
							mhi,num-elements = <0x0>;
							mhi,priority = <0x1>;
						};

						mhi_event@8 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x5>;
							mhi,msi = <0x8>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x1>;
						};

						mhi_event@9 {
							mhi,brstmode = <0x3>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x9>;
							mhi,num-elements = <0x0>;
							mhi,priority = <0x1>;
						};
					};
				};
			};
		};

		qcom,pcie@40004000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clkreq-gpio = <0x38 0x67 0x0>;
			clock-names = "pcie_pipe_clk", "pcie_cfg_ahb_clk", "pcie_mstr_axi_clk", "pcie_slv_axi_clk", "pcie_aux_clk", "pcie_ldo", "pcie_sleep_clk", "pcie_slv_q2a_axi_clk";
			clocks = <0x1b 0x3f 0x1b 0x3c 0x1b 0x3e 0x1b 0x40 0x1b 0x3a 0x1b 0x3d 0x1b 0x42 0x1b 0x41>;
			compatible = "qcom,pcie-ep";
			edma-parent = <0x1af>;
			gdsc-vdd-supply = <0x1a8>;
			interrupt-map = <0x0 0x45 0x0 0x132 0x0>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "int_global";
			interrupt-parent = <0x1ab>;
			interrupts = <0x0>;
			iommus = <0x26 0x1e00 0x0>;
			perst-gpio = <0x38 0x66 0x0>;
			phandle = <0x1ab>;
			pinctrl-0 = <0x1ac 0x1ad 0x1ae>;
			pinctrl-names = "default";
			qcom,msm-bus,name = "pcie-ep";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x1f4 0x320>;
			qcom,pcie-aggregated-irq;
			qcom,pcie-edma;
			qcom,pcie-link-speed = <0x3>;
			qcom,pcie-mhi-a7-irq;
			qcom,pcie-phy-ver = <0x6>;
			qcom,phy-init = <0xa40 0x1 0x0 0x1 0x94 0x0 0x0 0x1 0xc 0x2 0x0 0x1 0x4c 0x7 0x0 0x1 0x50 0x7 0x0 0x1 0x58 0xf 0x0 0x1 0x74 0x36 0x0 0x1 0x78 0x36 0x0 0x1 0x7c 0x12 0x0 0x1 0x80 0x12 0x0 0x1 0x84 0x0 0x0 0x1 0x88 0x0 0x0 0x1 0xa4 0x42 0x0 0x1 0xac 0xff 0x0 0x1 0xb0 0x4 0x0 0x1 0xb4 0xff 0x0 0x1 0xb8 0x9 0x0 0x1 0xbc 0x19 0x0 0x1 0xc4 0x14 0x0 0x1 0xec 0xfb 0x0 0x1 0xf0 0x1 0x0 0x1 0xf4 0xfb 0x0 0x1 0xf8 0x1 0x0 0x1 0x10c 0x2 0x0 0x1 0x110 0x24 0x0 0x1 0x118 0xb4 0x0 0x1 0x11c 0x3 0x0 0x1 0x158 0x1 0x0 0x1 0x16c 0x8 0x0 0x1 0x1ac 0x56 0x0 0x1 0x1b0 0x1d 0x0 0x1 0x1b4 0x78 0x0 0x1 0x1b8 0x17 0x0 0x1 0x154 0x31 0x0 0x1 0x1bc 0x11 0x0 0x1 0x284 0x5 0x0 0x1 0x29c 0x12 0x0 0x1 0x414 0x4 0x0 0x1 0x434 0x7f 0x0 0x1 0x444 0x70 0x0 0x1 0x4d8 0x1 0x0 0x1 0x4ec 0xe 0x0 0x1 0x4f0 0x4a 0x0 0x1 0x4f4 0xf 0x0 0x1 0x4f8 0xc0 0x0 0x1 0x4fc 0x0 0x0 0x1 0x510 0x17 0x0 0x1 0x518 0x1c 0x0 0x1 0x51c 0x3 0x0 0x1 0x524 0x14 0x0 0x1 0x5b4 0x4 0x0 0x1 0x570 0xbd 0x0 0x1 0x574 0xbd 0x0 0x1 0x578 0x7f 0x0 0x1 0x57c 0xdb 0x0 0x1 0x580 0x76 0x0 0x1 0x584 0x24 0x0 0x1 0x588 0xe4 0x0 0x1 0x58c 0xec 0x0 0x1 0x590 0x39 0x0 0x1 0x594 0x37 0x0 0x1 0x598 0xd4 0x0 0x1 0x59c 0x54 0x0 0x1 0x5a0 0xdb 0x0 0x1 0x5a4 0x39 0x0 0x1 0x5a8 0x31 0x0 0x1 0x684 0x5 0x0 0x1 0x69c 0x12 0x0 0x1 0x814 0x4 0x0 0x1 0x834 0x7f 0x0 0x1 0x844 0x70 0x0 0x1 0x8d8 0x1 0x0 0x1 0x8ec 0xe 0x0 0x1 0x8f0 0x4a 0x0 0x1 0x8f4 0xf 0x0 0x1 0x8f8 0xc0 0x0 0x1 0x8fc 0x0 0x0 0x1 0x910 0x17 0x0 0x1 0x918 0x1c 0x0 0x1 0x91c 0x3 0x0 0x1 0x924 0x14 0x0 0x1 0x9b4 0x4 0x0 0x1 0x970 0xbd 0x0 0x1 0x974 0xbd 0x0 0x1 0x978 0x7f 0x0 0x1 0x97c 0xdb 0x0 0x1 0x980 0x76 0x0 0x1 0x984 0x24 0x0 0x1 0x988 0xe4 0x0 0x1 0x98c 0xec 0x0 0x1 0x990 0x39 0x0 0x1 0x994 0x37 0x0 0x1 0x998 0xd4 0x0 0x1 0x99c 0x54 0x0 0x1 0x9a0 0xdb 0x0 0x1 0x9a4 0x39 0x0 0x1 0x9a8 0x31 0x0 0x1 0xa98 0x1 0x0 0x1 0xabc 0x56 0x0 0x1 0xadc 0xd 0x0 0x1 0xb88 0xaa 0x0 0x1 0xba4 0x1 0x0 0x1 0xe0c 0x4 0x0 0x1 0xe14 0x7 0x0 0x1 0xe40 0x1 0x0 0x1 0xe48 0x1 0x0 0x1 0xe78 0x50 0x0 0x1 0xea0 0x11 0x0 0x1 0xebc 0x0 0x0 0x1 0xee0 0x58 0x0 0x1 0xa00 0x0 0x0 0x1 0xa44 0x3 0x0 0x1>;
			qcom,phy-status-reg = <0xa14>;
			qcom,tcsr-not-supported;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x0>;
			reg = <0x40004000 0x1000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40002000 0x2000 0x1c08000 0x4000 0x1c0c000 0x2000 0x1c0e000 0x1000>;
			reg-names = "msi", "dm_core", "elbi", "iatu", "edma", "parf", "phy", "mmio";
			reset-names = "pcie_core_reset", "pcie_phy_reset";
			resets = <0x1b 0x6 0x1b 0x7>;
			status = "disabled";
			vreg-0.9-supply = <0x2b>;
			vreg-1.8-supply = <0x2a>;
			vreg-cx-supply = <0x20>;
			wake-gpio = <0x38 0x68 0x0>;
		};

		qcom,qmp-aop@c300000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupts = <0x0 0x185 0x1>;
			label = "aop";
			mbox-desc-offset = <0x0>;
			phandle = <0x1f>;
			priority = <0x0>;
			qcom,early-boot;
			qcom,irq-mask = <0x1>;
			reg = <0xc300000 0x1000 0x17c0000c 0x4>;
			reg-names = "msgram", "irq-reg-base";
		};

		qcom,qmp-npu-high@9818000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupts = <0x0 0x172 0x1>;
			label = "npu_qmp_high";
			mbox-desc-offset = <0x2000>;
			phandle = <0x360>;
			priority = <0x1>;
			qcom,irq-mask = <0x14>;
			reg = <0x9818000 0x8000 0x9901008 0x4>;
			reg-names = "msgram", "irq-reg-base";
		};

		qcom,qmp-npu-low@9818000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupts = <0x0 0x171 0x1>;
			label = "npu_qmp_low";
			mbox-desc-offset = <0x0>;
			phandle = <0x35f>;
			priority = <0x0>;
			qcom,irq-mask = <0x12>;
			reg = <0x9818000 0x8000 0x9901008 0x4>;
			reg-names = "msgram", "irq-reg-base";
		};

		qcom,qsee_irq {
			#interrupt-cells = <0x3>;
			compatible = "qcom,sm8150-qsee-irq";
			interrupt-controller;
			interrupt-names = "sp_ipc0", "sp_ipc1";
			interrupts = <0x0 0x15c 0x4 0x0 0x15d 0x4>;
			phandle = <0xb2>;
			syscon = <0xb1>;
		};

		qcom,qsee_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				interrupt-parent = <0xb2>;
				interrupts = <0x1 0x0 0x4>;
				label = "spss";
				qcom,dev-name = "qsee_ipc_irq_spss";
			};
		};

		qcom,qup_uart@0xa90000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x165 0x0>;
			phandle = <0x584>;
			pinctrl-0 = <0x273>;
			pinctrl-1 = <0x274>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@0xc8c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x249 0x0 0x38 0x2e 0x0>;
			phandle = <0x585>;
			pinctrl-0 = <0x275 0x276>;
			pinctrl-1 = <0x277 0x278 0x279>;
			pinctrl-2 = <0x277 0x278 0x279>;
			pinctrl-names = "default", "active", "sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x27a>;
			reg = <0xc8c000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@a84000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts = <0x0 0x162 0x0>;
			phandle = <0x583>;
			pinctrl-0 = <0x26f>;
			pinctrl-1 = <0x270>;
			pinctrl-2 = <0x271>;
			pinctrl-names = "default", "active", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			phandle = <0x24e>;
			qcom,bus-mas-id = <0x97>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			reg = <0x8c0000 0x6000>;
			status = "ok";

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0xc3 0x0>;
				phandle = <0x570>;
			};
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			phandle = <0x272>;
			qcom,bus-mas-id = <0x98>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			reg = <0xac0000 0x6000>;
			status = "ok";

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x603 0x0>;
				phandle = <0x582>;
			};
		};

		qcom,qupv3_2_geni_se@cc0000 {
			compatible = "qcom,qupv3-geni-se";
			phandle = <0x27a>;
			qcom,bus-mas-id = <0x99>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			reg = <0xcc0000 0x6000>;
			status = "ok";

			qcom,iommu_qupv3_2_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x7a3 0x0>;
				phandle = <0x592>;
			};
		};

		qcom,qupv3_3_geni_se@26c0000 {
			clock-names = "corex", "core2x";
			clocks = <0x2ac 0x4 0x2ac 0x3>;
			compatible = "qcom,qupv3-geni-se";
			phandle = <0x2af>;
			qcom,bus-mas-id = <0xaa>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			qcom,subsys-name = "slpi";
			reg = <0x26c0000 0x6000>;
			status = "disabled";

			qcom,iommu_qupv3_3_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x4e3 0x0>;
				phandle = <0x59f>;
			};
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
			reg = <0x0 0x300000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			qcom,num-records = <0x3>;
			reg = <0xc300000 0x1000 0xc3f0004 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,rpmhclk {
			#clock-cells = <0x1>;
			compatible = "qcom,rpmh-clk-sm8150";
			mbox-names = "apps";
			mboxes = <0x56 0x0>;
			phandle = <0x25>;
		};

		qcom,scc@2b10000 {
			#clock-cells = <0x1>;
			compatible = "qcom,scc-sm8150";
			phandle = <0x2ac>;
			reg = <0x2b10000 0x30000>;
			status = "disabled";
			vdd_scc_cx-supply = <0x6c>;
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clock-rate = <0x0 0x0 0x0>;
			clocks = <0x24 0x36 0x24 0x2e 0x24 0x35>;
			compatible = "qcom,sde-rsc";
			mbox-names = "disp_rsc";
			mboxes = <0x27 0x0>;
			phandle = <0x312>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-rsc-version = <0x2>;
			reg = <0xaf20000 0x1c44 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			vdd-supply = <0x1d>;

			qcom,sde-data-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x0 0x0 0x4e24 0x5023 0x0 0x0 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x0 0x0 0x4e20 0x5020 0x0 0x61a800 0x4e20 0x5020 0x0 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x0 0x0 0x4e21 0x5021 0x0 0x61a800 0x4e21 0x5021 0x0 0x61a800>;
			};
		};

		qcom,smem@8600000 {
			compatible = "qcom,smem";
			hwlocks = <0xab 0x3>;
			memory-region = <0xaa>;
			phandle = <0x358>;
		};

		qcom,smp2p-adsp@1799000c {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x9e 0x1>;
			qcom,ipc = <0x1b0 0x0 0xa>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x7d>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2f>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2e>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x7c>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-cdsp@1799000c {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x240 0x1>;
			qcom,ipc = <0x1b0 0x0 0x6>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x86>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-qvrexternal5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x43>;
				qcom,entry-name = "qvrexternal";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x31>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x30>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x85>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-dsps@1799000c {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0xac 0x1>;
			qcom,ipc = <0x1b0 0x0 0x1a>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x3>;
			qcom,smem = <0x1e1 0x1ae>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x81>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xbb>;
				qcom,entry-name = "sleepstate_see";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x80>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xba>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-modem@1799000c {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x1c3 0x1>;
			qcom,ipc = <0x1b0 0x0 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x7a>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xe6>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xe5>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-wlan-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xef>;
				qcom,entry-name = "wlan";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x79>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-state-names = "qvrexternal-smp2p-out";
			qcom,smem-states = <0x43 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x2f 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x2e 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x31 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x30 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0xbb>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0xba 0x0>;
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			operating-points-v2 = <0x55>;
			phandle = <0x34c>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x273>;
			status = "ok";
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			status = "ok";
		};

		qcom,spmi-debug@6b22000 {
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			clock-names = "core_clk";
			clocks = <0x44 0x0>;
			compatible = "qcom,spmi-pmic-arb-debug";
			phandle = <0x351>;
			qcom,fuse-disable-bit = <0x18>;
			reg = <0x6b22000 0x60 0x7820a8 0x4>;
			reg-names = "core", "fuse";
			status = "disabled";

			qcom,pm8150-debug@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x0 0x0>;
			};

			qcom,pm8150-debug@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x1 0x0>;
			};

			qcom,pm8150b-debug@2 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x2 0x0>;
			};

			qcom,pm8150b-debug@3 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x3 0x0>;
			};

			qcom,pm8150l-debug@4 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x4 0x0>;
			};

			qcom,pm8150l-debug@5 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x5 0x0>;
			};
		};

		qcom,spmi@c440000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts = <0x0 0x1e1 0x0>;
			phandle = <0x350>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,spss@1880000 {
			clock-names = "xo";
			clocks = <0x25 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0x160 0x1>;
			mbox-names = "spss-pil";
			mboxes = <0x1f 0x0>;
			memory-region = <0x82>;
			qcom,complete-ramdump;
			qcom,firmware-name = "spss";
			qcom,pas-id = <0xe>;
			qcom,pil-generic-irq-handler;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,spss-scsr-bits = <0x18 0x19>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			reg = <0x188101c 0x4 0x1881024 0x4 0x1881028 0x4 0x188103c 0x4 0x1882014 0x4>;
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_err_spare2";
			status = "ok";
			vdd_cx-supply = <0x20>;
			vdd_mx-supply = <0x58>;
			vdd_mx-uV = <0x181 0x186a0>;
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			phandle = <0x334>;
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-dev-firmware-name = "spss1d";
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			qcom,spss-fuse1-addr = <0x7841c4>;
			qcom,spss-fuse1-bit = <0x1b>;
			qcom,spss-fuse2-addr = <0x7841c4>;
			qcom,spss-fuse2-bit = <0x1a>;
			qcom,spss-prod-firmware-name = "spss1p";
			qcom,spss-test-firmware-name = "spss1t";
			status = "ok";
		};

		qcom,ssc@5c00000 {
			clock-names = "xo";
			clocks = <0x25 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x1 0x0 0x1ee 0x1 0x80 0x0 0x0 0x80 0x2 0x0 0x80 0x1 0x0 0x80 0x3 0x0>;
			mbox-names = "slpi-pil";
			mboxes = <0x1f 0x0>;
			memory-region = <0x7f>;
			phandle = <0x354>;
			qcom,complete-ramdump;
			qcom,firmware-name = "slpi";
			qcom,keep-proxy-regs-on;
			qcom,pas-id = <0xc>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a8>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x81 0x0>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,sysmon-id = <0x3>;
			qcom,vdd_cx-uV-uA = <0x181 0x0>;
			qcom,vdd_mx-uV-uA = <0x181 0x0>;
			reg = <0x5c00000 0x4000>;
			status = "ok";
			vdd_cx-supply = <0x6c>;
			vdd_mx-supply = <0x7e>;
		};

		qcom,turing@8300000 {
			clock-names = "xo";
			clocks = <0x25 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x1 0x0 0x242 0x1 0x85 0x0 0x0 0x85 0x2 0x0 0x85 0x1 0x0 0x85 0x3 0x0 0x85 0x7 0x0>;
			mbox-names = "cdsp-pil";
			mboxes = <0x1f 0x0>;
			memory-region = <0x84>;
			qcom,complete-ramdump;
			qcom,firmware-name = "cdsp";
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x0 0x0 0x9a 0x2756 0x0 0x1>;
			qcom,pas-id = <0x12>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x259>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x86 0x0>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,sysmon-id = <0x7>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x20>;
		};

		qcom,venus@aae0000 {
			clock-names = "xo", "core", "ahb";
			clocks = <0x70 0x5 0x70 0x4 0x70 0x0>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x88>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,complete-ramdump;
			qcom,core-freq = <0xbebc200>;
			qcom,firmware-name = "venus";
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "xo", "core", "ahb";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0x87>;
		};

		qcom,vfe-lite0@acc4000 {
			camss-supply = <0x32>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_clk_src", "ife_clk";
			clock-rates = <0x1312d000 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x23c34600 0x0>;
			clocks = <0x33 0x32 0x33 0x31>;
			compatible = "qcom,vfe-lite175";
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d5 0x0>;
			phandle = <0x65>;
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vfe-lite1@accb000 {
			camss-supply = <0x32>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_clk_src", "ife_clk";
			clock-rates = <0x1312d000 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x23c34600 0x0>;
			clocks = <0x33 0x37 0x33 0x36>;
			compatible = "qcom,vfe-lite175";
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x168 0x0>;
			phandle = <0x66>;
			reg = <0xaccb000 0x4000>;
			reg-cam-base = <0xcb000>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vfe0@acaf000 {
			camss-supply = <0x32>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x21426780 0x0 0x0 0x25f7d940 0x0 0x0 0x2d4cae00 0x0 0x0>;
			clock-rates-option = <0x2d4cae00>;
			clocks = <0x33 0x25 0x33 0x24 0x33 0x23>;
			clocks-option = <0x33 0x29>;
			compatible = "qcom,vfe175";
			ife0-supply = <0x3e>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x0>;
			phandle = <0x60>;
			reg = <0xacaf000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xaf000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vfe1@acb6000 {
			camss-supply = <0x32>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x21426780 0x0 0x0 0x25f7d940 0x0 0x0 0x2d4cae00 0x0 0x0>;
			clock-rates-option = <0x2d4cae00>;
			clocks = <0x33 0x2c 0x33 0x2b 0x33 0x2a>;
			clocks-option = <0x33 0x30>;
			compatible = "qcom,vfe175";
			ife1-supply = <0x3f>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x0>;
			phandle = <0x62>;
			reg = <0xacb6000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xb6000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vidc@aa00000 {
			cache-slice-names = "vidsc0", "vidsc1";
			cache-slices = <0x29 0x2 0x29 0x3>;
			clock-names = "gcc_video_axic", "gcc_video_axi0", "gcc_video_axi1", "core_clk", "vcodec_clk", "cvp_clk";
			clocks = <0x1b 0xc3 0x1b 0xc1 0x1b 0xc2 0x70 0x4 0x70 0x2 0x70 0x3>;
			compatible = "qcom,msm-vidc", "qcom,sm8150-vidc";
			cvp-supply = <0x2fb>;
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0x87>;
			phandle = <0x5e6>;
			qcom,allowed-clock-rates = <0xd693a40 0x11e1a300 0x15c17540 0x19bfcc00 0x1c9c3800>;
			qcom,clock-configs = <0x0 0x0 0x0 0x1 0x1 0x1>;
			qcom,proxy-clock-names = "gcc_video_axic", "gcc_video_axi0", "gcc_video_axi1", "core_clk", "vcodec_clk", "cvp_clk";
			reg = <0xaa00000 0x200000>;
			reset-names = "video_axi_reset", "video_core_reset", "video_axi0_reset", "video_axi1_reset";
			resets = <0x1b 0x1d 0x70 0x0 0x1b 0x1e 0x1b 0x1f>;
			status = "ok";
			vcodec-supply = <0x2fa>;

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x200>;
			};

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x1>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x254>;
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x26 0x1300 0x60>;
				label = "venus_ns";
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			qcom,msm-vidc,mem_cdsp {
				compatible = "qcom,msm-vidc,mem-cdsp";
				memory-region = <0x2fc>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x26 0x1301 0x4>;
				label = "venus_sec_bitstream";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x26 0x1304 0x60>;
				label = "venus_sec_non_pixel";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x26 0x1303 0x20>;
				label = "venus_sec_pixel";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-master = <0x81>;
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
				qcom,bus-slave = <0x200>;
			};

			venus_bus_llcc {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-llcc";
				qcom,bus-governor = "msm-vidc-llcc";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
				qcom,bus-slave = <0x302>;
			};
		};

		qcom,videocc@ab00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0xc0>;
			compatible = "qcom,videocc-sm8150", "syscon";
			phandle = <0x70>;
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x1c>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x0 0x0 0x0 0x1 0x0>;
			phandle = <0x355>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2490>;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x18100 0x18100 0x18100 0x18100>;
			qcom,wakeup-enable;
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
		};

		qcom,wil6210 {
			clock-names = "rf_clk3_clk";
			clocks = <0x25 0xa>;
			compatible = "qcom,wil6210";
			phandle = <0x375>;
			pinctrl-0 = <0xf1>;
			pinctrl-names = "default";
			qcom,keep-radio-on-during-sleep;
			qcom,msm-bus,name = "wil6210";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x927c0 0xc3500>;
			qcom,pcie-parent = <0xf0>;
			qcom,smmu-coherent;
			qcom,smmu-fast-map;
			qcom,smmu-mapping = <0x20000000 0xe0000000>;
			qcom,smmu-s1-en;
			qcom,smmu-support;
			qcom,use-ext-clocks;
			qcom,use-ext-supply;
			qcom,wigig-en = <0x38 0x83 0x0>;
			status = "disabled";
			vddio-supply = <0xf2>;
		};

		qcom_clk_led {
			assigned-clock-rates = <0x13880>;
			assigned-clocks = <0x1b 0x20>;
			clock-names = "core";
			clocks = <0x1b 0x20>;
			compatible = "qcom,clk-led-pwm";
			phandle = <0x34f>;
			pinctrl-0 = <0x75>;
			pinctrl-1 = <0x76>;
			pinctrl-names = "active", "sleep";
			qcom,label = "led_clk_gp2";
			qcom,max_duty = <0x35>;
			status = "disabled";
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			interrupts = <0x0 0x110 0x0>;
			iommus = <0x26 0x504 0x11 0x26 0x514 0x11>;
			phandle = <0x367>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0xc6>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0xc7>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			modem0 {
				qcom,instance-id = <0x0>;

				modem0_current {
					#cooling-cells = <0x2>;
					phandle = <0xe0>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem0_pa {
					#cooling-cells = <0x2>;
					phandle = <0xde>;
					qcom,qmi-dev-name = "pa";
				};

				modem0_proc {
					#cooling-cells = <0x2>;
					phandle = <0xdf>;
					qcom,qmi-dev-name = "modem";
				};

				modem0_skin {
					#cooling-cells = <0x2>;
					phandle = <0xe1>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem0_vdd {
					#cooling-cells = <0x2>;
					phandle = <0xc5>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			slpi {
				qcom,instance-id = <0x53>;

				slpi_vdd {
					#cooling-cells = <0x2>;
					phandle = <0xc8>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};
		};

		qrng@793000 {
			clock-names = "iface_clk";
			clocks = <0x1b 0x48>;
			compatible = "qcom,msm-rng";
			phandle = <0x364>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x493e0>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			reg = <0x793000 0x1000>;
		};

		qseecom@87900000 {
			compatible = "qcom,qseecom";
			memory-region = <0xbc>;
			phandle = <0x362>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
			reg = <0x87900000 0x3e00000>;
			reg-names = "secapp-region";
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-regulator";
			phandle = <0x4c7>;
			reg = <0x88e7000 0x60>;
			regulator-enable-ramp-delay = <0x5>;
			regulator-name = "refgen";
		};

		regulator-pm8150-s4 {
			compatible = "qcom,stub-regulator";
			phandle = <0x4a9>;
			qcom,hpm-min-load = <0x186a0>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "pm8150_s4";
		};

		replicator@6046000 {
			arm,primecell-periphid = <0x3b909>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-qdss";
			phandle = <0x4fe>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c6>;
						remote-endpoint = <0x1b1>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1b5>;
						remote-endpoint = <0x1b2>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c7>;
						remote-endpoint = <0x1b3>;
						slave-mode;
					};
				};
			};
		};

		replicator@604A000 {
			arm,primecell-periphid = <0x3b909>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-qdss1";
			phandle = <0x4ff>;
			reg = <0x604a000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1be>;
						remote-endpoint = <0x1b4>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1b2>;
						remote-endpoint = <0x1b5>;
						slave-mode;
					};
				};
			};
		};

		replicator@6b0a000 {
			arm,primecell-periphid = <0x3b909>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-swao";
			phandle = <0x500>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x1>;

					endpoint {
						phandle = <0x227>;
						remote-endpoint = <0x1b6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d5>;
						remote-endpoint = <0x1b7>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ba>;
						remote-endpoint = <0x1b8>;
						slave-mode;
					};
				};
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		rpmh-regulator-bobc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0xf4240 0x1e8480>;
			qcom,regulator-type = "pmic5-bob";
			qcom,resource-name = "bobc1";
			qcom,send-defaults;
			qcom,supported-modes = <0x0 0x2 0x4>;

			regulator-pm8150l-bob {
				phandle = <0x4c1>;
				qcom,init-mode = <0x0>;
				qcom,init-voltage = <0x328980>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x3d0900>;
				regulator-min-microvolt = <0x2de600>;
				regulator-name = "pm8150l_bob";
			};

			regulator-pm8150l-bob-ao {
				phandle = <0x4c2>;
				qcom,init-mode = <0x3>;
				qcom,init-voltage = <0x2de600>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x3d0900>;
				regulator-min-microvolt = <0x2de600>;
				regulator-name = "pm8150l_bob_ao";
			};
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x0>;
			pm8150l_s6_level-parent-supply = <0x58>;
			pm8150l_s6_level_ao-parent-supply = <0xfb>;
			proxy-supply = <0xf8>;
			qcom,resource-name = "cx.lvl";

			regulator-cdev {
				#cooling-cells = <0x2>;
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1f 0x0>;
				phandle = <0xc1>;
				qcom,reg-resource-name = "cx";
			};

			regulator-pm8150l-s6-level {
				phandle = <0x20>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150l_s6_level";
			};

			regulator-pm8150l-s6-level-ao {
				phandle = <0x57>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150l_s6_level_ao";
			};

			regulator-pm8150l-s6-mmcx-sup-level {
				phandle = <0xf8>;
				qcom,init-voltage-level = <0x31>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-voltage = <0x181 0x10000>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x31>;
				regulator-name = "pm8150l_s6_mmcx_sup_level";
			};
		};

		rpmh-regulator-ebilvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "ebi.lvl";

			regulator-cdev {
				#cooling-cells = <0x2>;
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1f 0x0>;
				phandle = <0xc3>;
				qcom,reg-resource-name = "ebi";
			};

			regulator-pm8150-s3-level {
				phandle = <0x4ab>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150_s3_level";
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "gfx.lvl";

			regulator-pm8150l-s2-level {
				phandle = <0x23>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150l_s2_level";
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "lcx.lvl";

			regulator-pm8150-l8-level {
				phandle = <0x6c>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150_l8_level";
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa1";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l1 {
				phandle = <0xeb>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xb7980>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xb7980>;
				regulator-min-microvolt = <0xb7980>;
				regulator-name = "pm8150_l1";
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa10";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l10 {
				phandle = <0x4b0>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x263540>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2d2a80>;
				regulator-min-microvolt = <0x263540>;
				regulator-name = "pm8150_l10";
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa11";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l11 {
				phandle = <0x4b1>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xc3500>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xc3500>;
				regulator-min-microvolt = <0xc3500>;
				regulator-name = "pm8150_l11";
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa12";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l12 {
				phandle = <0x300>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8150_l12";
			};

			regulator-pm8150-l12-ao {
				phandle = <0x6f>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8150_l12_ao";
			};

			regulator-pm8150-l12-so {
				qcom,init-enable = <0x0>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x2>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8150_l12_so";
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa13";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l13 {
				phandle = <0x4b2>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2dc6c0>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-name = "pm8150_l13";
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			proxy-supply = <0xf7>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa14";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l14 {
				phandle = <0xf7>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,proxy-consumer-current = <0x1c138>;
				qcom,proxy-consumer-enable;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1cafc0>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8150_l14";
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa15";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l15 {
				phandle = <0x4b3>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1a0040>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1a0040>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-name = "pm8150_l15";
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa16";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l16 {
				phandle = <0x4b4>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x294280>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2d2a80>;
				regulator-min-microvolt = <0x294280>;
				regulator-name = "pm8150_l16";
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa17";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l17 {
				phandle = <0x4b5>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2b9440>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2de600>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-name = "pm8150_l17";
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x7530>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa18";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l18 {
				phandle = <0x4b6>;
				qcom,init-voltage = <0xd6d80>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xdea80>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-name = "pm8150_l18";
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa2";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l2 {
				phandle = <0x301>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2ee000>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2ee000>;
				regulator-min-microvolt = <0x2ee000>;
				regulator-name = "pm8150_l2";
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa3";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l3 {
				phandle = <0x4ad>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x75300>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xe38a0>;
				regulator-min-microvolt = <0x75300>;
				regulator-name = "pm8150_l3";
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			proxy-supply = <0x2b>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa5";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l5 {
				phandle = <0x2b>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xd6d80>;
				qcom,proxy-consumer-current = <0x5cf8>;
				qcom,proxy-consumer-enable;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xd6d80>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-name = "pm8150_l5";
			};

			regulator-pm8150-l5-ao {
				phandle = <0x6e>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xd6d80>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0xd6d80>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-name = "pm8150_l5_ao";
			};

			regulator-pm8150-l5-so {
				qcom,init-enable = <0x0>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xd6d80>;
				qcom,set = <0x2>;
				regulator-max-microvolt = <0xd6d80>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-name = "pm8150_l5_so";
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa6";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l6 {
				phandle = <0x4ae>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x124f80>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x124f80>;
				regulator-min-microvolt = <0x124f80>;
				regulator-name = "pm8150_l6";
			};
		};

		rpmh-regulator-ldoa7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa7";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l7 {
				phandle = <0xec>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8150_l7";
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x7530>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa9";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150-l9 {
				phandle = <0x4af>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x124f80>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x124f80>;
				regulator-min-microvolt = <0x124f80>;
				regulator-name = "pm8150_l9";
			};
		};

		rpmh-regulator-ldoc1 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "ldoc1";

			regulator-pm8150l-l1 {
				phandle = <0x4b9>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8150l_l1";
			};
		};

		rpmh-regulator-ldoc10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc10";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150l-l10 {
				phandle = <0x4c0>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x328980>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-name = "pm8150l_l10";
			};
		};

		rpmh-regulator-ldoc11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc11";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150l-l11 {
				phandle = <0xee>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x328980>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-name = "pm8150l_l11";
			};
		};

		rpmh-regulator-ldoc2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc2";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150l-l2 {
				phandle = <0xed>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x13e5c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x13e5c0>;
				regulator-min-microvolt = <0x13e5c0>;
				regulator-name = "pm8150l_l2";
			};
		};

		rpmh-regulator-ldoc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			proxy-supply = <0x2a>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc3";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150l-l3 {
				phandle = <0x2a>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x124f80>;
				qcom,proxy-consumer-current = <0xca58>;
				qcom,proxy-consumer-enable;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x124f80>;
				regulator-min-microvolt = <0x124f80>;
				regulator-name = "pm8150l_l3";
			};
		};

		rpmh-regulator-ldoc4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc4";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150l-l4 {
				phandle = <0x4ba>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1a0040>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2cad80>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-name = "pm8150l_l4";
			};
		};

		rpmh-regulator-ldoc5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc5";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150l-l5 {
				phandle = <0x4bb>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1a0040>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2cad80>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-name = "pm8150l_l5";
			};
		};

		rpmh-regulator-ldoc6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc6";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150l-l6 {
				phandle = <0x4bc>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2d2a80>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8150l_l6";
			};
		};

		rpmh-regulator-ldoc7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc7";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150l-l7 {
				phandle = <0x4bd>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2b9440>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2f5d00>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-name = "pm8150l_l7";
			};
		};

		rpmh-regulator-ldoc8 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "ldoc8";

			regulator-pm8150l-l8 {
				phandle = <0x4be>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8150l_l8";
			};
		};

		rpmh-regulator-ldoc9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc9";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm8150l-l9 {
				phandle = <0x4bf>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x294280>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2d2a80>;
				regulator-min-microvolt = <0x294280>;
				regulator-name = "pm8150l_l9";
			};
		};

		rpmh-regulator-ldof2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "ldof2";

			regulator-pm8009-l2 {
				phandle = <0x4c4>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x124f80>;
				regulator-min-microvolt = <0x124f80>;
				regulator-name = "pm8009_l2";
			};
		};

		rpmh-regulator-ldof5 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "ldof5";

			regulator-pm8009-l5 {
				phandle = <0x4c5>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-min-microvolt = <0x2ab980>;
				regulator-name = "pm8009_l5";
			};
		};

		rpmh-regulator-ldof6 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "ldof6";

			regulator-pm8009-l6 {
				phandle = <0x4c6>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2b9440>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-name = "pm8009_l6";
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "lmx.lvl";

			regulator-pm8150-l4-level {
				phandle = <0x7e>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150_l4_level";
			};
		};

		rpmh-regulator-mmcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x0>;
			pm8150l_s5_level-parent-supply = <0xf9>;
			proxy-supply = <0x1c>;
			qcom,resource-name = "mmcx.lvl";

			mm-cx-cdev-lvl {
				#cooling-cells = <0x2>;
				compatible = "qcom,regulator-cooling-device";
				phandle = <0xc4>;
				regulator-cdev-supply = <0xfa>;
				regulator-levels = <0x101 0x1>;
			};

			regulator-pm8150l-s5-level {
				phandle = <0x1c>;
				qcom,init-voltage-level = <0x41>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-voltage = <0x181 0x10000>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x41>;
				regulator-name = "pm8150l_s5_level";
			};

			regulator-pm8150l-s5-level-ao {
				phandle = <0xfa>;
				qcom,init-voltage-level = <0x41>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x41>;
				regulator-name = "pm8150l_s5_level_ao";
			};

			regulator-pm8150l-s5-level-so {
				qcom,init-voltage-level = <0x41>;
				qcom,set = <0x2>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x41>;
				regulator-name = "pm8150l_s5_level_so";
			};
		};

		rpmh-regulator-msslvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "mss.lvl";

			regulator-pm8150-s1-level {
				phandle = <0x77>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150_s1_level";
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x56 0x0>;
			pm8150l_s4_mmcx_sup_level-parent-supply = <0xf8>;
			qcom,resource-name = "mx.lvl";

			mx-cdev-lvl {
				#cooling-cells = <0x2>;
				compatible = "qcom,regulator-cooling-device";
				phandle = <0xc2>;
				regulator-cdev-supply = <0x58>;
				regulator-levels = <0x101 0x1>;
			};

			regulator-pm8150l-s4-level {
				phandle = <0x58>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150l_s4_level";
			};

			regulator-pm8150l-s4-level-ao {
				phandle = <0xfb>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150l_s4_level_ao";
			};

			regulator-pm8150l-s4-mmcx-sup-level {
				phandle = <0xf9>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8150l_s4_mmcx_sup_level";
			};
		};

		rpmh-regulator-smpa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "smpa2";

			regulator-pm8150-s2 {
				phandle = <0x4aa>;
				qcom,init-voltage = <0x927c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x927c0>;
				regulator-min-microvolt = <0x927c0>;
				regulator-name = "pm8150_s2";
			};
		};

		rpmh-regulator-smpa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "smpa5";

			regulator-pm8150-s5 {
				phandle = <0xf2>;
				qcom,init-voltage = <0x1d0d80>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1f20c0>;
				regulator-min-microvolt = <0x1d0d80>;
				regulator-name = "pm8150_s5";
			};
		};

		rpmh-regulator-smpa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "smpa6";

			regulator-pm8150-s6 {
				phandle = <0x4ac>;
				qcom,init-voltage = <0xe09c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x113640>;
				regulator-min-microvolt = <0xe09c0>;
				regulator-name = "pm8150_s6";
			};
		};

		rpmh-regulator-smpc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "smpc1";

			regulator-pm8150l-s1 {
				phandle = <0x4b7>;
				qcom,init-voltage = <0x113640>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x113640>;
				regulator-min-microvolt = <0x113640>;
				regulator-name = "pm8150l_s1";
			};
		};

		rpmh-regulator-smpc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x56 0x0>;
			qcom,mode-threshold-currents = <0x0 0x30d40>;
			qcom,regulator-type = "pmic5-hfsmps";
			qcom,resource-name = "smpc8";
			qcom,supported-modes = <0x1 0x3>;

			regulator-pm8150l-s8 {
				phandle = <0x4b8>;
				qcom,init-mode = <0x1>;
				qcom,init-voltage = <0x14a140>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x14a140>;
				regulator-min-microvolt = <0x14a140>;
				regulator-name = "pm8150l_s8";
			};
		};

		rpmh-regulator-smpf2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x56 0x0>;
			qcom,resource-name = "smpf2";

			regulator-pm8009-s2 {
				phandle = <0x4c3>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2b9440>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-name = "pm8009_s2";
			};
		};

		sdhci@8804000 {
			clock-names = "iface_clk", "core_clk";
			clocks = <0x1b 0x7f 0x1b 0x80>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0xcc 0x0 0x0 0xde 0x0>;
			phandle = <0x35c>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,bus-width = <0x4>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0x640 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x1 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x1 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x1 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x1 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-irq-latency = <0x2c 0x2c>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2c 0x2c 0x2c 0x2c>;
			qcom,restore-after-cx-collapse;
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";
		};

		slim@171c0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0xa3 0x0 0x0 0xa4 0x0>;
			phandle = <0x36b>;
			qcom,apps-ch-pipes = <0x780000>;
			qcom,ea-pc = <0x2a0>;
			qcom,iommu-s1-bypass;
			reg = <0x171c0000 0x2c000 0x17184000 0x2c000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";

			msm_dai_slim {
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
			};

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x26 0x1b46 0x8 0x26 0x1b4d 0x2 0x26 0x1b50 0x1>;
				phandle = <0x36c>;
			};
		};

		slim@17240000 {
			cell-index = <0x3>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0x123 0x0 0x0 0x124 0x0>;
			phandle = <0x36d>;
			qcom,iommu-s1-bypass;
			reg = <0x17240000 0x2c000 0x17204000 0x20000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			status = "ok";

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x26 0x1b53 0x0>;
				phandle = <0x36e>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				phandle = <0x36f>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
			};
		};

		slpi_pinctrl@02B40000 {
			compatible = "qcom,slpi-pinctrl";
			phandle = <0x4a2>;
			qcom,num-pins = <0xe>;
			reg = <0x2b40000 0x20000>;
			status = "disabled";

			qupv3_se20_i2c_pins {
				phandle = <0x4a3>;

				qupv3_se20_i2c_active {
					phandle = <0x2ad>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "func1";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se20_i2c_sleep {
					phandle = <0x2ae>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se21_i2c_pins {
				phandle = <0x4a4>;

				qupv3_se21_i2c_active {
					phandle = <0x2b0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio2", "gpio3";
					};

					mux {
						function = "func1";
						pins = "gpio2", "gpio3";
					};
				};

				qupv3_se21_i2c_sleep {
					phandle = <0x2b1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio2", "gpio3";
					};
				};
			};

			qupv3_se21_spi_pins {
				phandle = <0x4a7>;

				qupv3_se21_spi_active {
					phandle = <0x2b6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
					};

					mux {
						function = "func1";
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
					};
				};

				qupv3_se21_spi_sleep {
					phandle = <0x2b7>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
					};
				};
			};

			qupv3_se22_i2c_pins {
				phandle = <0x4a5>;

				qupv3_se22_i2c_active {
					phandle = <0x2b2>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "func1";
						pins = "gpio6", "gpio7";
					};
				};

				qupv3_se22_i2c_sleep {
					phandle = <0x2b3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};
			};

			qupv3_se22_spi_pins {
				phandle = <0x4a8>;

				qupv3_se22_spi_active {
					phandle = <0x2b8>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
					};

					mux {
						function = "func1";
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
					};
				};

				qupv3_se22_spi_sleep {
					phandle = <0x2b9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
					};
				};
			};

			qupv3_se23_i2c_pins {
				phandle = <0x4a6>;

				qupv3_se23_i2c_active {
					phandle = <0x2b4>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "func3";
						pins = "gpio8", "gpio9";
					};
				};

				qupv3_se23_i2c_sleep {
					phandle = <0x2b5>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9";
					};
				};
			};
		};

		smcinvoke@87900000 {
			compatible = "qcom,smcinvoke";
			phandle = <0x363>;
			reg = <0x87900000 0x3e00000>;
			reg-names = "secapp-region";
		};

		spi@2684000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2ac 0x9 0x2ac 0x5 0x2ac 0x6>;
			compatible = "qcom,spi-geni";
			interrupts = <0x0 0x1bb 0x0>;
			phandle = <0x5a4>;
			pinctrl-0 = <0x2b6>;
			pinctrl-1 = <0x2b7>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2af>;
			reg = <0x2684000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@2688000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2ac 0xb 0x2ac 0x5 0x2ac 0x6>;
			compatible = "qcom,spi-geni";
			interrupts = <0x0 0x1bc 0x0>;
			phandle = <0x5a5>;
			pinctrl-0 = <0x2b8>;
			pinctrl-1 = <0x2b9>;
			pinctrl-names = "default", "sleep";
			qcom,disable-dma;
			qcom,wrapper-core = <0x2af>;
			reg = <0x2688000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x51 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x0 0x1 0x40 0x0 0x24b 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x259 0x0>;
			phandle = <0x57a>;
			pinctrl-0 = <0x25e>;
			pinctrl-1 = <0x25f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x53 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x1 0x1 0x40 0x0 0x24b 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x25a 0x0>;
			phandle = <0x57b>;
			pinctrl-0 = <0x260>;
			pinctrl-1 = <0x261>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x55 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x2 0x1 0x40 0x0 0x24b 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x25b 0x0>;
			phandle = <0x57c>;
			pinctrl-0 = <0x262>;
			pinctrl-1 = <0x263>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x57 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x3 0x1 0x40 0x0 0x24b 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x25c 0x0>;
			phandle = <0x57d>;
			pinctrl-0 = <0x264>;
			pinctrl-1 = <0x265 0x266>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@890000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x59 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x4 0x1 0x40 0x0 0x24b 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x25d 0x0>;
			phandle = <0x57e>;
			pinctrl-0 = <0x267>;
			pinctrl-1 = <0x268>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5b 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x5 0x1 0x40 0x0 0x24b 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x25e 0x0>;
			phandle = <0x57f>;
			pinctrl-0 = <0x269>;
			pinctrl-1 = <0x26a>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@898000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5d 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x6 0x1 0x40 0x0 0x24b 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x25f 0x0>;
			phandle = <0x580>;
			pinctrl-0 = <0x26b>;
			pinctrl-1 = <0x26c>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x898000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@89c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5f 0x1b 0x79 0x1b 0x7a>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x24b 0x0 0x7 0x1 0x40 0x0 0x24b 0x1 0x7 0x1 0x40 0x0>;
			interrupts = <0x0 0x260 0x0>;
			phandle = <0x581>;
			pinctrl-0 = <0x26d>;
			pinctrl-1 = <0x26e>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x24e>;
			reg = <0x89c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x61 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x0 0x1 0x40 0x0 0x27b 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x161 0x0>;
			phandle = <0x58c>;
			pinctrl-0 = <0x289>;
			pinctrl-1 = <0x289>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x1 0x1 0x40 0x0 0x27b 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x162 0x0>;
			phandle = <0x58d>;
			pinctrl-0 = <0x28a>;
			pinctrl-1 = <0x28b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x65 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x2 0x1 0x40 0x0 0x27b 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x163 0x0>;
			phandle = <0x58e>;
			pinctrl-0 = <0x28c>;
			pinctrl-1 = <0x28d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x67 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x3 0x1 0x40 0x0 0x27b 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x164 0x0>;
			phandle = <0x58f>;
			pinctrl-0 = <0x28e>;
			pinctrl-1 = <0x28f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x4 0x1 0x40 0x0 0x27b 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x165 0x0>;
			phandle = <0x590>;
			pinctrl-0 = <0x290>;
			pinctrl-1 = <0x291>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6b 0x1b 0x7b 0x1b 0x7c>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x27b 0x0 0x5 0x1 0x40 0x0 0x27b 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x166 0x0>;
			phandle = <0x59b>;
			pinctrl-0 = <0x2a4>;
			pinctrl-1 = <0x2a5>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x272>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6d 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x0 0x1 0x40 0x0 0x286 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x175 0x0>;
			phandle = <0x59c>;
			pinctrl-0 = <0x2a6>;
			pinctrl-1 = <0x2a7>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6f 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x1 0x1 0x40 0x0 0x286 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x247 0x0>;
			phandle = <0x59d>;
			pinctrl-0 = <0x2a8>;
			pinctrl-1 = <0x2a9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x71 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x2 0x1 0x40 0x0 0x286 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x248 0x0>;
			phandle = <0x59e>;
			pinctrl-0 = <0x2aa>;
			pinctrl-1 = <0x2ab>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x3 0x1 0x40 0x0 0x286 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x249 0x0>;
			phandle = <0x591>;
			pinctrl-0 = <0x292>;
			pinctrl-1 = <0x293>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc8c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x75 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x4 0x1 0x40 0x0 0x286 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x24a 0x0>;
			phandle = <0x599>;
			pinctrl-0 = <0x2a0>;
			pinctrl-1 = <0x2a1>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc90000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x77 0x1b 0x7d 0x1b 0x7e>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x286 0x0 0x5 0x1 0x40 0x0 0x286 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x24b 0x0>;
			phandle = <0x59a>;
			pinctrl-0 = <0x2a2>;
			pinctrl-1 = <0x2a3>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x27a>;
			reg = <0xc94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spss_etm0 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-spss-etm0";
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0x1ff>;
					remote-endpoint = <0x203>;
				};
			};
		};

		ssc_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x8>;

			port {

				endpoint {
					phandle = <0x1bd>;
					remote-endpoint = <0x22a>;
				};
			};
		};

		ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk";
			clocks = <0x1b 0xb7 0x1b 0xba 0x25 0x0 0x1b 0xb6 0x1b 0xb9>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0x2a>;
			phandle = <0x2ff>;
			qcom,link-training-reset;
			qcom,qmp-phy-init-seq = <0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1024 0xde 0x0 0x1028 0x7 0x0 0x1030 0xde 0x0 0x1034 0x7 0x0 0x1050 0xa 0x0 0x1074 0x6 0x0 0x1078 0x6 0x0 0x107c 0x16 0x0 0x1080 0x16 0x0 0x1084 0x36 0x0 0x1088 0x36 0x0 0x1094 0x1a 0x0 0x10a4 0x4 0x0 0x10ac 0x14 0x0 0x10b0 0x34 0x0 0x10b4 0x34 0x0 0x10b8 0x82 0x0 0x10bc 0x82 0x0 0x10c4 0x82 0x0 0x10cc 0xab 0x0 0x10d0 0xea 0x0 0x10d4 0x2 0x0 0x10d8 0xab 0x0 0x10dc 0xea 0x0 0x10e0 0x2 0x0 0x1110 0x24 0x0 0x1118 0x24 0x0 0x111c 0x2 0x0 0x1158 0x1 0x0 0x116c 0x8 0x0 0x1184 0x5 0x0 0x11ac 0xca 0x0 0x11b0 0x1e 0x0 0x11b4 0xca 0x0 0x11b8 0x1e 0x0 0x11bc 0x11 0x0 0x110c 0x2 0x0 0x1060 0x20 0x0 0x1284 0x5 0x0 0x129c 0x12 0x0 0x1234 0xe4 0x0 0x1238 0xd0 0x0 0x1414 0x4 0x0 0x1430 0x2f 0x0 0x1434 0x7f 0x0 0x143c 0xff 0x0 0x1440 0xf 0x0 0x1444 0x99 0x0 0x144c 0x4 0x0 0x1450 0x8 0x0 0x1454 0x5 0x0 0x1458 0x5 0x0 0x14d4 0x54 0x0 0x14d8 0x8 0x0 0x14dc 0x1f 0x0 0x14ec 0xf 0x0 0x14f0 0x4a 0x0 0x14f4 0xa 0x0 0x14f8 0xc0 0x0 0x14fc 0x0 0x0 0x1510 0x77 0x0 0x1514 0x80 0x0 0x151c 0x4 0x0 0x1524 0xe 0x0 0x1570 0x3f 0x0 0x1574 0x7f 0x0 0x1578 0x7f 0x0 0x157c 0x3f 0x0 0x1580 0xa4 0x0 0x1584 0xdc 0x0 0x1588 0xdc 0x0 0x158c 0x5c 0x0 0x1590 0xb 0x0 0x1594 0xb3 0x0 0x15b4 0x4 0x0 0x15b8 0x30 0x0 0x1684 0x5 0x0 0x169c 0x12 0x0 0x1634 0xe4 0x0 0x1638 0xd0 0x0 0x1814 0x4 0x0 0x1830 0x2f 0x0 0x1834 0x7f 0x0 0x183c 0xff 0x0 0x1840 0xf 0x0 0x1844 0x99 0x0 0x184c 0x4 0x0 0x1850 0x8 0x0 0x1854 0x5 0x0 0x1858 0x5 0x0 0x18d4 0x54 0x0 0x18d8 0x8 0x0 0x18dc 0x1f 0x0 0x18ec 0xf 0x0 0x18f0 0x4a 0x0 0x18f4 0xa 0x0 0x18f8 0xc0 0x0 0x18fc 0x0 0x0 0x1910 0x77 0x0 0x1914 0x80 0x0 0x191c 0x4 0x0 0x1924 0xe 0x0 0x1970 0x3f 0x0 0x1974 0x7f 0x0 0x1978 0x7f 0x0 0x197c 0x3f 0x0 0x1980 0xa4 0x0 0x1984 0xdc 0x0 0x1988 0xdc 0x0 0x198c 0x5c 0x0 0x1990 0xb 0x0 0x1994 0xb3 0x0 0x19b4 0x4 0x0 0x19b8 0x30 0x0 0x1cc4 0xd0 0x0 0x1cc8 0x17 0x0 0x1ccc 0x20 0x0 0x1d88 0xaa 0x0 0x1dc0 0x88 0x0 0x1dc4 0x13 0x0 0x1ddc 0xd 0x0 0x1f18 0xf8 0x0 0x1f38 0x7 0x0 0x1dec 0x2 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x2a18 0x8 0x4 0x1c 0x0 0x10 0xc 0x1c8c 0x1c18 0x1c50 0x1c70>;
			qcom,vbus-valid-override;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x1b 0x12 0x1b 0x11>;
			vdd-supply = <0x2b>;
		};

		ssphy@88eb000 {
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk";
			clocks = <0x1b 0xbc 0x1b 0xbf 0x25 0x0 0x1b 0xbb 0x1b 0xbe>;
			compatible = "qcom,usb-ssphy-qmp-v2";
			core-supply = <0x2a>;
			phandle = <0x304>;
			qcom,qmp-phy-init-seq = <0x94 0x1a 0x0 0x1bc 0x11 0x0 0x158 0x1 0x0 0xbc 0x82 0x0 0xcc 0xab 0x0 0xd0 0xea 0x0 0xd4 0x2 0x0 0x1ac 0xca 0x0 0x1b0 0x1e 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x110 0x24 0x0 0xb0 0x34 0x0 0xac 0x14 0x0 0xa4 0x4 0x0 0x50 0xa 0x0 0x11c 0x2 0x0 0x118 0x24 0x0 0x16c 0x8 0x0 0xc4 0x82 0x0 0xd8 0xab 0x0 0xdc 0xea 0x0 0xe0 0x2 0x0 0xb8 0x82 0x0 0xb4 0x34 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b4 0xca 0x0 0x1b8 0x1e 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x30 0xde 0x0 0x34 0x7 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x10c 0x2 0x0 0x60 0x20 0x0 0x580 0x8a 0x0 0x57c 0x3f 0x0 0x578 0x3f 0x0 0x574 0xbf 0x0 0x570 0x3f 0x0 0x594 0xb3 0x0 0x590 0xb 0x0 0x58c 0x5c 0x0 0x588 0xdc 0x0 0x584 0xdc 0x0 0x444 0x99 0x0 0x44c 0x4 0x0 0x450 0x8 0x0 0x454 0x5 0x0 0x458 0x5 0x0 0x430 0x2f 0x0 0x43c 0xff 0x0 0x440 0xf 0x0 0x434 0x7f 0x0 0x4d4 0x54 0x0 0x4d8 0x8 0x0 0x4dc 0x1f 0x0 0x4ec 0xf 0x0 0x4f0 0x4a 0x0 0x4f4 0xa 0x0 0x5b4 0x4 0x0 0x510 0x77 0x0 0x514 0x80 0x0 0x51c 0x4 0x0 0x524 0xe 0x0 0x4fc 0x0 0x0 0x4f8 0xc0 0x0 0x5b8 0x30 0x0 0x414 0x4 0x0 0x29c 0x12 0x0 0x284 0x5 0x0 0x234 0xe4 0x0 0x238 0xd0 0x0 0x8c4 0xd0 0x0 0x8c8 0x17 0x0 0x8cc 0x20 0x0 0x990 0xe7 0x0 0x994 0x3 0x0 0x988 0xaa 0x0 0xe38 0x7 0x0 0xe18 0xf8 0x0 0x9c0 0x88 0x0 0x9c4 0x13 0x0 0x9dc 0xd 0x0 0x8dc 0x21 0x0 0x9d0 0x8 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x814 0xe08 0xe14 0x840 0x800 0x844>;
			qcom,vbus-valid-override;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88eb000 0x1000 0x88eb88c 0x4>;
			reg-names = "qmp_phy_base", "pcs_clamp_enable_reg";
			reset-names = "phy_reset", "phy_phy_reset";
			resets = <0x1b 0x13 0x1b 0x14>;
			status = "disabled";
			vdd-supply = <0x2b>;
		};

		ssusb@a600000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x2fd>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			clocks = <0x1b 0xac 0x1b 0xc 0x1b 0x5 0x1b 0xae 0x1b 0xb0 0x1b 0xbb>;
			compatible = "qcom,dwc-usb3-msm";
			dpdm-supply = <0x2fe>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts = <0x0 0x1e9 0x0 0x0 0x82 0x0 0x0 0x1e6 0x0 0x0 0x1e8 0x0>;
			iommus = <0x26 0x140 0x0>;
			phandle = <0x5e7>;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x1b 0x1a>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupts = <0x0 0x85 0x0>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed-plus";
				reg = <0xa600000 0xcd00>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,ssp-u3-u0-quirk;
				snps,usb3-u1u2-disable;
				tx-fifo-resize;
				usb-core-id = <0x0>;
				usb-phy = <0x2fe 0x2ff>;
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0x84 0x0>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0xa704000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		ssusb@a800000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x302>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			clocks = <0x1b 0xb1 0x1b 0xd 0x1b 0x6 0x1b 0xb3 0x1b 0xb5 0x1b 0xbb>;
			compatible = "qcom,dwc-usb3-msm";
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts = <0x0 0x1eb 0x0 0x0 0x87 0x0 0x0 0x1e7 0x0 0x0 0x1ea 0x0>;
			iommus = <0x26 0x160 0x0>;
			phandle = <0x5e9>;
			qcom,charging-disabled;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,msm-bus,name = "usb1";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x65 0x200 0x0 0x0 0x65 0x2a4 0x0 0x0 0x1 0x2ef 0x0 0x0 0x65 0x200 0xf4240 0x2625a0 0x65 0x2a4 0x0 0x960 0x1 0x2ef 0x0 0x9c40 0x65 0x200 0x3a980 0xaae60 0x65 0x2a4 0x0 0x960 0x1 0x2ef 0x0 0x9c40>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x1b 0x1b>;
			status = "disabled";

			dwc3@a800000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupts = <0x0 0x8a 0x0>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed-plus";
				reg = <0xa800000 0xcd00>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,ssp-u3-u0-quirk;
				snps,usb3-u1u2-disable;
				tx-fifo-resize;
				usb-core-id = <0x1>;
				usb-phy = <0x303 0x304>;
			};
		};

		stm@6002000 {
			arm,primecell-periphid = <0x3b962>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x509>;
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x4>;
			reg-names = "stm-base", "stm-stimulus-base", "stm-debug-status";

			port {

				endpoint {
					phandle = <0x1d1>;
					remote-endpoint = <0x1cd>;
				};
			};
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x4a>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1296 {
				opp-hz = <0x0 0x134f>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};
		};

		syscon@0x2c91008 {
			compatible = "syscon";
			phandle = <0x22>;
			reg = <0x2c91008 0x4>;
		};

		syscon@0x2c91508 {
			compatible = "syscon";
			phandle = <0x21>;
			reg = <0x2c91508 0x4>;
		};

		syscon@0x2c91540 {
			compatible = "syscon";
			phandle = <0x1e>;
			reg = <0x2c91540 0x4>;
		};

		syscon@17c0000c {
			compatible = "syscon";
			phandle = <0x1b0>;
			reg = <0x17c0000c 0x4>;
		};

		syscon@182a0018 {
			compatible = "syscon";
			phandle = <0x73>;
			reg = <0x182a0018 0x4>;
		};

		syscon@1880000 {
			compatible = "syscon";
			phandle = <0xb1>;
			reg = <0x1880000 0x10000>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			phandle = <0xa9>;
			reg = <0x1f40000 0x20000>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			phandle = <0x74>;
			reg = <0x90b0000 0x1000>;
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x56 0x0>;
		};

		tgu@6b0c000 {
			arm,primecell-periphid = <0x3b999>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-ipcb";
			phandle = <0x559>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x36a>;

			aoss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			aoss0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			apc-0-max-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						hysteresis = <0x0>;
						temperature = <0x1d4c0>;
						type = "passive";
					};
				};
			};

			apc-1-max-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						hysteresis = <0x0>;
						temperature = <0x1d4c0>;
						type = "passive";
					};
				};
			};

			camera-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xbf 0x5>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0xc6 0x0 0x0>;
						trip = <0xcb>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0xc7 0x0 0x0>;
						trip = <0xcb>;
					};

					cpu0_cdev {
						cooling-device = <0x13 0x1 0x1>;
						trip = <0xcb>;
					};

					cpu1_cdev {
						cooling-device = <0x17 0x5 0x5>;
						trip = <0xcb>;
					};

					cx_vdd_cdev {
						cooling-device = <0xc1 0x0 0x0>;
						trip = <0xcb>;
					};

					ebi_vdd_cdev {
						cooling-device = <0xc3 0x0 0x0>;
						trip = <0xcb>;
					};

					gpu_vdd_cdev {
						cooling-device = <0xc9 0xfffffffc 0xfffffffc>;
						trip = <0xcb>;
					};

					mmcx_vdd_cdev {
						cooling-device = <0xc4 0x0 0x0>;
						trip = <0xcb>;
					};

					modem_vdd_cdev {
						cooling-device = <0xc5 0x0 0x0>;
						trip = <0xcb>;
					};

					mx_vdd_cdev {
						cooling-device = <0xc2 0x0 0x0>;
						trip = <0xcb>;
					};

					slpi_vdd_cdev {
						cooling-device = <0xc8 0x0 0x0>;
						trip = <0xcb>;
					};
				};

				trips {

					camera-trip {
						hysteresis = <0x1388>;
						phandle = <0xcb>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cmpss-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x1>;
				wake-capable-sensor;

				cooling-maps {

					cpu00_cdev {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0xd1>;
					};
				};

				trips {

					cpu00-config {
						hysteresis = <0x2710>;
						phandle = <0xd1>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x2>;
				wake-capable-sensor;

				cooling-maps {

					cpu01_cdev {
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
						trip = <0xd2>;
					};
				};

				trips {

					cpu01-config {
						hysteresis = <0x2710>;
						phandle = <0xd2>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x3>;
				wake-capable-sensor;

				cooling-maps {

					cpu02_cdev {
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
						trip = <0xd3>;
					};
				};

				trips {

					cpu02-config {
						hysteresis = <0x2710>;
						phandle = <0xd3>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x4>;
				wake-capable-sensor;

				cooling-maps {

					cpu03_cdev {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0xd4>;
					};
				};

				trips {

					cpu03-config {
						hysteresis = <0x2710>;
						phandle = <0xd4>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x7>;
				wake-capable-sensor;

				cooling-maps {

					cpu10_cdev {
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
						trip = <0xd5>;
					};
				};

				trips {

					cpu10-config {
						hysteresis = <0x2710>;
						phandle = <0xd5>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x8>;
				wake-capable-sensor;

				cooling-maps {

					cpu11_cdev {
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
						trip = <0xd6>;
					};
				};

				trips {

					cpu11-config {
						hysteresis = <0x2710>;
						phandle = <0xd6>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0x9>;
				wake-capable-sensor;

				cooling-maps {

					cpu12_cdev {
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
						trip = <0xd7>;
					};
				};

				trips {

					cpu12-config {
						hysteresis = <0x2710>;
						phandle = <0xd7>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0xa>;
				wake-capable-sensor;

				cooling-maps {

					cpu13_cdev {
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
						trip = <0xd8>;
					};
				};

				trips {

					cpu13-config {
						hysteresis = <0x2710>;
						phandle = <0xd8>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-4-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0xb>;
				wake-capable-sensor;

				cooling-maps {

					cpu14_cdev {
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
						trip = <0xd9>;
					};
				};

				trips {

					cpu14-config {
						hysteresis = <0x2710>;
						phandle = <0xd9>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0xb>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-5-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0xc>;
				wake-capable-sensor;

				cooling-maps {

					cpu15_cdev {
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
						trip = <0xda>;
					};
				};

				trips {

					cpu15-config {
						hysteresis = <0x2710>;
						phandle = <0xda>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0xc>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-6-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0xd>;
				wake-capable-sensor;

				cooling-maps {

					cpu16_cdev {
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
						trip = <0xdb>;
					};
				};

				trips {

					cpu16-config {
						hysteresis = <0x2710>;
						phandle = <0xdb>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0xd>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-7-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xbe 0xe>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0xc6 0x0 0x0>;
						trip = <0xc0>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0xc7 0x0 0x0>;
						trip = <0xc0>;
					};

					cpu0_cdev {
						cooling-device = <0x13 0x1 0x1>;
						trip = <0xc0>;
					};

					cpu1_cdev {
						cooling-device = <0x17 0x5 0x5>;
						trip = <0xc0>;
					};

					cx_vdd_cdev {
						cooling-device = <0xc1 0x0 0x0>;
						trip = <0xc0>;
					};

					ebi_vdd_cdev {
						cooling-device = <0xc3 0x0 0x0>;
						trip = <0xc0>;
					};

					gpu_vdd_cdev {
						cooling-device = <0xc9 0xfffffffc 0xfffffffc>;
						trip = <0xc0>;
					};

					mmcx_vdd_cdev {
						cooling-device = <0xc4 0x0 0x0>;
						trip = <0xc0>;
					};

					modem_vdd_cdev {
						cooling-device = <0xc5 0x0 0x0>;
						trip = <0xc0>;
					};

					mx_vdd_cdev {
						cooling-device = <0xc2 0x0 0x0>;
						trip = <0xc0>;
					};

					slpi_vdd_cdev {
						cooling-device = <0xc8 0x0 0x0>;
						trip = <0xc0>;
					};
				};

				trips {

					cpu17-trip {
						hysteresis = <0x1388>;
						phandle = <0xc0>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-7-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbe 0xe>;
				wake-capable-sensor;

				cooling-maps {

					cpu17_cdev {
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
						trip = <0xdc>;
					};
				};

				trips {

					cpu17-config {
						hysteresis = <0x2710>;
						phandle = <0xdc>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0xe>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			gpuss-0-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xbe 0xf>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0xc6 0x0 0x0>;
						trip = <0xca>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0xc7 0x0 0x0>;
						trip = <0xca>;
					};

					cpu0_cdev {
						cooling-device = <0x13 0x1 0x1>;
						trip = <0xca>;
					};

					cpu1_cdev {
						cooling-device = <0x17 0x5 0x5>;
						trip = <0xca>;
					};

					cx_vdd_cdev {
						cooling-device = <0xc1 0x0 0x0>;
						trip = <0xca>;
					};

					ebi_vdd_cdev {
						cooling-device = <0xc3 0x0 0x0>;
						trip = <0xca>;
					};

					gpu_vdd_cdev {
						cooling-device = <0xc9 0xfffffffc 0xfffffffc>;
						trip = <0xca>;
					};

					mmcx_vdd_cdev {
						cooling-device = <0xc4 0x0 0x0>;
						trip = <0xca>;
					};

					modem_vdd_cdev {
						cooling-device = <0xc5 0x0 0x0>;
						trip = <0xca>;
					};

					mx_vdd_cdev {
						cooling-device = <0xc2 0x0 0x0>;
						trip = <0xca>;
					};

					slpi_vdd_cdev {
						cooling-device = <0xc8 0x0 0x0>;
						trip = <0xca>;
					};
				};

				trips {

					gpuss0-trip {
						hysteresis = <0x1388>;
						phandle = <0xca>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbe 0xf>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0xb>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			gpuss-max-step {
				polling-delay = <0x64>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				cooling-maps {

					gpu_cdev {
						cooling-device = <0xc9 0xffffffff 0xffffffff>;
						trip = <0xcd>;
					};
				};

				trips {

					gpu-trip0 {
						hysteresis = <0x0>;
						phandle = <0xcd>;
						temperature = <0x14c08>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-00 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5>;
				wake-capable-sensor;

				trips {

					active-config {
						hysteresis = <0x61a8>;
						temperature = <0x14c08>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-01 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xd>;
				wake-capable-sensor;

				trips {

					active-config {
						hysteresis = <0x61a8>;
						temperature = <0x14c08>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdm-scl-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xbf 0xa>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0xc6 0x0 0x0>;
						trip = <0xcc>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0xc7 0x0 0x0>;
						trip = <0xcc>;
					};

					cpu0_cdev {
						cooling-device = <0x13 0x1 0x1>;
						trip = <0xcc>;
					};

					cpu1_cdev {
						cooling-device = <0x17 0x5 0x5>;
						trip = <0xcc>;
					};

					cx_vdd_cdev {
						cooling-device = <0xc1 0x0 0x0>;
						trip = <0xcc>;
					};

					ebi_vdd_cdev {
						cooling-device = <0xc3 0x0 0x0>;
						trip = <0xcc>;
					};

					gpu_vdd_cdev {
						cooling-device = <0xc9 0xfffffffc 0xfffffffc>;
						trip = <0xcc>;
					};

					mmcx_vdd_cdev {
						cooling-device = <0xc4 0x0 0x0>;
						trip = <0xcc>;
					};

					modem_vdd_cdev {
						cooling-device = <0xc5 0x0 0x0>;
						trip = <0xcc>;
					};

					mx_vdd_cdev {
						cooling-device = <0xc2 0x0 0x0>;
						trip = <0xcc>;
					};

					slpi_vdd_cdev {
						cooling-device = <0xc8 0x0 0x0>;
						trip = <0xcc>;
					};
				};

				trips {

					mdms-trip {
						hysteresis = <0x1388>;
						phandle = <0xcc>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-scl-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdm-vec-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			npu-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbf 0x8>;
				wake-capable-sensor;

				cooling-maps {

					npu_cdev {
						cooling-device = <0xd0 0xffffffff 0xffffffff>;
						trip = <0xcf>;
					};
				};

				trips {

					npu-trip0 {
						hysteresis = <0x0>;
						phandle = <0xcf>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pop-mem-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbf 0x3>;
				wake-capable-sensor;

				cooling-maps {

					pop_cdev4 {
						cooling-device = <0x17 0xffffffff 0xfffffffd>;
						trip = <0xce>;
					};

					pop_cdev5 {
						cooling-device = <0x18 0xffffffff 0xfffffffd>;
						trip = <0xce>;
					};

					pop_cdev6 {
						cooling-device = <0x19 0xffffffff 0xfffffffd>;
						trip = <0xce>;
					};

					pop_cdev7 {
						cooling-device = <0x1a 0xffffffff 0xfffffffd>;
						trip = <0xce>;
					};
				};

				trips {

					pop-trip {
						hysteresis = <0x0>;
						phandle = <0xce>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			pop-mem-test {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbf 0x3>;
				wake-capable-sensor;

				cooling-maps {

					pop_test_cdev0 {
						cooling-device = <0xde 0xffffffff 0xffffffff>;
						trip = <0xdd>;
					};

					pop_test_cdev1 {
						cooling-device = <0xdf 0xffffffff 0xffffffff>;
						trip = <0xdd>;
					};

					pop_test_cdev2 {
						cooling-device = <0xe0 0xffffffff 0xffffffff>;
						trip = <0xdd>;
					};

					pop_test_cdev3 {
						cooling-device = <0xe1 0xffffffff 0xffffffff>;
						trip = <0xdd>;
					};

					pop_test_cdev4 {
						cooling-device = <0x28 0xffffffff 0xffffffff>;
						trip = <0xdd>;
					};
				};

				trips {

					pop-test-trip {
						hysteresis = <0x0>;
						phandle = <0xdd>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			q6-hvx-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbf 0x4>;
				wake-capable-sensor;

				cooling-maps {

					hvx_cdev_lvl0 {
						cooling-device = <0xe3 0xffffffff 0x6>;
						trip = <0xe2>;
					};

					hvx_cdev_lvl1 {
						cooling-device = <0xe3 0x6 0x6>;
						trip = <0xe4>;
					};
				};

				trips {

					q6-hvx-step0 {
						hysteresis = <0x0>;
						phandle = <0xe2>;
						temperature = <0x17318>;
						type = "passive";
					};

					q6-hvx-step1 {
						hysteresis = <0x1388>;
						phandle = <0xe4>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbf 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
		};

		timer@0x17c20000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0x17c20000 0x1000>;

			frame@0x17c21000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17c26000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		tmc@6047000 {
			arm,default-sink;
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x1b9>;
			coresight-ctis = <0x1c5 0x1c5>;
			coresight-name = "coresight-tmc-etf";
			phandle = <0x507>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b3>;
						remote-endpoint = <0x1c7>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c9>;
						remote-endpoint = <0x1c8>;
						slave-mode;
					};
				};
			};
		};

		tmc@6048000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x1b9>;
			coresight-ctis = <0x1c5 0x1c5>;
			coresight-name = "coresight-tmc-etr";
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10e 0x1>;
			iommus = <0x26 0x5e0 0x0 0x26 0x4a0 0x0>;
			phandle = <0x506>;
			qcom,smmu-s1-bypass;
			ranges;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			port {

				endpoint {
					phandle = <0x1b1>;
					remote-endpoint = <0x1c6>;
					slave-mode;
				};
			};
		};

		tmc@6b09000 {
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x1b9>;
			coresight-name = "coresight-tmc-etf-swao";
			phandle = <0x501>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b8>;
						remote-endpoint = <0x1ba>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1bc>;
						remote-endpoint = <0x1bb>;
						slave-mode;
					};
				};
			};
		};

		tpda@6004000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x510>;
			qcom,bc-elem-size = <0xa 0x20 0xd 0x20>;
			qcom,cmb-elem-size = <0x3 0x40 0x7 0x40 0xa 0x40 0xd 0x40>;
			qcom,dsb-elem-size = <0x0 0x20 0x2 0x20 0x3 0x20 0x5 0x20 0x6 0x20 0xa 0x20 0xb 0x20 0xd 0x20>;
			qcom,tc-elem-size = <0xd 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x222>;
						remote-endpoint = <0x1de>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20e>;
						remote-endpoint = <0x1df>;
						slave-mode;
					};
				};

				port@10 {
					reg = <0xe>;

					endpoint {
						phandle = <0x220>;
						remote-endpoint = <0x1e8>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x210>;
						remote-endpoint = <0x1e0>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1f1>;
						remote-endpoint = <0x1e1>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1ec>;
						remote-endpoint = <0x1e2>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x213>;
						remote-endpoint = <0x1e3>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x218>;
						remote-endpoint = <0x1e4>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x8>;

					endpoint {
						phandle = <0x21c>;
						remote-endpoint = <0x1e5>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0xa>;

					endpoint {
						phandle = <0x1fc>;
						remote-endpoint = <0x1e6>;
						slave-mode;
					};
				};

				port@9 {
					reg = <0xd>;

					endpoint {
						phandle = <0x21b>;
						remote-endpoint = <0x1e7>;
						slave-mode;
					};
				};
			};
		};

		tpda@6832000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-modem";
			phandle = <0x511>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x6832000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1da>;
						remote-endpoint = <0x1e9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1eb>;
						remote-endpoint = <0x1ea>;
						slave-mode;
					};
				};
			};
		};

		tpda@6882000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-spss";
			phandle = <0x51f>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x46>;
			reg = <0x6882000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1fe>;
						remote-endpoint = <0x200>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x202>;
						remote-endpoint = <0x201>;
						slave-mode;
					};
				};
			};
		};

		tpda@6ac1000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl-north";
			phandle = <0x518>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x61>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f9>;
						remote-endpoint = <0x1f3>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f2>;
						remote-endpoint = <0x1f4>;
						slave-mode;
					};
				};
			};
		};

		tpda@6b01000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-swao";
			phandle = <0x503>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,tpda-atid = <0x47>;
			reg = <0x6b01000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1bf>;
						remote-endpoint = <0x1c0>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c3>;
						remote-endpoint = <0x1c1>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1c4>;
						remote-endpoint = <0x1c2>;
						slave-mode;
					};
				};
			};
		};

		tpda@7832000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-olc";
			phandle = <0x532>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,tpda-atid = <0x45>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22d>;
						remote-endpoint = <0x21d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x21f>;
						remote-endpoint = <0x21e>;
						slave-mode;
					};
				};
			};
		};

		tpda@7862000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x522>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x230>;
						remote-endpoint = <0x205>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x207>;
						remote-endpoint = <0x206>;
						slave-mode;
					};
				};
			};
		};

		tpda@78c0000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-silver";
			phandle = <0x524>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x48>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22e>;
						remote-endpoint = <0x208>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20a>;
						remote-endpoint = <0x209>;
						slave-mode;
					};
				};
			};
		};

		tpda@78d0000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-gold";
			phandle = <0x526>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x49>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22f>;
						remote-endpoint = <0x20b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20d>;
						remote-endpoint = <0x20c>;
						slave-mode;
					};
				};
			};
		};

		tpdm@6830000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem";
			phandle = <0x512>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1ea>;
					remote-endpoint = <0x1eb>;
				};
			};
		};

		tpdm@6840000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x531>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1e5>;
					remote-endpoint = <0x21c>;
				};
			};
		};

		tpdm@6844000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x515>;
			qcom,msr-fix-req;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1ed>;
					remote-endpoint = <0x1f0>;
				};
			};
		};

		tpdm@684c000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x51d>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1e6>;
					remote-endpoint = <0x1fc>;
				};
			};
		};

		tpdm@6850000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x530>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1e7>;
					remote-endpoint = <0x21b>;
				};
			};
		};

		tpdm@6860000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0x52d>;
			qcom,msr-fix-req;
			reg = <0x6860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x214>;
					remote-endpoint = <0x217>;
				};
			};
		};

		tpdm@6880000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spss";
			phandle = <0x520>;
			reg = <0x6880000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x201>;
					remote-endpoint = <0x202>;
				};
			};
		};

		tpdm@6980000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk", "gcc_npu_trig_clk", "gcc_npu_at_clk", "npu_core_apb_clk", "npu_core_atb_clk", "npu_core_clk", "npu_core_clk_src", "npu_core_cti_clk";
			clocks = <0x44 0x0 0x1b 0x2f 0x1b 0x2a 0x71 0x8 0x71 0x9 0x71 0xa 0x71 0xb 0x71 0xc>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-npu";
			phandle = <0x534>;
			qcom,tpdm-clks = "gcc_npu_trig_clk", "gcc_npu_at_clk", "npu_core_apb_clk", "npu_core_atb_clk", "npu_core_clk", "npu_core_clk_src", "npu_core_cti_clk";
			qcom,tpdm-regs = "vdd", "vdd_cx";
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			vdd-supply = <0x6a>;
			vdd_cx-supply = <0x20>;

			port {

				endpoint {
					phandle = <0x1e8>;
					remote-endpoint = <0x220>;
				};
			};
		};

		tpdm@699c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			phandle = <0x51c>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0x1fa>;
					remote-endpoint = <0x1fb>;
				};
			};
		};

		tpdm@69c0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-south";
			phandle = <0x51a>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1f6>;
					remote-endpoint = <0x1f7>;
				};
			};
		};

		tpdm@69d0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x521>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x20f>;
					remote-endpoint = <0x204>;
				};
			};
		};

		tpdm@6A00000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr";
			phandle = <0x52f>;
			qcom,msr-fix-req;
			reg = <0x6a00000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x219>;
					remote-endpoint = <0x21a>;
				};
			};
		};

		tpdm@6ac0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-north";
			phandle = <0x517>;
			qcom,msr-fix-req;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1f4>;
					remote-endpoint = <0x1f2>;
				};
			};
		};

		tpdm@6b02000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-0";
			phandle = <0x504>;
			reg = <0x6b02000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1c1>;
					remote-endpoint = <0x1c3>;
				};
			};
		};

		tpdm@6b03000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-1";
			phandle = <0x505>;
			qcom,msr-fix-req;
			reg = <0x6b03000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1c2>;
					remote-endpoint = <0x1c4>;
				};
			};
		};

		tpdm@6c08000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mm";
			phandle = <0x52a>;
			qcom,msr-fix-req;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x211>;
					remote-endpoint = <0x212>;
				};
			};
		};

		tpdm@6c28000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-center";
			phandle = <0x516>;
			qcom,msr-fix-req;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1e1>;
					remote-endpoint = <0x1f1>;
				};
			};
		};

		tpdm@7830000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-olc";
			phandle = <0x533>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x21e>;
					remote-endpoint = <0x21f>;
				};
			};
		};

		tpdm@7860000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x523>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x206>;
					remote-endpoint = <0x207>;
				};
			};
		};

		tpdm@78a0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x525>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x209>;
					remote-endpoint = <0x20a>;
				};
			};
		};

		tpdm@78b0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x44 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-gold";
			phandle = <0x527>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x20c>;
					remote-endpoint = <0x20d>;
				};
			};
		};

		trusty {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "android,trusty-smc-v1";
			ranges;

			log {
				compatible = "android,trusty-log-v1";
			};

			virtio {
				compatible = "android,trusty-virtio-v1";
			};
		};

		tsens@c222000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x1fa 0x0 0x0 0x1fc 0x0>;
			phandle = <0xbe>;
			reg = <0xc222000 0x4 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		tsens@c223000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x1fb 0x0 0x0 0x1fd 0x0>;
			phandle = <0xbf>;
			reg = <0xc223000 0x4 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;

			port {

				endpoint {
					phandle = <0x216>;
					remote-endpoint = <0x226>;
				};
			};
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x368>;
			qcom,hyplog-enabled;
			reg = <0x146bf720 0x3000>;
		};

		ufshc@1d84000 {
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x1b 0x9d 0x1b 0x3 0x1b 0x9c 0x1b 0xa9 0x1b 0xa0 0x25 0x0 0x1b 0xa8 0x1b 0xa6 0x1b 0xa7>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			freq-table-hz = <0x23c3460 0x11e1a300 0x0 0x0 0x0 0x0 0x23c3460 0x11e1a300 0x23c3460 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x109 0x0>;
			lanes-per-direction = <0x2>;
			phandle = <0x35a>;
			phy-names = "ufsphy";
			phys = <0xad>;
			pinctrl-0 = <0xae>;
			pinctrl-1 = <0xaf>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x1a>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x39a0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x7cccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x800000 0x0 0x1 0x2f5 0x64000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x9199a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x64000 0x7b 0x200 0x800000 0x0 0x1 0x2f5 0x64000 0x64000 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,pm-qos-cpu-group-latency-us = <0x2c 0x2c>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-default-cpu = <0x0>;
			reg = <0x1d84000 0x2500 0x1d90000 0x8000>;
			reg-names = "ufs_mem", "ufs_ice";
			reset-names = "core_reset";
			resets = <0x1b 0x19>;
			status = "disabled";
		};

		ufsice@1d90000 {
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x1b 0x9d 0x1b 0x9b 0x1b 0x9c 0x1b 0xa0>;
			compatible = "qcom,ice";
			phandle = <0x359>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,enable-ice-clk;
			qcom,instance-type = "ufs";
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x28a 0x0 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x11e1a300>;
			reg = <0x1d90000 0x8000>;
			vdd-hba-supply = <0xac>;
		};

		ufsphy_mem@1d87000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x25 0x0 0x1b 0x9b 0x1b 0xa3>;
			lanes-per-direction = <0x2>;
			phandle = <0xad>;
			reg = <0x1d87000 0xda8>;
			reg-names = "phy_mem";
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x26 0x1b2f 0x0>;
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x5e8>;
		};
	};

	vendor {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x5fd>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
	};
};
