===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.2885 seconds

  ----Wall Time----  ----Name----
    3.9803 ( 11.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.2618 (  9.2%)    Parse modules
    0.6806 (  1.9%)    Verify circuit
   18.6408 ( 52.8%)  'firrtl.circuit' Pipeline
    1.4107 (  4.0%)    'firrtl.module' Pipeline
    1.3183 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0923 (  0.3%)      LowerCHIRRTLPass
    0.1269 (  0.4%)    InferWidths
    0.8485 (  2.4%)    InferResets
    0.0599 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0843 (  0.2%)    WireDFT
    0.0884 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7504 (  2.1%)    LowerFIRRTLTypes
    7.6547 ( 21.7%)    'firrtl.module' Pipeline
    0.8220 (  2.3%)      ExpandWhens
    0.0250 (  0.1%)      RemoveInvalid
    6.3658 ( 18.0%)      Canonicalizer
    0.4420 (  1.3%)      InferReadWrite
    0.5874 (  1.7%)    Inliner
    1.1525 (  3.3%)    IMConstProp
    0.0714 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0697 (  0.2%)    BlackBoxReader
    0.0697 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8061 ( 13.6%)    'firrtl.module' Pipeline
    4.8061 ( 13.6%)      Canonicalizer
    0.4722 (  1.3%)    RemoveUnusedPorts
    0.0724 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4329 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.6975 ( 10.5%)  LowerFIRRTLToHW
    0.0703 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.1664 ( 11.8%)  'hw.module' Pipeline
    0.9329 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5675 (  7.3%)    Canonicalizer
    0.6660 (  1.9%)    HWCleanup
    0.8379 (  2.4%)  'hw.module' Pipeline
    0.0823 (  0.2%)    HWLegalizeModules
    0.7557 (  2.1%)    PrettifyVerilog
    3.7545 ( 10.6%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   35.2885 (100.0%)  Total

{
  totalTime: 35.317,
  maxMemory: 788652032
}
