# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do clock_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/clock/clock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:52 on Jun 01,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/clock/clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clock
# -- Compiling architecture rtl of clock
# End time: 10:57:52 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/clock/clk_div.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:53 on Jun 01,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/clock/clk_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_div
# -- Compiling architecture behavioral of clk_div
# End time: 10:57:53 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/clock/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:53 on Jun 01,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/clock/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter
# -- Compiling architecture rtl of counter
# End time: 10:57:53 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/clock/valid_ms.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:53 on Jun 01,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/clock/valid_ms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity valid_ms
# -- Compiling architecture rtl of valid_ms
# End time: 10:57:53 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/clock/valid_h.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:53 on Jun 01,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/clock/valid_h.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity valid_h
# -- Compiling architecture rtl of valid_h
# ** Warning: C:/intelFPGA_lite/17.1/clock/valid_h.vhd(14): (vcom-1186) Array type selected signal assignment expression must be of a locally static subtype.
# End time: 10:57:53 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/intelFPGA_lite/17.1/clock/bin2hex.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:53 on Jun 01,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/clock/bin2hex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bin2hex
# -- Compiling architecture logicfunction of bin2hex
# End time: 10:57:53 on Jun 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.clock
# vsim work.clock 
# Start time: 10:57:57 on Jun 01,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clock(rtl)
# Loading work.clk_div(behavioral)
# Loading work.counter(rtl)
# Loading work.valid_ms(rtl)
# Loading work.valid_h(rtl)
# Loading work.bin2hex(logicfunction)
# End time: 10:58:01 on Jun 01,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
