[%General]
%3Csource%3E=D:/works/FPGA/mediKitFPGA/latticeDriver.vhd
%3Cfilename%3E=D:/works/FPGA/mediKitVerilog//latticedriver.v
%3Cclass%3E=100
%3Cbasename%3E=latticeDriver
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, clk_div1000, clk_div500, clk_div250, clk_div125, state_in, col_r, col_g, row
a\category=101
a\port=0
a\alias=a
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
clk_div1000\category=117
clk_div1000\port=1
clk_div1000\alias=clk_div1000
clk_div1000\type\Subtype\mark1=ieee::std_logic
clk_div1000\type\Subtype\mark2=ieee::std_logic
clk_div125\category=117
clk_div125\port=1
clk_div125\alias=clk_div125
clk_div125\type\Subtype\mark1=ieee::std_logic
clk_div125\type\Subtype\mark2=ieee::std_logic
clk_div250\category=117
clk_div250\port=1
clk_div250\alias=clk_div250
clk_div250\type\Subtype\mark1=ieee::std_logic
clk_div250\type\Subtype\mark2=ieee::std_logic
clk_div500\category=117
clk_div500\port=1
clk_div500\alias=clk_div500
clk_div500\type\Subtype\mark1=ieee::std_logic
clk_div500\type\Subtype\mark2=ieee::std_logic
col_g\category=117
col_g\port=2
col_g\alias=col_g
col_g\type\Subtype\mark1=ieee::std_logic_vector
col_g\type\Subtype\mark2=ieee::std_logic_vector
col_g\type\Subtype\constraint\0\Range\dir=false
col_g\type\Subtype\constraint\0\Range\left\Constant\value=7
col_g\type\Subtype\constraint\0\Range\left\Constant\units=
col_g\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
col_g\type\Subtype\constraint\0\Range\right\Constant\value=0
col_g\type\Subtype\constraint\0\Range\right\Constant\units=
col_g\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
col_r\category=117
col_r\port=2
col_r\alias=col_r
col_r\type\Subtype\mark1=ieee::std_logic_vector
col_r\type\Subtype\mark2=ieee::std_logic_vector
col_r\type\Subtype\constraint\0\Range\dir=false
col_r\type\Subtype\constraint\0\Range\left\Constant\value=7
col_r\type\Subtype\constraint\0\Range\left\Constant\units=
col_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
col_r\type\Subtype\constraint\0\Range\right\Constant\value=0
col_r\type\Subtype\constraint\0\Range\right\Constant\units=
col_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
latticedriver\category=100
latticedriver\port=0
latticedriver\alias=latticeDriver
p1\category=113
p1\port=0
p1\alias=p1
p2\category=113
p2\port=0
p2\alias=p2
p3\category=113
p3\port=0
p3\alias=p3
p4\category=113
p4\port=0
p4\alias=p4
p5\category=113
p5\port=0
p5\alias=p5
p6\category=113
p6\port=0
p6\alias=p6
row\category=117
row\port=2
row\alias=row
row\type\Subtype\mark1=ieee::std_logic_vector
row\type\Subtype\mark2=ieee::std_logic_vector
row\type\Subtype\constraint\0\Range\dir=false
row\type\Subtype\constraint\0\Range\left\Constant\value=7
row\type\Subtype\constraint\0\Range\left\Constant\units=
row\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
row\type\Subtype\constraint\0\Range\right\Constant\value=0
row\type\Subtype\constraint\0\Range\right\Constant\units=
row\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sel2\category=117
sel2\port=0
sel2\alias=sel2
sel2\type\Subtype\mark1=ieee::std_logic_vector
sel2\type\Subtype\mark2=ieee::std_logic_vector
sel2\type\Subtype\constraint\0\Range\dir=false
sel2\type\Subtype\constraint\0\Range\left\Constant\value=0
sel2\type\Subtype\constraint\0\Range\left\Constant\units=
sel2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sel2\type\Subtype\constraint\0\Range\right\Constant\value=0
sel2\type\Subtype\constraint\0\Range\right\Constant\units=
sel2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sel2_2\category=117
sel2_2\port=0
sel2_2\alias=sel2_2
sel2_2\type\Subtype\mark1=ieee::std_logic_vector
sel2_2\type\Subtype\mark2=ieee::std_logic_vector
sel2_2\type\Subtype\constraint\0\Range\dir=false
sel2_2\type\Subtype\constraint\0\Range\left\Constant\value=0
sel2_2\type\Subtype\constraint\0\Range\left\Constant\units=
sel2_2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sel2_2\type\Subtype\constraint\0\Range\right\Constant\value=0
sel2_2\type\Subtype\constraint\0\Range\right\Constant\units=
sel2_2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sel2_4\category=117
sel2_4\port=0
sel2_4\alias=sel2_4
sel2_4\type\Subtype\mark1=ieee::std_logic_vector
sel2_4\type\Subtype\mark2=ieee::std_logic_vector
sel2_4\type\Subtype\constraint\0\Range\dir=false
sel2_4\type\Subtype\constraint\0\Range\left\Constant\value=0
sel2_4\type\Subtype\constraint\0\Range\left\Constant\units=
sel2_4\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sel2_4\type\Subtype\constraint\0\Range\right\Constant\value=0
sel2_4\type\Subtype\constraint\0\Range\right\Constant\units=
sel2_4\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sel2_8\category=117
sel2_8\port=0
sel2_8\alias=sel2_8
sel2_8\type\Subtype\mark1=ieee::std_logic_vector
sel2_8\type\Subtype\mark2=ieee::std_logic_vector
sel2_8\type\Subtype\constraint\0\Range\dir=false
sel2_8\type\Subtype\constraint\0\Range\left\Constant\value=0
sel2_8\type\Subtype\constraint\0\Range\left\Constant\units=
sel2_8\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sel2_8\type\Subtype\constraint\0\Range\right\Constant\value=0
sel2_8\type\Subtype\constraint\0\Range\right\Constant\units=
sel2_8\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sel8\category=117
sel8\port=0
sel8\alias=sel8
sel8\type\Subtype\mark1=ieee::std_logic_vector
sel8\type\Subtype\mark2=ieee::std_logic_vector
sel8\type\Subtype\constraint\0\Range\dir=false
sel8\type\Subtype\constraint\0\Range\left\Constant\value=2
sel8\type\Subtype\constraint\0\Range\left\Constant\units=
sel8\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sel8\type\Subtype\constraint\0\Range\right\Constant\value=0
sel8\type\Subtype\constraint\0\Range\right\Constant\units=
sel8\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_in\category=117
state_in\port=1
state_in\alias=state_in
state_in\type\Subtype\mark1=ieee::std_logic_vector
state_in\type\Subtype\mark2=ieee::std_logic_vector
state_in\type\Subtype\constraint\0\Range\dir=false
state_in\type\Subtype\constraint\0\Range\left\Constant\value=3
state_in\type\Subtype\constraint\0\Range\left\Constant\units=
state_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_in\type\Subtype\constraint\0\Range\right\Constant\value=0
state_in\type\Subtype\constraint\0\Range\right\Constant\units=
state_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
