Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: MemoryInterface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MemoryInterface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MemoryInterface"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : MemoryInterface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/MemoryInterface is now defined in a different file.  It was defined in "C:/Users/Alessandro/Desktop/EFES_Fpga/MemoryInterface/MemoryInterface.vhd", and is now defined in "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/MemoryInterface/MemoryInterface.vhd".
WARNING:HDLParsers:3607 - Unit work/MemoryInterface/Behavioral is now defined in a different file.  It was defined in "C:/Users/Alessandro/Desktop/EFES_Fpga/MemoryInterface/MemoryInterface.vhd", and is now defined in "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/MemoryInterface/MemoryInterface.vhd".
Compiling vhdl file "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/MemoryInterface/MemoryInterface.vhd" in Library work.
Entity <memoryinterface> compiled.
Entity <memoryinterface> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MemoryInterface> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MemoryInterface> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/MemoryInterface/MemoryInterface.vhd" line 105: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MI_action>
INFO:Xst:2679 - Register <MI_DQML> in unit <MemoryInterface> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MI_DQMH> in unit <MemoryInterface> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <MemoryInterface> analyzed. Unit <MemoryInterface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
WARNING:Xst:51 - Detected potential name conflict between port <MI_address> and port <MI_address_10> in unit <MemoryInterface>. Port <MI_address_10> is renamed to <MI_address_10_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.

Synthesizing Unit <MemoryInterface>.
    Related source file is "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/MemoryInterface/MemoryInterface.vhd".
WARNING:Xst:1780 - Signal <s_zeros> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:2110 - Clock of register <MI_memory_clk> seems to be also used in the data or control logic of that element.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <curr_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 122 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 10-bit register for signal <MI_address_9_0>.
    Found 1-bit register for signal <MI_address_10_ren>.
    Found 2-bit register for signal <MI_address_12_11>.
    Found 2-bit register for signal <MI_bank>.
    Found 16-bit tristate buffer for signal <MI_data>.
    Found 1-bit register for signal <MI_CAS>.
    Found 1-bit register for signal <MI_RAS>.
    Found 1-bit register for signal <MI_CS>.
    Found 1-bit register for signal <MI_write_enable>.
    Found 1-bit register for signal <MI_clk_enable>.
    Found 1-bit register for signal <MI_memory_clk>.
    Found 20-bit register for signal <curr_state>.
    Found 16-bit register for signal <mem_location>.
    Found 16-bit register for signal <Mtridata_MI_data> created at line 128.
    Found 1-bit register for signal <Mtrien_MI_data> created at line 128.
    Found 20-bit register for signal <next_state>.
    Found 1-bit register for signal <s_conf_already_done>.
    Found 4-bit register for signal <s_init_cyc>.
    Found 4-bit adder for signal <s_init_cyc$addsub0000> created at line 197.
    Found 4-bit comparator less for signal <s_init_cyc$cmp_lt0000> created at line 196.
    Found 15-bit register for signal <s_internal_address>.
    Found 8-bit register for signal <s_internal_data>.
    Found 1-bit register for signal <s_internal_rd_wr>.
    Summary:
	inferred 103 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <MemoryInterface> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 10
 10-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 2
 20-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator less                                 : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 103
 Flip-Flops                                            : 103
# Comparators                                          : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MemoryInterface> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MemoryInterface, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MemoryInterface.ngr
Top Level Output File Name         : MemoryInterface
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 67

Cell Usage :
# BELS                             : 157
#      GND                         : 1
#      LUT2                        : 46
#      LUT3                        : 14
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 83
#      LUT4_D                      : 2
#      LUT4_L                      : 3
#      MUXF5                       : 4
# FlipFlops/Latches                : 123
#      FD_1                        : 65
#      FDCPE                       : 20
#      FDE_1                       : 17
#      FDS_1                       : 21
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 67
#      IBUF                        : 28
#      IOBUF                       : 16
#      OBUF                        : 23
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                       85  out of   4656     1%  
 Number of Slice Flip Flops:            122  out of   9312     1%  
 Number of 4 input LUTs:                152  out of   9312     1%  
 Number of IOs:                          67
 Number of bonded IOBs:                  67  out of    158    42%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
MI_clk                             | IBUF+BUFG              | 123   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
MI_DQML_OBUF(XST_GND:G)                        | NONE(curr_state_1)     | 18    |
curr_state_19__or0000(curr_state_19__or00001:O)| NONE(curr_state_1)     | 18    |
MI_reset                                       | IBUF                   | 2     |
MI_action                                      | IBUF                   | 1     |
curr_state_0__and0000(curr_state_0__and00001:O)| NONE(curr_state_0)     | 1     |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.051ns (Maximum Frequency: 110.490MHz)
   Minimum input arrival time before clock: 4.634ns
   Maximum output required time after clock: 4.562ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MI_clk'
  Clock period: 9.051ns (frequency: 110.490MHz)
  Total number of paths / destination ports: 585 / 160
-------------------------------------------------------------------------
Delay:               4.525ns (Levels of Logic = 3)
  Source:            curr_state_15 (FF)
  Destination:       MI_address_9_0_0 (FF)
  Source Clock:      MI_clk rising
  Destination Clock: MI_clk falling

  Data Path: curr_state_15 to MI_address_9_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   0.514   0.651  curr_state_15 (curr_state_15)
     LUT3:I0->O            1   0.612   0.360  MI_address_10_ren_mux00001_SW0 (N37)
     LUT4:I3->O           17   0.612   0.896  MI_address_10_ren_mux00001 (N0)
     LUT4:I3->O            1   0.612   0.000  MI_bank_mux0000<1>1 (MI_bank_mux0000<1>)
     FD_1:D                    0.268          MI_bank_0
    ----------------------------------------
    Total                      4.525ns (2.618ns logic, 1.907ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MI_clk'
  Total number of paths / destination ports: 146 / 116
-------------------------------------------------------------------------
Offset:              4.634ns (Levels of Logic = 3)
  Source:            MI_enable (PAD)
  Destination:       next_state_0 (FF)
  Destination Clock: MI_clk falling

  Data Path: MI_enable to next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.106   1.102  MI_enable_IBUF (MI_enable_IBUF)
     LUT4_D:I2->O         15   0.612   0.933  next_state_mux0001<12>21 (N7)
     LUT2:I1->O            1   0.612   0.000  next_state_mux0001<19>1 (next_state_mux0001<19>)
     FD_1:D                    0.268          next_state_0
    ----------------------------------------
    Total                      4.634ns (2.598ns logic, 2.036ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MI_clk'
  Total number of paths / destination ports: 53 / 37
-------------------------------------------------------------------------
Offset:              4.562ns (Levels of Logic = 1)
  Source:            Mtrien_MI_data (FF)
  Destination:       MI_data<15> (PAD)
  Source Clock:      MI_clk falling

  Data Path: Mtrien_MI_data to MI_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           16   0.514   0.879  Mtrien_MI_data (Mtrien_MI_data)
     IOBUF:T->IO               3.169          MI_data_15_IOBUF (MI_data<15>)
    ----------------------------------------
    Total                      4.562ns (3.683ns logic, 0.879ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.55 secs
 
--> 

Total memory usage is 4482644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :   13 (   0 filtered)

