Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:47:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_16/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.212ns (37.019%)  route 2.062ns (62.981%))
  Logic Levels:           8  (CARRY8=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns = ( 4.997 - 2.500 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.862ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.787ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.552    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.552 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.871    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.938 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    2.135     3.073    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/tm3_clk_v0_IBUF_BUFG
    SLICE_X55Y152                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/dout_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDRE (Prop_FDRE_C_Q)         0.102     3.175 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/dout_1_reg[1]/Q
                         net (fo=21, estimated)       0.527     3.702    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/O4[1]
    SLICE_X52Y147        LUT6 (Prop_LUT6_I0_O)        0.167     3.869 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/lrexrre_reg[2]_i_6__15/O
                         net (fo=1, estimated)        0.339     4.208    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I374[1]
    SLICE_X52Y148        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.523 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__15/CO[7]
                         net (fo=1, estimated)        0.000     4.523    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__15
    SLICE_X52Y149        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.628 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__15/O[0]
                         net (fo=3, estimated)        0.230     4.858    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/I8[0]
    SLICE_X52Y146        LUT4 (Prop_LUT4_I0_O)        0.037     4.895 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/lrexrre_reg[10]_i_17__19/O
                         net (fo=2, estimated)        0.356     5.251    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/n_0_lrexrre_reg[10]_i_17__19
    SLICE_X52Y146        LUT6 (Prop_LUT6_I0_O)        0.035     5.286 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/lrexrre_reg[10]_i_4__19/O
                         net (fo=2, estimated)        0.496     5.782    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/n_0_lrexrre_reg[10]_i_4__19
    SLICE_X53Y149        LUT5 (Prop_LUT5_I0_O)        0.066     5.848 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/lrexrre_reg[10]_i_9__15/O
                         net (fo=1, routed)           0.001     5.849    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/n_0_lrexrre_reg[10]_i_9__15
    SLICE_X53Y149        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     6.092 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_16/lrexrre_reg_reg[10]_i_1__15/CO[7]
                         net (fo=1, estimated)        0.081     6.173    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I380[0]
    SLICE_X53Y150        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     6.315 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__15/O[4]
                         net (fo=1, routed)           0.032     6.347    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_16/I4[11]
    SLICE_X53Y150        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_16/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    Y23                                               0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.736    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.736 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     3.031    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.090 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.907     4.997    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_16/tm3_clk_v0_IBUF_BUFG
    SLICE_X53Y150                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_16/lrexrre_reg_reg[15]/C
                         clock pessimism              0.484     5.481    
                         clock uncertainty           -0.035     5.446    
    SLICE_X53Y150        FDRE (Setup_FDRE_C_D)        0.047     5.493    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_16/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 -0.854    




