A hybrid nano/CMOS dynamically reconfigurable systemâ€”Part I: Architecture