#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Feb 25 12:03:50 2017
# Process ID: 13088
# Log file: D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/vivado.log
# Journal file: D:/4thSemester/COL216/Labs/COL216_Lab5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/4thSemester/COL216/Labs/Lab5/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 675.523 ; gain = 140.805
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_alu_gold
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 -prj tb_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ARM_alu
INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rng_xoroshiro128plus
INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 1c0c2746135f4662bbafa966a917c4d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port CO [D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v:2960]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port CO [D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v:3020]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ARM_alu_gold
Compiling architecture behavioral of entity xil_defaultlib.ARM_alu [arm_alu_default]
Compiling architecture xoroshiro128plus_arch of entity xil_defaultlib.rng_xoroshiro128plus [\rng_xoroshiro128plus("000000010...]
Compiling architecture behavioral of entity xil_defaultlib.tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2698964310 -regid "211314770_0_0_464" -xml D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.sim/sim_1/behav/xsim...."
    (file "D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 25 12:04:31 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 679.805 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {D:/4thSemester/COL216/Labs/COL216_Lab5/project_1\tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 686.277 ; gain = 6.473
#forcing SW to prevent U values on LEDs
add_force {/tb/SW} -radix hex {0000 0ns}
force1
#pulsing BTN to create reset signal
add_force {/tb/BTN} -radix bin {10000 0ns}
force2
add_force {/tb/CLK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
force3
run 50
#release BTN to release reset
add_force {/tb/BTN} -radix hex {0 0ns}
force4
#run for some time
run 100
run 1000
run 1000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 708.359 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 25 12:04:57 2017...
