// Seed: 3307077936
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1 | id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = id_10;
  id_14(
      .id_0(~id_7), .id_1(id_11), .id_2(1)
  );
  wire id_15;
  always_comb @(posedge 1) begin
    id_4 <= 1;
  end
  wire id_16;
  logic [7:0] id_17 = id_12;
  wire id_18;
  assign id_17[1] = id_13;
  wire id_19;
  module_0(
      id_2, id_11, id_13
  );
  wire id_20;
endmodule
