// Seed: 2492444901
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output uwire id_2,
    output wand id_3,
    input uwire id_4,
    input wand id_5,
    output supply0 id_6,
    output wire id_7,
    input tri0 id_8,
    input tri id_9,
    output tri0 id_10,
    input wire id_11,
    input tri1 id_12,
    input uwire id_13,
    input supply1 id_14,
    output supply0 id_15,
    output supply1 id_16,
    input wor id_17,
    input tri id_18,
    output tri1 id_19,
    input wand id_20,
    input supply1 id_21,
    input wire id_22,
    input tri1 id_23,
    output supply0 id_24,
    input tri id_25,
    input wand id_26,
    input wire id_27,
    output supply0 id_28,
    input wor id_29,
    input supply0 id_30,
    input uwire id_31,
    input tri0 id_32,
    output wire id_33,
    input tri0 id_34,
    input uwire id_35,
    input tri id_36
    , id_45,
    input tri0 id_37,
    input wire id_38,
    input wire id_39,
    output uwire id_40,
    input supply0 id_41,
    input wire id_42,
    output supply0 id_43
);
endmodule
module module_0 #(
    parameter id_3 = 32'd23,
    parameter id_4 = 32'd61
) (
    input wor id_0,
    output wor id_1,
    output tri1 id_2,
    input uwire _id_3,
    input tri1 _id_4,
    output supply1 id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8,
    input tri id_9,
    input tri0 id_10,
    output tri0 id_11,
    input tri1 id_12
);
  assign id_7 = 1 == "";
  assign id_2 = module_1#(.id_9(1), .id_3(1 == -1'b0), .id_10(1), .id_8(1), .id_8(1), .id_6(1'b0));
  logic [7:0] id_14;
  ;
  module_0 modCall_1 (
      id_10,
      id_2,
      id_2,
      id_5,
      id_6,
      id_12,
      id_5,
      id_7,
      id_6,
      id_0,
      id_11,
      id_10,
      id_12,
      id_0,
      id_10,
      id_5,
      id_5,
      id_8,
      id_8,
      id_2,
      id_12,
      id_0,
      id_12,
      id_10,
      id_7,
      id_10,
      id_0,
      id_6,
      id_11,
      id_0,
      id_8,
      id_6,
      id_6,
      id_1,
      id_9,
      id_8,
      id_12,
      id_12,
      id_10,
      id_0,
      id_7,
      id_12,
      id_0,
      id_7
  );
  assign id_11 = id_4;
  assign id_5 = ~id_0;
  assign id_14[~id_3] = 1;
  assign id_5 = id_9;
  always @(posedge id_8 or 1 ^ 1) $signed(2);
  ;
  assign id_11 = id_14[-1 : id_4] == id_14;
endmodule
