# Vyges IP Development Context

This project follows Vyges conventions for hardware IP development. Context is provided via the **vyges.vycontext** extension.

## Extension Setup
- **VS Code**: Install from marketplace: `code --install-extension vyges.vycontext`
- **Cursor**: Install from Open VSX Registry: `ovsx install vyges.vycontext` or `cursor --install-extension vyges.vycontext`
  - Extension URL: https://open-vsx.org/extension/vyges/vycontext
- **Auto-install**: Run `./extensions/install-vyges-extension.sh`
- **Context Source**: MCP server at `agent.services.vyges.com`
- **Status Check**: `Ctrl+Shift+P` â†’ "Vyges VyContext: Show Status"

## Key Conventions
- **Language**: SystemVerilog for RTL
- **Naming**: snake_case for modules/files, UPPER_SNAKE_CASE for parameters
- **Structure**: rtl/, tb/, flow/, test/, docs/ directories
- **Interfaces**: Standardized signals (clock_i, reset_n_i, etc.)
- **CLI**: Use vyges commands for project management

## Common Commands
- `vyges init --interactive` - Setup new project
- `vyges expand --analog` - Add analog components
- `vyges validate` - Check compliance
- `vyges generate rtl` - Generate from metadata

## AI Prompts
Use these prompts with Copilot/Cursor:
- "Create SystemVerilog module following Vyges conventions"
- "Generate testbench with clock/reset following Vyges patterns"
- "Create README.md following Vyges documentation structure"
- "Validate this code for Vyges Catalog readiness"

## Extension Features
The **vyges.vycontext** extension automatically provides:
- RTL design patterns and coding standards
- Synthesis and testbench guidance
- Tool-specific flags and configurations
- DFT/JTAG implementation patterns
- Pin/pad consistency validation
- Metadata generation workflows