
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//namei_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401338 <.init>:
  401338:	stp	x29, x30, [sp, #-16]!
  40133c:	mov	x29, sp
  401340:	bl	401f28 <ferror@plt+0x818>
  401344:	ldp	x29, x30, [sp], #16
  401348:	ret

Disassembly of section .plt:

0000000000401350 <memcpy@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 415000 <ferror@plt+0x138f0>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <memcpy@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <_exit@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <strtoul@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <strlen@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <fputs@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <mbstowcs@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <dup@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <strtod@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <readlink@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <__cxa_atexit@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <fputc@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <asprintf@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <snprintf@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <localeconv@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <fileno@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <malloc@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <wcswidth@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <__strtol_internal@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <bindtextdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <__libc_start_main@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <fgetc@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <__strtoul_internal@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <calloc@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <strdup@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <strerror@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <close@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <strrchr@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <__gmon_start__@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <abort@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <textdomain@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <getopt_long@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <strcmp@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <getpwuid@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <warn@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <__ctype_b_loc@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <strtol@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <free@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <vasprintf@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <strndup@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <strspn@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <strchr@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <fwrite@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <fflush@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <__lxstat@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <warnx@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <dcgettext@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <errx@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <strcspn@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <printf@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <__errno_location@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <putchar@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

00000000004016c0 <__xstat@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016c4:	ldr	x17, [x16, #424]
  4016c8:	add	x16, x16, #0x1a8
  4016cc:	br	x17

00000000004016d0 <getgrgid@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016d4:	ldr	x17, [x16, #432]
  4016d8:	add	x16, x16, #0x1b0
  4016dc:	br	x17

00000000004016e0 <fprintf@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016e4:	ldr	x17, [x16, #440]
  4016e8:	add	x16, x16, #0x1b8
  4016ec:	br	x17

00000000004016f0 <err@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016f4:	ldr	x17, [x16, #448]
  4016f8:	add	x16, x16, #0x1c0
  4016fc:	br	x17

0000000000401700 <setlocale@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401704:	ldr	x17, [x16, #456]
  401708:	add	x16, x16, #0x1c8
  40170c:	br	x17

0000000000401710 <ferror@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401714:	ldr	x17, [x16, #464]
  401718:	add	x16, x16, #0x1d0
  40171c:	br	x17

Disassembly of section .text:

0000000000401720 <.text>:
  401720:	stp	x29, x30, [sp, #-288]!
  401724:	adrp	x2, 404000 <ferror@plt+0x28f0>
  401728:	add	x2, x2, #0xb38
  40172c:	mov	x29, sp
  401730:	stp	x19, x20, [sp, #16]
  401734:	adrp	x20, 404000 <ferror@plt+0x28f0>
  401738:	add	x20, x20, #0xb20
  40173c:	stp	x21, x22, [sp, #32]
  401740:	adrp	x21, 404000 <ferror@plt+0x28f0>
  401744:	add	x21, x21, #0xef8
  401748:	stp	x23, x24, [sp, #48]
  40174c:	mov	w24, w0
  401750:	mov	w0, #0x6                   	// #6
  401754:	stp	x25, x26, [sp, #64]
  401758:	mov	x25, x1
  40175c:	mov	x1, x2
  401760:	stp	x27, x28, [sp, #80]
  401764:	adrp	x19, 416000 <ferror@plt+0x148f0>
  401768:	mov	w22, #0x34                  	// #52
  40176c:	str	x2, [sp, #128]
  401770:	bl	401700 <setlocale@plt>
  401774:	mov	x0, x20
  401778:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40177c:	add	x1, x1, #0xb08
  401780:	bl	4014b0 <bindtextdomain@plt>
  401784:	mov	x0, x20
  401788:	adrp	x20, 404000 <ferror@plt+0x28f0>
  40178c:	add	x20, x20, #0xdd8
  401790:	bl	401560 <textdomain@plt>
  401794:	adrp	x0, 402000 <ferror@plt+0x8f0>
  401798:	add	x0, x0, #0x4f8
  40179c:	bl	404a40 <ferror@plt+0x3330>
  4017a0:	mov	x3, x21
  4017a4:	mov	x2, x20
  4017a8:	mov	x1, x25
  4017ac:	mov	w0, w24
  4017b0:	mov	x4, #0x0                   	// #0
  4017b4:	bl	401570 <getopt_long@plt>
  4017b8:	cmn	w0, #0x1
  4017bc:	b.eq	401808 <ferror@plt+0xf8>  // b.none
  4017c0:	cmp	w0, #0x6e
  4017c4:	b.eq	401b7c <ferror@plt+0x46c>  // b.none
  4017c8:	b.gt	4019bc <ferror@plt+0x2ac>
  4017cc:	cmp	w0, #0x6c
  4017d0:	b.eq	401b8c <ferror@plt+0x47c>  // b.none
  4017d4:	cmp	w0, #0x6d
  4017d8:	b.ne	4019dc <ferror@plt+0x2cc>  // b.any
  4017dc:	ldr	w0, [x19, #536]
  4017e0:	mov	x3, x21
  4017e4:	mov	x2, x20
  4017e8:	mov	x1, x25
  4017ec:	orr	w0, w0, #0x4
  4017f0:	mov	x4, #0x0                   	// #0
  4017f4:	str	w0, [x19, #536]
  4017f8:	mov	w0, w24
  4017fc:	bl	401570 <getopt_long@plt>
  401800:	cmn	w0, #0x1
  401804:	b.ne	4017c0 <ferror@plt+0xb0>  // b.any
  401808:	adrp	x28, 416000 <ferror@plt+0x148f0>
  40180c:	ldr	w0, [x28, #504]
  401810:	cmp	w0, w24
  401814:	b.eq	401ea8 <ferror@plt+0x798>  // b.none
  401818:	adrp	x21, 416000 <ferror@plt+0x148f0>
  40181c:	add	x21, x21, #0x218
  401820:	bl	404878 <ferror@plt+0x3168>
  401824:	str	x0, [x21, #8]
  401828:	cbz	x0, 401e8c <ferror@plt+0x77c>
  40182c:	bl	404878 <ferror@plt+0x3168>
  401830:	str	x0, [x21, #16]
  401834:	cbz	x0, 401e70 <ferror@plt+0x760>
  401838:	ldr	w0, [x28, #504]
  40183c:	cmp	w24, w0
  401840:	b.le	401e30 <ferror@plt+0x720>
  401844:	adrp	x23, 404000 <ferror@plt+0x28f0>
  401848:	add	x23, x23, #0xe60
  40184c:	add	x1, x28, #0x1f8
  401850:	str	x1, [sp, #120]
  401854:	str	wzr, [sp, #136]
  401858:	ldr	x0, [x25, w0, sxtw #3]
  40185c:	add	x2, sp, #0xa0
  401860:	mov	x19, x0
  401864:	mov	w0, #0x0                   	// #0
  401868:	mov	x1, x19
  40186c:	str	x19, [sp, #112]
  401870:	bl	4016c0 <__xstat@plt>
  401874:	cmp	w0, #0x0
  401878:	ldr	w0, [sp, #136]
  40187c:	mov	x1, x19
  401880:	mov	x3, #0x0                   	// #0
  401884:	mov	w2, #0x0                   	// #0
  401888:	csinc	w0, w0, wzr, eq  // eq = none
  40188c:	str	w0, [sp, #136]
  401890:	mov	x0, #0x0                   	// #0
  401894:	bl	402380 <ferror@plt+0xc70>
  401898:	mov	x22, x0
  40189c:	cbz	x0, 401974 <ferror@plt+0x264>
  4018a0:	ldr	w0, [x21]
  4018a4:	and	w26, w0, #0x2
  4018a8:	tbz	w0, #1, 401d4c <ferror@plt+0x63c>
  4018ac:	str	wzr, [sp, #140]
  4018b0:	ldr	x1, [sp, #112]
  4018b4:	adrp	x0, 404000 <ferror@plt+0x28f0>
  4018b8:	adrp	x26, 404000 <ferror@plt+0x28f0>
  4018bc:	add	x0, x0, #0xea8
  4018c0:	mov	x28, x22
  4018c4:	add	x26, x26, #0xa90
  4018c8:	bl	401690 <printf@plt>
  4018cc:	nop
  4018d0:	ldr	w19, [x28, #168]
  4018d4:	cbnz	w19, 401c78 <ferror@plt+0x568>
  4018d8:	ldr	w0, [x28, #16]
  4018dc:	add	x1, sp, #0x90
  4018e0:	bl	403778 <ferror@plt+0x2068>
  4018e4:	ldr	w0, [x28, #164]
  4018e8:	cbz	w0, 4018f4 <ferror@plt+0x1e4>
  4018ec:	mov	w0, #0x44                  	// #68
  4018f0:	strb	w0, [sp, #144]
  4018f4:	ldr	w0, [x21]
  4018f8:	and	w27, w0, #0x20
  4018fc:	tbz	w0, #5, 401cf0 <ferror@plt+0x5e0>
  401900:	tbz	w0, #2, 401d40 <ferror@plt+0x630>
  401904:	add	x1, sp, #0x90
  401908:	mov	x0, x26
  40190c:	bl	401690 <printf@plt>
  401910:	ldr	w0, [x21]
  401914:	tbnz	w0, #4, 401b9c <ferror@plt+0x48c>
  401918:	tbnz	w0, #5, 401c04 <ferror@plt+0x4f4>
  40191c:	ldr	w0, [x28, #16]
  401920:	ldr	x1, [x28, #128]
  401924:	and	w0, w0, #0xf000
  401928:	cmp	w0, #0xa, lsl #12
  40192c:	b.eq	401c50 <ferror@plt+0x540>  // b.none
  401930:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401934:	add	x0, x0, #0xe80
  401938:	bl	401690 <printf@plt>
  40193c:	ldr	x28, [x28, #152]
  401940:	cbnz	x28, 4018d0 <ferror@plt+0x1c0>
  401944:	nop
  401948:	ldr	x0, [x22, #128]
  40194c:	mov	x19, x22
  401950:	ldr	x22, [x22, #152]
  401954:	bl	4015d0 <free@plt>
  401958:	ldr	x0, [x19, #136]
  40195c:	bl	4015d0 <free@plt>
  401960:	mov	x0, x19
  401964:	bl	4015d0 <free@plt>
  401968:	cbnz	x22, 401948 <ferror@plt+0x238>
  40196c:	ldr	w0, [sp, #140]
  401970:	cbnz	w0, 401e10 <ferror@plt+0x700>
  401974:	ldr	x1, [sp, #120]
  401978:	ldr	w0, [x1]
  40197c:	add	w0, w0, #0x1
  401980:	str	w0, [x1]
  401984:	cmp	w0, w24
  401988:	b.lt	401858 <ferror@plt+0x148>  // b.tstop
  40198c:	ldr	x0, [x21, #8]
  401990:	bl	404888 <ferror@plt+0x3178>
  401994:	ldr	x0, [x21, #16]
  401998:	bl	404888 <ferror@plt+0x3178>
  40199c:	ldr	w0, [sp, #136]
  4019a0:	ldp	x19, x20, [sp, #16]
  4019a4:	ldp	x21, x22, [sp, #32]
  4019a8:	ldp	x23, x24, [sp, #48]
  4019ac:	ldp	x25, x26, [sp, #64]
  4019b0:	ldp	x27, x28, [sp, #80]
  4019b4:	ldp	x29, x30, [sp], #288
  4019b8:	ret
  4019bc:	cmp	w0, #0x76
  4019c0:	b.eq	401b6c <ferror@plt+0x45c>  // b.none
  4019c4:	cmp	w0, #0x78
  4019c8:	b.ne	401a14 <ferror@plt+0x304>  // b.any
  4019cc:	ldr	w0, [x19, #536]
  4019d0:	orr	w0, w0, #0x8
  4019d4:	str	w0, [x19, #536]
  4019d8:	b	4017a0 <ferror@plt+0x90>
  4019dc:	cmp	w0, #0x56
  4019e0:	b.ne	401a2c <ferror@plt+0x31c>  // b.any
  4019e4:	mov	w2, #0x5                   	// #5
  4019e8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4019ec:	mov	x0, #0x0                   	// #0
  4019f0:	add	x1, x1, #0xd88
  4019f4:	bl	401660 <dcgettext@plt>
  4019f8:	adrp	x1, 416000 <ferror@plt+0x148f0>
  4019fc:	adrp	x2, 404000 <ferror@plt+0x28f0>
  401a00:	add	x2, x2, #0xd98
  401a04:	ldr	x1, [x1, #520]
  401a08:	bl	401690 <printf@plt>
  401a0c:	mov	w0, #0x0                   	// #0
  401a10:	bl	4013d0 <exit@plt>
  401a14:	cmp	w0, #0x6f
  401a18:	b.ne	401e38 <ferror@plt+0x728>  // b.any
  401a1c:	ldr	w0, [x19, #536]
  401a20:	orr	w0, w0, #0x10
  401a24:	str	w0, [x19, #536]
  401a28:	b	4017a0 <ferror@plt+0x90>
  401a2c:	cmp	w0, #0x68
  401a30:	b.ne	401e38 <ferror@plt+0x728>  // b.any
  401a34:	adrp	x1, 416000 <ferror@plt+0x148f0>
  401a38:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401a3c:	ldr	x20, [x1, #520]
  401a40:	ldr	x19, [x0, #512]
  401a44:	ldrsb	w0, [x20]
  401a48:	cbnz	w0, 401a54 <ferror@plt+0x344>
  401a4c:	adrp	x20, 404000 <ferror@plt+0x28f0>
  401a50:	add	x20, x20, #0xb00
  401a54:	mov	w2, #0x5                   	// #5
  401a58:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401a5c:	mov	x0, #0x0                   	// #0
  401a60:	add	x1, x1, #0xb30
  401a64:	bl	401660 <dcgettext@plt>
  401a68:	mov	x1, x19
  401a6c:	bl	4013b0 <fputs@plt>
  401a70:	mov	w2, #0x5                   	// #5
  401a74:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401a78:	mov	x0, #0x0                   	// #0
  401a7c:	add	x1, x1, #0xb40
  401a80:	bl	401660 <dcgettext@plt>
  401a84:	mov	x1, x0
  401a88:	mov	x2, x20
  401a8c:	mov	x0, x19
  401a90:	bl	4016e0 <fprintf@plt>
  401a94:	mov	x1, x19
  401a98:	mov	w0, #0xa                   	// #10
  401a9c:	bl	401420 <fputc@plt>
  401aa0:	mov	w2, #0x5                   	// #5
  401aa4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401aa8:	mov	x0, #0x0                   	// #0
  401aac:	add	x1, x1, #0xb60
  401ab0:	bl	401660 <dcgettext@plt>
  401ab4:	mov	x1, x19
  401ab8:	bl	4013b0 <fputs@plt>
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401ac4:	mov	x0, #0x0                   	// #0
  401ac8:	add	x1, x1, #0xb98
  401acc:	bl	401660 <dcgettext@plt>
  401ad0:	mov	x1, x19
  401ad4:	bl	4013b0 <fputs@plt>
  401ad8:	mov	w2, #0x5                   	// #5
  401adc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401ae0:	mov	x0, #0x0                   	// #0
  401ae4:	add	x1, x1, #0xba8
  401ae8:	bl	401660 <dcgettext@plt>
  401aec:	mov	x1, x19
  401af0:	bl	4013b0 <fputs@plt>
  401af4:	mov	w2, #0x5                   	// #5
  401af8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401afc:	mov	x0, #0x0                   	// #0
  401b00:	add	x1, x1, #0xcf8
  401b04:	bl	401660 <dcgettext@plt>
  401b08:	mov	x19, x0
  401b0c:	mov	w2, #0x5                   	// #5
  401b10:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401b14:	mov	x0, #0x0                   	// #0
  401b18:	add	x1, x1, #0xd10
  401b1c:	bl	401660 <dcgettext@plt>
  401b20:	mov	x4, x0
  401b24:	adrp	x3, 404000 <ferror@plt+0x28f0>
  401b28:	add	x3, x3, #0xd20
  401b2c:	mov	x2, x19
  401b30:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401b34:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401b38:	add	x1, x1, #0xd30
  401b3c:	add	x0, x0, #0xd40
  401b40:	bl	401690 <printf@plt>
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401b4c:	mov	x0, #0x0                   	// #0
  401b50:	add	x1, x1, #0xd58
  401b54:	bl	401660 <dcgettext@plt>
  401b58:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401b5c:	add	x1, x1, #0xd78
  401b60:	bl	401690 <printf@plt>
  401b64:	mov	w0, #0x0                   	// #0
  401b68:	bl	4013d0 <exit@plt>
  401b6c:	ldr	w0, [x19, #536]
  401b70:	orr	w0, w0, #0x20
  401b74:	str	w0, [x19, #536]
  401b78:	b	4017a0 <ferror@plt+0x90>
  401b7c:	ldr	w0, [x19, #536]
  401b80:	orr	w0, w0, #0x2
  401b84:	str	w0, [x19, #536]
  401b88:	b	4017a0 <ferror@plt+0x90>
  401b8c:	ldr	w0, [x19, #536]
  401b90:	orr	w0, w0, w22
  401b94:	str	w0, [x19, #536]
  401b98:	b	4017a0 <ferror@plt+0x90>
  401b9c:	ldr	x0, [x21, #8]
  401ba0:	adrp	x20, 404000 <ferror@plt+0x28f0>
  401ba4:	ldr	w1, [x28, #24]
  401ba8:	add	x20, x20, #0xe68
  401bac:	ldr	w3, [x0, #8]
  401bb0:	str	w3, [sp, #108]
  401bb4:	bl	404848 <ferror@plt+0x3138>
  401bb8:	mov	x2, x0
  401bbc:	ldr	w3, [sp, #108]
  401bc0:	mov	x0, x20
  401bc4:	ldr	x2, [x2, #8]
  401bc8:	mov	w1, w3
  401bcc:	bl	401690 <printf@plt>
  401bd0:	ldr	x0, [x21, #16]
  401bd4:	ldr	w1, [x28, #28]
  401bd8:	ldr	w3, [x0, #8]
  401bdc:	str	w3, [sp, #108]
  401be0:	bl	404848 <ferror@plt+0x3138>
  401be4:	mov	x2, x0
  401be8:	ldr	w3, [sp, #108]
  401bec:	mov	x0, x20
  401bf0:	ldr	x2, [x2, #8]
  401bf4:	mov	w1, w3
  401bf8:	bl	401690 <printf@plt>
  401bfc:	ldr	w0, [x21]
  401c00:	tbz	w0, #5, 40191c <ferror@plt+0x20c>
  401c04:	ldr	w0, [x28, #160]
  401c08:	cmp	w0, #0x0
  401c0c:	b.le	40191c <ferror@plt+0x20c>
  401c10:	adrp	x20, 416000 <ferror@plt+0x148f0>
  401c14:	add	x20, x20, #0x200
  401c18:	ldr	x3, [x20]
  401c1c:	mov	x0, x23
  401c20:	mov	x2, #0x2                   	// #2
  401c24:	mov	x1, #0x1                   	// #1
  401c28:	add	w19, w19, #0x1
  401c2c:	bl	401620 <fwrite@plt>
  401c30:	ldr	w0, [x28, #160]
  401c34:	cmp	w19, w0
  401c38:	b.lt	401c18 <ferror@plt+0x508>  // b.tstop
  401c3c:	ldr	w0, [x28, #16]
  401c40:	ldr	x1, [x28, #128]
  401c44:	and	w0, w0, #0xf000
  401c48:	cmp	w0, #0xa, lsl #12
  401c4c:	b.ne	401930 <ferror@plt+0x220>  // b.any
  401c50:	ldr	x3, [x28, #136]
  401c54:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401c58:	ldrsw	x2, [x28, #144]
  401c5c:	add	x0, x0, #0xe70
  401c60:	add	x2, x3, x2
  401c64:	bl	401690 <printf@plt>
  401c68:	ldr	x28, [x28, #152]
  401c6c:	cbz	x28, 401948 <ferror@plt+0x238>
  401c70:	ldr	w19, [x28, #168]
  401c74:	cbz	w19, 4018d8 <ferror@plt+0x1c8>
  401c78:	ldr	w0, [x21]
  401c7c:	mov	w1, #0xa                   	// #10
  401c80:	tst	x0, #0x4
  401c84:	csinc	w1, w1, wzr, ne  // ne = any
  401c88:	tbz	w0, #4, 401ca4 <ferror@plt+0x594>
  401c8c:	ldp	x2, x3, [x21, #8]
  401c90:	ldr	w2, [x2, #8]
  401c94:	ldr	w3, [x3, #8]
  401c98:	add	w2, w2, w3
  401c9c:	add	w2, w2, #0x2
  401ca0:	add	w1, w1, w2
  401ca4:	ldr	w3, [x28, #160]
  401ca8:	tst	x0, #0x20
  401cac:	ldr	x2, [sp, #128]
  401cb0:	cinc	w1, w1, eq  // eq = none
  401cb4:	add	w1, w1, w3, lsl #1
  401cb8:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401cbc:	add	x0, x0, #0xe48
  401cc0:	bl	401690 <printf@plt>
  401cc4:	ldr	w0, [x28, #168]
  401cc8:	ldr	x19, [x28, #128]
  401ccc:	bl	401510 <strerror@plt>
  401cd0:	mov	x2, x0
  401cd4:	mov	x1, x19
  401cd8:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401cdc:	add	x0, x0, #0xe50
  401ce0:	bl	401690 <printf@plt>
  401ce4:	mov	w0, #0x1                   	// #1
  401ce8:	str	w0, [sp, #136]
  401cec:	b	401974 <ferror@plt+0x264>
  401cf0:	ldr	w0, [x28, #160]
  401cf4:	adrp	x20, 416000 <ferror@plt+0x148f0>
  401cf8:	add	x20, x20, #0x200
  401cfc:	cmp	w0, #0x0
  401d00:	b.le	401df4 <ferror@plt+0x6e4>
  401d04:	nop
  401d08:	ldr	x3, [x20]
  401d0c:	mov	x0, x23
  401d10:	mov	x2, #0x2                   	// #2
  401d14:	mov	x1, #0x1                   	// #1
  401d18:	add	w27, w27, #0x1
  401d1c:	bl	401620 <fwrite@plt>
  401d20:	ldr	w0, [x28, #160]
  401d24:	cmp	w27, w0
  401d28:	b.lt	401d08 <ferror@plt+0x5f8>  // b.tstop
  401d2c:	ldr	x1, [x20]
  401d30:	mov	w0, #0x20                  	// #32
  401d34:	bl	401420 <fputc@plt>
  401d38:	ldr	w0, [x21]
  401d3c:	tbnz	w0, #2, 401904 <ferror@plt+0x1f4>
  401d40:	ldrsb	w0, [sp, #144]
  401d44:	bl	4016b0 <putchar@plt>
  401d48:	b	401910 <ferror@plt+0x200>
  401d4c:	mov	x19, x22
  401d50:	ldr	w0, [x19, #168]
  401d54:	ldr	x20, [x19, #152]
  401d58:	cbnz	w0, 401db4 <ferror@plt+0x6a4>
  401d5c:	nop
  401d60:	ldr	w0, [x19, #16]
  401d64:	and	w0, w0, #0xf000
  401d68:	cmp	w0, #0xa, lsl #12
  401d6c:	b.ne	401db4 <ferror@plt+0x6a4>  // b.any
  401d70:	add	w26, w26, #0x1
  401d74:	cmp	w26, #0x14
  401d78:	b.gt	401dc0 <ferror@plt+0x6b0>
  401d7c:	ldr	w2, [x19, #144]
  401d80:	add	x3, sp, #0x90
  401d84:	ldr	x1, [x19, #136]
  401d88:	mov	x0, x19
  401d8c:	bl	402380 <ferror@plt+0xc70>
  401d90:	str	x0, [x19, #152]
  401d94:	ldr	x0, [sp, #144]
  401d98:	cbz	x0, 401de8 <ferror@plt+0x6d8>
  401d9c:	str	x20, [x0, #152]
  401da0:	ldr	x19, [x19, #152]
  401da4:	cbz	x19, 4018ac <ferror@plt+0x19c>
  401da8:	ldr	w0, [x19, #168]
  401dac:	ldr	x20, [x19, #152]
  401db0:	cbz	w0, 401d60 <ferror@plt+0x650>
  401db4:	mov	x19, x20
  401db8:	cbnz	x19, 401da8 <ferror@plt+0x698>
  401dbc:	b	4018ac <ferror@plt+0x19c>
  401dc0:	cbz	x20, 401e00 <ferror@plt+0x6f0>
  401dc4:	mov	x26, x20
  401dc8:	ldr	x20, [x20, #152]
  401dcc:	ldr	x0, [x26, #128]
  401dd0:	bl	4015d0 <free@plt>
  401dd4:	ldr	x0, [x26, #136]
  401dd8:	bl	4015d0 <free@plt>
  401ddc:	mov	x0, x26
  401de0:	bl	4015d0 <free@plt>
  401de4:	b	401dc0 <ferror@plt+0x6b0>
  401de8:	str	x20, [x19, #152]
  401dec:	ldr	x19, [x19, #152]
  401df0:	b	401da4 <ferror@plt+0x694>
  401df4:	adrp	x20, 416000 <ferror@plt+0x148f0>
  401df8:	add	x20, x20, #0x200
  401dfc:	b	401d2c <ferror@plt+0x61c>
  401e00:	mov	w0, #0xffffffff            	// #-1
  401e04:	str	w0, [sp, #140]
  401e08:	str	xzr, [x19, #152]
  401e0c:	b	4018b0 <ferror@plt+0x1a0>
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e18:	mov	x0, #0x0                   	// #0
  401e1c:	add	x1, x1, #0xe88
  401e20:	bl	401660 <dcgettext@plt>
  401e24:	ldr	x1, [sp, #112]
  401e28:	bl	401650 <warnx@plt>
  401e2c:	b	401ce4 <ferror@plt+0x5d4>
  401e30:	str	wzr, [sp, #136]
  401e34:	b	40198c <ferror@plt+0x27c>
  401e38:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401e3c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e40:	add	x1, x1, #0xdb0
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	ldr	x19, [x0, #496]
  401e4c:	mov	x0, #0x0                   	// #0
  401e50:	bl	401660 <dcgettext@plt>
  401e54:	mov	x1, x0
  401e58:	adrp	x2, 416000 <ferror@plt+0x148f0>
  401e5c:	mov	x0, x19
  401e60:	ldr	x2, [x2, #520]
  401e64:	bl	4016e0 <fprintf@plt>
  401e68:	mov	w0, #0x1                   	// #1
  401e6c:	bl	4013d0 <exit@plt>
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e78:	add	x1, x1, #0xe28
  401e7c:	bl	401660 <dcgettext@plt>
  401e80:	mov	x1, x0
  401e84:	mov	w0, #0x1                   	// #1
  401e88:	bl	4016f0 <err@plt>
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e94:	add	x1, x1, #0xe08
  401e98:	bl	401660 <dcgettext@plt>
  401e9c:	mov	x1, x0
  401ea0:	mov	w0, #0x1                   	// #1
  401ea4:	bl	4016f0 <err@plt>
  401ea8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401eac:	add	x1, x1, #0xde8
  401eb0:	mov	w2, #0x5                   	// #5
  401eb4:	mov	x0, #0x0                   	// #0
  401eb8:	bl	401660 <dcgettext@plt>
  401ebc:	bl	401650 <warnx@plt>
  401ec0:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401ec4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	add	x1, x1, #0xdb0
  401ed0:	ldr	x19, [x0, #496]
  401ed4:	b	401e4c <ferror@plt+0x73c>
  401ed8:	mov	x29, #0x0                   	// #0
  401edc:	mov	x30, #0x0                   	// #0
  401ee0:	mov	x5, x0
  401ee4:	ldr	x1, [sp]
  401ee8:	add	x2, sp, #0x8
  401eec:	mov	x6, sp
  401ef0:	movz	x0, #0x0, lsl #48
  401ef4:	movk	x0, #0x0, lsl #32
  401ef8:	movk	x0, #0x40, lsl #16
  401efc:	movk	x0, #0x1720
  401f00:	movz	x3, #0x0, lsl #48
  401f04:	movk	x3, #0x0, lsl #32
  401f08:	movk	x3, #0x40, lsl #16
  401f0c:	movk	x3, #0x49b8
  401f10:	movz	x4, #0x0, lsl #48
  401f14:	movk	x4, #0x0, lsl #32
  401f18:	movk	x4, #0x40, lsl #16
  401f1c:	movk	x4, #0x4a38
  401f20:	bl	4014c0 <__libc_start_main@plt>
  401f24:	bl	401550 <abort@plt>
  401f28:	adrp	x0, 415000 <ferror@plt+0x138f0>
  401f2c:	ldr	x0, [x0, #4064]
  401f30:	cbz	x0, 401f38 <ferror@plt+0x828>
  401f34:	b	401540 <__gmon_start__@plt>
  401f38:	ret
  401f3c:	nop
  401f40:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401f44:	add	x0, x0, #0x1f0
  401f48:	adrp	x1, 416000 <ferror@plt+0x148f0>
  401f4c:	add	x1, x1, #0x1f0
  401f50:	cmp	x1, x0
  401f54:	b.eq	401f6c <ferror@plt+0x85c>  // b.none
  401f58:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401f5c:	ldr	x1, [x1, #2664]
  401f60:	cbz	x1, 401f6c <ferror@plt+0x85c>
  401f64:	mov	x16, x1
  401f68:	br	x16
  401f6c:	ret
  401f70:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401f74:	add	x0, x0, #0x1f0
  401f78:	adrp	x1, 416000 <ferror@plt+0x148f0>
  401f7c:	add	x1, x1, #0x1f0
  401f80:	sub	x1, x1, x0
  401f84:	lsr	x2, x1, #63
  401f88:	add	x1, x2, x1, asr #3
  401f8c:	cmp	xzr, x1, asr #1
  401f90:	asr	x1, x1, #1
  401f94:	b.eq	401fac <ferror@plt+0x89c>  // b.none
  401f98:	adrp	x2, 404000 <ferror@plt+0x28f0>
  401f9c:	ldr	x2, [x2, #2672]
  401fa0:	cbz	x2, 401fac <ferror@plt+0x89c>
  401fa4:	mov	x16, x2
  401fa8:	br	x16
  401fac:	ret
  401fb0:	stp	x29, x30, [sp, #-32]!
  401fb4:	mov	x29, sp
  401fb8:	str	x19, [sp, #16]
  401fbc:	adrp	x19, 416000 <ferror@plt+0x148f0>
  401fc0:	ldrb	w0, [x19, #528]
  401fc4:	cbnz	w0, 401fd4 <ferror@plt+0x8c4>
  401fc8:	bl	401f40 <ferror@plt+0x830>
  401fcc:	mov	w0, #0x1                   	// #1
  401fd0:	strb	w0, [x19, #528]
  401fd4:	ldr	x19, [sp, #16]
  401fd8:	ldp	x29, x30, [sp], #32
  401fdc:	ret
  401fe0:	b	401f70 <ferror@plt+0x860>
  401fe4:	nop
  401fe8:	mov	x12, #0x1050                	// #4176
  401fec:	sub	sp, sp, x12
  401ff0:	stp	x29, x30, [sp]
  401ff4:	mov	x29, sp
  401ff8:	stp	x19, x20, [sp, #16]
  401ffc:	stp	x21, x22, [sp, #32]
  402000:	mov	x22, x0
  402004:	mov	x0, x2
  402008:	stp	x23, x24, [sp, #48]
  40200c:	mov	x24, x2
  402010:	mov	x23, x1
  402014:	mov	x2, #0x1000                	// #4096
  402018:	add	x1, sp, #0x50
  40201c:	str	x25, [sp, #64]
  402020:	bl	401400 <readlink@plt>
  402024:	cmp	x0, #0x0
  402028:	b.le	402118 <ferror@plt+0xa08>
  40202c:	mov	x19, x0
  402030:	ldrsb	w0, [sp, #80]
  402034:	cmp	w0, #0x2f
  402038:	b.eq	4020d8 <ferror@plt+0x9c8>  // b.none
  40203c:	mov	x0, x24
  402040:	mov	w1, #0x2f                  	// #47
  402044:	bl	401530 <strrchr@plt>
  402048:	cbz	x0, 4020d8 <ferror@plt+0x9c8>
  40204c:	sub	x21, x0, x24
  402050:	str	w21, [x23]
  402054:	add	w21, w21, #0x1
  402058:	add	x21, x19, w21, sxtw
  40205c:	add	x25, x21, #0x1
  402060:	mov	x0, x25
  402064:	bl	401470 <malloc@plt>
  402068:	cmp	x0, #0x0
  40206c:	mov	x20, x0
  402070:	ccmp	x25, #0x0, #0x4, eq  // eq = none
  402074:	b.ne	402104 <ferror@plt+0x9f4>  // b.any
  402078:	ldr	w25, [x23]
  40207c:	mov	x1, x24
  402080:	str	x0, [x22]
  402084:	mov	x19, x21
  402088:	sxtw	x2, w25
  40208c:	bl	401370 <memcpy@plt>
  402090:	add	w0, w25, #0x1
  402094:	mov	w2, #0x2f                  	// #47
  402098:	str	w0, [x23]
  40209c:	add	x1, sp, #0x50
  4020a0:	strb	w2, [x20, w25, sxtw]
  4020a4:	sxtw	x0, w0
  4020a8:	sub	x2, x21, x0
  4020ac:	add	x0, x20, x0
  4020b0:	bl	401370 <memcpy@plt>
  4020b4:	strb	wzr, [x20, x19]
  4020b8:	mov	x12, #0x1050                	// #4176
  4020bc:	ldp	x29, x30, [sp]
  4020c0:	ldp	x19, x20, [sp, #16]
  4020c4:	ldp	x21, x22, [sp, #32]
  4020c8:	ldp	x23, x24, [sp, #48]
  4020cc:	ldr	x25, [sp, #64]
  4020d0:	add	sp, sp, x12
  4020d4:	ret
  4020d8:	add	x25, x19, #0x1
  4020dc:	mov	x0, x25
  4020e0:	bl	401470 <malloc@plt>
  4020e4:	mov	x20, x0
  4020e8:	cbz	x0, 402104 <ferror@plt+0x9f4>
  4020ec:	str	x20, [x22]
  4020f0:	add	x1, sp, #0x50
  4020f4:	mov	x2, x19
  4020f8:	mov	x0, x20
  4020fc:	bl	401370 <memcpy@plt>
  402100:	b	4020b4 <ferror@plt+0x9a4>
  402104:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402108:	mov	x2, x25
  40210c:	add	x1, x1, #0xa98
  402110:	mov	w0, #0x1                   	// #1
  402114:	bl	4016f0 <err@plt>
  402118:	mov	w2, #0x5                   	// #5
  40211c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402120:	mov	x0, #0x0                   	// #0
  402124:	add	x1, x1, #0xa78
  402128:	bl	401660 <dcgettext@plt>
  40212c:	mov	x1, x0
  402130:	mov	x2, x24
  402134:	mov	w0, #0x1                   	// #1
  402138:	bl	4016f0 <err@plt>
  40213c:	nop
  402140:	stp	x29, x30, [sp, #-192]!
  402144:	mov	x29, sp
  402148:	stp	x19, x20, [sp, #16]
  40214c:	cbz	x2, 4022cc <ferror@plt+0xbbc>
  402150:	mov	x20, x2
  402154:	stp	x21, x22, [sp, #32]
  402158:	mov	x22, x0
  40215c:	mov	w21, w3
  402160:	mov	x0, #0x1                   	// #1
  402164:	str	x23, [sp, #48]
  402168:	mov	x23, x1
  40216c:	mov	x1, #0xb0                  	// #176
  402170:	bl	4014f0 <calloc@plt>
  402174:	mov	x19, x0
  402178:	cbz	x0, 4021ec <ferror@plt+0xadc>
  40217c:	cbz	x22, 402184 <ferror@plt+0xa74>
  402180:	str	x0, [x22, #152]
  402184:	str	w21, [x19, #160]
  402188:	mov	x0, x20
  40218c:	bl	401500 <strdup@plt>
  402190:	mov	x2, x0
  402194:	cbz	x0, 402334 <ferror@plt+0xc24>
  402198:	str	x2, [x19, #128]
  40219c:	mov	x1, x23
  4021a0:	mov	x2, x19
  4021a4:	mov	w0, #0x0                   	// #0
  4021a8:	bl	401640 <__lxstat@plt>
  4021ac:	cbnz	w0, 4022e0 <ferror@plt+0xbd0>
  4021b0:	ldr	w0, [x19, #16]
  4021b4:	and	w0, w0, #0xf000
  4021b8:	cmp	w0, #0xa, lsl #12
  4021bc:	b.eq	402304 <ferror@plt+0xbf4>  // b.none
  4021c0:	adrp	x20, 416000 <ferror@plt+0x148f0>
  4021c4:	add	x21, x20, #0x218
  4021c8:	ldr	w0, [x20, #536]
  4021cc:	tbnz	w0, #4, 4022a8 <ferror@plt+0xb98>
  4021d0:	tbnz	w0, #3, 402200 <ferror@plt+0xaf0>
  4021d4:	ldp	x21, x22, [sp, #32]
  4021d8:	ldr	x23, [sp, #48]
  4021dc:	mov	x0, x19
  4021e0:	ldp	x19, x20, [sp, #16]
  4021e4:	ldp	x29, x30, [sp], #192
  4021e8:	ret
  4021ec:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4021f0:	mov	x2, #0xb0                  	// #176
  4021f4:	add	x1, x1, #0xa98
  4021f8:	mov	w0, #0x1                   	// #1
  4021fc:	bl	4016f0 <err@plt>
  402200:	ldr	w0, [x19, #16]
  402204:	and	w0, w0, #0xf000
  402208:	cmp	w0, #0x4, lsl #12
  40220c:	b.ne	4021d4 <ferror@plt+0xac4>  // b.any
  402210:	cbz	x22, 40222c <ferror@plt+0xb1c>
  402214:	ldr	w0, [x22, #16]
  402218:	and	w0, w0, #0xf000
  40221c:	cmp	w0, #0x4, lsl #12
  402220:	b.eq	402318 <ferror@plt+0xc08>  // b.none
  402224:	cmp	w0, #0xa, lsl #12
  402228:	b.ne	4021d4 <ferror@plt+0xac4>  // b.any
  40222c:	mov	x0, x23
  402230:	bl	4013a0 <strlen@plt>
  402234:	add	x22, x0, #0x4
  402238:	mov	x21, x0
  40223c:	mov	x0, x22
  402240:	bl	401470 <malloc@plt>
  402244:	mov	x20, x0
  402248:	cbz	x0, 402368 <ferror@plt+0xc58>
  40224c:	mov	x1, x23
  402250:	mov	x2, x21
  402254:	bl	401370 <memcpy@plt>
  402258:	mov	w3, #0x2e2f                	// #11823
  40225c:	add	x2, sp, #0x40
  402260:	movk	w3, #0x2e, lsl #16
  402264:	str	w3, [x20, x21]
  402268:	mov	x1, x20
  40226c:	mov	w0, #0x0                   	// #0
  402270:	bl	4016c0 <__xstat@plt>
  402274:	cbnz	w0, 402344 <ferror@plt+0xc34>
  402278:	mov	x0, x20
  40227c:	bl	4015d0 <free@plt>
  402280:	add	x0, sp, #0x40
  402284:	ldr	x2, [x0]
  402288:	ldr	x1, [x19]
  40228c:	cmp	x2, x1
  402290:	b.eq	402320 <ferror@plt+0xc10>  // b.none
  402294:	mov	w0, #0x1                   	// #1
  402298:	ldp	x21, x22, [sp, #32]
  40229c:	ldr	x23, [sp, #48]
  4022a0:	str	w0, [x19, #164]
  4022a4:	b	4021dc <ferror@plt+0xacc>
  4022a8:	ldr	w1, [x19, #24]
  4022ac:	ldr	x0, [x21, #8]
  4022b0:	bl	4048d8 <ferror@plt+0x31c8>
  4022b4:	ldr	w1, [x19, #28]
  4022b8:	ldr	x0, [x21, #16]
  4022bc:	bl	404948 <ferror@plt+0x3238>
  4022c0:	ldr	w0, [x20, #536]
  4022c4:	tbz	w0, #3, 4021d4 <ferror@plt+0xac4>
  4022c8:	b	402200 <ferror@plt+0xaf0>
  4022cc:	mov	x19, #0x0                   	// #0
  4022d0:	mov	x0, x19
  4022d4:	ldp	x19, x20, [sp, #16]
  4022d8:	ldp	x29, x30, [sp], #192
  4022dc:	ret
  4022e0:	bl	4016a0 <__errno_location@plt>
  4022e4:	ldr	w0, [x0]
  4022e8:	ldp	x21, x22, [sp, #32]
  4022ec:	ldr	x23, [sp, #48]
  4022f0:	str	w0, [x19, #168]
  4022f4:	mov	x0, x19
  4022f8:	ldp	x19, x20, [sp, #16]
  4022fc:	ldp	x29, x30, [sp], #192
  402300:	ret
  402304:	mov	x2, x23
  402308:	add	x1, x19, #0x90
  40230c:	add	x0, x19, #0x88
  402310:	bl	401fe8 <ferror@plt+0x8d8>
  402314:	b	4021c0 <ferror@plt+0xab0>
  402318:	mov	x0, x22
  40231c:	b	402284 <ferror@plt+0xb74>
  402320:	ldr	x1, [x0, #8]
  402324:	ldr	x0, [x19, #8]
  402328:	cmp	x1, x0
  40232c:	b.ne	4021d4 <ferror@plt+0xac4>  // b.any
  402330:	b	402294 <ferror@plt+0xb84>
  402334:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402338:	mov	w0, #0x1                   	// #1
  40233c:	add	x1, x1, #0xab8
  402340:	bl	4016f0 <err@plt>
  402344:	mov	w2, #0x5                   	// #5
  402348:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40234c:	mov	x0, #0x0                   	// #0
  402350:	add	x1, x1, #0xad0
  402354:	bl	401660 <dcgettext@plt>
  402358:	mov	x1, x0
  40235c:	mov	x2, x20
  402360:	mov	w0, #0x1                   	// #1
  402364:	bl	4016f0 <err@plt>
  402368:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40236c:	mov	x2, x22
  402370:	add	x1, x1, #0xa98
  402374:	mov	w0, #0x1                   	// #1
  402378:	bl	4016f0 <err@plt>
  40237c:	nop
  402380:	stp	x29, x30, [sp, #-80]!
  402384:	mov	x29, sp
  402388:	stp	x25, x26, [sp, #64]
  40238c:	cbz	x1, 4024dc <ferror@plt+0xdcc>
  402390:	stp	x19, x20, [sp, #16]
  402394:	mov	x20, x0
  402398:	mov	w19, w2
  40239c:	stp	x21, x22, [sp, #32]
  4023a0:	mov	x0, x1
  4023a4:	stp	x23, x24, [sp, #48]
  4023a8:	mov	x23, x3
  4023ac:	mov	w24, #0x0                   	// #0
  4023b0:	cbz	x20, 4023bc <ferror@plt+0xcac>
  4023b4:	ldr	w24, [x20, #160]
  4023b8:	add	w24, w24, #0x1
  4023bc:	bl	401500 <strdup@plt>
  4023c0:	mov	x22, x0
  4023c4:	cbz	x0, 4024e4 <ferror@plt+0xdd4>
  4023c8:	ldrsb	w1, [x0, w19, sxtw]
  4023cc:	mov	x26, #0x0                   	// #0
  4023d0:	add	x19, x0, w19, sxtw
  4023d4:	cmp	w1, #0x2f
  4023d8:	b.eq	402470 <ferror@plt+0xd60>  // b.none
  4023dc:	mov	w25, #0x2f                  	// #47
  4023e0:	cbz	w1, 402440 <ferror@plt+0xd30>
  4023e4:	mov	x0, x19
  4023e8:	mov	w1, #0x2f                  	// #47
  4023ec:	bl	401610 <strchr@plt>
  4023f0:	mov	x21, x0
  4023f4:	cbz	x0, 4024bc <ferror@plt+0xdac>
  4023f8:	mov	x2, x19
  4023fc:	mov	x19, x0
  402400:	strb	wzr, [x0]
  402404:	mov	x1, x22
  402408:	mov	x0, x20
  40240c:	mov	w3, w24
  402410:	bl	402140 <ferror@plt+0xa30>
  402414:	strb	w25, [x19], #1
  402418:	cmp	x26, #0x0
  40241c:	mov	x20, x0
  402420:	ldrsb	w1, [x21, #1]
  402424:	csel	x26, x26, x0, ne  // ne = any
  402428:	cmp	w1, #0x2f
  40242c:	b.ne	4023e0 <ferror@plt+0xcd0>  // b.any
  402430:	ldrsb	w1, [x19, #1]!
  402434:	cmp	w1, #0x2f
  402438:	b.eq	402430 <ferror@plt+0xd20>  // b.none
  40243c:	cbnz	w1, 4023e4 <ferror@plt+0xcd4>
  402440:	cbz	x26, 4024ac <ferror@plt+0xd9c>
  402444:	cbz	x23, 40244c <ferror@plt+0xd3c>
  402448:	str	x20, [x23]
  40244c:	mov	x0, x22
  402450:	bl	4015d0 <free@plt>
  402454:	ldp	x19, x20, [sp, #16]
  402458:	ldp	x21, x22, [sp, #32]
  40245c:	ldp	x23, x24, [sp, #48]
  402460:	mov	x0, x26
  402464:	ldp	x25, x26, [sp, #64]
  402468:	ldp	x29, x30, [sp], #80
  40246c:	ret
  402470:	mov	x21, x19
  402474:	ldrsb	w0, [x19, #1]!
  402478:	cmp	w0, #0x2f
  40247c:	b.eq	402470 <ferror@plt+0xd60>  // b.none
  402480:	adrp	x2, 404000 <ferror@plt+0x28f0>
  402484:	add	x2, x2, #0xae8
  402488:	mov	x0, x20
  40248c:	mov	x1, x2
  402490:	mov	w3, w24
  402494:	bl	402140 <ferror@plt+0xa30>
  402498:	ldrsb	w1, [x21, #1]
  40249c:	mov	x20, x0
  4024a0:	mov	x26, x0
  4024a4:	mov	w25, #0x2f                  	// #47
  4024a8:	b	4023e0 <ferror@plt+0xcd0>
  4024ac:	mov	x0, x20
  4024b0:	mov	x26, x20
  4024b4:	mov	x20, x0
  4024b8:	b	402444 <ferror@plt+0xd34>
  4024bc:	mov	x0, x20
  4024c0:	mov	w3, w24
  4024c4:	mov	x2, x19
  4024c8:	mov	x1, x22
  4024cc:	bl	402140 <ferror@plt+0xa30>
  4024d0:	cmp	x26, #0x0
  4024d4:	csel	x20, x0, x26, eq  // eq = none
  4024d8:	b	4024b0 <ferror@plt+0xda0>
  4024dc:	mov	x26, #0x0                   	// #0
  4024e0:	b	402460 <ferror@plt+0xd50>
  4024e4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4024e8:	mov	w0, #0x1                   	// #1
  4024ec:	add	x1, x1, #0xab8
  4024f0:	bl	4016f0 <err@plt>
  4024f4:	nop
  4024f8:	stp	x29, x30, [sp, #-32]!
  4024fc:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402500:	mov	x29, sp
  402504:	stp	x19, x20, [sp, #16]
  402508:	ldr	x20, [x0, #512]
  40250c:	bl	4016a0 <__errno_location@plt>
  402510:	mov	x19, x0
  402514:	mov	x0, x20
  402518:	str	wzr, [x19]
  40251c:	bl	401710 <ferror@plt>
  402520:	cbz	w0, 4025c0 <ferror@plt+0xeb0>
  402524:	ldr	w0, [x19]
  402528:	cmp	w0, #0x9
  40252c:	b.ne	402570 <ferror@plt+0xe60>  // b.any
  402530:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402534:	ldr	x20, [x0, #496]
  402538:	str	wzr, [x19]
  40253c:	mov	x0, x20
  402540:	bl	401710 <ferror@plt>
  402544:	cbnz	w0, 402558 <ferror@plt+0xe48>
  402548:	mov	x0, x20
  40254c:	bl	401630 <fflush@plt>
  402550:	cbz	w0, 4025a0 <ferror@plt+0xe90>
  402554:	nop
  402558:	ldr	w0, [x19]
  40255c:	cmp	w0, #0x9
  402560:	b.ne	402598 <ferror@plt+0xe88>  // b.any
  402564:	ldp	x19, x20, [sp, #16]
  402568:	ldp	x29, x30, [sp], #32
  40256c:	ret
  402570:	cmp	w0, #0x20
  402574:	b.eq	402530 <ferror@plt+0xe20>  // b.none
  402578:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40257c:	mov	w2, #0x5                   	// #5
  402580:	add	x1, x1, #0xaf0
  402584:	cbz	w0, 4025ec <ferror@plt+0xedc>
  402588:	mov	x0, #0x0                   	// #0
  40258c:	bl	401660 <dcgettext@plt>
  402590:	bl	4015a0 <warn@plt>
  402594:	nop
  402598:	mov	w0, #0x1                   	// #1
  40259c:	bl	401380 <_exit@plt>
  4025a0:	mov	x0, x20
  4025a4:	bl	401460 <fileno@plt>
  4025a8:	tbnz	w0, #31, 402558 <ferror@plt+0xe48>
  4025ac:	bl	4013e0 <dup@plt>
  4025b0:	tbnz	w0, #31, 402558 <ferror@plt+0xe48>
  4025b4:	bl	401520 <close@plt>
  4025b8:	cbz	w0, 402564 <ferror@plt+0xe54>
  4025bc:	b	402558 <ferror@plt+0xe48>
  4025c0:	mov	x0, x20
  4025c4:	bl	401630 <fflush@plt>
  4025c8:	cbnz	w0, 402524 <ferror@plt+0xe14>
  4025cc:	mov	x0, x20
  4025d0:	bl	401460 <fileno@plt>
  4025d4:	tbnz	w0, #31, 402524 <ferror@plt+0xe14>
  4025d8:	bl	4013e0 <dup@plt>
  4025dc:	tbnz	w0, #31, 402524 <ferror@plt+0xe14>
  4025e0:	bl	401520 <close@plt>
  4025e4:	cbz	w0, 402530 <ferror@plt+0xe20>
  4025e8:	b	402524 <ferror@plt+0xe14>
  4025ec:	mov	x0, #0x0                   	// #0
  4025f0:	bl	401660 <dcgettext@plt>
  4025f4:	bl	401650 <warnx@plt>
  4025f8:	b	402598 <ferror@plt+0xe88>
  4025fc:	nop
  402600:	stp	x29, x30, [sp, #-32]!
  402604:	mov	x29, sp
  402608:	stp	x19, x20, [sp, #16]
  40260c:	mov	x19, x1
  402610:	mov	x20, x0
  402614:	bl	4016a0 <__errno_location@plt>
  402618:	mov	x4, x0
  40261c:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402620:	mov	w5, #0x22                  	// #34
  402624:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402628:	mov	x3, x20
  40262c:	ldr	w0, [x0, #488]
  402630:	mov	x2, x19
  402634:	str	w5, [x4]
  402638:	add	x1, x1, #0x18
  40263c:	bl	4016f0 <err@plt>
  402640:	adrp	x1, 416000 <ferror@plt+0x148f0>
  402644:	str	w0, [x1, #488]
  402648:	ret
  40264c:	nop
  402650:	stp	x29, x30, [sp, #-112]!
  402654:	mov	x29, sp
  402658:	stp	x19, x20, [sp, #16]
  40265c:	mov	x20, x0
  402660:	stp	x21, x22, [sp, #32]
  402664:	mov	x22, x1
  402668:	stp	x23, x24, [sp, #48]
  40266c:	mov	x23, x2
  402670:	str	xzr, [x1]
  402674:	bl	4016a0 <__errno_location@plt>
  402678:	mov	x21, x0
  40267c:	cbz	x20, 402908 <ferror@plt+0x11f8>
  402680:	ldrsb	w19, [x20]
  402684:	cbz	w19, 402908 <ferror@plt+0x11f8>
  402688:	bl	4015b0 <__ctype_b_loc@plt>
  40268c:	mov	x24, x0
  402690:	ldr	x0, [x0]
  402694:	ubfiz	x1, x19, #1, #8
  402698:	ldrh	w1, [x0, x1]
  40269c:	tbz	w1, #13, 4026b8 <ferror@plt+0xfa8>
  4026a0:	mov	x1, x20
  4026a4:	nop
  4026a8:	ldrsb	w19, [x1, #1]!
  4026ac:	ubfiz	x2, x19, #1, #8
  4026b0:	ldrh	w2, [x0, x2]
  4026b4:	tbnz	w2, #13, 4026a8 <ferror@plt+0xf98>
  4026b8:	cmp	w19, #0x2d
  4026bc:	b.eq	402908 <ferror@plt+0x11f8>  // b.none
  4026c0:	stp	x25, x26, [sp, #64]
  4026c4:	add	x1, sp, #0x68
  4026c8:	mov	x0, x20
  4026cc:	stp	x27, x28, [sp, #80]
  4026d0:	mov	w3, #0x0                   	// #0
  4026d4:	mov	w2, #0x0                   	// #0
  4026d8:	str	wzr, [x21]
  4026dc:	str	xzr, [sp, #104]
  4026e0:	bl	4014e0 <__strtoul_internal@plt>
  4026e4:	mov	x25, x0
  4026e8:	ldr	x27, [sp, #104]
  4026ec:	ldr	w0, [x21]
  4026f0:	cmp	x27, x20
  4026f4:	b.eq	4028f8 <ferror@plt+0x11e8>  // b.none
  4026f8:	cbnz	w0, 402928 <ferror@plt+0x1218>
  4026fc:	cbz	x27, 40299c <ferror@plt+0x128c>
  402700:	ldrsb	w0, [x27]
  402704:	mov	w20, #0x0                   	// #0
  402708:	mov	x26, #0x0                   	// #0
  40270c:	cbz	w0, 40299c <ferror@plt+0x128c>
  402710:	ldrsb	w0, [x27, #1]
  402714:	cmp	w0, #0x69
  402718:	b.eq	4027bc <ferror@plt+0x10ac>  // b.none
  40271c:	and	w1, w0, #0xffffffdf
  402720:	cmp	w1, #0x42
  402724:	b.ne	40298c <ferror@plt+0x127c>  // b.any
  402728:	ldrsb	w0, [x27, #2]
  40272c:	cbz	w0, 4029d4 <ferror@plt+0x12c4>
  402730:	bl	401450 <localeconv@plt>
  402734:	cbz	x0, 402900 <ferror@plt+0x11f0>
  402738:	ldr	x28, [x0]
  40273c:	cbz	x28, 402900 <ferror@plt+0x11f0>
  402740:	mov	x0, x28
  402744:	bl	4013a0 <strlen@plt>
  402748:	mov	x19, x0
  40274c:	cbnz	x26, 402900 <ferror@plt+0x11f0>
  402750:	ldrsb	w0, [x27]
  402754:	cbz	w0, 402900 <ferror@plt+0x11f0>
  402758:	mov	x0, x28
  40275c:	mov	x2, x19
  402760:	mov	x1, x27
  402764:	bl	4014a0 <strncmp@plt>
  402768:	cbnz	w0, 402900 <ferror@plt+0x11f0>
  40276c:	ldrsb	w4, [x27, x19]
  402770:	add	x1, x27, x19
  402774:	cmp	w4, #0x30
  402778:	b.ne	4029b0 <ferror@plt+0x12a0>  // b.any
  40277c:	add	w0, w20, #0x1
  402780:	mov	x19, x1
  402784:	nop
  402788:	sub	w3, w19, w1
  40278c:	ldrsb	w4, [x19, #1]!
  402790:	add	w20, w3, w0
  402794:	cmp	w4, #0x30
  402798:	b.eq	402788 <ferror@plt+0x1078>  // b.none
  40279c:	ldr	x0, [x24]
  4027a0:	ldrh	w0, [x0, w4, sxtw #1]
  4027a4:	tbnz	w0, #11, 40293c <ferror@plt+0x122c>
  4027a8:	mov	x27, x19
  4027ac:	str	x19, [sp, #104]
  4027b0:	ldrsb	w0, [x27, #1]
  4027b4:	cmp	w0, #0x69
  4027b8:	b.ne	40271c <ferror@plt+0x100c>  // b.any
  4027bc:	ldrsb	w0, [x27, #2]
  4027c0:	and	w0, w0, #0xffffffdf
  4027c4:	cmp	w0, #0x42
  4027c8:	b.ne	402730 <ferror@plt+0x1020>  // b.any
  4027cc:	ldrsb	w0, [x27, #3]
  4027d0:	cbnz	w0, 402730 <ferror@plt+0x1020>
  4027d4:	mov	x19, #0x400                 	// #1024
  4027d8:	ldrsb	w27, [x27]
  4027dc:	adrp	x24, 405000 <ferror@plt+0x38f0>
  4027e0:	add	x24, x24, #0x28
  4027e4:	mov	x0, x24
  4027e8:	mov	w1, w27
  4027ec:	bl	401610 <strchr@plt>
  4027f0:	cbz	x0, 4029dc <ferror@plt+0x12cc>
  4027f4:	sub	x1, x0, x24
  4027f8:	add	w1, w1, #0x1
  4027fc:	cbz	w1, 4029f8 <ferror@plt+0x12e8>
  402800:	umulh	x0, x25, x19
  402804:	cbnz	x0, 4029c8 <ferror@plt+0x12b8>
  402808:	sub	w0, w1, #0x2
  40280c:	b	40281c <ferror@plt+0x110c>
  402810:	umulh	x2, x25, x19
  402814:	sub	w0, w0, #0x1
  402818:	cbnz	x2, 4029c8 <ferror@plt+0x12b8>
  40281c:	mul	x25, x25, x19
  402820:	cmn	w0, #0x1
  402824:	b.ne	402810 <ferror@plt+0x1100>  // b.any
  402828:	mov	w0, #0x0                   	// #0
  40282c:	cbz	x23, 402834 <ferror@plt+0x1124>
  402830:	str	w1, [x23]
  402834:	cmp	x26, #0x0
  402838:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40283c:	b.eq	4028e4 <ferror@plt+0x11d4>  // b.none
  402840:	sub	w1, w1, #0x2
  402844:	mov	x5, #0x1                   	// #1
  402848:	b	402858 <ferror@plt+0x1148>
  40284c:	umulh	x2, x5, x19
  402850:	sub	w1, w1, #0x1
  402854:	cbnz	x2, 402864 <ferror@plt+0x1154>
  402858:	mul	x5, x5, x19
  40285c:	cmn	w1, #0x1
  402860:	b.ne	40284c <ferror@plt+0x113c>  // b.any
  402864:	cmp	x26, #0xa
  402868:	mov	x1, #0xa                   	// #10
  40286c:	b.ls	402880 <ferror@plt+0x1170>  // b.plast
  402870:	add	x1, x1, x1, lsl #2
  402874:	cmp	x26, x1, lsl #1
  402878:	lsl	x1, x1, #1
  40287c:	b.hi	402870 <ferror@plt+0x1160>  // b.pmore
  402880:	cbz	w20, 40289c <ferror@plt+0x118c>
  402884:	mov	w2, #0x0                   	// #0
  402888:	add	x1, x1, x1, lsl #2
  40288c:	add	w2, w2, #0x1
  402890:	cmp	w20, w2
  402894:	lsl	x1, x1, #1
  402898:	b.ne	402888 <ferror@plt+0x1178>  // b.any
  40289c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4028a0:	mov	x4, #0x1                   	// #1
  4028a4:	movk	x8, #0xcccd
  4028a8:	umulh	x6, x26, x8
  4028ac:	add	x7, x4, x4, lsl #2
  4028b0:	mov	x3, x4
  4028b4:	cmp	x26, #0x9
  4028b8:	lsl	x4, x7, #1
  4028bc:	lsr	x2, x6, #3
  4028c0:	add	x2, x2, x2, lsl #2
  4028c4:	sub	x2, x26, x2, lsl #1
  4028c8:	lsr	x26, x6, #3
  4028cc:	cbz	x2, 4028e0 <ferror@plt+0x11d0>
  4028d0:	udiv	x3, x1, x3
  4028d4:	udiv	x2, x3, x2
  4028d8:	udiv	x2, x5, x2
  4028dc:	add	x25, x25, x2
  4028e0:	b.hi	4028a8 <ferror@plt+0x1198>  // b.pmore
  4028e4:	str	x25, [x22]
  4028e8:	tbnz	w0, #31, 4029b8 <ferror@plt+0x12a8>
  4028ec:	ldp	x25, x26, [sp, #64]
  4028f0:	ldp	x27, x28, [sp, #80]
  4028f4:	b	402914 <ferror@plt+0x1204>
  4028f8:	cbnz	w0, 402934 <ferror@plt+0x1224>
  4028fc:	nop
  402900:	ldp	x25, x26, [sp, #64]
  402904:	ldp	x27, x28, [sp, #80]
  402908:	mov	w1, #0x16                  	// #22
  40290c:	mov	w0, #0xffffffea            	// #-22
  402910:	str	w1, [x21]
  402914:	ldp	x19, x20, [sp, #16]
  402918:	ldp	x21, x22, [sp, #32]
  40291c:	ldp	x23, x24, [sp, #48]
  402920:	ldp	x29, x30, [sp], #112
  402924:	ret
  402928:	sub	x1, x25, #0x1
  40292c:	cmn	x1, #0x3
  402930:	b.ls	4026fc <ferror@plt+0xfec>  // b.plast
  402934:	neg	w0, w0
  402938:	b	4028e8 <ferror@plt+0x11d8>
  40293c:	str	wzr, [x21]
  402940:	add	x1, sp, #0x68
  402944:	mov	x0, x19
  402948:	mov	w3, #0x0                   	// #0
  40294c:	mov	w2, #0x0                   	// #0
  402950:	str	xzr, [sp, #104]
  402954:	bl	4014e0 <__strtoul_internal@plt>
  402958:	mov	x26, x0
  40295c:	ldr	x27, [sp, #104]
  402960:	ldr	w0, [x21]
  402964:	cmp	x27, x19
  402968:	b.eq	4028f8 <ferror@plt+0x11e8>  // b.none
  40296c:	cbz	w0, 402994 <ferror@plt+0x1284>
  402970:	sub	x1, x26, #0x1
  402974:	cmn	x1, #0x3
  402978:	b.hi	402934 <ferror@plt+0x1224>  // b.pmore
  40297c:	cbz	x27, 402900 <ferror@plt+0x11f0>
  402980:	ldrsb	w0, [x27]
  402984:	cbnz	w0, 402710 <ferror@plt+0x1000>
  402988:	b	402900 <ferror@plt+0x11f0>
  40298c:	cbnz	w0, 402730 <ferror@plt+0x1020>
  402990:	b	4027d4 <ferror@plt+0x10c4>
  402994:	cbnz	x26, 40297c <ferror@plt+0x126c>
  402998:	b	402710 <ferror@plt+0x1000>
  40299c:	mov	w0, #0x0                   	// #0
  4029a0:	ldp	x27, x28, [sp, #80]
  4029a4:	str	x25, [x22]
  4029a8:	ldp	x25, x26, [sp, #64]
  4029ac:	b	402914 <ferror@plt+0x1204>
  4029b0:	mov	x19, x1
  4029b4:	b	40279c <ferror@plt+0x108c>
  4029b8:	neg	w1, w0
  4029bc:	ldp	x25, x26, [sp, #64]
  4029c0:	ldp	x27, x28, [sp, #80]
  4029c4:	b	402910 <ferror@plt+0x1200>
  4029c8:	mov	w0, #0xffffffde            	// #-34
  4029cc:	cbnz	x23, 402830 <ferror@plt+0x1120>
  4029d0:	b	402834 <ferror@plt+0x1124>
  4029d4:	mov	x19, #0x3e8                 	// #1000
  4029d8:	b	4027d8 <ferror@plt+0x10c8>
  4029dc:	adrp	x1, 405000 <ferror@plt+0x38f0>
  4029e0:	add	x24, x1, #0x38
  4029e4:	mov	x0, x24
  4029e8:	mov	w1, w27
  4029ec:	bl	401610 <strchr@plt>
  4029f0:	cbnz	x0, 4027f4 <ferror@plt+0x10e4>
  4029f4:	b	402900 <ferror@plt+0x11f0>
  4029f8:	mov	w0, #0x0                   	// #0
  4029fc:	cbnz	x23, 402830 <ferror@plt+0x1120>
  402a00:	ldp	x27, x28, [sp, #80]
  402a04:	str	x25, [x22]
  402a08:	ldp	x25, x26, [sp, #64]
  402a0c:	b	402914 <ferror@plt+0x1204>
  402a10:	mov	x2, #0x0                   	// #0
  402a14:	b	402650 <ferror@plt+0xf40>
  402a18:	stp	x29, x30, [sp, #-48]!
  402a1c:	mov	x29, sp
  402a20:	stp	x21, x22, [sp, #32]
  402a24:	mov	x22, x1
  402a28:	cbz	x0, 402a88 <ferror@plt+0x1378>
  402a2c:	mov	x21, x0
  402a30:	stp	x19, x20, [sp, #16]
  402a34:	mov	x20, x0
  402a38:	b	402a54 <ferror@plt+0x1344>
  402a3c:	bl	4015b0 <__ctype_b_loc@plt>
  402a40:	ubfiz	x19, x19, #1, #8
  402a44:	ldr	x2, [x0]
  402a48:	ldrh	w2, [x2, x19]
  402a4c:	tbz	w2, #11, 402a5c <ferror@plt+0x134c>
  402a50:	add	x20, x20, #0x1
  402a54:	ldrsb	w19, [x20]
  402a58:	cbnz	w19, 402a3c <ferror@plt+0x132c>
  402a5c:	cbz	x22, 402a64 <ferror@plt+0x1354>
  402a60:	str	x20, [x22]
  402a64:	cmp	x20, x21
  402a68:	b.ls	402aa0 <ferror@plt+0x1390>  // b.plast
  402a6c:	ldrsb	w1, [x20]
  402a70:	mov	w0, #0x1                   	// #1
  402a74:	ldp	x19, x20, [sp, #16]
  402a78:	cbnz	w1, 402a90 <ferror@plt+0x1380>
  402a7c:	ldp	x21, x22, [sp, #32]
  402a80:	ldp	x29, x30, [sp], #48
  402a84:	ret
  402a88:	cbz	x1, 402a90 <ferror@plt+0x1380>
  402a8c:	str	xzr, [x1]
  402a90:	mov	w0, #0x0                   	// #0
  402a94:	ldp	x21, x22, [sp, #32]
  402a98:	ldp	x29, x30, [sp], #48
  402a9c:	ret
  402aa0:	mov	w0, #0x0                   	// #0
  402aa4:	ldp	x19, x20, [sp, #16]
  402aa8:	b	402a94 <ferror@plt+0x1384>
  402aac:	nop
  402ab0:	stp	x29, x30, [sp, #-48]!
  402ab4:	mov	x29, sp
  402ab8:	stp	x21, x22, [sp, #32]
  402abc:	mov	x22, x1
  402ac0:	cbz	x0, 402b20 <ferror@plt+0x1410>
  402ac4:	mov	x21, x0
  402ac8:	stp	x19, x20, [sp, #16]
  402acc:	mov	x20, x0
  402ad0:	b	402aec <ferror@plt+0x13dc>
  402ad4:	bl	4015b0 <__ctype_b_loc@plt>
  402ad8:	ubfiz	x19, x19, #1, #8
  402adc:	ldr	x2, [x0]
  402ae0:	ldrh	w2, [x2, x19]
  402ae4:	tbz	w2, #12, 402af4 <ferror@plt+0x13e4>
  402ae8:	add	x20, x20, #0x1
  402aec:	ldrsb	w19, [x20]
  402af0:	cbnz	w19, 402ad4 <ferror@plt+0x13c4>
  402af4:	cbz	x22, 402afc <ferror@plt+0x13ec>
  402af8:	str	x20, [x22]
  402afc:	cmp	x20, x21
  402b00:	b.ls	402b38 <ferror@plt+0x1428>  // b.plast
  402b04:	ldrsb	w1, [x20]
  402b08:	mov	w0, #0x1                   	// #1
  402b0c:	ldp	x19, x20, [sp, #16]
  402b10:	cbnz	w1, 402b28 <ferror@plt+0x1418>
  402b14:	ldp	x21, x22, [sp, #32]
  402b18:	ldp	x29, x30, [sp], #48
  402b1c:	ret
  402b20:	cbz	x1, 402b28 <ferror@plt+0x1418>
  402b24:	str	xzr, [x1]
  402b28:	mov	w0, #0x0                   	// #0
  402b2c:	ldp	x21, x22, [sp, #32]
  402b30:	ldp	x29, x30, [sp], #48
  402b34:	ret
  402b38:	mov	w0, #0x0                   	// #0
  402b3c:	ldp	x19, x20, [sp, #16]
  402b40:	b	402b2c <ferror@plt+0x141c>
  402b44:	nop
  402b48:	stp	x29, x30, [sp, #-128]!
  402b4c:	mov	x29, sp
  402b50:	stp	x19, x20, [sp, #16]
  402b54:	mov	x19, x0
  402b58:	mov	x20, x1
  402b5c:	mov	w0, #0xffffffd0            	// #-48
  402b60:	add	x1, sp, #0x50
  402b64:	stp	x21, x22, [sp, #32]
  402b68:	add	x21, sp, #0x80
  402b6c:	stp	x21, x21, [sp, #48]
  402b70:	str	x1, [sp, #64]
  402b74:	stp	w0, wzr, [sp, #72]
  402b78:	stp	x2, x3, [sp, #80]
  402b7c:	stp	x4, x5, [sp, #96]
  402b80:	stp	x6, x7, [sp, #112]
  402b84:	b	402bcc <ferror@plt+0x14bc>
  402b88:	ldr	x1, [x0]
  402b8c:	add	x2, x0, #0xf
  402b90:	and	x2, x2, #0xfffffffffffffff8
  402b94:	str	x2, [sp, #48]
  402b98:	cbz	x1, 402c18 <ferror@plt+0x1508>
  402b9c:	add	x0, x2, #0xf
  402ba0:	and	x0, x0, #0xfffffffffffffff8
  402ba4:	str	x0, [sp, #48]
  402ba8:	ldr	x22, [x2]
  402bac:	cbz	x22, 402c18 <ferror@plt+0x1508>
  402bb0:	mov	x0, x19
  402bb4:	bl	401580 <strcmp@plt>
  402bb8:	cbz	w0, 402c3c <ferror@plt+0x152c>
  402bbc:	mov	x1, x22
  402bc0:	mov	x0, x19
  402bc4:	bl	401580 <strcmp@plt>
  402bc8:	cbz	w0, 402c40 <ferror@plt+0x1530>
  402bcc:	ldr	w3, [sp, #72]
  402bd0:	ldr	x0, [sp, #48]
  402bd4:	tbz	w3, #31, 402b88 <ferror@plt+0x1478>
  402bd8:	add	w2, w3, #0x8
  402bdc:	str	w2, [sp, #72]
  402be0:	cmp	w2, #0x0
  402be4:	b.gt	402b88 <ferror@plt+0x1478>
  402be8:	ldr	x1, [x21, w3, sxtw]
  402bec:	cbz	x1, 402c18 <ferror@plt+0x1508>
  402bf0:	cbz	w2, 402c50 <ferror@plt+0x1540>
  402bf4:	add	w3, w3, #0x10
  402bf8:	str	w3, [sp, #72]
  402bfc:	cmp	w3, #0x0
  402c00:	b.le	402c34 <ferror@plt+0x1524>
  402c04:	add	x3, x0, #0xf
  402c08:	mov	x2, x0
  402c0c:	and	x0, x3, #0xfffffffffffffff8
  402c10:	str	x0, [sp, #48]
  402c14:	b	402ba8 <ferror@plt+0x1498>
  402c18:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402c1c:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402c20:	mov	x3, x19
  402c24:	mov	x2, x20
  402c28:	ldr	w0, [x0, #488]
  402c2c:	add	x1, x1, #0x18
  402c30:	bl	401670 <errx@plt>
  402c34:	add	x2, x21, w2, sxtw
  402c38:	b	402ba8 <ferror@plt+0x1498>
  402c3c:	mov	w0, #0x1                   	// #1
  402c40:	ldp	x19, x20, [sp, #16]
  402c44:	ldp	x21, x22, [sp, #32]
  402c48:	ldp	x29, x30, [sp], #128
  402c4c:	ret
  402c50:	mov	x2, x0
  402c54:	b	402b9c <ferror@plt+0x148c>
  402c58:	cbz	x1, 402c84 <ferror@plt+0x1574>
  402c5c:	add	x3, x0, x1
  402c60:	sxtb	w2, w2
  402c64:	b	402c78 <ferror@plt+0x1568>
  402c68:	b.eq	402c88 <ferror@plt+0x1578>  // b.none
  402c6c:	add	x0, x0, #0x1
  402c70:	cmp	x3, x0
  402c74:	b.eq	402c84 <ferror@plt+0x1574>  // b.none
  402c78:	ldrsb	w1, [x0]
  402c7c:	cmp	w2, w1
  402c80:	cbnz	w1, 402c68 <ferror@plt+0x1558>
  402c84:	mov	x0, #0x0                   	// #0
  402c88:	ret
  402c8c:	nop
  402c90:	stp	x29, x30, [sp, #-64]!
  402c94:	mov	x29, sp
  402c98:	stp	x19, x20, [sp, #16]
  402c9c:	mov	x19, x0
  402ca0:	stp	x21, x22, [sp, #32]
  402ca4:	mov	x21, x1
  402ca8:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402cac:	str	xzr, [sp, #56]
  402cb0:	bl	4016a0 <__errno_location@plt>
  402cb4:	str	wzr, [x0]
  402cb8:	cbz	x19, 402ccc <ferror@plt+0x15bc>
  402cbc:	mov	x20, x0
  402cc0:	ldrsb	w0, [x19]
  402cc4:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402cc8:	cbnz	w0, 402ce4 <ferror@plt+0x15d4>
  402ccc:	ldr	w0, [x22, #488]
  402cd0:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402cd4:	mov	x3, x19
  402cd8:	mov	x2, x21
  402cdc:	add	x1, x1, #0x18
  402ce0:	bl	401670 <errx@plt>
  402ce4:	add	x1, sp, #0x38
  402ce8:	mov	x0, x19
  402cec:	mov	w3, #0x0                   	// #0
  402cf0:	mov	w2, #0xa                   	// #10
  402cf4:	bl	401490 <__strtol_internal@plt>
  402cf8:	ldr	w1, [x20]
  402cfc:	cbnz	w1, 402d4c <ferror@plt+0x163c>
  402d00:	ldr	x1, [sp, #56]
  402d04:	cmp	x19, x1
  402d08:	b.eq	402ccc <ferror@plt+0x15bc>  // b.none
  402d0c:	cbz	x1, 402d18 <ferror@plt+0x1608>
  402d10:	ldrsb	w1, [x1]
  402d14:	cbnz	w1, 402ccc <ferror@plt+0x15bc>
  402d18:	mov	x1, #0x80000000            	// #2147483648
  402d1c:	add	x1, x0, x1
  402d20:	mov	x2, #0xffffffff            	// #4294967295
  402d24:	cmp	x1, x2
  402d28:	b.hi	402d6c <ferror@plt+0x165c>  // b.pmore
  402d2c:	add	w2, w0, #0x8, lsl #12
  402d30:	mov	w1, #0xffff                	// #65535
  402d34:	cmp	w2, w1
  402d38:	b.hi	402d78 <ferror@plt+0x1668>  // b.pmore
  402d3c:	ldp	x19, x20, [sp, #16]
  402d40:	ldp	x21, x22, [sp, #32]
  402d44:	ldp	x29, x30, [sp], #64
  402d48:	ret
  402d4c:	ldr	w0, [x22, #488]
  402d50:	cmp	w1, #0x22
  402d54:	b.ne	402ccc <ferror@plt+0x15bc>  // b.any
  402d58:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402d5c:	mov	x3, x19
  402d60:	mov	x2, x21
  402d64:	add	x1, x1, #0x18
  402d68:	bl	4016f0 <err@plt>
  402d6c:	mov	x1, x21
  402d70:	mov	x0, x19
  402d74:	bl	402600 <ferror@plt+0xef0>
  402d78:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402d7c:	mov	w1, #0x22                  	// #34
  402d80:	str	w1, [x20]
  402d84:	mov	x3, x19
  402d88:	ldr	w0, [x0, #488]
  402d8c:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402d90:	mov	x2, x21
  402d94:	add	x1, x1, #0x18
  402d98:	bl	4016f0 <err@plt>
  402d9c:	nop
  402da0:	stp	x29, x30, [sp, #-64]!
  402da4:	mov	x29, sp
  402da8:	stp	x19, x20, [sp, #16]
  402dac:	mov	x19, x0
  402db0:	stp	x21, x22, [sp, #32]
  402db4:	mov	x21, x1
  402db8:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402dbc:	str	xzr, [sp, #56]
  402dc0:	bl	4016a0 <__errno_location@plt>
  402dc4:	str	wzr, [x0]
  402dc8:	cbz	x19, 402ddc <ferror@plt+0x16cc>
  402dcc:	mov	x20, x0
  402dd0:	ldrsb	w0, [x19]
  402dd4:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402dd8:	cbnz	w0, 402df4 <ferror@plt+0x16e4>
  402ddc:	ldr	w0, [x22, #488]
  402de0:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402de4:	mov	x3, x19
  402de8:	mov	x2, x21
  402dec:	add	x1, x1, #0x18
  402df0:	bl	401670 <errx@plt>
  402df4:	add	x1, sp, #0x38
  402df8:	mov	x0, x19
  402dfc:	mov	w3, #0x0                   	// #0
  402e00:	mov	w2, #0xa                   	// #10
  402e04:	bl	4014e0 <__strtoul_internal@plt>
  402e08:	ldr	w1, [x20]
  402e0c:	cbnz	w1, 402e50 <ferror@plt+0x1740>
  402e10:	ldr	x1, [sp, #56]
  402e14:	cmp	x19, x1
  402e18:	b.eq	402ddc <ferror@plt+0x16cc>  // b.none
  402e1c:	cbz	x1, 402e28 <ferror@plt+0x1718>
  402e20:	ldrsb	w1, [x1]
  402e24:	cbnz	w1, 402ddc <ferror@plt+0x16cc>
  402e28:	mov	x1, #0xffffffff            	// #4294967295
  402e2c:	cmp	x0, x1
  402e30:	b.hi	402e70 <ferror@plt+0x1760>  // b.pmore
  402e34:	mov	x1, #0xffff                	// #65535
  402e38:	cmp	x0, x1
  402e3c:	b.hi	402e7c <ferror@plt+0x176c>  // b.pmore
  402e40:	ldp	x19, x20, [sp, #16]
  402e44:	ldp	x21, x22, [sp, #32]
  402e48:	ldp	x29, x30, [sp], #64
  402e4c:	ret
  402e50:	ldr	w0, [x22, #488]
  402e54:	cmp	w1, #0x22
  402e58:	b.ne	402ddc <ferror@plt+0x16cc>  // b.any
  402e5c:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402e60:	mov	x3, x19
  402e64:	mov	x2, x21
  402e68:	add	x1, x1, #0x18
  402e6c:	bl	4016f0 <err@plt>
  402e70:	mov	x1, x21
  402e74:	mov	x0, x19
  402e78:	bl	402600 <ferror@plt+0xef0>
  402e7c:	mov	x1, x21
  402e80:	mov	x0, x19
  402e84:	bl	402600 <ferror@plt+0xef0>
  402e88:	stp	x29, x30, [sp, #-64]!
  402e8c:	mov	x29, sp
  402e90:	stp	x19, x20, [sp, #16]
  402e94:	mov	x19, x0
  402e98:	stp	x21, x22, [sp, #32]
  402e9c:	mov	x21, x1
  402ea0:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402ea4:	str	xzr, [sp, #56]
  402ea8:	bl	4016a0 <__errno_location@plt>
  402eac:	str	wzr, [x0]
  402eb0:	cbz	x19, 402ec4 <ferror@plt+0x17b4>
  402eb4:	mov	x20, x0
  402eb8:	ldrsb	w0, [x19]
  402ebc:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402ec0:	cbnz	w0, 402edc <ferror@plt+0x17cc>
  402ec4:	ldr	w0, [x22, #488]
  402ec8:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402ecc:	mov	x3, x19
  402ed0:	mov	x2, x21
  402ed4:	add	x1, x1, #0x18
  402ed8:	bl	401670 <errx@plt>
  402edc:	add	x1, sp, #0x38
  402ee0:	mov	x0, x19
  402ee4:	mov	w3, #0x0                   	// #0
  402ee8:	mov	w2, #0x10                  	// #16
  402eec:	bl	4014e0 <__strtoul_internal@plt>
  402ef0:	ldr	w1, [x20]
  402ef4:	cbnz	w1, 402f38 <ferror@plt+0x1828>
  402ef8:	ldr	x1, [sp, #56]
  402efc:	cmp	x19, x1
  402f00:	b.eq	402ec4 <ferror@plt+0x17b4>  // b.none
  402f04:	cbz	x1, 402f10 <ferror@plt+0x1800>
  402f08:	ldrsb	w1, [x1]
  402f0c:	cbnz	w1, 402ec4 <ferror@plt+0x17b4>
  402f10:	mov	x1, #0xffffffff            	// #4294967295
  402f14:	cmp	x0, x1
  402f18:	b.hi	402f58 <ferror@plt+0x1848>  // b.pmore
  402f1c:	mov	x1, #0xffff                	// #65535
  402f20:	cmp	x0, x1
  402f24:	b.hi	402f64 <ferror@plt+0x1854>  // b.pmore
  402f28:	ldp	x19, x20, [sp, #16]
  402f2c:	ldp	x21, x22, [sp, #32]
  402f30:	ldp	x29, x30, [sp], #64
  402f34:	ret
  402f38:	ldr	w0, [x22, #488]
  402f3c:	cmp	w1, #0x22
  402f40:	b.ne	402ec4 <ferror@plt+0x17b4>  // b.any
  402f44:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402f48:	mov	x3, x19
  402f4c:	mov	x2, x21
  402f50:	add	x1, x1, #0x18
  402f54:	bl	4016f0 <err@plt>
  402f58:	mov	x1, x21
  402f5c:	mov	x0, x19
  402f60:	bl	402600 <ferror@plt+0xef0>
  402f64:	mov	x1, x21
  402f68:	mov	x0, x19
  402f6c:	bl	402600 <ferror@plt+0xef0>
  402f70:	stp	x29, x30, [sp, #-64]!
  402f74:	mov	x29, sp
  402f78:	stp	x19, x20, [sp, #16]
  402f7c:	mov	x19, x0
  402f80:	stp	x21, x22, [sp, #32]
  402f84:	mov	x21, x1
  402f88:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402f8c:	str	xzr, [sp, #56]
  402f90:	bl	4016a0 <__errno_location@plt>
  402f94:	str	wzr, [x0]
  402f98:	cbz	x19, 402fac <ferror@plt+0x189c>
  402f9c:	mov	x20, x0
  402fa0:	ldrsb	w0, [x19]
  402fa4:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402fa8:	cbnz	w0, 402fc4 <ferror@plt+0x18b4>
  402fac:	ldr	w0, [x22, #488]
  402fb0:	adrp	x1, 405000 <ferror@plt+0x38f0>
  402fb4:	mov	x3, x19
  402fb8:	mov	x2, x21
  402fbc:	add	x1, x1, #0x18
  402fc0:	bl	401670 <errx@plt>
  402fc4:	add	x1, sp, #0x38
  402fc8:	mov	x0, x19
  402fcc:	mov	w3, #0x0                   	// #0
  402fd0:	mov	w2, #0xa                   	// #10
  402fd4:	bl	401490 <__strtol_internal@plt>
  402fd8:	ldr	w1, [x20]
  402fdc:	cbnz	w1, 40301c <ferror@plt+0x190c>
  402fe0:	ldr	x1, [sp, #56]
  402fe4:	cmp	x19, x1
  402fe8:	b.eq	402fac <ferror@plt+0x189c>  // b.none
  402fec:	cbz	x1, 402ff8 <ferror@plt+0x18e8>
  402ff0:	ldrsb	w1, [x1]
  402ff4:	cbnz	w1, 402fac <ferror@plt+0x189c>
  402ff8:	mov	x1, #0x80000000            	// #2147483648
  402ffc:	add	x1, x0, x1
  403000:	mov	x2, #0xffffffff            	// #4294967295
  403004:	cmp	x1, x2
  403008:	b.hi	40303c <ferror@plt+0x192c>  // b.pmore
  40300c:	ldp	x19, x20, [sp, #16]
  403010:	ldp	x21, x22, [sp, #32]
  403014:	ldp	x29, x30, [sp], #64
  403018:	ret
  40301c:	ldr	w0, [x22, #488]
  403020:	cmp	w1, #0x22
  403024:	b.ne	402fac <ferror@plt+0x189c>  // b.any
  403028:	adrp	x1, 405000 <ferror@plt+0x38f0>
  40302c:	mov	x3, x19
  403030:	mov	x2, x21
  403034:	add	x1, x1, #0x18
  403038:	bl	4016f0 <err@plt>
  40303c:	mov	x1, x21
  403040:	mov	x0, x19
  403044:	bl	402600 <ferror@plt+0xef0>
  403048:	stp	x29, x30, [sp, #-64]!
  40304c:	mov	x29, sp
  403050:	stp	x19, x20, [sp, #16]
  403054:	mov	x19, x0
  403058:	stp	x21, x22, [sp, #32]
  40305c:	mov	x21, x1
  403060:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403064:	str	xzr, [sp, #56]
  403068:	bl	4016a0 <__errno_location@plt>
  40306c:	str	wzr, [x0]
  403070:	cbz	x19, 403084 <ferror@plt+0x1974>
  403074:	mov	x20, x0
  403078:	ldrsb	w0, [x19]
  40307c:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403080:	cbnz	w0, 40309c <ferror@plt+0x198c>
  403084:	ldr	w0, [x22, #488]
  403088:	adrp	x1, 405000 <ferror@plt+0x38f0>
  40308c:	mov	x3, x19
  403090:	mov	x2, x21
  403094:	add	x1, x1, #0x18
  403098:	bl	401670 <errx@plt>
  40309c:	add	x1, sp, #0x38
  4030a0:	mov	x0, x19
  4030a4:	mov	w3, #0x0                   	// #0
  4030a8:	mov	w2, #0xa                   	// #10
  4030ac:	bl	4014e0 <__strtoul_internal@plt>
  4030b0:	ldr	w1, [x20]
  4030b4:	cbnz	w1, 4030ec <ferror@plt+0x19dc>
  4030b8:	ldr	x1, [sp, #56]
  4030bc:	cmp	x19, x1
  4030c0:	b.eq	403084 <ferror@plt+0x1974>  // b.none
  4030c4:	cbz	x1, 4030d0 <ferror@plt+0x19c0>
  4030c8:	ldrsb	w1, [x1]
  4030cc:	cbnz	w1, 403084 <ferror@plt+0x1974>
  4030d0:	mov	x1, #0xffffffff            	// #4294967295
  4030d4:	cmp	x0, x1
  4030d8:	b.hi	40310c <ferror@plt+0x19fc>  // b.pmore
  4030dc:	ldp	x19, x20, [sp, #16]
  4030e0:	ldp	x21, x22, [sp, #32]
  4030e4:	ldp	x29, x30, [sp], #64
  4030e8:	ret
  4030ec:	ldr	w0, [x22, #488]
  4030f0:	cmp	w1, #0x22
  4030f4:	b.ne	403084 <ferror@plt+0x1974>  // b.any
  4030f8:	adrp	x1, 405000 <ferror@plt+0x38f0>
  4030fc:	mov	x3, x19
  403100:	mov	x2, x21
  403104:	add	x1, x1, #0x18
  403108:	bl	4016f0 <err@plt>
  40310c:	mov	x1, x21
  403110:	mov	x0, x19
  403114:	bl	402600 <ferror@plt+0xef0>
  403118:	stp	x29, x30, [sp, #-64]!
  40311c:	mov	x29, sp
  403120:	stp	x19, x20, [sp, #16]
  403124:	mov	x19, x0
  403128:	stp	x21, x22, [sp, #32]
  40312c:	mov	x21, x1
  403130:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403134:	str	xzr, [sp, #56]
  403138:	bl	4016a0 <__errno_location@plt>
  40313c:	str	wzr, [x0]
  403140:	cbz	x19, 403154 <ferror@plt+0x1a44>
  403144:	mov	x20, x0
  403148:	ldrsb	w0, [x19]
  40314c:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403150:	cbnz	w0, 40316c <ferror@plt+0x1a5c>
  403154:	ldr	w0, [x22, #488]
  403158:	adrp	x1, 405000 <ferror@plt+0x38f0>
  40315c:	mov	x3, x19
  403160:	mov	x2, x21
  403164:	add	x1, x1, #0x18
  403168:	bl	401670 <errx@plt>
  40316c:	add	x1, sp, #0x38
  403170:	mov	x0, x19
  403174:	mov	w3, #0x0                   	// #0
  403178:	mov	w2, #0x10                  	// #16
  40317c:	bl	4014e0 <__strtoul_internal@plt>
  403180:	ldr	w1, [x20]
  403184:	cbnz	w1, 4031bc <ferror@plt+0x1aac>
  403188:	ldr	x1, [sp, #56]
  40318c:	cmp	x19, x1
  403190:	b.eq	403154 <ferror@plt+0x1a44>  // b.none
  403194:	cbz	x1, 4031a0 <ferror@plt+0x1a90>
  403198:	ldrsb	w1, [x1]
  40319c:	cbnz	w1, 403154 <ferror@plt+0x1a44>
  4031a0:	mov	x1, #0xffffffff            	// #4294967295
  4031a4:	cmp	x0, x1
  4031a8:	b.hi	4031dc <ferror@plt+0x1acc>  // b.pmore
  4031ac:	ldp	x19, x20, [sp, #16]
  4031b0:	ldp	x21, x22, [sp, #32]
  4031b4:	ldp	x29, x30, [sp], #64
  4031b8:	ret
  4031bc:	ldr	w0, [x22, #488]
  4031c0:	cmp	w1, #0x22
  4031c4:	b.ne	403154 <ferror@plt+0x1a44>  // b.any
  4031c8:	adrp	x1, 405000 <ferror@plt+0x38f0>
  4031cc:	mov	x3, x19
  4031d0:	mov	x2, x21
  4031d4:	add	x1, x1, #0x18
  4031d8:	bl	4016f0 <err@plt>
  4031dc:	mov	x1, x21
  4031e0:	mov	x0, x19
  4031e4:	bl	402600 <ferror@plt+0xef0>
  4031e8:	stp	x29, x30, [sp, #-64]!
  4031ec:	mov	x29, sp
  4031f0:	stp	x19, x20, [sp, #16]
  4031f4:	mov	x19, x0
  4031f8:	stp	x21, x22, [sp, #32]
  4031fc:	mov	x21, x1
  403200:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403204:	str	xzr, [sp, #56]
  403208:	bl	4016a0 <__errno_location@plt>
  40320c:	str	wzr, [x0]
  403210:	cbz	x19, 403224 <ferror@plt+0x1b14>
  403214:	mov	x20, x0
  403218:	ldrsb	w0, [x19]
  40321c:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403220:	cbnz	w0, 40323c <ferror@plt+0x1b2c>
  403224:	ldr	w0, [x22, #488]
  403228:	adrp	x1, 405000 <ferror@plt+0x38f0>
  40322c:	mov	x3, x19
  403230:	mov	x2, x21
  403234:	add	x1, x1, #0x18
  403238:	bl	401670 <errx@plt>
  40323c:	add	x1, sp, #0x38
  403240:	mov	x0, x19
  403244:	mov	w3, #0x0                   	// #0
  403248:	mov	w2, #0xa                   	// #10
  40324c:	bl	401490 <__strtol_internal@plt>
  403250:	ldr	w1, [x20]
  403254:	cbnz	w1, 403280 <ferror@plt+0x1b70>
  403258:	ldr	x1, [sp, #56]
  40325c:	cmp	x1, x19
  403260:	b.eq	403224 <ferror@plt+0x1b14>  // b.none
  403264:	cbz	x1, 403270 <ferror@plt+0x1b60>
  403268:	ldrsb	w1, [x1]
  40326c:	cbnz	w1, 403224 <ferror@plt+0x1b14>
  403270:	ldp	x19, x20, [sp, #16]
  403274:	ldp	x21, x22, [sp, #32]
  403278:	ldp	x29, x30, [sp], #64
  40327c:	ret
  403280:	ldr	w0, [x22, #488]
  403284:	cmp	w1, #0x22
  403288:	b.ne	403224 <ferror@plt+0x1b14>  // b.any
  40328c:	adrp	x1, 405000 <ferror@plt+0x38f0>
  403290:	mov	x3, x19
  403294:	mov	x2, x21
  403298:	add	x1, x1, #0x18
  40329c:	bl	4016f0 <err@plt>
  4032a0:	stp	x29, x30, [sp, #-64]!
  4032a4:	mov	x29, sp
  4032a8:	stp	x19, x20, [sp, #16]
  4032ac:	mov	x19, x0
  4032b0:	stp	x21, x22, [sp, #32]
  4032b4:	mov	x21, x1
  4032b8:	adrp	x22, 416000 <ferror@plt+0x148f0>
  4032bc:	str	xzr, [sp, #56]
  4032c0:	bl	4016a0 <__errno_location@plt>
  4032c4:	str	wzr, [x0]
  4032c8:	cbz	x19, 4032dc <ferror@plt+0x1bcc>
  4032cc:	mov	x20, x0
  4032d0:	ldrsb	w0, [x19]
  4032d4:	adrp	x22, 416000 <ferror@plt+0x148f0>
  4032d8:	cbnz	w0, 4032f4 <ferror@plt+0x1be4>
  4032dc:	ldr	w0, [x22, #488]
  4032e0:	adrp	x1, 405000 <ferror@plt+0x38f0>
  4032e4:	mov	x3, x19
  4032e8:	mov	x2, x21
  4032ec:	add	x1, x1, #0x18
  4032f0:	bl	401670 <errx@plt>
  4032f4:	add	x1, sp, #0x38
  4032f8:	mov	x0, x19
  4032fc:	mov	w3, #0x0                   	// #0
  403300:	mov	w2, #0xa                   	// #10
  403304:	bl	4014e0 <__strtoul_internal@plt>
  403308:	ldr	w1, [x20]
  40330c:	cbnz	w1, 403338 <ferror@plt+0x1c28>
  403310:	ldr	x1, [sp, #56]
  403314:	cmp	x19, x1
  403318:	b.eq	4032dc <ferror@plt+0x1bcc>  // b.none
  40331c:	cbz	x1, 403328 <ferror@plt+0x1c18>
  403320:	ldrsb	w1, [x1]
  403324:	cbnz	w1, 4032dc <ferror@plt+0x1bcc>
  403328:	ldp	x19, x20, [sp, #16]
  40332c:	ldp	x21, x22, [sp, #32]
  403330:	ldp	x29, x30, [sp], #64
  403334:	ret
  403338:	ldr	w0, [x22, #488]
  40333c:	cmp	w1, #0x22
  403340:	b.ne	4032dc <ferror@plt+0x1bcc>  // b.any
  403344:	adrp	x1, 405000 <ferror@plt+0x38f0>
  403348:	mov	x3, x19
  40334c:	mov	x2, x21
  403350:	add	x1, x1, #0x18
  403354:	bl	4016f0 <err@plt>
  403358:	stp	x29, x30, [sp, #-64]!
  40335c:	mov	x29, sp
  403360:	stp	x19, x20, [sp, #16]
  403364:	mov	x19, x0
  403368:	stp	x21, x22, [sp, #32]
  40336c:	mov	x21, x1
  403370:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403374:	str	xzr, [sp, #56]
  403378:	bl	4016a0 <__errno_location@plt>
  40337c:	str	wzr, [x0]
  403380:	cbz	x19, 403394 <ferror@plt+0x1c84>
  403384:	mov	x20, x0
  403388:	ldrsb	w0, [x19]
  40338c:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403390:	cbnz	w0, 4033ac <ferror@plt+0x1c9c>
  403394:	ldr	w0, [x22, #488]
  403398:	adrp	x1, 405000 <ferror@plt+0x38f0>
  40339c:	mov	x3, x19
  4033a0:	mov	x2, x21
  4033a4:	add	x1, x1, #0x18
  4033a8:	bl	401670 <errx@plt>
  4033ac:	add	x1, sp, #0x38
  4033b0:	mov	x0, x19
  4033b4:	mov	w3, #0x0                   	// #0
  4033b8:	mov	w2, #0x10                  	// #16
  4033bc:	bl	4014e0 <__strtoul_internal@plt>
  4033c0:	ldr	w1, [x20]
  4033c4:	cbnz	w1, 4033f0 <ferror@plt+0x1ce0>
  4033c8:	ldr	x1, [sp, #56]
  4033cc:	cmp	x19, x1
  4033d0:	b.eq	403394 <ferror@plt+0x1c84>  // b.none
  4033d4:	cbz	x1, 4033e0 <ferror@plt+0x1cd0>
  4033d8:	ldrsb	w1, [x1]
  4033dc:	cbnz	w1, 403394 <ferror@plt+0x1c84>
  4033e0:	ldp	x19, x20, [sp, #16]
  4033e4:	ldp	x21, x22, [sp, #32]
  4033e8:	ldp	x29, x30, [sp], #64
  4033ec:	ret
  4033f0:	ldr	w0, [x22, #488]
  4033f4:	cmp	w1, #0x22
  4033f8:	b.ne	403394 <ferror@plt+0x1c84>  // b.any
  4033fc:	adrp	x1, 405000 <ferror@plt+0x38f0>
  403400:	mov	x3, x19
  403404:	mov	x2, x21
  403408:	add	x1, x1, #0x18
  40340c:	bl	4016f0 <err@plt>
  403410:	stp	x29, x30, [sp, #-64]!
  403414:	mov	x29, sp
  403418:	stp	x19, x20, [sp, #16]
  40341c:	mov	x19, x0
  403420:	stp	x21, x22, [sp, #32]
  403424:	mov	x21, x1
  403428:	adrp	x22, 416000 <ferror@plt+0x148f0>
  40342c:	str	xzr, [sp, #56]
  403430:	bl	4016a0 <__errno_location@plt>
  403434:	str	wzr, [x0]
  403438:	cbz	x19, 40344c <ferror@plt+0x1d3c>
  40343c:	mov	x20, x0
  403440:	ldrsb	w0, [x19]
  403444:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403448:	cbnz	w0, 403464 <ferror@plt+0x1d54>
  40344c:	ldr	w0, [x22, #488]
  403450:	adrp	x1, 405000 <ferror@plt+0x38f0>
  403454:	mov	x3, x19
  403458:	mov	x2, x21
  40345c:	add	x1, x1, #0x18
  403460:	bl	401670 <errx@plt>
  403464:	mov	x0, x19
  403468:	add	x1, sp, #0x38
  40346c:	bl	4013f0 <strtod@plt>
  403470:	ldr	w0, [x20]
  403474:	cbnz	w0, 4034a0 <ferror@plt+0x1d90>
  403478:	ldr	x0, [sp, #56]
  40347c:	cmp	x0, x19
  403480:	b.eq	40344c <ferror@plt+0x1d3c>  // b.none
  403484:	cbz	x0, 403490 <ferror@plt+0x1d80>
  403488:	ldrsb	w0, [x0]
  40348c:	cbnz	w0, 40344c <ferror@plt+0x1d3c>
  403490:	ldp	x19, x20, [sp, #16]
  403494:	ldp	x21, x22, [sp, #32]
  403498:	ldp	x29, x30, [sp], #64
  40349c:	ret
  4034a0:	cmp	w0, #0x22
  4034a4:	ldr	w0, [x22, #488]
  4034a8:	b.ne	40344c <ferror@plt+0x1d3c>  // b.any
  4034ac:	adrp	x1, 405000 <ferror@plt+0x38f0>
  4034b0:	mov	x3, x19
  4034b4:	mov	x2, x21
  4034b8:	add	x1, x1, #0x18
  4034bc:	bl	4016f0 <err@plt>
  4034c0:	stp	x29, x30, [sp, #-64]!
  4034c4:	mov	x29, sp
  4034c8:	stp	x19, x20, [sp, #16]
  4034cc:	mov	x19, x0
  4034d0:	stp	x21, x22, [sp, #32]
  4034d4:	mov	x21, x1
  4034d8:	adrp	x22, 416000 <ferror@plt+0x148f0>
  4034dc:	str	xzr, [sp, #56]
  4034e0:	bl	4016a0 <__errno_location@plt>
  4034e4:	str	wzr, [x0]
  4034e8:	cbz	x19, 4034fc <ferror@plt+0x1dec>
  4034ec:	mov	x20, x0
  4034f0:	ldrsb	w0, [x19]
  4034f4:	adrp	x22, 416000 <ferror@plt+0x148f0>
  4034f8:	cbnz	w0, 403514 <ferror@plt+0x1e04>
  4034fc:	ldr	w0, [x22, #488]
  403500:	adrp	x1, 405000 <ferror@plt+0x38f0>
  403504:	mov	x3, x19
  403508:	mov	x2, x21
  40350c:	add	x1, x1, #0x18
  403510:	bl	401670 <errx@plt>
  403514:	add	x1, sp, #0x38
  403518:	mov	x0, x19
  40351c:	mov	w2, #0xa                   	// #10
  403520:	bl	4015c0 <strtol@plt>
  403524:	ldr	w1, [x20]
  403528:	cbnz	w1, 403554 <ferror@plt+0x1e44>
  40352c:	ldr	x1, [sp, #56]
  403530:	cmp	x1, x19
  403534:	b.eq	4034fc <ferror@plt+0x1dec>  // b.none
  403538:	cbz	x1, 403544 <ferror@plt+0x1e34>
  40353c:	ldrsb	w1, [x1]
  403540:	cbnz	w1, 4034fc <ferror@plt+0x1dec>
  403544:	ldp	x19, x20, [sp, #16]
  403548:	ldp	x21, x22, [sp, #32]
  40354c:	ldp	x29, x30, [sp], #64
  403550:	ret
  403554:	ldr	w0, [x22, #488]
  403558:	cmp	w1, #0x22
  40355c:	b.ne	4034fc <ferror@plt+0x1dec>  // b.any
  403560:	adrp	x1, 405000 <ferror@plt+0x38f0>
  403564:	mov	x3, x19
  403568:	mov	x2, x21
  40356c:	add	x1, x1, #0x18
  403570:	bl	4016f0 <err@plt>
  403574:	nop
  403578:	stp	x29, x30, [sp, #-64]!
  40357c:	mov	x29, sp
  403580:	stp	x19, x20, [sp, #16]
  403584:	mov	x19, x0
  403588:	stp	x21, x22, [sp, #32]
  40358c:	mov	x21, x1
  403590:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403594:	str	xzr, [sp, #56]
  403598:	bl	4016a0 <__errno_location@plt>
  40359c:	str	wzr, [x0]
  4035a0:	cbz	x19, 4035b4 <ferror@plt+0x1ea4>
  4035a4:	mov	x20, x0
  4035a8:	ldrsb	w0, [x19]
  4035ac:	adrp	x22, 416000 <ferror@plt+0x148f0>
  4035b0:	cbnz	w0, 4035cc <ferror@plt+0x1ebc>
  4035b4:	ldr	w0, [x22, #488]
  4035b8:	adrp	x1, 405000 <ferror@plt+0x38f0>
  4035bc:	mov	x3, x19
  4035c0:	mov	x2, x21
  4035c4:	add	x1, x1, #0x18
  4035c8:	bl	401670 <errx@plt>
  4035cc:	add	x1, sp, #0x38
  4035d0:	mov	x0, x19
  4035d4:	mov	w2, #0xa                   	// #10
  4035d8:	bl	401390 <strtoul@plt>
  4035dc:	ldr	w1, [x20]
  4035e0:	cbnz	w1, 40360c <ferror@plt+0x1efc>
  4035e4:	ldr	x1, [sp, #56]
  4035e8:	cmp	x1, x19
  4035ec:	b.eq	4035b4 <ferror@plt+0x1ea4>  // b.none
  4035f0:	cbz	x1, 4035fc <ferror@plt+0x1eec>
  4035f4:	ldrsb	w1, [x1]
  4035f8:	cbnz	w1, 4035b4 <ferror@plt+0x1ea4>
  4035fc:	ldp	x19, x20, [sp, #16]
  403600:	ldp	x21, x22, [sp, #32]
  403604:	ldp	x29, x30, [sp], #64
  403608:	ret
  40360c:	ldr	w0, [x22, #488]
  403610:	cmp	w1, #0x22
  403614:	b.ne	4035b4 <ferror@plt+0x1ea4>  // b.any
  403618:	adrp	x1, 405000 <ferror@plt+0x38f0>
  40361c:	mov	x3, x19
  403620:	mov	x2, x21
  403624:	add	x1, x1, #0x18
  403628:	bl	4016f0 <err@plt>
  40362c:	nop
  403630:	stp	x29, x30, [sp, #-48]!
  403634:	mov	x2, #0x0                   	// #0
  403638:	mov	x29, sp
  40363c:	stp	x19, x20, [sp, #16]
  403640:	mov	x19, x1
  403644:	mov	x20, x0
  403648:	add	x1, sp, #0x28
  40364c:	bl	402650 <ferror@plt+0xf40>
  403650:	cbz	w0, 403688 <ferror@plt+0x1f78>
  403654:	bl	4016a0 <__errno_location@plt>
  403658:	ldr	w1, [x0]
  40365c:	adrp	x2, 416000 <ferror@plt+0x148f0>
  403660:	mov	x3, x20
  403664:	ldr	w0, [x2, #488]
  403668:	mov	x2, x19
  40366c:	cbz	w1, 40367c <ferror@plt+0x1f6c>
  403670:	adrp	x1, 405000 <ferror@plt+0x38f0>
  403674:	add	x1, x1, #0x18
  403678:	bl	4016f0 <err@plt>
  40367c:	adrp	x1, 405000 <ferror@plt+0x38f0>
  403680:	add	x1, x1, #0x18
  403684:	bl	401670 <errx@plt>
  403688:	ldp	x19, x20, [sp, #16]
  40368c:	ldr	x0, [sp, #40]
  403690:	ldp	x29, x30, [sp], #48
  403694:	ret
  403698:	stp	x29, x30, [sp, #-80]!
  40369c:	mov	x29, sp
  4036a0:	stp	x19, x20, [sp, #16]
  4036a4:	mov	x19, x0
  4036a8:	stp	x21, x22, [sp, #32]
  4036ac:	mov	x22, x1
  4036b0:	mov	x21, x2
  4036b4:	str	x23, [sp, #48]
  4036b8:	adrp	x23, 416000 <ferror@plt+0x148f0>
  4036bc:	str	xzr, [sp, #72]
  4036c0:	bl	4016a0 <__errno_location@plt>
  4036c4:	str	wzr, [x0]
  4036c8:	cbz	x19, 4036dc <ferror@plt+0x1fcc>
  4036cc:	mov	x20, x0
  4036d0:	ldrsb	w0, [x19]
  4036d4:	adrp	x23, 416000 <ferror@plt+0x148f0>
  4036d8:	cbnz	w0, 4036f4 <ferror@plt+0x1fe4>
  4036dc:	ldr	w0, [x23, #488]
  4036e0:	adrp	x1, 405000 <ferror@plt+0x38f0>
  4036e4:	mov	x3, x19
  4036e8:	mov	x2, x21
  4036ec:	add	x1, x1, #0x18
  4036f0:	bl	401670 <errx@plt>
  4036f4:	mov	x0, x19
  4036f8:	add	x1, sp, #0x48
  4036fc:	bl	4013f0 <strtod@plt>
  403700:	ldr	w0, [x20]
  403704:	cbnz	w0, 403758 <ferror@plt+0x2048>
  403708:	ldr	x0, [sp, #72]
  40370c:	cmp	x19, x0
  403710:	b.eq	4036dc <ferror@plt+0x1fcc>  // b.none
  403714:	cbz	x0, 403720 <ferror@plt+0x2010>
  403718:	ldrsb	w0, [x0]
  40371c:	cbnz	w0, 4036dc <ferror@plt+0x1fcc>
  403720:	fcvtzs	d2, d0
  403724:	mov	x0, #0x848000000000        	// #145685290680320
  403728:	movk	x0, #0x412e, lsl #48
  40372c:	fmov	d1, x0
  403730:	ldp	x19, x20, [sp, #16]
  403734:	scvtf	d3, d2
  403738:	ldr	x23, [sp, #48]
  40373c:	fsub	d0, d0, d3
  403740:	fmul	d0, d0, d1
  403744:	fcvtzs	d0, d0
  403748:	stp	d2, d0, [x22]
  40374c:	ldp	x21, x22, [sp, #32]
  403750:	ldp	x29, x30, [sp], #80
  403754:	ret
  403758:	cmp	w0, #0x22
  40375c:	ldr	w0, [x23, #488]
  403760:	b.ne	4036dc <ferror@plt+0x1fcc>  // b.any
  403764:	adrp	x1, 405000 <ferror@plt+0x38f0>
  403768:	mov	x3, x19
  40376c:	mov	x2, x21
  403770:	add	x1, x1, #0x18
  403774:	bl	4016f0 <err@plt>
  403778:	mov	w2, w0
  40377c:	mov	x0, x1
  403780:	and	w1, w2, #0xf000
  403784:	add	x14, x0, #0x1
  403788:	cmp	w1, #0x4, lsl #12
  40378c:	add	x13, x0, #0x2
  403790:	add	x12, x0, #0x3
  403794:	add	x11, x0, #0x4
  403798:	add	x10, x0, #0x5
  40379c:	add	x9, x0, #0x6
  4037a0:	add	x8, x0, #0x7
  4037a4:	add	x7, x0, #0x8
  4037a8:	add	x6, x0, #0x9
  4037ac:	b.eq	403918 <ferror@plt+0x2208>  // b.none
  4037b0:	cmp	w1, #0xa, lsl #12
  4037b4:	b.eq	40380c <ferror@plt+0x20fc>  // b.none
  4037b8:	cmp	w1, #0x2, lsl #12
  4037bc:	b.eq	403938 <ferror@plt+0x2228>  // b.none
  4037c0:	cmp	w1, #0x6, lsl #12
  4037c4:	b.eq	403928 <ferror@plt+0x2218>  // b.none
  4037c8:	cmp	w1, #0xc, lsl #12
  4037cc:	b.eq	403948 <ferror@plt+0x2238>  // b.none
  4037d0:	cmp	w1, #0x1, lsl #12
  4037d4:	b.eq	403958 <ferror@plt+0x2248>  // b.none
  4037d8:	cmp	w1, #0x8, lsl #12
  4037dc:	b.eq	403968 <ferror@plt+0x2258>  // b.none
  4037e0:	mov	x4, x6
  4037e4:	mov	x6, x7
  4037e8:	mov	x7, x8
  4037ec:	mov	x8, x9
  4037f0:	mov	x9, x10
  4037f4:	mov	x10, x11
  4037f8:	mov	x11, x12
  4037fc:	mov	x12, x13
  403800:	mov	x13, x14
  403804:	mov	x14, x0
  403808:	b	403818 <ferror@plt+0x2108>
  40380c:	mov	x4, x0
  403810:	mov	w1, #0x6c                  	// #108
  403814:	strb	w1, [x4], #10
  403818:	tst	x2, #0x100
  40381c:	mov	w5, #0x2d                  	// #45
  403820:	mov	w3, #0x72                  	// #114
  403824:	csel	w3, w3, w5, ne  // ne = any
  403828:	tst	x2, #0x80
  40382c:	strb	w3, [x14]
  403830:	mov	w3, #0x77                  	// #119
  403834:	csel	w3, w3, w5, ne  // ne = any
  403838:	strb	w3, [x13]
  40383c:	and	w1, w2, #0x40
  403840:	tbz	w2, #11, 4038e0 <ferror@plt+0x21d0>
  403844:	cmp	w1, #0x0
  403848:	mov	w3, #0x53                  	// #83
  40384c:	mov	w1, #0x73                  	// #115
  403850:	csel	w1, w1, w3, ne  // ne = any
  403854:	tst	x2, #0x20
  403858:	strb	w1, [x12]
  40385c:	mov	w5, #0x2d                  	// #45
  403860:	mov	w3, #0x72                  	// #114
  403864:	csel	w3, w3, w5, ne  // ne = any
  403868:	tst	x2, #0x10
  40386c:	strb	w3, [x11]
  403870:	mov	w3, #0x77                  	// #119
  403874:	csel	w3, w3, w5, ne  // ne = any
  403878:	strb	w3, [x10]
  40387c:	and	w1, w2, #0x8
  403880:	tbz	w2, #10, 403908 <ferror@plt+0x21f8>
  403884:	cmp	w1, #0x0
  403888:	mov	w3, #0x53                  	// #83
  40388c:	mov	w1, #0x73                  	// #115
  403890:	csel	w1, w1, w3, ne  // ne = any
  403894:	tst	x2, #0x4
  403898:	strb	w1, [x9]
  40389c:	mov	w5, #0x2d                  	// #45
  4038a0:	mov	w3, #0x72                  	// #114
  4038a4:	csel	w3, w3, w5, ne  // ne = any
  4038a8:	tst	x2, #0x2
  4038ac:	strb	w3, [x8]
  4038b0:	mov	w3, #0x77                  	// #119
  4038b4:	csel	w3, w3, w5, ne  // ne = any
  4038b8:	strb	w3, [x7]
  4038bc:	and	w1, w2, #0x1
  4038c0:	tbz	w2, #9, 4038f0 <ferror@plt+0x21e0>
  4038c4:	cmp	w1, #0x0
  4038c8:	mov	w2, #0x54                  	// #84
  4038cc:	mov	w1, #0x74                  	// #116
  4038d0:	csel	w1, w1, w2, ne  // ne = any
  4038d4:	strb	w1, [x6]
  4038d8:	strb	wzr, [x4]
  4038dc:	ret
  4038e0:	cmp	w1, #0x0
  4038e4:	mov	w1, #0x78                  	// #120
  4038e8:	csel	w1, w1, w5, ne  // ne = any
  4038ec:	b	403854 <ferror@plt+0x2144>
  4038f0:	cmp	w1, #0x0
  4038f4:	mov	w1, #0x78                  	// #120
  4038f8:	csel	w1, w1, w5, ne  // ne = any
  4038fc:	strb	w1, [x6]
  403900:	strb	wzr, [x4]
  403904:	ret
  403908:	cmp	w1, #0x0
  40390c:	mov	w1, #0x78                  	// #120
  403910:	csel	w1, w1, w5, ne  // ne = any
  403914:	b	403894 <ferror@plt+0x2184>
  403918:	mov	x4, x0
  40391c:	mov	w1, #0x64                  	// #100
  403920:	strb	w1, [x4], #10
  403924:	b	403818 <ferror@plt+0x2108>
  403928:	mov	x4, x0
  40392c:	mov	w1, #0x62                  	// #98
  403930:	strb	w1, [x4], #10
  403934:	b	403818 <ferror@plt+0x2108>
  403938:	mov	x4, x0
  40393c:	mov	w1, #0x63                  	// #99
  403940:	strb	w1, [x4], #10
  403944:	b	403818 <ferror@plt+0x2108>
  403948:	mov	x4, x0
  40394c:	mov	w1, #0x73                  	// #115
  403950:	strb	w1, [x4], #10
  403954:	b	403818 <ferror@plt+0x2108>
  403958:	mov	x4, x0
  40395c:	mov	w1, #0x70                  	// #112
  403960:	strb	w1, [x4], #10
  403964:	b	403818 <ferror@plt+0x2108>
  403968:	mov	x4, x0
  40396c:	mov	w1, #0x2d                  	// #45
  403970:	strb	w1, [x4], #10
  403974:	b	403818 <ferror@plt+0x2108>
  403978:	stp	x29, x30, [sp, #-96]!
  40397c:	mov	x29, sp
  403980:	stp	x19, x20, [sp, #16]
  403984:	add	x20, sp, #0x38
  403988:	mov	x4, x20
  40398c:	stp	x21, x22, [sp, #32]
  403990:	tbz	w0, #1, 4039a0 <ferror@plt+0x2290>
  403994:	add	x4, x20, #0x1
  403998:	mov	w2, #0x20                  	// #32
  40399c:	strb	w2, [sp, #56]
  4039a0:	cmp	x1, #0x3ff
  4039a4:	b.ls	403aec <ferror@plt+0x23dc>  // b.plast
  4039a8:	mov	x2, #0xfffff               	// #1048575
  4039ac:	cmp	x1, x2
  4039b0:	b.ls	403b68 <ferror@plt+0x2458>  // b.plast
  4039b4:	mov	x2, #0x3fffffff            	// #1073741823
  4039b8:	cmp	x1, x2
  4039bc:	b.ls	403b74 <ferror@plt+0x2464>  // b.plast
  4039c0:	mov	x2, #0xffffffffff          	// #1099511627775
  4039c4:	cmp	x1, x2
  4039c8:	b.ls	403b80 <ferror@plt+0x2470>  // b.plast
  4039cc:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4039d0:	cmp	x1, x2
  4039d4:	b.ls	403b8c <ferror@plt+0x247c>  // b.plast
  4039d8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4039dc:	cmp	x1, x2
  4039e0:	b.ls	403b98 <ferror@plt+0x2488>  // b.plast
  4039e4:	mov	w3, #0x3c                  	// #60
  4039e8:	mov	w6, #0x46                  	// #70
  4039ec:	mov	w7, #0xcccd                	// #52429
  4039f0:	adrp	x8, 405000 <ferror@plt+0x38f0>
  4039f4:	movk	w7, #0xcccc, lsl #16
  4039f8:	add	x8, x8, #0x50
  4039fc:	mov	x2, #0xffffffffffffffff    	// #-1
  403a00:	lsr	x22, x1, x3
  403a04:	umull	x7, w3, w7
  403a08:	lsl	x2, x2, x3
  403a0c:	bic	x2, x1, x2
  403a10:	and	w5, w0, #0x1
  403a14:	mov	w3, w22
  403a18:	lsr	x7, x7, #35
  403a1c:	ldrsb	w1, [x8, w7, sxtw]
  403a20:	strb	w1, [x4]
  403a24:	cmp	w1, #0x42
  403a28:	add	x1, x4, #0x1
  403a2c:	csel	w5, w5, wzr, ne  // ne = any
  403a30:	cbz	w5, 403a40 <ferror@plt+0x2330>
  403a34:	add	x1, x4, #0x3
  403a38:	mov	w5, #0x4269                	// #17001
  403a3c:	sturh	w5, [x4, #1]
  403a40:	strb	wzr, [x1]
  403a44:	cbz	x2, 403af8 <ferror@plt+0x23e8>
  403a48:	sub	w6, w6, #0x14
  403a4c:	lsr	x2, x2, x6
  403a50:	tbz	w0, #2, 403b2c <ferror@plt+0x241c>
  403a54:	add	x2, x2, #0x5
  403a58:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403a5c:	movk	x0, #0xcccd
  403a60:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403a64:	movk	x4, #0x1999, lsl #48
  403a68:	umulh	x19, x2, x0
  403a6c:	lsr	x19, x19, #3
  403a70:	mul	x1, x19, x0
  403a74:	umulh	x0, x19, x0
  403a78:	ror	x1, x1, #1
  403a7c:	lsr	x0, x0, #3
  403a80:	cmp	x1, x4
  403a84:	csel	x19, x19, x0, hi  // hi = pmore
  403a88:	cbz	x19, 403af8 <ferror@plt+0x23e8>
  403a8c:	bl	401450 <localeconv@plt>
  403a90:	cbz	x0, 403b5c <ferror@plt+0x244c>
  403a94:	ldr	x4, [x0]
  403a98:	cbz	x4, 403b5c <ferror@plt+0x244c>
  403a9c:	ldrsb	w1, [x4]
  403aa0:	adrp	x0, 405000 <ferror@plt+0x38f0>
  403aa4:	add	x0, x0, #0x48
  403aa8:	cmp	w1, #0x0
  403aac:	csel	x4, x0, x4, eq  // eq = none
  403ab0:	mov	x6, x20
  403ab4:	mov	x5, x19
  403ab8:	mov	w3, w22
  403abc:	adrp	x2, 405000 <ferror@plt+0x38f0>
  403ac0:	add	x2, x2, #0x58
  403ac4:	add	x21, sp, #0x40
  403ac8:	mov	x1, #0x20                  	// #32
  403acc:	mov	x0, x21
  403ad0:	bl	401440 <snprintf@plt>
  403ad4:	mov	x0, x21
  403ad8:	bl	401500 <strdup@plt>
  403adc:	ldp	x19, x20, [sp, #16]
  403ae0:	ldp	x21, x22, [sp, #32]
  403ae4:	ldp	x29, x30, [sp], #96
  403ae8:	ret
  403aec:	mov	w3, w1
  403af0:	mov	w0, #0x42                  	// #66
  403af4:	strh	w0, [x4]
  403af8:	mov	x4, x20
  403afc:	adrp	x2, 405000 <ferror@plt+0x38f0>
  403b00:	add	x2, x2, #0x68
  403b04:	add	x21, sp, #0x40
  403b08:	mov	x1, #0x20                  	// #32
  403b0c:	mov	x0, x21
  403b10:	bl	401440 <snprintf@plt>
  403b14:	mov	x0, x21
  403b18:	bl	401500 <strdup@plt>
  403b1c:	ldp	x19, x20, [sp, #16]
  403b20:	ldp	x21, x22, [sp, #32]
  403b24:	ldp	x29, x30, [sp], #96
  403b28:	ret
  403b2c:	add	x2, x2, #0x32
  403b30:	mov	x5, #0xf5c3                	// #62915
  403b34:	movk	x5, #0x5c28, lsl #16
  403b38:	lsr	x19, x2, #2
  403b3c:	movk	x5, #0xc28f, lsl #32
  403b40:	movk	x5, #0x28f5, lsl #48
  403b44:	umulh	x19, x19, x5
  403b48:	lsr	x19, x19, #2
  403b4c:	cmp	x19, #0xa
  403b50:	b.ne	403a88 <ferror@plt+0x2378>  // b.any
  403b54:	add	w3, w22, #0x1
  403b58:	b	403af8 <ferror@plt+0x23e8>
  403b5c:	adrp	x4, 405000 <ferror@plt+0x38f0>
  403b60:	add	x4, x4, #0x48
  403b64:	b	403ab0 <ferror@plt+0x23a0>
  403b68:	mov	w6, #0x14                  	// #20
  403b6c:	sub	w3, w6, #0xa
  403b70:	b	4039ec <ferror@plt+0x22dc>
  403b74:	mov	w6, #0x1e                  	// #30
  403b78:	sub	w3, w6, #0xa
  403b7c:	b	4039ec <ferror@plt+0x22dc>
  403b80:	mov	w6, #0x28                  	// #40
  403b84:	sub	w3, w6, #0xa
  403b88:	b	4039ec <ferror@plt+0x22dc>
  403b8c:	mov	w6, #0x32                  	// #50
  403b90:	sub	w3, w6, #0xa
  403b94:	b	4039ec <ferror@plt+0x22dc>
  403b98:	mov	w6, #0x3c                  	// #60
  403b9c:	sub	w3, w6, #0xa
  403ba0:	b	4039ec <ferror@plt+0x22dc>
  403ba4:	nop
  403ba8:	cbz	x0, 403ca4 <ferror@plt+0x2594>
  403bac:	stp	x29, x30, [sp, #-64]!
  403bb0:	mov	x29, sp
  403bb4:	stp	x19, x20, [sp, #16]
  403bb8:	mov	x20, x0
  403bbc:	ldrsb	w4, [x0]
  403bc0:	cbz	w4, 403c94 <ferror@plt+0x2584>
  403bc4:	cmp	x1, #0x0
  403bc8:	stp	x21, x22, [sp, #32]
  403bcc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403bd0:	stp	x23, x24, [sp, #48]
  403bd4:	mov	x21, x2
  403bd8:	mov	x23, x1
  403bdc:	mov	x22, x3
  403be0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403be4:	b.eq	403c8c <ferror@plt+0x257c>  // b.none
  403be8:	mov	x19, #0x0                   	// #0
  403bec:	nop
  403bf0:	cmp	w4, #0x2c
  403bf4:	ldrsb	w4, [x20, #1]
  403bf8:	b.eq	403c24 <ferror@plt+0x2514>  // b.none
  403bfc:	cbz	w4, 403c2c <ferror@plt+0x251c>
  403c00:	add	x20, x20, #0x1
  403c04:	cmp	x21, x19
  403c08:	b.hi	403bf0 <ferror@plt+0x24e0>  // b.pmore
  403c0c:	mov	w0, #0xfffffffe            	// #-2
  403c10:	ldp	x19, x20, [sp, #16]
  403c14:	ldp	x21, x22, [sp, #32]
  403c18:	ldp	x23, x24, [sp, #48]
  403c1c:	ldp	x29, x30, [sp], #64
  403c20:	ret
  403c24:	mov	x24, x20
  403c28:	cbnz	w4, 403c30 <ferror@plt+0x2520>
  403c2c:	add	x24, x20, #0x1
  403c30:	cmp	x0, x24
  403c34:	b.cs	403c8c <ferror@plt+0x257c>  // b.hs, b.nlast
  403c38:	sub	x1, x24, x0
  403c3c:	blr	x22
  403c40:	cmn	w0, #0x1
  403c44:	b.eq	403c8c <ferror@plt+0x257c>  // b.none
  403c48:	str	w0, [x23, x19, lsl #2]
  403c4c:	add	x19, x19, #0x1
  403c50:	ldrsb	w0, [x24]
  403c54:	cbz	w0, 403c74 <ferror@plt+0x2564>
  403c58:	mov	x0, x20
  403c5c:	ldrsb	w4, [x0, #1]!
  403c60:	cbz	w4, 403c74 <ferror@plt+0x2564>
  403c64:	cmp	x21, x19
  403c68:	b.ls	403c0c <ferror@plt+0x24fc>  // b.plast
  403c6c:	mov	x20, x0
  403c70:	b	403bf0 <ferror@plt+0x24e0>
  403c74:	mov	w0, w19
  403c78:	ldp	x19, x20, [sp, #16]
  403c7c:	ldp	x21, x22, [sp, #32]
  403c80:	ldp	x23, x24, [sp, #48]
  403c84:	ldp	x29, x30, [sp], #64
  403c88:	ret
  403c8c:	ldp	x21, x22, [sp, #32]
  403c90:	ldp	x23, x24, [sp, #48]
  403c94:	mov	w0, #0xffffffff            	// #-1
  403c98:	ldp	x19, x20, [sp, #16]
  403c9c:	ldp	x29, x30, [sp], #64
  403ca0:	ret
  403ca4:	mov	w0, #0xffffffff            	// #-1
  403ca8:	ret
  403cac:	nop
  403cb0:	cbz	x0, 403d2c <ferror@plt+0x261c>
  403cb4:	stp	x29, x30, [sp, #-32]!
  403cb8:	mov	x29, sp
  403cbc:	str	x19, [sp, #16]
  403cc0:	mov	x19, x3
  403cc4:	mov	x3, x4
  403cc8:	cmp	x19, #0x0
  403ccc:	ldrsb	w4, [x0]
  403cd0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403cd4:	b.eq	403d24 <ferror@plt+0x2614>  // b.none
  403cd8:	ldr	x5, [x19]
  403cdc:	cmp	x5, x2
  403ce0:	b.hi	403d24 <ferror@plt+0x2614>  // b.pmore
  403ce4:	cmp	w4, #0x2b
  403ce8:	b.eq	403d14 <ferror@plt+0x2604>  // b.none
  403cec:	str	xzr, [x19]
  403cf0:	bl	403ba8 <ferror@plt+0x2498>
  403cf4:	cmp	w0, #0x0
  403cf8:	b.le	403d08 <ferror@plt+0x25f8>
  403cfc:	ldr	x1, [x19]
  403d00:	add	x1, x1, w0, sxtw
  403d04:	str	x1, [x19]
  403d08:	ldr	x19, [sp, #16]
  403d0c:	ldp	x29, x30, [sp], #32
  403d10:	ret
  403d14:	add	x0, x0, #0x1
  403d18:	add	x1, x1, x5, lsl #2
  403d1c:	sub	x2, x2, x5
  403d20:	b	403cf0 <ferror@plt+0x25e0>
  403d24:	mov	w0, #0xffffffff            	// #-1
  403d28:	b	403d08 <ferror@plt+0x25f8>
  403d2c:	mov	w0, #0xffffffff            	// #-1
  403d30:	ret
  403d34:	nop
  403d38:	cmp	x2, #0x0
  403d3c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403d40:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403d44:	b.eq	403e20 <ferror@plt+0x2710>  // b.none
  403d48:	stp	x29, x30, [sp, #-64]!
  403d4c:	mov	x29, sp
  403d50:	stp	x19, x20, [sp, #16]
  403d54:	mov	x20, x2
  403d58:	mov	x19, x0
  403d5c:	stp	x21, x22, [sp, #32]
  403d60:	mov	w21, #0x1                   	// #1
  403d64:	str	x23, [sp, #48]
  403d68:	mov	x23, x1
  403d6c:	ldrsb	w3, [x0]
  403d70:	cbz	w3, 403e08 <ferror@plt+0x26f8>
  403d74:	nop
  403d78:	cmp	w3, #0x2c
  403d7c:	ldrsb	w3, [x19, #1]
  403d80:	b.eq	403d98 <ferror@plt+0x2688>  // b.none
  403d84:	cbz	w3, 403de4 <ferror@plt+0x26d4>
  403d88:	add	x19, x19, #0x1
  403d8c:	cmp	w3, #0x2c
  403d90:	ldrsb	w3, [x19, #1]
  403d94:	b.ne	403d84 <ferror@plt+0x2674>  // b.any
  403d98:	mov	x22, x19
  403d9c:	cbz	w3, 403de4 <ferror@plt+0x26d4>
  403da0:	cmp	x0, x22
  403da4:	b.cs	403df0 <ferror@plt+0x26e0>  // b.hs, b.nlast
  403da8:	sub	x1, x22, x0
  403dac:	blr	x20
  403db0:	tbnz	w0, #31, 403df4 <ferror@plt+0x26e4>
  403db4:	asr	w2, w0, #3
  403db8:	and	w0, w0, #0x7
  403dbc:	lsl	w0, w21, w0
  403dc0:	ldrb	w1, [x23, w2, sxtw]
  403dc4:	orr	w0, w0, w1
  403dc8:	strb	w0, [x23, w2, sxtw]
  403dcc:	ldrsb	w0, [x22]
  403dd0:	cbz	w0, 403e08 <ferror@plt+0x26f8>
  403dd4:	ldrsb	w3, [x19, #1]!
  403dd8:	cbz	w3, 403e08 <ferror@plt+0x26f8>
  403ddc:	mov	x0, x19
  403de0:	b	403d78 <ferror@plt+0x2668>
  403de4:	add	x22, x19, #0x1
  403de8:	cmp	x0, x22
  403dec:	b.cc	403da8 <ferror@plt+0x2698>  // b.lo, b.ul, b.last
  403df0:	mov	w0, #0xffffffff            	// #-1
  403df4:	ldp	x19, x20, [sp, #16]
  403df8:	ldp	x21, x22, [sp, #32]
  403dfc:	ldr	x23, [sp, #48]
  403e00:	ldp	x29, x30, [sp], #64
  403e04:	ret
  403e08:	mov	w0, #0x0                   	// #0
  403e0c:	ldp	x19, x20, [sp, #16]
  403e10:	ldp	x21, x22, [sp, #32]
  403e14:	ldr	x23, [sp, #48]
  403e18:	ldp	x29, x30, [sp], #64
  403e1c:	ret
  403e20:	mov	w0, #0xffffffea            	// #-22
  403e24:	ret
  403e28:	cmp	x2, #0x0
  403e2c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e30:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403e34:	b.eq	403ef4 <ferror@plt+0x27e4>  // b.none
  403e38:	stp	x29, x30, [sp, #-48]!
  403e3c:	mov	x29, sp
  403e40:	stp	x19, x20, [sp, #16]
  403e44:	mov	x19, x0
  403e48:	stp	x21, x22, [sp, #32]
  403e4c:	mov	x21, x2
  403e50:	mov	x22, x1
  403e54:	ldrsb	w3, [x0]
  403e58:	cbz	w3, 403ee0 <ferror@plt+0x27d0>
  403e5c:	nop
  403e60:	cmp	w3, #0x2c
  403e64:	ldrsb	w3, [x19, #1]
  403e68:	b.eq	403e80 <ferror@plt+0x2770>  // b.none
  403e6c:	cbz	w3, 403ec0 <ferror@plt+0x27b0>
  403e70:	add	x19, x19, #0x1
  403e74:	cmp	w3, #0x2c
  403e78:	ldrsb	w3, [x19, #1]
  403e7c:	b.ne	403e6c <ferror@plt+0x275c>  // b.any
  403e80:	mov	x20, x19
  403e84:	cbz	w3, 403ec0 <ferror@plt+0x27b0>
  403e88:	cmp	x0, x20
  403e8c:	b.cs	403ecc <ferror@plt+0x27bc>  // b.hs, b.nlast
  403e90:	sub	x1, x20, x0
  403e94:	blr	x21
  403e98:	tbnz	x0, #63, 403ed0 <ferror@plt+0x27c0>
  403e9c:	ldr	x2, [x22]
  403ea0:	orr	x0, x2, x0
  403ea4:	str	x0, [x22]
  403ea8:	ldrsb	w0, [x20]
  403eac:	cbz	w0, 403ee0 <ferror@plt+0x27d0>
  403eb0:	ldrsb	w3, [x19, #1]!
  403eb4:	cbz	w3, 403ee0 <ferror@plt+0x27d0>
  403eb8:	mov	x0, x19
  403ebc:	b	403e60 <ferror@plt+0x2750>
  403ec0:	add	x20, x19, #0x1
  403ec4:	cmp	x0, x20
  403ec8:	b.cc	403e90 <ferror@plt+0x2780>  // b.lo, b.ul, b.last
  403ecc:	mov	w0, #0xffffffff            	// #-1
  403ed0:	ldp	x19, x20, [sp, #16]
  403ed4:	ldp	x21, x22, [sp, #32]
  403ed8:	ldp	x29, x30, [sp], #48
  403edc:	ret
  403ee0:	mov	w0, #0x0                   	// #0
  403ee4:	ldp	x19, x20, [sp, #16]
  403ee8:	ldp	x21, x22, [sp, #32]
  403eec:	ldp	x29, x30, [sp], #48
  403ef0:	ret
  403ef4:	mov	w0, #0xffffffea            	// #-22
  403ef8:	ret
  403efc:	nop
  403f00:	stp	x29, x30, [sp, #-80]!
  403f04:	mov	x29, sp
  403f08:	str	xzr, [sp, #72]
  403f0c:	cbz	x0, 403f9c <ferror@plt+0x288c>
  403f10:	stp	x19, x20, [sp, #16]
  403f14:	mov	x19, x0
  403f18:	mov	x20, x2
  403f1c:	stp	x21, x22, [sp, #32]
  403f20:	mov	w21, w3
  403f24:	str	x23, [sp, #48]
  403f28:	mov	x23, x1
  403f2c:	str	w3, [x1]
  403f30:	str	w3, [x2]
  403f34:	bl	4016a0 <__errno_location@plt>
  403f38:	str	wzr, [x0]
  403f3c:	mov	x22, x0
  403f40:	ldrsb	w0, [x19]
  403f44:	cmp	w0, #0x3a
  403f48:	b.eq	403fa8 <ferror@plt+0x2898>  // b.none
  403f4c:	add	x1, sp, #0x48
  403f50:	mov	x0, x19
  403f54:	mov	w2, #0xa                   	// #10
  403f58:	bl	4015c0 <strtol@plt>
  403f5c:	str	w0, [x23]
  403f60:	str	w0, [x20]
  403f64:	ldr	w0, [x22]
  403f68:	cbnz	w0, 403fe0 <ferror@plt+0x28d0>
  403f6c:	ldr	x1, [sp, #72]
  403f70:	cmp	x1, #0x0
  403f74:	ccmp	x1, x19, #0x4, ne  // ne = any
  403f78:	b.eq	403fe0 <ferror@plt+0x28d0>  // b.none
  403f7c:	ldrsb	w2, [x1]
  403f80:	cmp	w2, #0x3a
  403f84:	b.eq	403ff4 <ferror@plt+0x28e4>  // b.none
  403f88:	cmp	w2, #0x2d
  403f8c:	b.eq	404010 <ferror@plt+0x2900>  // b.none
  403f90:	ldp	x19, x20, [sp, #16]
  403f94:	ldp	x21, x22, [sp, #32]
  403f98:	ldr	x23, [sp, #48]
  403f9c:	mov	w0, #0x0                   	// #0
  403fa0:	ldp	x29, x30, [sp], #80
  403fa4:	ret
  403fa8:	add	x19, x19, #0x1
  403fac:	add	x1, sp, #0x48
  403fb0:	mov	x0, x19
  403fb4:	mov	w2, #0xa                   	// #10
  403fb8:	bl	4015c0 <strtol@plt>
  403fbc:	str	w0, [x20]
  403fc0:	ldr	w0, [x22]
  403fc4:	cbnz	w0, 403fe0 <ferror@plt+0x28d0>
  403fc8:	ldr	x0, [sp, #72]
  403fcc:	cbz	x0, 403fe0 <ferror@plt+0x28d0>
  403fd0:	ldrsb	w1, [x0]
  403fd4:	cmp	w1, #0x0
  403fd8:	ccmp	x0, x19, #0x4, eq  // eq = none
  403fdc:	b.ne	403f90 <ferror@plt+0x2880>  // b.any
  403fe0:	mov	w0, #0xffffffff            	// #-1
  403fe4:	ldp	x19, x20, [sp, #16]
  403fe8:	ldp	x21, x22, [sp, #32]
  403fec:	ldr	x23, [sp, #48]
  403ff0:	b	403fa0 <ferror@plt+0x2890>
  403ff4:	ldrsb	w2, [x1, #1]
  403ff8:	cbnz	w2, 404010 <ferror@plt+0x2900>
  403ffc:	ldr	x23, [sp, #48]
  404000:	str	w21, [x20]
  404004:	ldp	x19, x20, [sp, #16]
  404008:	ldp	x21, x22, [sp, #32]
  40400c:	b	403fa0 <ferror@plt+0x2890>
  404010:	str	wzr, [x22]
  404014:	add	x19, x1, #0x1
  404018:	mov	x0, x19
  40401c:	add	x1, sp, #0x48
  404020:	mov	w2, #0xa                   	// #10
  404024:	str	xzr, [sp, #72]
  404028:	bl	4015c0 <strtol@plt>
  40402c:	str	w0, [x20]
  404030:	ldr	w0, [x22]
  404034:	cbz	w0, 403fc8 <ferror@plt+0x28b8>
  404038:	b	403fe0 <ferror@plt+0x28d0>
  40403c:	nop
  404040:	cmp	x1, #0x0
  404044:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404048:	b.eq	4041d4 <ferror@plt+0x2ac4>  // b.none
  40404c:	stp	x29, x30, [sp, #-48]!
  404050:	mov	x29, sp
  404054:	stp	x19, x20, [sp, #16]
  404058:	mov	x19, x0
  40405c:	mov	x20, x1
  404060:	stp	x21, x22, [sp, #32]
  404064:	ldrsb	w0, [x19]
  404068:	cmp	w0, #0x2f
  40406c:	b.eq	404078 <ferror@plt+0x2968>  // b.none
  404070:	b	40413c <ferror@plt+0x2a2c>
  404074:	add	x19, x19, #0x1
  404078:	ldrsb	w0, [x19, #1]
  40407c:	cmp	w0, #0x2f
  404080:	b.eq	404074 <ferror@plt+0x2964>  // b.none
  404084:	ldrsb	w0, [x19, #1]
  404088:	mov	x21, #0x1                   	// #1
  40408c:	cmp	w0, #0x2f
  404090:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404094:	b.eq	4040ac <ferror@plt+0x299c>  // b.none
  404098:	add	x21, x21, #0x1
  40409c:	ldrsb	w0, [x19, x21]
  4040a0:	cmp	w0, #0x2f
  4040a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4040a8:	b.ne	404098 <ferror@plt+0x2988>  // b.any
  4040ac:	ldrsb	w0, [x20]
  4040b0:	cmp	w0, #0x2f
  4040b4:	b.eq	4040c0 <ferror@plt+0x29b0>  // b.none
  4040b8:	b	404158 <ferror@plt+0x2a48>
  4040bc:	add	x20, x20, #0x1
  4040c0:	ldrsb	w0, [x20, #1]
  4040c4:	cmp	w0, #0x2f
  4040c8:	b.eq	4040bc <ferror@plt+0x29ac>  // b.none
  4040cc:	ldrsb	w0, [x20, #1]
  4040d0:	cmp	w0, #0x2f
  4040d4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4040d8:	b.eq	4041c8 <ferror@plt+0x2ab8>  // b.none
  4040dc:	mov	x22, #0x1                   	// #1
  4040e0:	add	x22, x22, #0x1
  4040e4:	ldrsb	w0, [x20, x22]
  4040e8:	cmp	w0, #0x2f
  4040ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4040f0:	b.ne	4040e0 <ferror@plt+0x29d0>  // b.any
  4040f4:	add	x0, x22, x21
  4040f8:	cbz	x0, 404170 <ferror@plt+0x2a60>
  4040fc:	cmp	x0, #0x1
  404100:	b.eq	404184 <ferror@plt+0x2a74>  // b.none
  404104:	cmp	x20, #0x0
  404108:	ccmp	x21, x22, #0x0, ne  // ne = any
  40410c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404110:	b.eq	4041b4 <ferror@plt+0x2aa4>  // b.none
  404114:	mov	x2, x21
  404118:	mov	x1, x20
  40411c:	mov	x0, x19
  404120:	bl	4014a0 <strncmp@plt>
  404124:	cbnz	w0, 4041b4 <ferror@plt+0x2aa4>
  404128:	add	x19, x19, x21
  40412c:	add	x20, x20, x22
  404130:	ldrsb	w0, [x19]
  404134:	cmp	w0, #0x2f
  404138:	b.eq	404078 <ferror@plt+0x2968>  // b.none
  40413c:	cbnz	w0, 404084 <ferror@plt+0x2974>
  404140:	ldrsb	w0, [x20]
  404144:	mov	x21, #0x0                   	// #0
  404148:	mov	x19, #0x0                   	// #0
  40414c:	cmp	w0, #0x2f
  404150:	b.eq	4040c0 <ferror@plt+0x29b0>  // b.none
  404154:	nop
  404158:	cbnz	w0, 4040cc <ferror@plt+0x29bc>
  40415c:	mov	x0, x21
  404160:	mov	x22, #0x0                   	// #0
  404164:	mov	x20, #0x0                   	// #0
  404168:	cbnz	x0, 4040fc <ferror@plt+0x29ec>
  40416c:	nop
  404170:	mov	w0, #0x1                   	// #1
  404174:	ldp	x19, x20, [sp, #16]
  404178:	ldp	x21, x22, [sp, #32]
  40417c:	ldp	x29, x30, [sp], #48
  404180:	ret
  404184:	cbz	x19, 404194 <ferror@plt+0x2a84>
  404188:	ldrsb	w1, [x19]
  40418c:	cmp	w1, #0x2f
  404190:	b.eq	404174 <ferror@plt+0x2a64>  // b.none
  404194:	cbz	x20, 4041b4 <ferror@plt+0x2aa4>
  404198:	ldrsb	w0, [x20]
  40419c:	cmp	w0, #0x2f
  4041a0:	b.eq	404170 <ferror@plt+0x2a60>  // b.none
  4041a4:	cmp	x20, #0x0
  4041a8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4041ac:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4041b0:	b.ne	404114 <ferror@plt+0x2a04>  // b.any
  4041b4:	mov	w0, #0x0                   	// #0
  4041b8:	ldp	x19, x20, [sp, #16]
  4041bc:	ldp	x21, x22, [sp, #32]
  4041c0:	ldp	x29, x30, [sp], #48
  4041c4:	ret
  4041c8:	add	x0, x21, #0x1
  4041cc:	mov	x22, #0x1                   	// #1
  4041d0:	b	4040f8 <ferror@plt+0x29e8>
  4041d4:	mov	w0, #0x0                   	// #0
  4041d8:	ret
  4041dc:	nop
  4041e0:	stp	x29, x30, [sp, #-64]!
  4041e4:	mov	x29, sp
  4041e8:	stp	x19, x20, [sp, #16]
  4041ec:	mov	x19, x1
  4041f0:	orr	x1, x0, x1
  4041f4:	cbz	x1, 404274 <ferror@plt+0x2b64>
  4041f8:	stp	x21, x22, [sp, #32]
  4041fc:	mov	x20, x0
  404200:	mov	x21, x2
  404204:	cbz	x0, 404288 <ferror@plt+0x2b78>
  404208:	cbz	x19, 4042a0 <ferror@plt+0x2b90>
  40420c:	stp	x23, x24, [sp, #48]
  404210:	bl	4013a0 <strlen@plt>
  404214:	mov	x23, x0
  404218:	mvn	x0, x0
  40421c:	mov	x22, #0x0                   	// #0
  404220:	cmp	x21, x0
  404224:	b.hi	40425c <ferror@plt+0x2b4c>  // b.pmore
  404228:	add	x24, x21, x23
  40422c:	add	x0, x24, #0x1
  404230:	bl	401470 <malloc@plt>
  404234:	mov	x22, x0
  404238:	cbz	x0, 40425c <ferror@plt+0x2b4c>
  40423c:	mov	x1, x20
  404240:	mov	x2, x23
  404244:	bl	401370 <memcpy@plt>
  404248:	mov	x2, x21
  40424c:	mov	x1, x19
  404250:	add	x0, x22, x23
  404254:	bl	401370 <memcpy@plt>
  404258:	strb	wzr, [x22, x24]
  40425c:	mov	x0, x22
  404260:	ldp	x19, x20, [sp, #16]
  404264:	ldp	x21, x22, [sp, #32]
  404268:	ldp	x23, x24, [sp, #48]
  40426c:	ldp	x29, x30, [sp], #64
  404270:	ret
  404274:	ldp	x19, x20, [sp, #16]
  404278:	adrp	x0, 404000 <ferror@plt+0x28f0>
  40427c:	ldp	x29, x30, [sp], #64
  404280:	add	x0, x0, #0xb38
  404284:	b	401500 <strdup@plt>
  404288:	mov	x0, x19
  40428c:	mov	x1, x2
  404290:	ldp	x19, x20, [sp, #16]
  404294:	ldp	x21, x22, [sp, #32]
  404298:	ldp	x29, x30, [sp], #64
  40429c:	b	4015f0 <strndup@plt>
  4042a0:	ldp	x19, x20, [sp, #16]
  4042a4:	ldp	x21, x22, [sp, #32]
  4042a8:	ldp	x29, x30, [sp], #64
  4042ac:	b	401500 <strdup@plt>
  4042b0:	stp	x29, x30, [sp, #-64]!
  4042b4:	mov	x29, sp
  4042b8:	stp	x19, x20, [sp, #16]
  4042bc:	mov	x20, x0
  4042c0:	cbz	x1, 404338 <ferror@plt+0x2c28>
  4042c4:	mov	x19, x1
  4042c8:	mov	x0, x1
  4042cc:	stp	x23, x24, [sp, #48]
  4042d0:	bl	4013a0 <strlen@plt>
  4042d4:	mov	x23, x0
  4042d8:	cbz	x20, 404350 <ferror@plt+0x2c40>
  4042dc:	mov	x0, x20
  4042e0:	stp	x21, x22, [sp, #32]
  4042e4:	bl	4013a0 <strlen@plt>
  4042e8:	add	x24, x23, x0
  4042ec:	mov	x22, x0
  4042f0:	add	x0, x24, #0x1
  4042f4:	bl	401470 <malloc@plt>
  4042f8:	mov	x21, x0
  4042fc:	cbz	x0, 404320 <ferror@plt+0x2c10>
  404300:	mov	x1, x20
  404304:	mov	x2, x22
  404308:	bl	401370 <memcpy@plt>
  40430c:	mov	x2, x23
  404310:	mov	x1, x19
  404314:	add	x0, x21, x22
  404318:	bl	401370 <memcpy@plt>
  40431c:	strb	wzr, [x21, x24]
  404320:	mov	x0, x21
  404324:	ldp	x19, x20, [sp, #16]
  404328:	ldp	x21, x22, [sp, #32]
  40432c:	ldp	x23, x24, [sp, #48]
  404330:	ldp	x29, x30, [sp], #64
  404334:	ret
  404338:	cbnz	x0, 404368 <ferror@plt+0x2c58>
  40433c:	ldp	x19, x20, [sp, #16]
  404340:	adrp	x0, 404000 <ferror@plt+0x28f0>
  404344:	ldp	x29, x30, [sp], #64
  404348:	add	x0, x0, #0xb38
  40434c:	b	401500 <strdup@plt>
  404350:	mov	x1, x0
  404354:	mov	x0, x19
  404358:	ldp	x19, x20, [sp, #16]
  40435c:	ldp	x23, x24, [sp, #48]
  404360:	ldp	x29, x30, [sp], #64
  404364:	b	4015f0 <strndup@plt>
  404368:	ldp	x19, x20, [sp, #16]
  40436c:	ldp	x29, x30, [sp], #64
  404370:	b	401500 <strdup@plt>
  404374:	nop
  404378:	stp	x29, x30, [sp, #-288]!
  40437c:	mov	w9, #0xffffffd0            	// #-48
  404380:	mov	w8, #0xffffff80            	// #-128
  404384:	mov	x29, sp
  404388:	add	x10, sp, #0xf0
  40438c:	add	x11, sp, #0x120
  404390:	stp	x11, x11, [sp, #80]
  404394:	str	x10, [sp, #96]
  404398:	stp	w9, w8, [sp, #104]
  40439c:	ldp	x10, x11, [sp, #80]
  4043a0:	str	x19, [sp, #16]
  4043a4:	ldp	x8, x9, [sp, #96]
  4043a8:	mov	x19, x0
  4043ac:	add	x0, sp, #0x48
  4043b0:	stp	x10, x11, [sp, #32]
  4043b4:	stp	x8, x9, [sp, #48]
  4043b8:	str	q0, [sp, #112]
  4043bc:	str	q1, [sp, #128]
  4043c0:	str	q2, [sp, #144]
  4043c4:	str	q3, [sp, #160]
  4043c8:	str	q4, [sp, #176]
  4043cc:	str	q5, [sp, #192]
  4043d0:	str	q6, [sp, #208]
  4043d4:	str	q7, [sp, #224]
  4043d8:	stp	x2, x3, [sp, #240]
  4043dc:	add	x2, sp, #0x20
  4043e0:	stp	x4, x5, [sp, #256]
  4043e4:	stp	x6, x7, [sp, #272]
  4043e8:	bl	4015e0 <vasprintf@plt>
  4043ec:	tbnz	w0, #31, 40441c <ferror@plt+0x2d0c>
  4043f0:	ldr	x1, [sp, #72]
  4043f4:	sxtw	x2, w0
  4043f8:	mov	x0, x19
  4043fc:	bl	4041e0 <ferror@plt+0x2ad0>
  404400:	mov	x19, x0
  404404:	ldr	x0, [sp, #72]
  404408:	bl	4015d0 <free@plt>
  40440c:	mov	x0, x19
  404410:	ldr	x19, [sp, #16]
  404414:	ldp	x29, x30, [sp], #288
  404418:	ret
  40441c:	mov	x19, #0x0                   	// #0
  404420:	mov	x0, x19
  404424:	ldr	x19, [sp, #16]
  404428:	ldp	x29, x30, [sp], #288
  40442c:	ret
  404430:	stp	x29, x30, [sp, #-96]!
  404434:	mov	x29, sp
  404438:	stp	x19, x20, [sp, #16]
  40443c:	ldr	x19, [x0]
  404440:	stp	x21, x22, [sp, #32]
  404444:	stp	x23, x24, [sp, #48]
  404448:	mov	x23, x0
  40444c:	ldrsb	w0, [x19]
  404450:	cbz	w0, 4045a8 <ferror@plt+0x2e98>
  404454:	mov	x24, x1
  404458:	mov	x22, x2
  40445c:	mov	x1, x2
  404460:	mov	x0, x19
  404464:	stp	x25, x26, [sp, #64]
  404468:	mov	w25, w3
  40446c:	bl	401600 <strspn@plt>
  404470:	ldrsb	w20, [x19, x0]
  404474:	add	x21, x19, x0
  404478:	cbz	w20, 404564 <ferror@plt+0x2e54>
  40447c:	cbz	w25, 404530 <ferror@plt+0x2e20>
  404480:	adrp	x0, 405000 <ferror@plt+0x38f0>
  404484:	mov	w1, w20
  404488:	add	x0, x0, #0x70
  40448c:	bl	401610 <strchr@plt>
  404490:	cbz	x0, 4045c4 <ferror@plt+0x2eb4>
  404494:	ldrsb	w1, [x21, #1]
  404498:	add	x25, x21, #0x1
  40449c:	strb	w20, [sp, #88]
  4044a0:	mov	w19, #0x0                   	// #0
  4044a4:	strb	wzr, [sp, #89]
  4044a8:	cbz	w1, 40467c <ferror@plt+0x2f6c>
  4044ac:	nop
  4044b0:	cmp	w1, #0x5c
  4044b4:	b.eq	404588 <ferror@plt+0x2e78>  // b.none
  4044b8:	add	x0, sp, #0x58
  4044bc:	bl	401610 <strchr@plt>
  4044c0:	cbnz	x0, 404668 <ferror@plt+0x2f58>
  4044c4:	add	w19, w19, #0x1
  4044c8:	sxtw	x0, w19
  4044cc:	ldrsb	w1, [x25, w19, sxtw]
  4044d0:	cbnz	w1, 4044b0 <ferror@plt+0x2da0>
  4044d4:	add	x1, x0, #0x1
  4044d8:	add	x1, x21, x1
  4044dc:	str	x0, [x24]
  4044e0:	ldrsb	w1, [x1]
  4044e4:	cmp	w1, #0x0
  4044e8:	ccmp	w20, w1, #0x0, ne  // ne = any
  4044ec:	b.ne	404564 <ferror@plt+0x2e54>  // b.any
  4044f0:	add	x0, x0, #0x2
  4044f4:	add	x19, x21, x0
  4044f8:	ldrsb	w1, [x21, x0]
  4044fc:	cbz	w1, 40450c <ferror@plt+0x2dfc>
  404500:	mov	x0, x22
  404504:	bl	401610 <strchr@plt>
  404508:	cbz	x0, 404564 <ferror@plt+0x2e54>
  40450c:	mov	x21, x25
  404510:	ldp	x25, x26, [sp, #64]
  404514:	str	x19, [x23]
  404518:	mov	x0, x21
  40451c:	ldp	x19, x20, [sp, #16]
  404520:	ldp	x21, x22, [sp, #32]
  404524:	ldp	x23, x24, [sp, #48]
  404528:	ldp	x29, x30, [sp], #96
  40452c:	ret
  404530:	mov	x1, x22
  404534:	mov	x0, x21
  404538:	bl	401680 <strcspn@plt>
  40453c:	ldp	x25, x26, [sp, #64]
  404540:	str	x0, [x24]
  404544:	add	x0, x21, x0
  404548:	str	x0, [x23]
  40454c:	mov	x0, x21
  404550:	ldp	x19, x20, [sp, #16]
  404554:	ldp	x21, x22, [sp, #32]
  404558:	ldp	x23, x24, [sp, #48]
  40455c:	ldp	x29, x30, [sp], #96
  404560:	ret
  404564:	ldp	x25, x26, [sp, #64]
  404568:	str	x21, [x23]
  40456c:	mov	x21, #0x0                   	// #0
  404570:	mov	x0, x21
  404574:	ldp	x19, x20, [sp, #16]
  404578:	ldp	x21, x22, [sp, #32]
  40457c:	ldp	x23, x24, [sp, #48]
  404580:	ldp	x29, x30, [sp], #96
  404584:	ret
  404588:	add	w0, w19, #0x1
  40458c:	ldrsb	w0, [x25, w0, sxtw]
  404590:	cbz	w0, 404668 <ferror@plt+0x2f58>
  404594:	add	w19, w19, #0x2
  404598:	sxtw	x0, w19
  40459c:	ldrsb	w1, [x25, w19, sxtw]
  4045a0:	cbnz	w1, 4044b0 <ferror@plt+0x2da0>
  4045a4:	b	4044d4 <ferror@plt+0x2dc4>
  4045a8:	mov	x21, #0x0                   	// #0
  4045ac:	mov	x0, x21
  4045b0:	ldp	x19, x20, [sp, #16]
  4045b4:	ldp	x21, x22, [sp, #32]
  4045b8:	ldp	x23, x24, [sp, #48]
  4045bc:	ldp	x29, x30, [sp], #96
  4045c0:	ret
  4045c4:	sub	x25, x21, #0x1
  4045c8:	mov	w0, #0x0                   	// #0
  4045cc:	add	w19, w0, #0x1
  4045d0:	cmp	w20, #0x5c
  4045d4:	sxtw	x19, w19
  4045d8:	sub	w26, w19, #0x1
  4045dc:	b.eq	404610 <ferror@plt+0x2f00>  // b.none
  4045e0:	mov	w1, w20
  4045e4:	mov	x0, x22
  4045e8:	bl	401610 <strchr@plt>
  4045ec:	add	x1, x19, #0x1
  4045f0:	cbnz	x0, 404670 <ferror@plt+0x2f60>
  4045f4:	ldrsb	w20, [x25, x1]
  4045f8:	add	x26, x21, x19
  4045fc:	cbz	w20, 404630 <ferror@plt+0x2f20>
  404600:	mov	x19, x1
  404604:	cmp	w20, #0x5c
  404608:	sub	w26, w19, #0x1
  40460c:	b.ne	4045e0 <ferror@plt+0x2ed0>  // b.any
  404610:	ldrsb	w1, [x21, w19, sxtw]
  404614:	cbz	w1, 404670 <ferror@plt+0x2f60>
  404618:	add	w0, w19, #0x1
  40461c:	sxtw	x19, w0
  404620:	ldrsb	w20, [x21, w0, sxtw]
  404624:	add	x26, x21, x19
  404628:	cbnz	w20, 4045cc <ferror@plt+0x2ebc>
  40462c:	nop
  404630:	str	x19, [x24]
  404634:	ldrsb	w1, [x26]
  404638:	cbz	w1, 404648 <ferror@plt+0x2f38>
  40463c:	mov	x0, x22
  404640:	bl	401610 <strchr@plt>
  404644:	cbz	x0, 404564 <ferror@plt+0x2e54>
  404648:	str	x26, [x23]
  40464c:	mov	x0, x21
  404650:	ldp	x19, x20, [sp, #16]
  404654:	ldp	x21, x22, [sp, #32]
  404658:	ldp	x23, x24, [sp, #48]
  40465c:	ldp	x25, x26, [sp, #64]
  404660:	ldp	x29, x30, [sp], #96
  404664:	ret
  404668:	sxtw	x0, w19
  40466c:	b	4044d4 <ferror@plt+0x2dc4>
  404670:	sxtw	x19, w26
  404674:	add	x26, x21, x19
  404678:	b	404630 <ferror@plt+0x2f20>
  40467c:	mov	x1, x25
  404680:	mov	x0, #0x0                   	// #0
  404684:	b	4044dc <ferror@plt+0x2dcc>
  404688:	stp	x29, x30, [sp, #-32]!
  40468c:	mov	x29, sp
  404690:	str	x19, [sp, #16]
  404694:	mov	x19, x0
  404698:	b	4046a4 <ferror@plt+0x2f94>
  40469c:	cmp	w0, #0xa
  4046a0:	b.eq	4046c4 <ferror@plt+0x2fb4>  // b.none
  4046a4:	mov	x0, x19
  4046a8:	bl	4014d0 <fgetc@plt>
  4046ac:	cmn	w0, #0x1
  4046b0:	b.ne	40469c <ferror@plt+0x2f8c>  // b.any
  4046b4:	mov	w0, #0x1                   	// #1
  4046b8:	ldr	x19, [sp, #16]
  4046bc:	ldp	x29, x30, [sp], #32
  4046c0:	ret
  4046c4:	mov	w0, #0x0                   	// #0
  4046c8:	ldr	x19, [sp, #16]
  4046cc:	ldp	x29, x30, [sp], #32
  4046d0:	ret
  4046d4:	nop
  4046d8:	sub	sp, sp, #0x450
  4046dc:	stp	x29, x30, [sp]
  4046e0:	mov	x29, sp
  4046e4:	stp	x21, x22, [sp, #32]
  4046e8:	mov	x22, x1
  4046ec:	mov	x21, x2
  4046f0:	mov	x1, #0x18                  	// #24
  4046f4:	stp	x23, x24, [sp, #48]
  4046f8:	mov	x23, x0
  4046fc:	mov	x24, x3
  404700:	mov	x0, #0x1                   	// #1
  404704:	bl	4014f0 <calloc@plt>
  404708:	cbz	x0, 4047ac <ferror@plt+0x309c>
  40470c:	stp	x19, x20, [sp, #16]
  404710:	mov	x19, x0
  404714:	str	x24, [x0]
  404718:	cbz	x21, 40483c <ferror@plt+0x312c>
  40471c:	add	x0, sp, #0x48
  404720:	mov	x1, x21
  404724:	mov	x2, #0x100                 	// #256
  404728:	bl	4013c0 <mbstowcs@plt>
  40472c:	cbnz	x0, 4047c0 <ferror@plt+0x30b0>
  404730:	mov	x0, x21
  404734:	bl	4013a0 <strlen@plt>
  404738:	mov	w20, w0
  40473c:	cmp	w20, #0x0
  404740:	b.gt	4047dc <ferror@plt+0x30cc>
  404744:	adrp	x1, 405000 <ferror@plt+0x38f0>
  404748:	mov	x2, x24
  40474c:	add	x0, x19, #0x8
  404750:	add	x1, x1, #0x78
  404754:	bl	401430 <asprintf@plt>
  404758:	tbnz	w0, #31, 4047ec <ferror@plt+0x30dc>
  40475c:	ldr	x2, [x23]
  404760:	cbz	x2, 404778 <ferror@plt+0x3068>
  404764:	nop
  404768:	ldr	x3, [x2, #16]
  40476c:	cbz	x3, 404808 <ferror@plt+0x30f8>
  404770:	mov	x2, x3
  404774:	cbnz	x2, 404768 <ferror@plt+0x3058>
  404778:	str	x19, [x23]
  40477c:	cmp	w20, #0x0
  404780:	b.gt	404814 <ferror@plt+0x3104>
  404784:	ldr	x0, [x19, #8]
  404788:	mov	w20, #0x0                   	// #0
  40478c:	cbz	x0, 404814 <ferror@plt+0x3104>
  404790:	bl	4013a0 <strlen@plt>
  404794:	mov	w20, w0
  404798:	ldr	w0, [x22]
  40479c:	cmp	w0, w20
  4047a0:	csel	w0, w0, w20, ge  // ge = tcont
  4047a4:	ldp	x19, x20, [sp, #16]
  4047a8:	str	w0, [x22]
  4047ac:	ldp	x29, x30, [sp]
  4047b0:	ldp	x21, x22, [sp, #32]
  4047b4:	ldp	x23, x24, [sp, #48]
  4047b8:	add	sp, sp, #0x450
  4047bc:	ret
  4047c0:	add	x0, sp, #0x48
  4047c4:	mov	x1, #0x100                 	// #256
  4047c8:	str	wzr, [sp, #1096]
  4047cc:	bl	401480 <wcswidth@plt>
  4047d0:	mov	w20, w0
  4047d4:	cmp	w20, #0x0
  4047d8:	b.le	404744 <ferror@plt+0x3034>
  4047dc:	mov	x0, x21
  4047e0:	bl	401500 <strdup@plt>
  4047e4:	str	x0, [x19, #8]
  4047e8:	cbnz	x0, 40475c <ferror@plt+0x304c>
  4047ec:	mov	x0, x19
  4047f0:	ldp	x29, x30, [sp]
  4047f4:	ldp	x19, x20, [sp, #16]
  4047f8:	ldp	x21, x22, [sp, #32]
  4047fc:	ldp	x23, x24, [sp, #48]
  404800:	add	sp, sp, #0x450
  404804:	b	4015d0 <free@plt>
  404808:	str	x19, [x2, #16]
  40480c:	cmp	w20, #0x0
  404810:	b.le	404784 <ferror@plt+0x3074>
  404814:	ldr	w0, [x22]
  404818:	ldp	x29, x30, [sp]
  40481c:	cmp	w0, w20
  404820:	csel	w0, w0, w20, ge  // ge = tcont
  404824:	ldp	x19, x20, [sp, #16]
  404828:	str	w0, [x22]
  40482c:	ldp	x21, x22, [sp, #32]
  404830:	ldp	x23, x24, [sp, #48]
  404834:	add	sp, sp, #0x450
  404838:	ret
  40483c:	mov	w20, #0x0                   	// #0
  404840:	b	404744 <ferror@plt+0x3034>
  404844:	nop
  404848:	cbz	x0, 404870 <ferror@plt+0x3160>
  40484c:	ldr	x0, [x0]
  404850:	cbnz	x0, 404860 <ferror@plt+0x3150>
  404854:	b	40486c <ferror@plt+0x315c>
  404858:	ldr	x0, [x0, #16]
  40485c:	cbz	x0, 40486c <ferror@plt+0x315c>
  404860:	ldr	x2, [x0]
  404864:	cmp	x2, x1
  404868:	b.ne	404858 <ferror@plt+0x3148>  // b.any
  40486c:	ret
  404870:	mov	x0, #0x0                   	// #0
  404874:	ret
  404878:	mov	x1, #0x10                  	// #16
  40487c:	mov	x0, #0x1                   	// #1
  404880:	b	4014f0 <calloc@plt>
  404884:	nop
  404888:	stp	x29, x30, [sp, #-48]!
  40488c:	mov	x29, sp
  404890:	stp	x19, x20, [sp, #16]
  404894:	ldr	x19, [x0]
  404898:	str	x21, [sp, #32]
  40489c:	mov	x21, x0
  4048a0:	cbz	x19, 4048c4 <ferror@plt+0x31b4>
  4048a4:	nop
  4048a8:	mov	x20, x19
  4048ac:	ldr	x19, [x19, #16]
  4048b0:	ldr	x0, [x20, #8]
  4048b4:	bl	4015d0 <free@plt>
  4048b8:	mov	x0, x20
  4048bc:	bl	4015d0 <free@plt>
  4048c0:	cbnz	x19, 4048a8 <ferror@plt+0x3198>
  4048c4:	mov	x0, x21
  4048c8:	ldp	x19, x20, [sp, #16]
  4048cc:	ldr	x21, [sp, #32]
  4048d0:	ldp	x29, x30, [sp], #48
  4048d4:	b	4015d0 <free@plt>
  4048d8:	stp	x29, x30, [sp, #-32]!
  4048dc:	mov	x29, sp
  4048e0:	stp	x19, x20, [sp, #16]
  4048e4:	mov	x20, x0
  4048e8:	mov	x19, x1
  4048ec:	cbz	x0, 40491c <ferror@plt+0x320c>
  4048f0:	ldr	x2, [x0]
  4048f4:	cbnz	x2, 404904 <ferror@plt+0x31f4>
  4048f8:	b	40491c <ferror@plt+0x320c>
  4048fc:	ldr	x2, [x2, #16]
  404900:	cbz	x2, 40491c <ferror@plt+0x320c>
  404904:	ldr	x4, [x2]
  404908:	cmp	x19, x4
  40490c:	b.ne	4048fc <ferror@plt+0x31ec>  // b.any
  404910:	ldp	x19, x20, [sp, #16]
  404914:	ldp	x29, x30, [sp], #32
  404918:	ret
  40491c:	mov	w0, w19
  404920:	bl	401590 <getpwuid@plt>
  404924:	mov	x2, x0
  404928:	cbz	x0, 404930 <ferror@plt+0x3220>
  40492c:	ldr	x2, [x0]
  404930:	mov	x3, x19
  404934:	add	x1, x20, #0x8
  404938:	mov	x0, x20
  40493c:	ldp	x19, x20, [sp, #16]
  404940:	ldp	x29, x30, [sp], #32
  404944:	b	4046d8 <ferror@plt+0x2fc8>
  404948:	stp	x29, x30, [sp, #-32]!
  40494c:	mov	x29, sp
  404950:	stp	x19, x20, [sp, #16]
  404954:	mov	x20, x0
  404958:	mov	x19, x1
  40495c:	cbz	x0, 40498c <ferror@plt+0x327c>
  404960:	ldr	x2, [x0]
  404964:	cbnz	x2, 404974 <ferror@plt+0x3264>
  404968:	b	40498c <ferror@plt+0x327c>
  40496c:	ldr	x2, [x2, #16]
  404970:	cbz	x2, 40498c <ferror@plt+0x327c>
  404974:	ldr	x4, [x2]
  404978:	cmp	x19, x4
  40497c:	b.ne	40496c <ferror@plt+0x325c>  // b.any
  404980:	ldp	x19, x20, [sp, #16]
  404984:	ldp	x29, x30, [sp], #32
  404988:	ret
  40498c:	mov	w0, w19
  404990:	bl	4016d0 <getgrgid@plt>
  404994:	mov	x2, x0
  404998:	cbz	x0, 4049a0 <ferror@plt+0x3290>
  40499c:	ldr	x2, [x0]
  4049a0:	mov	x3, x19
  4049a4:	add	x1, x20, #0x8
  4049a8:	mov	x0, x20
  4049ac:	ldp	x19, x20, [sp, #16]
  4049b0:	ldp	x29, x30, [sp], #32
  4049b4:	b	4046d8 <ferror@plt+0x2fc8>
  4049b8:	stp	x29, x30, [sp, #-64]!
  4049bc:	mov	x29, sp
  4049c0:	stp	x19, x20, [sp, #16]
  4049c4:	adrp	x20, 415000 <ferror@plt+0x138f0>
  4049c8:	add	x20, x20, #0xdf0
  4049cc:	stp	x21, x22, [sp, #32]
  4049d0:	adrp	x21, 415000 <ferror@plt+0x138f0>
  4049d4:	add	x21, x21, #0xde8
  4049d8:	sub	x20, x20, x21
  4049dc:	mov	w22, w0
  4049e0:	stp	x23, x24, [sp, #48]
  4049e4:	mov	x23, x1
  4049e8:	mov	x24, x2
  4049ec:	bl	401338 <memcpy@plt-0x38>
  4049f0:	cmp	xzr, x20, asr #3
  4049f4:	b.eq	404a20 <ferror@plt+0x3310>  // b.none
  4049f8:	asr	x20, x20, #3
  4049fc:	mov	x19, #0x0                   	// #0
  404a00:	ldr	x3, [x21, x19, lsl #3]
  404a04:	mov	x2, x24
  404a08:	add	x19, x19, #0x1
  404a0c:	mov	x1, x23
  404a10:	mov	w0, w22
  404a14:	blr	x3
  404a18:	cmp	x20, x19
  404a1c:	b.ne	404a00 <ferror@plt+0x32f0>  // b.any
  404a20:	ldp	x19, x20, [sp, #16]
  404a24:	ldp	x21, x22, [sp, #32]
  404a28:	ldp	x23, x24, [sp, #48]
  404a2c:	ldp	x29, x30, [sp], #64
  404a30:	ret
  404a34:	nop
  404a38:	ret
  404a3c:	nop
  404a40:	adrp	x2, 416000 <ferror@plt+0x148f0>
  404a44:	mov	x1, #0x0                   	// #0
  404a48:	ldr	x2, [x2, #480]
  404a4c:	b	401410 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404a50 <.fini>:
  404a50:	stp	x29, x30, [sp, #-16]!
  404a54:	mov	x29, sp
  404a58:	ldp	x29, x30, [sp], #16
  404a5c:	ret
