ARM GAS  /tmp/ccWtiNEm.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** 
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccWtiNEm.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  /tmp/ccWtiNEm.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 73 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 73 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 79 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 79 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 79 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 79 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 79 3 view .LVU18
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 84 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
ARM GAS  /tmp/ccWtiNEm.s 			page 4


  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Base_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_TIM_Base_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 93 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 111              		.loc 1 94 3 view .LVU21
 112              		.loc 1 94 15 is_stmt 0 view .LVU22
 113 0000 0368     		ldr	r3, [r0]
 114              		.loc 1 94 5 view .LVU23
 115 0002 B3F1804F 		cmp	r3, #1073741824
 116 0006 00D0     		beq	.L11
 117 0008 7047     		bx	lr
 118              	.L11:
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 119              		.loc 1 93 1 view .LVU24
 120 000a 82B0     		sub	sp, sp, #8
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 8
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 123              		.loc 1 100 5 is_stmt 1 view .LVU25
 124              	.LBB5:
 125              		.loc 1 100 5 view .LVU26
 126              		.loc 1 100 5 view .LVU27
 127 000c 03F50433 		add	r3, r3, #135168
 128 0010 DA69     		ldr	r2, [r3, #28]
 129 0012 42F00102 		orr	r2, r2, #1
 130 0016 DA61     		str	r2, [r3, #28]
ARM GAS  /tmp/ccWtiNEm.s 			page 5


 131              		.loc 1 100 5 view .LVU28
 132 0018 DB69     		ldr	r3, [r3, #28]
 133 001a 03F00103 		and	r3, r3, #1
 134 001e 0193     		str	r3, [sp, #4]
 135              		.loc 1 100 5 view .LVU29
 136 0020 019B     		ldr	r3, [sp, #4]
 137              	.LBE5:
 138              		.loc 1 100 5 discriminator 1 view .LVU30
 101:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 104:Core/Src/stm32f1xx_hal_msp.c ****   }
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c **** }
 139              		.loc 1 106 1 is_stmt 0 view .LVU31
 140 0022 02B0     		add	sp, sp, #8
 141              	.LCFI3:
 142              		.cfi_def_cfa_offset 0
 143              		@ sp needed
 144 0024 7047     		bx	lr
 145              		.cfi_endproc
 146              	.LFE66:
 148              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 149              		.align	1
 150              		.global	HAL_TIM_MspPostInit
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	HAL_TIM_MspPostInit:
 156              	.LVL4:
 157              	.LFB67:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 109:Core/Src/stm32f1xx_hal_msp.c **** {
 158              		.loc 1 109 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 24
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		.loc 1 109 1 is_stmt 0 view .LVU33
 163 0000 00B5     		push	{lr}
 164              	.LCFI4:
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 14, -4
 167 0002 87B0     		sub	sp, sp, #28
 168              	.LCFI5:
 169              		.cfi_def_cfa_offset 32
 110:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 170              		.loc 1 110 3 is_stmt 1 view .LVU34
 171              		.loc 1 110 20 is_stmt 0 view .LVU35
 172 0004 0023     		movs	r3, #0
 173 0006 0293     		str	r3, [sp, #8]
 174 0008 0393     		str	r3, [sp, #12]
 175 000a 0493     		str	r3, [sp, #16]
 176 000c 0593     		str	r3, [sp, #20]
 111:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM2)
 177              		.loc 1 111 3 is_stmt 1 view .LVU36
 178              		.loc 1 111 10 is_stmt 0 view .LVU37
ARM GAS  /tmp/ccWtiNEm.s 			page 6


 179 000e 0368     		ldr	r3, [r0]
 180              		.loc 1 111 5 view .LVU38
 181 0010 B3F1804F 		cmp	r3, #1073741824
 182 0014 02D0     		beq	.L15
 183              	.LVL5:
 184              	.L12:
 112:Core/Src/stm32f1xx_hal_msp.c ****   {
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 118:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 119:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> TIM2_CH3
 120:Core/Src/stm32f1xx_hal_msp.c ****     */
 121:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 131:Core/Src/stm32f1xx_hal_msp.c ****   }
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c **** }
 185              		.loc 1 133 1 view .LVU39
 186 0016 07B0     		add	sp, sp, #28
 187              	.LCFI6:
 188              		.cfi_remember_state
 189              		.cfi_def_cfa_offset 4
 190              		@ sp needed
 191 0018 5DF804FB 		ldr	pc, [sp], #4
 192              	.LVL6:
 193              	.L15:
 194              	.LCFI7:
 195              		.cfi_restore_state
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 196              		.loc 1 117 5 is_stmt 1 view .LVU40
 197              	.LBB6:
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 198              		.loc 1 117 5 view .LVU41
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 199              		.loc 1 117 5 view .LVU42
 200 001c 03F50433 		add	r3, r3, #135168
 201 0020 9A69     		ldr	r2, [r3, #24]
 202 0022 42F00802 		orr	r2, r2, #8
 203 0026 9A61     		str	r2, [r3, #24]
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 204              		.loc 1 117 5 view .LVU43
 205 0028 9B69     		ldr	r3, [r3, #24]
 206 002a 03F00803 		and	r3, r3, #8
 207 002e 0193     		str	r3, [sp, #4]
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 208              		.loc 1 117 5 view .LVU44
ARM GAS  /tmp/ccWtiNEm.s 			page 7


 209 0030 019B     		ldr	r3, [sp, #4]
 210              	.LBE6:
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 211              		.loc 1 117 5 view .LVU45
 121:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 121 5 view .LVU46
 121:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 213              		.loc 1 121 25 is_stmt 0 view .LVU47
 214 0032 4FF48063 		mov	r3, #1024
 215 0036 0293     		str	r3, [sp, #8]
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 216              		.loc 1 122 5 is_stmt 1 view .LVU48
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 217              		.loc 1 122 26 is_stmt 0 view .LVU49
 218 0038 0223     		movs	r3, #2
 219 003a 0393     		str	r3, [sp, #12]
 123:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 220              		.loc 1 123 5 is_stmt 1 view .LVU50
 123:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 221              		.loc 1 123 27 is_stmt 0 view .LVU51
 222 003c 0593     		str	r3, [sp, #20]
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 223              		.loc 1 124 5 is_stmt 1 view .LVU52
 224 003e 02A9     		add	r1, sp, #8
 225 0040 0648     		ldr	r0, .L16
 226              	.LVL7:
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 227              		.loc 1 124 5 is_stmt 0 view .LVU53
 228 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL8:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 230              		.loc 1 126 5 is_stmt 1 view .LVU54
 231              	.LBB7:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 232              		.loc 1 126 5 view .LVU55
 233 0046 064A     		ldr	r2, .L16+4
 234 0048 5368     		ldr	r3, [r2, #4]
 235              	.LVL9:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 236              		.loc 1 126 5 view .LVU56
 237 004a 23F44073 		bic	r3, r3, #768
 238              	.LVL10:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 239              		.loc 1 126 5 view .LVU57
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 240              		.loc 1 126 5 view .LVU58
 241 004e 43F0E063 		orr	r3, r3, #117440512
 242              	.LVL11:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 243              		.loc 1 126 5 is_stmt 0 view .LVU59
 244 0052 43F40073 		orr	r3, r3, #512
 245              	.LVL12:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 246              		.loc 1 126 5 is_stmt 1 view .LVU60
 247 0056 5360     		str	r3, [r2, #4]
 248              	.LBE7:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccWtiNEm.s 			page 8


 249              		.loc 1 126 5 discriminator 1 view .LVU61
 250              		.loc 1 133 1 is_stmt 0 view .LVU62
 251 0058 DDE7     		b	.L12
 252              	.L17:
 253 005a 00BF     		.align	2
 254              	.L16:
 255 005c 000C0140 		.word	1073810432
 256 0060 00000140 		.word	1073807360
 257              		.cfi_endproc
 258              	.LFE67:
 260              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 261              		.align	1
 262              		.global	HAL_TIM_Base_MspDeInit
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 267              	HAL_TIM_Base_MspDeInit:
 268              	.LVL13:
 269              	.LFB68:
 134:Core/Src/stm32f1xx_hal_msp.c **** /**
 135:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 136:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 137:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 138:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32f1xx_hal_msp.c **** */
 140:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 141:Core/Src/stm32f1xx_hal_msp.c **** {
 270              		.loc 1 141 1 is_stmt 1 view -0
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 0
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274              		@ link register save eliminated.
 142:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 275              		.loc 1 142 3 view .LVU64
 276              		.loc 1 142 15 is_stmt 0 view .LVU65
 277 0000 0368     		ldr	r3, [r0]
 278              		.loc 1 142 5 view .LVU66
 279 0002 B3F1804F 		cmp	r3, #1073741824
 280 0006 00D0     		beq	.L20
 281              	.L18:
 143:Core/Src/stm32f1xx_hal_msp.c ****   {
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 147:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 148:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 152:Core/Src/stm32f1xx_hal_msp.c ****   }
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c **** }
 282              		.loc 1 154 1 view .LVU67
 283 0008 7047     		bx	lr
 284              	.L20:
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 285              		.loc 1 148 5 is_stmt 1 view .LVU68
ARM GAS  /tmp/ccWtiNEm.s 			page 9


 286 000a 034A     		ldr	r2, .L21
 287 000c D369     		ldr	r3, [r2, #28]
 288 000e 23F00103 		bic	r3, r3, #1
 289 0012 D361     		str	r3, [r2, #28]
 290              		.loc 1 154 1 is_stmt 0 view .LVU69
 291 0014 F8E7     		b	.L18
 292              	.L22:
 293 0016 00BF     		.align	2
 294              	.L21:
 295 0018 00100240 		.word	1073876992
 296              		.cfi_endproc
 297              	.LFE68:
 299              		.text
 300              	.Letext0:
 301              		.file 2 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 302              		.file 3 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 303              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 304              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 305              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 306              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 307              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
ARM GAS  /tmp/ccWtiNEm.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccWtiNEm.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccWtiNEm.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccWtiNEm.s:91     .text.HAL_MspInit:0000003c $d
     /tmp/ccWtiNEm.s:97     .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccWtiNEm.s:103    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccWtiNEm.s:149    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccWtiNEm.s:155    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccWtiNEm.s:255    .text.HAL_TIM_MspPostInit:0000005c $d
     /tmp/ccWtiNEm.s:261    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccWtiNEm.s:267    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccWtiNEm.s:295    .text.HAL_TIM_Base_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
