{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 14:12:27 2010 " "Info: Processing started: Fri Apr 16 14:12:27 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD12864 -c LCD12864 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD12864 -c LCD12864 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkr " "Info: Detected ripple clock \"clkr\" as buffer" {  } { { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register next.set3 register dat\[0\]~reg0 201.98 MHz 4.951 ns Internal " "Info: Clock \"clk\" has Internal fmax of 201.98 MHz between source register \"next.set3\" and destination register \"dat\[0\]~reg0\" (period= 4.951 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.692 ns + Longest register register " "Info: + Longest register to register delay is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next.set3 1 REG LCFF_X13_Y7_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 3; REG Node = 'next.set3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { next.set3 } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.651 ns) 2.244 ns WideOr8~0 2 COMB LCCOMB_X10_Y6_N22 1 " "Info: 2: + IC(1.593 ns) + CELL(0.651 ns) = 2.244 ns; Loc. = LCCOMB_X10_Y6_N22; Fanout = 1; COMB Node = 'WideOr8~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { next.set3 WideOr8~0 } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 3.246 ns WideOr8~2 3 COMB LCCOMB_X10_Y6_N10 1 " "Info: 3: + IC(0.378 ns) + CELL(0.624 ns) = 3.246 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 1; COMB Node = 'WideOr8~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { WideOr8~0 WideOr8~2 } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.319 ns) 4.584 ns WideOr8 4 COMB LCCOMB_X10_Y6_N24 1 " "Info: 4: + IC(1.019 ns) + CELL(0.319 ns) = 4.584 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 1; COMB Node = 'WideOr8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { WideOr8~2 WideOr8 } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.692 ns dat\[0\]~reg0 5 REG LCFF_X10_Y6_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.692 ns; Loc. = LCFF_X10_Y6_N25; Fanout = 1; REG Node = 'dat\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { WideOr8 dat[0]~reg0 } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 75 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.702 ns ( 36.27 % ) " "Info: Total cell delay = 1.702 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.990 ns ( 63.73 % ) " "Info: Total interconnect delay = 2.990 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { next.set3 WideOr8~0 WideOr8~2 WideOr8 dat[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { next.set3 {} WideOr8~0 {} WideOr8~2 {} WideOr8 {} dat[0]~reg0 {} } { 0.000ns 1.593ns 0.378ns 1.019ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.319ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.932 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 3.570 ns clkr 2 REG LCFF_X12_Y6_N25 3 " "Info: 2: + IC(1.500 ns) + CELL(0.970 ns) = 3.570 ns; Loc. = LCFF_X12_Y6_N25; Fanout = 3; REG Node = 'clkr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 5.446 ns clkr~clkctrl 3 COMB CLKCTRL_G0 63 " "Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 5.446 ns; Loc. = CLKCTRL_G0; Fanout = 63; COMB Node = 'clkr~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { clkr clkr~clkctrl } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 6.932 ns dat\[0\]~reg0 4 REG LCFF_X10_Y6_N25 1 " "Info: 4: + IC(0.820 ns) + CELL(0.666 ns) = 6.932 ns; Loc. = LCFF_X10_Y6_N25; Fanout = 1; REG Node = 'dat\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clkr~clkctrl dat[0]~reg0 } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 75 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.47 % ) " "Info: Total cell delay = 2.736 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.196 ns ( 60.53 % ) " "Info: Total interconnect delay = 4.196 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { clk clkr clkr~clkctrl dat[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[0]~reg0 {} } { 0.000ns 0.000ns 1.500ns 1.876ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.927 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 3.570 ns clkr 2 REG LCFF_X12_Y6_N25 3 " "Info: 2: + IC(1.500 ns) + CELL(0.970 ns) = 3.570 ns; Loc. = LCFF_X12_Y6_N25; Fanout = 3; REG Node = 'clkr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 5.446 ns clkr~clkctrl 3 COMB CLKCTRL_G0 63 " "Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 5.446 ns; Loc. = CLKCTRL_G0; Fanout = 63; COMB Node = 'clkr~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { clkr clkr~clkctrl } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 6.927 ns next.set3 4 REG LCFF_X13_Y7_N25 3 " "Info: 4: + IC(0.815 ns) + CELL(0.666 ns) = 6.927 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 3; REG Node = 'next.set3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { clkr~clkctrl next.set3 } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.50 % ) " "Info: Total cell delay = 2.736 ns ( 39.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.191 ns ( 60.50 % ) " "Info: Total interconnect delay = 4.191 ns ( 60.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { clk clkr clkr~clkctrl next.set3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} next.set3 {} } { 0.000ns 0.000ns 1.500ns 1.876ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { clk clkr clkr~clkctrl dat[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[0]~reg0 {} } { 0.000ns 0.000ns 1.500ns 1.876ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { clk clkr clkr~clkctrl next.set3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} next.set3 {} } { 0.000ns 0.000ns 1.500ns 1.876ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 75 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { next.set3 WideOr8~0 WideOr8~2 WideOr8 dat[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { next.set3 {} WideOr8~0 {} WideOr8~2 {} WideOr8 {} dat[0]~reg0 {} } { 0.000ns 1.593ns 0.378ns 1.019ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.319ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { clk clkr clkr~clkctrl dat[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[0]~reg0 {} } { 0.000ns 0.000ns 1.500ns 1.876ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { clk clkr clkr~clkctrl next.set3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} next.set3 {} } { 0.000ns 0.000ns 1.500ns 1.876ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dat\[5\] dat\[5\]~reg0 12.971 ns register " "Info: tco from clock \"clk\" to destination pin \"dat\[5\]\" through register \"dat\[5\]~reg0\" is 12.971 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.934 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 3.570 ns clkr 2 REG LCFF_X12_Y6_N25 3 " "Info: 2: + IC(1.500 ns) + CELL(0.970 ns) = 3.570 ns; Loc. = LCFF_X12_Y6_N25; Fanout = 3; REG Node = 'clkr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 5.446 ns clkr~clkctrl 3 COMB CLKCTRL_G0 63 " "Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 5.446 ns; Loc. = CLKCTRL_G0; Fanout = 63; COMB Node = 'clkr~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { clkr clkr~clkctrl } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 6.934 ns dat\[5\]~reg0 4 REG LCFF_X12_Y6_N15 1 " "Info: 4: + IC(0.822 ns) + CELL(0.666 ns) = 6.934 ns; Loc. = LCFF_X12_Y6_N15; Fanout = 1; REG Node = 'dat\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clkr~clkctrl dat[5]~reg0 } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 75 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.46 % ) " "Info: Total cell delay = 2.736 ns ( 39.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 60.54 % ) " "Info: Total interconnect delay = 4.198 ns ( 60.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk clkr clkr~clkctrl dat[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[5]~reg0 {} } { 0.000ns 0.000ns 1.500ns 1.876ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 75 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.733 ns + Longest register pin " "Info: + Longest register to pin delay is 5.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dat\[5\]~reg0 1 REG LCFF_X12_Y6_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y6_N15; Fanout = 1; REG Node = 'dat\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat[5]~reg0 } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 75 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(3.246 ns) 5.733 ns dat\[5\] 2 PIN PIN_41 0 " "Info: 2: + IC(2.487 ns) + CELL(3.246 ns) = 5.733 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'dat\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { dat[5]~reg0 dat[5] } "NODE_NAME" } } { "LCD12864.v" "" { Text "F:/FPGA 迷你/实验程序/LCD12864显示汉字/LCD12864.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 56.62 % ) " "Info: Total cell delay = 3.246 ns ( 56.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.487 ns ( 43.38 % ) " "Info: Total interconnect delay = 2.487 ns ( 43.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { dat[5]~reg0 dat[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.733 ns" { dat[5]~reg0 {} dat[5] {} } { 0.000ns 2.487ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk clkr clkr~clkctrl dat[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[5]~reg0 {} } { 0.000ns 0.000ns 1.500ns 1.876ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { dat[5]~reg0 dat[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.733 ns" { dat[5]~reg0 {} dat[5] {} } { 0.000ns 2.487ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 14:12:28 2010 " "Info: Processing ended: Fri Apr 16 14:12:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
