0.6
2017.4
Dec 15 2017
21:07:18
Z:/ee26/lab1/Lab1/Lab1.sim/sim_1/synth/timing/xsim/add_sub_test_time_synth.v,1580163680,verilog,,,,add_sub;glbl,,,,,,,,
Z:/ee26/lab1/Lab1/Lab1.srcs/sim_1/new/add_sub_test.vhd,1580163675,vhdl,,,,add_sub_test,,,,,,,,
