{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509448778180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509448778189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 19:19:37 2017 " "Processing started: Tue Oct 31 19:19:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509448778189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448778189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_to_E3_mealy -c BCD_to_E3_mealy " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_to_E3_mealy -c BCD_to_E3_mealy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448778189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509448778854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509448778854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_e3_mealy.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_e3_mealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_E3_mealy " "Found entity 1: BCD_to_E3_mealy" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509448794002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448794002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_to_E3_mealy " "Elaborating entity \"BCD_to_E3_mealy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509448794030 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_out BCD_to_E3_mealy.v(21) " "Verilog HDL Always Construct warning at BCD_to_E3_mealy.v(21): inferring latch(es) for variable \"d_out\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1509448794031 "|BCD_to_E3_mealy"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state BCD_to_E3_mealy.v(21) " "Verilog HDL Always Construct warning at BCD_to_E3_mealy.v(21): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1509448794031 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_6 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_6\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448794031 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_5 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_5\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448794031 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_4 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_4\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448794031 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_3 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_3\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448794031 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_2 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_2\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448794031 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_1 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_1\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448794031 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_0 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_0\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448794032 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out BCD_to_E3_mealy.v(21) " "Inferred latch for \"d_out\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448794032 "|BCD_to_E3_mealy"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_out\$latch " "Latch d_out\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d_in " "Ports D and ENA on the latch are fed by the same signal d_in" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509448794641 ""}  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509448794641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_5_234 " "Latch next_state.s_5_234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d_in " "Ports D and ENA on the latch are fed by the same signal d_in" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509448794641 ""}  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509448794641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_4_261 " "Latch next_state.s_4_261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d_in " "Ports D and ENA on the latch are fed by the same signal d_in" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509448794641 ""}  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509448794641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_3_288 " "Latch next_state.s_3_288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d_in " "Ports D and ENA on the latch are fed by the same signal d_in" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509448794641 ""}  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509448794641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_2_315 " "Latch next_state.s_2_315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d_in " "Ports D and ENA on the latch are fed by the same signal d_in" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509448794641 ""}  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509448794641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_1_342 " "Latch next_state.s_1_342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d_in " "Ports D and ENA on the latch are fed by the same signal d_in" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509448794641 ""}  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509448794641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_0_369 " "Latch next_state.s_0_369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s_6 " "Ports D and ENA on the latch are fed by the same signal state.s_6" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509448794642 ""}  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509448794642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_6_207 " "Latch next_state.s_6_207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d_in " "Ports D and ENA on the latch are fed by the same signal d_in" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509448794642 ""}  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509448794642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509448794762 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509448795041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509448795280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509448795280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509448795359 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509448795359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509448795359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509448795359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509448795414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 19:19:55 2017 " "Processing ended: Tue Oct 31 19:19:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509448795414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509448795414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509448795414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509448795414 ""}
