
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-LI6GKLP

Implementation : impl1

# Written on Mon Oct 28 22:18:53 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                           Requested     Requested     Clock                                       Clock               Clock
Level     Clock                           Frequency     Period        Type                                        Group               Load 
-------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                          100.0 MHz     10.000        system                                      system_clkgroup     0    
                                                                                                                                           
0 -       PLL|CLKOP_inferred_clock        100.0 MHz     10.000        inferred                                    (multiple)          66   
1 .         top|clk_adc_derived_clock     100.0 MHz     10.000        derived (from PLL|CLKOP_inferred_clock)     (multiple)          26   
===========================================================================================================================================


Clock Load Summary
******************

                              Clock     Source                            Clock Pin            Non-clock Pin     Non-clock Pin
Clock                         Load      Pin                               Seq Example          Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------
System                        0         -                                 -                    -                 -            
                                                                                                                              
PLL|CLKOP_inferred_clock      66        PLL1.PLLInst_0.CLKOP(EHXPLLJ)     clk_adc_div.C        -                 -            
top|clk_adc_derived_clock     26        clk_adc.Q[0](dffe)                SinCos1.FF_10.CK     -                 -            
==============================================================================================================================
