INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/randomled/randomled.sim/sim_1/synth/timing/xsim/randomled_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomled
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/randomled/randomled.srcs/sim_1/new/randomled_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomled_tb
