{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654922428109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654922428115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 12:40:27 2022 " "Processing started: Sat Jun 11 12:40:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654922428115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654922428115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Build_lut -c Build_lut " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Build_lut -c Build_lut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654922428115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Build_lut_8_1200mv_85c_slow.vo G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/ simulation " "Generated file Build_lut_8_1200mv_85c_slow.vo in folder \"G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654922428485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Build_lut_8_1200mv_0c_slow.vo G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/ simulation " "Generated file Build_lut_8_1200mv_0c_slow.vo in folder \"G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654922428508 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Build_lut_min_1200mv_0c_fast.vo G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/ simulation " "Generated file Build_lut_min_1200mv_0c_fast.vo in folder \"G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654922428533 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Build_lut.vo G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/ simulation " "Generated file Build_lut.vo in folder \"G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654922428556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Build_lut_8_1200mv_85c_v_slow.sdo G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/ simulation " "Generated file Build_lut_8_1200mv_85c_v_slow.sdo in folder \"G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654922428577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Build_lut_8_1200mv_0c_v_slow.sdo G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/ simulation " "Generated file Build_lut_8_1200mv_0c_v_slow.sdo in folder \"G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654922428598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Build_lut_min_1200mv_0c_v_fast.sdo G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/ simulation " "Generated file Build_lut_min_1200mv_0c_v_fast.sdo in folder \"G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654922428619 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Build_lut_v.sdo G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/ simulation " "Generated file Build_lut_v.sdo in folder \"G:/FPGA_DIP/Build_for_lut/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654922428641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654922428672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 12:40:28 2022 " "Processing ended: Sat Jun 11 12:40:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654922428672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654922428672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654922428672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654922428672 ""}
