{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524557136559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524557136569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 16:05:36 2018 " "Processing started: Tue Apr 24 16:05:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524557136569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524557136569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off weizhi_uart -c weizhi_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off weizhi_uart -c weizhi_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524557136580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1524557137404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/uart.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557149985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557149985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/speed_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_new " "Found entity 1: main_new" {  } { { "main_new.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_select.v 1 1 " "Found 1 design units, including 1 entities, in source file data_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select " "Found entity 1: data_select" {  } { { "data_select.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/data_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_new.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_new " "Found entity 1: compare_new" {  } { { "compare_new.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_new8.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_new8.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_new8 " "Found entity 1: compare_new8" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_new8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_new8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_new8 " "Found entity 1: main_new8" {  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_select8.v 1 1 " "Found 1 design units, including 1 entities, in source file data_select8.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select8 " "Found entity 1: data_select8" {  } { { "data_select8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/data_select8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/compare_newtemp.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/compare_newtemp.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_newTEMP " "Found entity 1: compare_newTEMP" {  } { { "output_files/compare_newTEMP.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/output_files/compare_newTEMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_newtemp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_newtemp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_newtemp " "Found entity 1: main_newtemp" {  } { { "main_newtemp.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_newtemp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524557150113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524557150113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_new8 " "Elaborating entity \"main_new8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524557150283 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "compare_new8 inst9 " "Block or symbol \"compare_new8\" of instance \"inst9\" overlaps another block or symbol" {  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 240 696 888 352 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1524557150393 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "compare_new8 inst11 " "Block or symbol \"compare_new8\" of instance \"inst11\" overlaps another block or symbol" {  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 432 696 888 544 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1524557150393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_new8 compare_new8:inst11 " "Elaborating entity \"compare_new8\" for hierarchy \"compare_new8:inst11\"" {  } { { "main_new8.bdf" "inst11" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 432 696 888 544 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524557150473 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model compare_new8.v(12) " "Verilog HDL Always Construct warning at compare_new8.v(12): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524557150487 "|main_new8|compare_new8:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "close compare_new8.v(14) " "Verilog HDL Always Construct warning at compare_new8.v(14): variable \"close\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524557150487 "|main_new8|compare_new8:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "open compare_new8.v(14) " "Verilog HDL Always Construct warning at compare_new8.v(14): variable \"open\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524557150487 "|main_new8|compare_new8:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "open compare_new8.v(19) " "Verilog HDL Always Construct warning at compare_new8.v(19): variable \"open\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524557150487 "|main_new8|compare_new8:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "close compare_new8.v(19) " "Verilog HDL Always Construct warning at compare_new8.v(19): variable \"close\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1524557150487 "|main_new8|compare_new8:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_select8 data_select8:inst13 " "Elaborating entity \"data_select8\" for hierarchy \"data_select8:inst13\"" {  } { { "main_new8.bdf" "inst13" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 288 320 512 464 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524557150489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst " "Elaborating entity \"uart\" for hierarchy \"uart:inst\"" {  } { { "main_new8.bdf" "inst" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 272 80 288 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524557150492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select uart:inst\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"uart:inst\|speed_select:speed_rx\"" {  } { { "uart.v" "speed_rx" { Text "D:/FPGA_pro/weizhi_uart8bit/uart.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524557150498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx uart:inst\|my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"uart:inst\|my_uart_rx:my_uart_rx\"" {  } { { "uart.v" "my_uart_rx" { Text "D:/FPGA_pro/weizhi_uart8bit/uart.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524557150500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx uart:inst\|my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"uart:inst\|my_uart_tx:my_uart_tx\"" {  } { { "uart.v" "my_uart_tx" { Text "D:/FPGA_pro/weizhi_uart8bit/uart.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524557150503 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "uart:inst\|my_uart_tx:my_uart_tx\|bps_start " "Converted tri-state buffer \"uart:inst\|my_uart_tx:my_uart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_tx.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1524557151325 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "uart:inst\|my_uart_rx:my_uart_rx\|bps_start " "Converted tri-state buffer \"uart:inst\|my_uart_rx:my_uart_rx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1524557151325 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1524557151325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 256 304 480 272 "tx" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524557152278 "|main_new8|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524557152278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524557152494 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524557153197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524557154028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524557154028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524557155091 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524557155091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524557155091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524557155091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524557155134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 16:05:55 2018 " "Processing ended: Tue Apr 24 16:05:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524557155134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524557155134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524557155134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524557155134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524557159159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524557159162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 16:05:57 2018 " "Processing started: Tue Apr 24 16:05:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524557159162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524557159162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off weizhi_uart -c weizhi_uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off weizhi_uart -c weizhi_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524557159163 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1524557159277 ""}
{ "Info" "0" "" "Project  = weizhi_uart" {  } {  } 0 0 "Project  = weizhi_uart" 0 0 "Fitter" 0 0 1524557159291 ""}
{ "Info" "0" "" "Revision = weizhi_uart" {  } {  } 0 0 "Revision = weizhi_uart" 0 0 "Fitter" 0 0 1524557159299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1524557159545 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "weizhi_uart EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"weizhi_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524557159669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524557159807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524557159807 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524557160201 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524557160933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524557160933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1524557160933 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524557160933 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 563 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524557161077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 565 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524557161077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 567 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524557161077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 569 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524557161077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 571 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1524557161077 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524557161077 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524557161117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "weizhi_uart.sdc " "Synopsys Design Constraints File file not found: 'weizhi_uart.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524557162535 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524557162548 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1524557162559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1524557162560 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1524557162561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""}  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 296 -168 0 312 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524557162664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "Automatically promoted node uart:inst\|my_uart_rx:my_uart_rx\|rx_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:inst\|my_uart_rx:my_uart_rx\|rx_data_r\[0\]~0 " "Destination node uart:inst\|my_uart_rx:my_uart_rx\|rx_data_r\[0\]~0" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:inst\|my_uart_rx:my_uart_rx\|rx_int~0 " "Destination node uart:inst\|my_uart_rx:my_uart_rx\|rx_int~0" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:inst\|my_uart_rx:my_uart_rx\|Decoder0~0 " "Destination node uart:inst\|my_uart_rx:my_uart_rx\|Decoder0~0" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 486 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:inst\|my_uart_rx:my_uart_rx\|num\[3\]~0 " "Destination node uart:inst\|my_uart_rx:my_uart_rx\|num\[3\]~0" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 490 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:inst\|my_uart_rx:my_uart_rx\|num\[0\]~4 " "Destination node uart:inst\|my_uart_rx:my_uart_rx\|num\[0\]~4" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 495 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:inst\|my_uart_rx:my_uart_rx\|Decoder0~3 " "Destination node uart:inst\|my_uart_rx:my_uart_rx\|Decoder0~3" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 502 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1524557162664 ""}  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 59 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524557162664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_select8:inst13\|change  " "Automatically promoted node data_select8:inst13\|change " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_select8:inst13\|change~0 " "Destination node data_select8:inst13\|change~0" {  } { { "data_select8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/data_select8.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 467 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1524557162664 ""}  } { { "data_select8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/data_select8.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524557162664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1524557162664 ""}  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 312 -168 0 328 "rst" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524557162664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524557163095 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524557163097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524557163104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524557163106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524557163108 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524557163110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524557163110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524557163111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524557163169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1524557163170 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524557163170 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "coder\[10\] " "Node \"coder\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "coder\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524557163223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "coder\[8\] " "Node \"coder\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "coder\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524557163223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "coder\[9\] " "Node \"coder\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "coder\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524557163223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "en " "Node \"en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1524557163223 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1524557163223 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524557163223 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524557163359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524557164341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524557164661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524557164724 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524557165317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524557165317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524557165609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/FPGA_pro/weizhi_uart8bit/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1524557166213 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524557166213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524557166754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1524557166754 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524557166754 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524557166831 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524557166913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524557167105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524557167158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524557167353 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524557167734 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524557167999 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_pro/weizhi_uart8bit/output_files/weizhi_uart.fit.smsg " "Generated suppressed messages file D:/FPGA_pro/weizhi_uart8bit/output_files/weizhi_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524557168188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1111 " "Peak virtual memory: 1111 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524557168634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 16:06:08 2018 " "Processing ended: Tue Apr 24 16:06:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524557168634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524557168634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524557168634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524557168634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524557171891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524557171895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 16:06:11 2018 " "Processing started: Tue Apr 24 16:06:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524557171895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524557171895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off weizhi_uart -c weizhi_uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off weizhi_uart -c weizhi_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524557171895 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524557172787 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524557172873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524557173320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 16:06:13 2018 " "Processing ended: Tue Apr 24 16:06:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524557173320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524557173320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524557173320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524557173320 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524557174203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524557175756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524557175758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 16:06:15 2018 " "Processing started: Tue Apr 24 16:06:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524557175758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524557175758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta weizhi_uart -c weizhi_uart " "Command: quartus_sta weizhi_uart -c weizhi_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524557175759 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1524557175935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1524557176089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524557176139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524557176139 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "weizhi_uart.sdc " "Synopsys Design Constraints File file not found: 'weizhi_uart.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1524557176351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1524557176352 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_select8:inst13\|change data_select8:inst13\|change " "create_clock -period 1.000 -name data_select8:inst13\|change data_select8:inst13\|change" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176354 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:inst\|my_uart_rx:my_uart_rx\|rx_int uart:inst\|my_uart_rx:my_uart_rx\|rx_int " "create_clock -period 1.000 -name uart:inst\|my_uart_rx:my_uart_rx\|rx_int uart:inst\|my_uart_rx:my_uart_rx\|rx_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176354 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176354 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176354 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1524557176410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176411 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1524557176420 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1524557176433 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1524557176484 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1524557176484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.725 " "Worst-case setup slack is -2.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.725             -91.992 clk  " "   -2.725             -91.992 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.614            -103.384 uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "   -2.614            -103.384 uart:inst\|my_uart_rx:my_uart_rx\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.274             -41.413 data_select8:inst13\|change  " "   -1.274             -41.413 data_select8:inst13\|change " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524557176485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.126 " "Worst-case hold slack is -0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.126 uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "   -0.126              -0.126 uart:inst\|my_uart_rx:my_uart_rx\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 data_select8:inst13\|change  " "    0.928               0.000 data_select8:inst13\|change " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524557176489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524557176490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524557176491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.480 clk  " "   -3.000             -62.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -78.811 uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "   -1.487             -78.811 uart:inst\|my_uart_rx:my_uart_rx\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 data_select8:inst13\|change  " "   -1.487             -71.376 data_select8:inst13\|change " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557176493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524557176493 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1524557176605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1524557176638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1524557177037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1524557177097 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1524557177097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.498 " "Worst-case setup slack is -2.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.498             -83.499 clk  " "   -2.498             -83.499 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337             -94.793 uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "   -2.337             -94.793 uart:inst\|my_uart_rx:my_uart_rx\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042             -29.894 data_select8:inst13\|change  " "   -1.042             -29.894 data_select8:inst13\|change " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524557177101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.157 " "Worst-case hold slack is -0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -0.157 uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "   -0.157              -0.157 uart:inst\|my_uart_rx:my_uart_rx\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 data_select8:inst13\|change  " "    0.773               0.000 data_select8:inst13\|change " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524557177106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524557177112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524557177116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.480 clk  " "   -3.000             -62.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -78.811 uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "   -1.487             -78.811 uart:inst\|my_uart_rx:my_uart_rx\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 data_select8:inst13\|change  " "   -1.487             -71.376 data_select8:inst13\|change " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524557177119 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1524557177221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1524557177388 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1524557177388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.668 " "Worst-case setup slack is -0.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668             -18.278 clk  " "   -0.668             -18.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649             -17.406 uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "   -0.649             -17.406 uart:inst\|my_uart_rx:my_uart_rx\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442             -13.274 data_select8:inst13\|change  " "   -0.442             -13.274 data_select8:inst13\|change " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524557177393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.069 " "Worst-case hold slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.069 uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "   -0.069              -0.069 uart:inst\|my_uart_rx:my_uart_rx\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 clk  " "    0.076               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 data_select8:inst13\|change  " "    0.837               0.000 data_select8:inst13\|change " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524557177400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524557177405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1524557177410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.635 clk  " "   -3.000             -45.635 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 uart:inst\|my_uart_rx:my_uart_rx\|rx_int  " "   -1.000             -53.000 uart:inst\|my_uart_rx:my_uart_rx\|rx_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 data_select8:inst13\|change  " "   -1.000             -48.000 data_select8:inst13\|change " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524557177416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524557177416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524557177911 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524557177911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524557177998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 16:06:17 2018 " "Processing ended: Tue Apr 24 16:06:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524557177998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524557177998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524557177998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524557177998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524557180449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524557180451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 16:06:20 2018 " "Processing started: Tue Apr 24 16:06:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524557180451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524557180451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off weizhi_uart -c weizhi_uart " "Command: quartus_eda --read_settings_files=off --write_settings_files=off weizhi_uart -c weizhi_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524557180451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "574 " "Peak virtual memory: 574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524557181205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 16:06:21 2018 " "Processing ended: Tue Apr 24 16:06:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524557181205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524557181205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524557181205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524557181205 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524557181811 ""}
