// Seed: 4029706738
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    output supply1 id_3
);
  logic [7:0] id_5;
  uwire id_6;
  assign id_6 = -1'b0;
  wire id_7;
  ;
  assign id_5[-1'b0] = id_2 * 1;
  wire id_8;
  assign id_7 = id_5[-1];
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    input supply0 _id_0,
    input wand id_1,
    output wor id_2
);
  parameter [-1 : id_0] id_4 = -1;
  wire id_5;
  always @(id_5) begin : LABEL_0
    $clog2(11);
    ;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_6;
  logic [-1 : 1] id_7;
endmodule
