/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.25
Hash     : 0815edd
Date     : Apr  1 2024
Type     : Engineering
Log Time   : Mon Apr  1 12:28:20 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 89ed6d12d, gcc 11.2.1 -fPIC -Os)


-- Executing script file `dsp_fractured_accum_output_shifted_rounded.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v' to AST representation.
Generating RTLIL representation for module `\dsp_fractured_accum_output_shifted_rounded'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \dsp_fractured_accum_output_shifted_rounded

3.2. Analyzing design hierarchy..
Top module:  \dsp_fractured_accum_output_shifted_rounded
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \dsp_fractured_accum_output_shifted_rounded

4.17.2. Analyzing design hierarchy..
Top module:  \dsp_fractured_accum_output_shifted_rounded
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:77$13 in module dsp_fractured_accum_output_shifted_rounded.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:56$8 in module dsp_fractured_accum_output_shifted_rounded.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:35$3 in module dsp_fractured_accum_output_shifted_rounded.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1 in module dsp_fractured_accum_output_shifted_rounded.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 6 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~9 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:77$13'.
     1/4: $2\out_f2[31:0]
     2/4: $2\out_f1[31:0]
     3/4: $1\out_f2[31:0]
     4/4: $1\out_f1[31:0]
Creating decoders for process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:56$8'.
     1/2: $0\add_or_sub_f2[31:0]
     2/2: $0\add_or_sub_f1[31:0]
Creating decoders for process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:51$5'.
Creating decoders for process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:35$3'.
     1/3: $0\P[63:0]
     2/3: $0\P_f2[31:0]
     3/3: $0\P_f1[31:0]
Creating decoders for process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
     1/7: $0\round_i_reg[0:0]
     2/7: $0\shift_right_i_reg[5:0]
     3/7: $0\subtract_i_reg[0:0]
     4/7: $0\i2[8:0]
     5/7: $0\i1[9:0]
     6/7: $0\i2_fmode[8:0]
     7/7: $0\i1_fmode[9:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\dsp_fractured_accum_output_shifted_rounded.\out_f1' from process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:77$13'.
No latch inferred for signal `\dsp_fractured_accum_output_shifted_rounded.\out_f2' from process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:77$13'.
No latch inferred for signal `\dsp_fractured_accum_output_shifted_rounded.\out_shift_f1' from process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:77$13'.
No latch inferred for signal `\dsp_fractured_accum_output_shifted_rounded.\out_shift_f2' from process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:77$13'.
No latch inferred for signal `\dsp_fractured_accum_output_shifted_rounded.\mul_f1' from process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:51$5'.
No latch inferred for signal `\dsp_fractured_accum_output_shifted_rounded.\mul_f2' from process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:51$5'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\add_or_sub_f1' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:56$8'.
  created $dff cell `$procdff$104' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\add_or_sub_f2' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:56$8'.
  created $dff cell `$procdff$105' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\P' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:35$3'.
  created $dff cell `$procdff$106' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\P_f1' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:35$3'.
  created $dff cell `$procdff$107' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\P_f2' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:35$3'.
  created $dff cell `$procdff$108' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\i1' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
  created $dff cell `$procdff$109' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\i1_fmode' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
  created $dff cell `$procdff$110' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\i2' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
  created $dff cell `$procdff$111' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\i2_fmode' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
  created $dff cell `$procdff$112' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\subtract_i_reg' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
  created $dff cell `$procdff$113' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\shift_right_i_reg' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
  created $dff cell `$procdff$114' with positive edge clock.
Creating register for signal `\dsp_fractured_accum_output_shifted_rounded.\round_i_reg' using process `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
  created $dff cell `$procdff$115' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:77$13'.
Removing empty process `dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:77$13'.
Found and cleaned up 3 empty switches in `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:56$8'.
Removing empty process `dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:56$8'.
Removing empty process `dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:51$5'.
Found and cleaned up 2 empty switches in `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:35$3'.
Removing empty process `dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:35$3'.
Found and cleaned up 1 empty switch in `\dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
Removing empty process `dsp_fractured_accum_output_shifted_rounded.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:17$1'.
Cleaned up 9 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.
<suppressed ~7 debug messages>

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 59 unused wires.
<suppressed ~1 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module dsp_fractured_accum_output_shifted_rounded...
Found and reported 0 problems.

4.29. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                 62
   Number of wire bits:           1343
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $add                            4
     $dff                           12
     $logic_and                      2
     $mul                            2
     $mux                           25
     $reduce_bool                    1
     $shiftx                         2
     $sshr                           2
     $sub                            4

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$33.
    dead port 2/2 on $mux $procmux$39.
Removed 2 multiplexer ports.
<suppressed ~12 debug messages>

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$49 in front of them:
        $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:64$10
        $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:68$12

    Found cells that share an operand and can be merged by moving the $mux $procmux$58 in front of them:
        $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:63$9
        $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:67$11

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.
<suppressed ~2 debug messages>

4.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.42. Executing OPT_SHARE pass.

4.43. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 2

4.46. Executing FSM pass (extract and optimize FSM).

4.46.1. Executing FSM_DETECT pass (finding FSMs in design).

4.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.47. Executing WREDUCE pass (reducing word size of cells).
Removed top 13 bits (of 32) from port Y of cell dsp_fractured_accum_output_shifted_rounded.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:52$6 ($mul).
Removed top 13 bits (of 32) from port Y of cell dsp_fractured_accum_output_shifted_rounded.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:53$7 ($mul).
Removed top 31 bits (of 32) from port B of cell dsp_fractured_accum_output_shifted_rounded.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:81$18 ($sub).
Removed top 25 bits (of 32) from port Y of cell dsp_fractured_accum_output_shifted_rounded.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:81$18 ($sub).
Removed top 25 bits (of 32) from port B of cell dsp_fractured_accum_output_shifted_rounded.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:0$19 ($shiftx).
Removed top 25 bits (of 32) from port B of cell dsp_fractured_accum_output_shifted_rounded.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:0$25 ($shiftx).
Removed top 13 bits (of 32) from port A of cell dsp_fractured_accum_output_shifted_rounded.$auto$opt_share.cc:196:merge_operators$121 ($neg).
Removed top 13 bits (of 32) from port A of cell dsp_fractured_accum_output_shifted_rounded.$auto$opt_share.cc:196:merge_operators$116 ($neg).

4.48. Executing PEEPOPT pass (run peephole optimizers).

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.55. Executing OPT_SHARE pass.

4.56. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$115 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = \round_i, Q = \round_i_reg, rval = 1'0).
Adding SRST signal on $procdff$114 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = \shift_right_i, Q = \shift_right_i_reg, rval = 6'000000).
Adding SRST signal on $procdff$113 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = \subtract_i, Q = \subtract_i_reg, rval = 1'0).
Adding EN signal on $procdff$112 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = \B, Q = \i2_fmode).
Adding SRST signal on $procdff$111 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = \B, Q = \i2, rval = 9'000000000).
Adding EN signal on $procdff$110 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = \A, Q = \i1_fmode).
Adding SRST signal on $procdff$109 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = \A, Q = \i1, rval = 10'0000000000).
Adding SRST signal on $procdff$108 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $procmux$72_Y, Q = \P_f2, rval = 0).
Adding EN signal on $auto$ff.cc:294:slice$133 ($sdff) from module dsp_fractured_accum_output_shifted_rounded (D = \out_f2, Q = \P_f2).
Adding SRST signal on $procdff$107 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $procmux$78_Y, Q = \P_f1, rval = 0).
Adding EN signal on $auto$ff.cc:294:slice$135 ($sdff) from module dsp_fractured_accum_output_shifted_rounded (D = \out_f1, Q = \P_f1).
Adding SRST signal on $procdff$106 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $procmux$66_Y, Q = \P, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:294:slice$137 ($sdff) from module dsp_fractured_accum_output_shifted_rounded (D = { \P_f1 \P_f2 }, Q = \P).
Adding SRST signal on $procdff$105 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $procmux$51_Y, Q = \add_or_sub_f2, rval = 0).
Adding EN signal on $auto$ff.cc:294:slice$139 ($sdff) from module dsp_fractured_accum_output_shifted_rounded (D = $auto$opt_share.cc:219:merge_operators$118, Q = \add_or_sub_f2).
Adding SRST signal on $procdff$104 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $procmux$60_Y, Q = \add_or_sub_f1, rval = 0).
Adding EN signal on $auto$ff.cc:294:slice$141 ($sdff) from module dsp_fractured_accum_output_shifted_rounded (D = $auto$opt_share.cc:219:merge_operators$123, Q = \add_or_sub_f1).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 17 unused cells and 17 unused wires.
<suppressed ~18 debug messages>

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.62. Executing OPT_SHARE pass.

4.63. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 2

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.71. Executing OPT_SHARE pass.

4.72. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.80. Executing OPT_SHARE pass.

4.81. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.82. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=12, #solve=192, #remove=0, time=0.39 sec.]

4.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.85. Executing WREDUCE pass (reducing word size of cells).

4.86. Executing PEEPOPT pass (run peephole optimizers).

4.87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.88. Executing DEMUXMAP pass.

4.89. Executing SPLITNETS pass (splitting up multi-bit signals).

4.90. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                 42
   Number of wire bits:            817
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $dffe                           2
     $logic_and                      2
     $mul                            2
     $mux                            6
     $neg                            2
     $reduce_bool                    1
     $sdff                           5
     $sdffe                          5
     $shiftx                         2
     $sshr                           2
     $sub                            3

4.91. Executing RS_DSP_MULTADD pass.

4.92. Executing WREDUCE pass (reducing word size of cells).

4.93. Executing RS_DSP_MACC pass.

4.94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~94 debug messages>

4.96. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                 54
   Number of wire bits:           2979
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $__RS_MUL10X9                   2
     $add                            2
     $dffe                           2
     $logic_and                      2
     $mux                            6
     $neg                            2
     $reduce_bool                    1
     $sdff                           5
     $sdffe                          5
     $shiftx                         2
     $sshr                           2
     $sub                            3

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.98. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                 54
   Number of wire bits:           2979
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $__RS_MUL10X9                   2
     $add                            2
     $dffe                           2
     $logic_and                      2
     $mux                            6
     $neg                            2
     $reduce_bool                    1
     $sdff                           5
     $sdffe                          5
     $shiftx                         2
     $sshr                           2
     $sub                            3

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

4.102. Executing RS_DSP_SIMD pass.
 SIMD: $mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:53$7 (dsp_t1_10x9x32_cfg_params) + $mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:52$6 (dsp_t1_10x9x32_cfg_params) => simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:53$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:52$6 (RS_DSP3)

4.103. Executing TECHMAP pass (map to technology primitives).

4.103.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.103.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.104. Executing TECHMAP pass (map to technology primitives).

4.104.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

4.105. Executing rs_pack_dsp_regs pass.
<suppressed ~4 debug messages>

4.106. Executing RS_DSP_IO_REGS pass.

4.107. Executing TECHMAP pass (map to technology primitives).

4.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.108. Executing TECHMAP pass (map to technology primitives).

4.108.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~27 debug messages>

4.109. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                 91
   Number of wire bits:           3352
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                            2
     $dffe                           2
     $logic_and                      2
     $mux                            6
     $neg                            2
     $reduce_bool                    1
     $sdff                           5
     $sdffe                          5
     $shiftx                         2
     $sshr                           2
     $sub                            3
     DSP19X2                         1

4.110. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dsp_fractured_accum_output_shifted_rounded:
  creating $macc model for $auto$opt_share.cc:196:merge_operators$116 ($neg).
  creating $macc model for $auto$opt_share.cc:196:merge_operators$121 ($neg).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:82$22 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:89$28 ($add).
  creating $macc model for $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:63$9 ($sub).
  creating $macc model for $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:64$10 ($sub).
  creating $macc model for $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:81$18 ($sub).
  creating $alu model for $macc $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:81$18.
  creating $alu model for $macc $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:64$10.
  creating $alu model for $macc $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:63$9.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:89$28.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:82$22.
  creating $macc cell for $auto$opt_share.cc:196:merge_operators$121: $auto$alumacc.cc:365:replace_macc$149
  creating $macc cell for $auto$opt_share.cc:196:merge_operators$116: $auto$alumacc.cc:365:replace_macc$150
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:82$22: $auto$alumacc.cc:485:replace_alu$151
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:89$28: $auto$alumacc.cc:485:replace_alu$154
  creating $alu cell for $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:63$9: $auto$alumacc.cc:485:replace_alu$157
  creating $alu cell for $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:64$10: $auto$alumacc.cc:485:replace_alu$160
  creating $alu cell for $sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/dsp_fractured_accum_output_shifted_rounded/EDA-2663/./rtl/dsp_fractured_accum_output_shifted_rounded.v:81$18: $auto$alumacc.cc:485:replace_alu$163
  created 5 $alu and 2 $macc cells.

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.116. Executing OPT_SHARE pass.

4.117. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

4.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.120. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                 53
   Number of wire bits:           1105
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $alu                            5
     $dffe                           2
     $logic_and                      2
     $macc                           2
     $mux                            6
     $reduce_bool                    1
     $sdff                           5
     $sdffe                          5
     $shiftx                         2
     $sshr                           2
     DSP19X2                         1

4.121. Executing MEMORY pass.

4.121.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.121.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.121.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.121.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.121.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.121.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.121.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.121.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.121.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.121.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.122. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                 53
   Number of wire bits:           1105
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $alu                            5
     $dffe                           2
     $logic_and                      2
     $macc                           2
     $mux                            6
     $reduce_bool                    1
     $sdff                           5
     $sdffe                          5
     $shiftx                         2
     $sshr                           2
     DSP19X2                         1

4.123. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~6 debug messages>

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.125. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.126. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.127. Executing Rs_BRAM_Split pass.

4.128. Executing TECHMAP pass (map to technology primitives).

4.128.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.128.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.129.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.130. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:294:slice$134 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $auto$rtlil.cc:2491:Mux$191, Q = \P_f2).
Adding EN signal on $auto$ff.cc:294:slice$136 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $auto$rtlil.cc:2491:Mux$195, Q = \P_f1).
Adding EN signal on $auto$ff.cc:294:slice$138 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $auto$rtlil.cc:2491:Mux$199, Q = \P).
Adding EN signal on $auto$ff.cc:294:slice$140 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $auto$rtlil.cc:2491:Mux$203, Q = \add_or_sub_f2).
Adding EN signal on $auto$ff.cc:294:slice$142 ($dff) from module dsp_fractured_accum_output_shifted_rounded (D = $auto$rtlil.cc:2491:Mux$207, Q = \add_or_sub_f1).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.
<suppressed ~5 debug messages>

4.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.143. Executing OPT_SHARE pass.

4.144. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.150. Executing OPT_SHARE pass.

4.151. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=12, #solve=0, #remove=0, time=0.00 sec.]

4.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 3

4.154. Executing PMUXTREE pass.

4.155. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~21 debug messages>

4.156. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.157. Executing TECHMAP pass (map to technology primitives).

4.157.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.157.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.157.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper maccmap for cells of type $macc.
  sub { \mul_f2 [31] \mul_f2 [17:0] } (19 bits, signed)
  sub { \mul_f1 [31] \mul_f1 [17:0] } (19 bits, signed)
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1956 debug messages>

4.158. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                751
   Number of wire bits:          21434
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4162
     $_AND_                        484
     $_DFFE_PN_                     19
     $_DFFE_PP_                    192
     $_DFF_P_                       27
     $_MUX_                       2522
     $_NOT_                        263
     $_OR_                         247
     $_XOR_                        343
     CARRY                          64
     DSP19X2                         1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.
<suppressed ~1427 debug messages>

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.164. Executing OPT_SHARE pass.

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.02 sec.]

4.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 1028 unused cells and 570 unused wires.
<suppressed ~1029 debug messages>

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.
<suppressed ~4 debug messages>

4.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

4.171. Executing OPT_SHARE pass.

4.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.176. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.178. Executing OPT_SHARE pass.

4.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 3

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.
<suppressed ~258 debug messages>

4.183. Executing TECHMAP pass (map to technology primitives).

4.183.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.183.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.184. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                188
   Number of wire bits:           3503
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1628
     $_AND_                        193
     $_DFFE_PN_                     19
     $_DFFE_PP_                    192
     $_DFF_P_                       27
     $_MUX_                        835
     $_NOT_                         97
     $_OR_                          13
     $_XOR_                        187
     CARRY                          64
     DSP19X2                         1

4.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.190. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 9 unused cells and 14 unused wires.
<suppressed ~10 debug messages>

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.194. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 2

4.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.202. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.204. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.205. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.210. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.212. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.213. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.214. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.216. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                174
   Number of wire bits:           2922
   Number of public wires:          26
   Number of public wire bits:     460
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1619
     $_AND_                        189
     $_DFFE_PN_                     19
     $_DFFE_PP_                    192
     $_DFF_P_                       27
     $_MUX_                        835
     $_NOT_                         96
     $_OR_                          10
     $_XOR_                        186
     CARRY                          64
     DSP19X2                         1

   Number of Generic REGs:          238

ABC-DFF iteration : 1

4.217. Executing ABC pass (technology mapping using ABC).

4.217.1. Summary of detected clock domains:
  20 cells in clk=\clk, en=!\reset, arst={ }, srst={ }
  728 cells in clk=\clk, en={ }, arst={ }, srst={ }
  871 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$213, arst={ }, srst={ }

  #logic partitions = 3

4.217.2. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$213
Extracted 807 gates and 993 wires to a netlist network with 185 inputs and 255 outputs (dfl=1).

4.217.2.1. Executing ABC.
[Time = 0.10 sec.]

4.217.3. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 728 gates and 859 wires to a netlist network with 130 inputs and 146 outputs (dfl=1).

4.217.3.1. Executing ABC.
[Time = 0.13 sec.]

4.217.4. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 19 outputs (dfl=1).

4.217.4.1. Executing ABC.
[Time = 0.04 sec.]

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

4.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.221. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.223. Executing OPT_SHARE pass.

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 1142 unused wires.
<suppressed ~3 debug messages>

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.227. Executing ABC pass (technology mapping using ABC).

4.227.1. Summary of detected clock domains:
  20 cells in clk=\clk, en=!\reset, arst={ }, srst={ }
  641 cells in clk=\clk, en={ }, arst={ }, srst={ }
  831 cells in clk=\clk, en=$abc$5071$auto$opt_dff.cc:195:make_patterns_logic$213, arst={ }, srst={ }

  #logic partitions = 3

4.227.2. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$5071$auto$opt_dff.cc:195:make_patterns_logic$213
Extracted 767 gates and 938 wires to a netlist network with 171 inputs and 253 outputs (dfl=1).

4.227.2.1. Executing ABC.
[Time = 0.10 sec.]

4.227.3. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 641 gates and 771 wires to a netlist network with 130 inputs and 132 outputs (dfl=1).

4.227.3.1. Executing ABC.
[Time = 0.09 sec.]

4.227.4. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 19 outputs (dfl=1).

4.227.4.1. Executing ABC.
[Time = 0.05 sec.]

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.233. Executing OPT_SHARE pass.

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.235. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 2004 unused wires.
<suppressed ~1 debug messages>

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.237. Executing ABC pass (technology mapping using ABC).

4.237.1. Summary of detected clock domains:
  20 cells in clk=\clk, en=!\reset, arst={ }, srst={ }
  641 cells in clk=\clk, en={ }, arst={ }, srst={ }
  834 cells in clk=\clk, en=$abc$5071$auto$opt_dff.cc:195:make_patterns_logic$213, arst={ }, srst={ }

  #logic partitions = 3

4.237.2. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$5071$auto$opt_dff.cc:195:make_patterns_logic$213
Extracted 770 gates and 941 wires to a netlist network with 171 inputs and 253 outputs (dfl=2).

4.237.2.1. Executing ABC.
[Time = 0.16 sec.]

4.237.3. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 641 gates and 771 wires to a netlist network with 130 inputs and 132 outputs (dfl=2).

4.237.3.1. Executing ABC.
[Time = 0.23 sec.]

4.237.4. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 19 outputs (dfl=2).

4.237.4.1. Executing ABC.
[Time = 0.04 sec.]

4.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.239. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.240. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.241. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.243. Executing OPT_SHARE pass.

4.244. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.245. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 2007 unused wires.
<suppressed ~1 debug messages>

4.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.247. Executing ABC pass (technology mapping using ABC).

4.247.1. Summary of detected clock domains:
  485 cells in clk=\clk, en={ }, arst={ }, srst={ }
  1083 cells in clk=\clk, en=$abc$5071$auto$opt_dff.cc:195:make_patterns_logic$213, arst={ }, srst={ }
  19 cells in clk=\clk, en=!\reset, arst={ }, srst={ }

  #logic partitions = 3

4.247.2. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$5071$auto$opt_dff.cc:195:make_patterns_logic$213
Extracted 1019 gates and 1290 wires to a netlist network with 271 inputs and 256 outputs (dfl=2).

4.247.2.1. Executing ABC.
[Time = 0.22 sec.]

4.247.3. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 484 gates and 617 wires to a netlist network with 133 inputs and 197 outputs (dfl=2).

4.247.3.1. Executing ABC.
[Time = 0.17 sec.]

4.247.4. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 19 outputs (dfl=2).

4.247.4.1. Executing ABC.
[Time = 0.04 sec.]

4.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.
<suppressed ~14 debug messages>

4.249. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.251. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.253. Executing OPT_SHARE pass.

4.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 2105 unused wires.
<suppressed ~1 debug messages>

4.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.257. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          238

ABC-DFF iteration : 1

4.258. Executing ABC pass (technology mapping using ABC).

4.258.1. Summary of detected clock domains:
  20 cells in clk=\clk, en=!\reset, arst={ }, srst={ }
  728 cells in clk=\clk, en={ }, arst={ }, srst={ }
  871 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$213, arst={ }, srst={ }

  #logic partitions = 3

4.258.2. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$213
Extracted 807 gates and 993 wires to a netlist network with 185 inputs and 255 outputs (dfl=1).

4.258.2.1. Executing ABC.
[Time = 0.10 sec.]

4.258.3. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 728 gates and 859 wires to a netlist network with 130 inputs and 146 outputs (dfl=1).

4.258.3.1. Executing ABC.
[Time = 0.10 sec.]

4.258.4. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 19 outputs (dfl=1).

4.258.4.1. Executing ABC.
[Time = 0.04 sec.]

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 1142 unused wires.
<suppressed ~3 debug messages>

4.262. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.265. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.268. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.269. Executing ABC pass (technology mapping using ABC).

4.269.1. Summary of detected clock domains:
  1717 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.269.2. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 1652 gates and 1781 wires to a netlist network with 129 inputs and 298 outputs (dfl=1).

4.269.2.1. Executing ABC.
[Time = 0.18 sec.]

4.270. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 1907 unused wires.
<suppressed ~1 debug messages>

4.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.276. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14285 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2518_, Q = \P [0]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14284 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2516_, Q = \P [1]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14283 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2514_, Q = \P [2]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14282 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2512_, Q = \P [3]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14281 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2510_, Q = \P [4]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14280 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2508_, Q = \P [5]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14279 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2506_, Q = \P [6]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14278 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2504_, Q = \P [7]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14277 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2502_, Q = \P [8]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14276 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2500_, Q = \P [9]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14275 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2498_, Q = \P [10]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14274 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2496_, Q = \P [11]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14273 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2494_, Q = \P [12]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14272 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2492_, Q = \P [13]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14271 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2490_, Q = \P [14]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14270 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2488_, Q = \P [15]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14269 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2486_, Q = \P [16]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14268 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2484_, Q = \P [17]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14267 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2482_, Q = \P [18]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14266 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2480_, Q = \P [19]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14265 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2478_, Q = \P [20]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14264 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2476_, Q = \P [21]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14263 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2474_, Q = \P [22]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14262 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2472_, Q = \P [23]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14261 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2470_, Q = \P [24]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14260 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2468_, Q = \P [25]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14259 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2466_, Q = \P [26]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14258 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2464_, Q = \P [27]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14257 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2462_, Q = \P [28]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14256 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2460_, Q = \P [29]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14255 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2458_, Q = \P [30]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14254 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2456_, Q = \P [31]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14253 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2454_, Q = \P [32]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14252 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2452_, Q = \P [33]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14251 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2450_, Q = \P [34]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14250 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2448_, Q = \P [35]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14249 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2446_, Q = \P [36]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14248 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2444_, Q = \P [37]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14247 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2442_, Q = \P [38]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14246 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2440_, Q = \P [39]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14245 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2438_, Q = \P [40]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14244 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2436_, Q = \P [41]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14243 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2434_, Q = \P [42]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14242 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2432_, Q = \P [43]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14241 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2430_, Q = \P [44]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14240 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2428_, Q = \P [45]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14239 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2426_, Q = \P [46]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14238 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2424_, Q = \P [47]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14237 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2422_, Q = \P [48]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14236 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2420_, Q = \P [49]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14235 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2418_, Q = \P [50]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14234 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2416_, Q = \P [51]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14233 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2414_, Q = \P [52]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14232 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2412_, Q = \P [53]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14231 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2410_, Q = \P [54]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14230 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2408_, Q = \P [55]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14229 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2406_, Q = \P [56]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14228 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2404_, Q = \P [57]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14227 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2402_, Q = \P [58]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14226 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2400_, Q = \P [59]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14225 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2398_, Q = \P [60]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14224 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2396_, Q = \P [61]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14223 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2394_, Q = \P [62]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14222 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2392_, Q = \P [63]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14221 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2390_, Q = \P_f1 [0]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14220 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2386_, Q = \P_f1 [1]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14219 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2381_, Q = \P_f1 [2]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14218 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2376_, Q = \P_f1 [3]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14217 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2370_, Q = \P_f1 [4]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14216 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2365_, Q = \P_f1 [5]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14215 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2359_, Q = \P_f1 [6]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14214 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2354_, Q = \P_f1 [7]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14213 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2347_, Q = \P_f1 [8]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14212 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2342_, Q = \P_f1 [9]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14211 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2336_, Q = \P_f1 [10]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14210 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2331_, Q = \P_f1 [11]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14209 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2324_, Q = \P_f1 [12]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14208 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2319_, Q = \P_f1 [13]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14207 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2313_, Q = \P_f1 [14]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14206 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2308_, Q = \P_f1 [15]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14205 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2300_, Q = \P_f1 [16]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14204 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2295_, Q = \P_f1 [17]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14203 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2289_, Q = \P_f1 [18]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14202 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2284_, Q = \P_f1 [19]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14201 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2277_, Q = \P_f1 [20]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14200 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2272_, Q = \P_f1 [21]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14199 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2266_, Q = \P_f1 [22]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14198 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2261_, Q = \P_f1 [23]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14197 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2253_, Q = \P_f1 [24]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14196 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2248_, Q = \P_f1 [25]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14195 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2242_, Q = \P_f1 [26]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14194 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2237_, Q = \P_f1 [27]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14193 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2230_, Q = \P_f1 [28]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14192 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2225_, Q = \P_f1 [29]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14191 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2219_, Q = \P_f1 [30]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14190 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n2214_, Q = \P_f1 [31]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14189 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1961_, Q = \P_f2 [0]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14188 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1957_, Q = \P_f2 [1]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14187 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1952_, Q = \P_f2 [2]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14186 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1947_, Q = \P_f2 [3]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14185 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1941_, Q = \P_f2 [4]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14184 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1936_, Q = \P_f2 [5]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14183 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1930_, Q = \P_f2 [6]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14182 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1925_, Q = \P_f2 [7]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14181 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1918_, Q = \P_f2 [8]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14180 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1913_, Q = \P_f2 [9]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14179 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1907_, Q = \P_f2 [10]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14178 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1902_, Q = \P_f2 [11]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14177 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1895_, Q = \P_f2 [12]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14176 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1890_, Q = \P_f2 [13]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14175 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1884_, Q = \P_f2 [14]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14174 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1879_, Q = \P_f2 [15]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14173 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1871_, Q = \P_f2 [16]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14172 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1866_, Q = \P_f2 [17]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14171 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1860_, Q = \P_f2 [18]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14170 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1855_, Q = \P_f2 [19]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14169 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1848_, Q = \P_f2 [20]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14168 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1843_, Q = \P_f2 [21]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14167 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1837_, Q = \P_f2 [22]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14166 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1832_, Q = \P_f2 [23]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14165 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1824_, Q = \P_f2 [24]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14164 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1819_, Q = \P_f2 [25]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14163 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1813_, Q = \P_f2 [26]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14162 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1808_, Q = \P_f2 [27]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14161 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1801_, Q = \P_f2 [28]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14160 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1796_, Q = \P_f2 [29]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14159 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1790_, Q = \P_f2 [30]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14158 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1785_, Q = \P_f2 [31]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14157 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1522_, Q = \add_or_sub_f1 [0]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14156 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1520_, Q = \add_or_sub_f1 [1]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14155 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1518_, Q = \add_or_sub_f1 [2]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14154 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1516_, Q = \add_or_sub_f1 [3]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14153 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1514_, Q = \add_or_sub_f1 [4]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14152 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1512_, Q = \add_or_sub_f1 [5]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14151 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1510_, Q = \add_or_sub_f1 [6]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14150 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1508_, Q = \add_or_sub_f1 [7]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14149 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1506_, Q = \add_or_sub_f1 [8]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14148 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1504_, Q = \add_or_sub_f1 [9]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14147 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1502_, Q = \add_or_sub_f1 [10]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14146 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1500_, Q = \add_or_sub_f1 [11]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14145 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1498_, Q = \add_or_sub_f1 [12]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14144 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1496_, Q = \add_or_sub_f1 [13]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14143 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1494_, Q = \add_or_sub_f1 [14]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14142 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1492_, Q = \add_or_sub_f1 [15]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14141 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1490_, Q = \add_or_sub_f1 [16]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14140 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1488_, Q = \add_or_sub_f1 [17]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14139 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1486_, Q = \add_or_sub_f1 [18]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14138 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1484_, Q = \add_or_sub_f1 [19]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14137 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1482_, Q = \add_or_sub_f1 [20]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14136 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1480_, Q = \add_or_sub_f1 [21]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14135 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1478_, Q = \add_or_sub_f1 [22]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14134 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1476_, Q = \add_or_sub_f1 [23]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14133 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1474_, Q = \add_or_sub_f1 [24]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14132 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1472_, Q = \add_or_sub_f1 [25]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14131 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1470_, Q = \add_or_sub_f1 [26]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14130 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1468_, Q = \add_or_sub_f1 [27]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14129 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1466_, Q = \add_or_sub_f1 [28]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14128 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1464_, Q = \add_or_sub_f1 [29]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14127 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1462_, Q = \add_or_sub_f1 [30]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14126 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1459_, Q = \add_or_sub_f1 [31]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14125 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1451_, Q = \add_or_sub_f2 [0]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14124 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1449_, Q = \add_or_sub_f2 [1]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14123 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1447_, Q = \add_or_sub_f2 [2]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14122 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1445_, Q = \add_or_sub_f2 [3]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14121 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1443_, Q = \add_or_sub_f2 [4]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14120 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1441_, Q = \add_or_sub_f2 [5]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14119 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1439_, Q = \add_or_sub_f2 [6]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14118 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1437_, Q = \add_or_sub_f2 [7]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14117 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1435_, Q = \add_or_sub_f2 [8]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14116 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1433_, Q = \add_or_sub_f2 [9]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14115 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1431_, Q = \add_or_sub_f2 [10]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14114 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1429_, Q = \add_or_sub_f2 [11]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14113 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1427_, Q = \add_or_sub_f2 [12]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14112 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1425_, Q = \add_or_sub_f2 [13]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14111 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1423_, Q = \add_or_sub_f2 [14]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14110 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1421_, Q = \add_or_sub_f2 [15]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14109 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1419_, Q = \add_or_sub_f2 [16]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14108 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1417_, Q = \add_or_sub_f2 [17]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14107 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1415_, Q = \add_or_sub_f2 [18]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14106 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1413_, Q = \add_or_sub_f2 [19]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14105 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1411_, Q = \add_or_sub_f2 [20]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14104 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1409_, Q = \add_or_sub_f2 [21]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14103 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1407_, Q = \add_or_sub_f2 [22]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14102 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1405_, Q = \add_or_sub_f2 [23]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14101 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1403_, Q = \add_or_sub_f2 [24]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14100 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1401_, Q = \add_or_sub_f2 [25]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14099 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1399_, Q = \add_or_sub_f2 [26]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14098 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1397_, Q = \add_or_sub_f2 [27]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14097 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1395_, Q = \add_or_sub_f2 [28]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14096 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1393_, Q = \add_or_sub_f2 [29]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14095 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1391_, Q = \add_or_sub_f2 [30]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14094 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = $abc$14074$new_n1388_, Q = \add_or_sub_f2 [31]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14093 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [0], Q = \i1_fmode [0]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14092 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [1], Q = \i1_fmode [1]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14091 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [2], Q = \i1_fmode [2]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14090 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [3], Q = \i1_fmode [3]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14089 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [4], Q = \i1_fmode [4]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14088 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [5], Q = \i1_fmode [5]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14087 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [6], Q = \i1_fmode [6]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14086 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [7], Q = \i1_fmode [7]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14085 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [8], Q = \i1_fmode [8]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14084 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [9], Q = \i1_fmode [9]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14083 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [0], Q = \i2_fmode [0]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14082 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [1], Q = \i2_fmode [1]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14081 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [2], Q = \i2_fmode [2]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14080 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [3], Q = \i2_fmode [3]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14079 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [4], Q = \i2_fmode [4]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14078 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [5], Q = \i2_fmode [5]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14077 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [6], Q = \i2_fmode [6]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14076 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [7], Q = \i2_fmode [7]).
Adding EN signal on $abc$14074$auto$blifparse.cc:362:parse_blif$14075 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [8], Q = \i2_fmode [8]).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.278. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 211 unused cells and 211 unused wires.
<suppressed ~212 debug messages>

4.279. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.280. Executing ABC pass (technology mapping using ABC).

4.280.1. Summary of detected clock domains:
  1689 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.280.2. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 1624 gates and 1753 wires to a netlist network with 129 inputs and 298 outputs (dfl=2).

4.280.2.1. Executing ABC.
[Time = 0.43 sec.]

4.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 1991 unused wires.
<suppressed ~1 debug messages>

4.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.287. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16589 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [0], Q = \i1_fmode [0]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16588 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [1], Q = \i1_fmode [1]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16587 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [2], Q = \i1_fmode [2]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16586 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [3], Q = \i1_fmode [3]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16585 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [4], Q = \i1_fmode [4]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16584 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [5], Q = \i1_fmode [5]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16583 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [6], Q = \i1_fmode [6]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16582 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [7], Q = \i1_fmode [7]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16581 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [8], Q = \i1_fmode [8]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16580 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [9], Q = \i1_fmode [9]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16579 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [0], Q = \i2_fmode [0]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16578 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [1], Q = \i2_fmode [1]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16577 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [2], Q = \i2_fmode [2]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16576 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [3], Q = \i2_fmode [3]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16575 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [4], Q = \i2_fmode [4]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16574 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [5], Q = \i2_fmode [5]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16573 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [6], Q = \i2_fmode [6]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16572 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [7], Q = \i2_fmode [7]).
Adding EN signal on $abc$16570$auto$blifparse.cc:362:parse_blif$16571 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [8], Q = \i2_fmode [8]).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 19 unused cells and 19 unused wires.
<suppressed ~20 debug messages>

4.290. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.291. Executing ABC pass (technology mapping using ABC).

4.291.1. Summary of detected clock domains:
  1918 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.291.2. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 1853 gates and 1982 wires to a netlist network with 129 inputs and 298 outputs (dfl=2).

4.291.2.1. Executing ABC.
[Time = 0.44 sec.]

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 2220 unused wires.
<suppressed ~1 debug messages>

4.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.298. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18738 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [0], Q = \i1_fmode [0]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18737 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [1], Q = \i1_fmode [1]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18736 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [2], Q = \i1_fmode [2]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18735 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [3], Q = \i1_fmode [3]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18734 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [4], Q = \i1_fmode [4]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18733 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [5], Q = \i1_fmode [5]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18732 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [6], Q = \i1_fmode [6]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18731 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [7], Q = \i1_fmode [7]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18730 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [8], Q = \i1_fmode [8]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18729 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \A [9], Q = \i1_fmode [9]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18728 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [0], Q = \i2_fmode [0]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18727 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [1], Q = \i2_fmode [1]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18726 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [2], Q = \i2_fmode [2]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18725 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [3], Q = \i2_fmode [3]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18724 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [4], Q = \i2_fmode [4]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18723 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [5], Q = \i2_fmode [5]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18722 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [6], Q = \i2_fmode [6]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18721 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [7], Q = \i2_fmode [7]).
Adding EN signal on $abc$18719$auto$blifparse.cc:362:parse_blif$18720 ($_DFF_P_) from module dsp_fractured_accum_output_shifted_rounded (D = \B [8], Q = \i2_fmode [8]).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 19 unused cells and 19 unused wires.
<suppressed ~20 debug messages>

4.301. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.302. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=2)

4.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.305. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.306. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.308. Executing OPT_SHARE pass.

4.309. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.310. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.315. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.316. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.317. Executing OPT_SHARE pass.

4.318. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.320. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.323. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.324. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.325. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.326. Executing OPT_SHARE pass.

4.327. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.328. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.329. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.331. Executing BMUXMAP pass.

4.332. Executing DEMUXMAP pass.

4.333. Executing ABC pass (technology mapping using ABC).

4.333.1. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Extracted 1209 gates and 1474 wires to a netlist network with 265 inputs and 280 outputs (dfl=1).

4.333.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs = 265  #Luts =   554  Max Lvl =  10  Avg Lvl =   2.90  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 265  #Luts =   585  Max Lvl =   6  Avg Lvl =   2.51  [   0.89 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 265  #Luts =   545  Max Lvl =   6  Avg Lvl =   2.81  [   1.09 sec. at Pass 2]{map}[6]
DE:   #PIs = 265  #Luts =   535  Max Lvl =   6  Avg Lvl =   2.64  [   1.23 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 265  #Luts =   532  Max Lvl =   6  Avg Lvl =   2.64  [   1.22 sec. at Pass 4]{map}[16]
DE:   #PIs = 265  #Luts =   532  Max Lvl =   6  Avg Lvl =   2.64  [   1.16 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.69  [   1.41 sec. at Pass 6]{map}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.69  [   1.17 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.69  [   1.18 sec. at Pass 8]{map}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.69  [   1.23 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.69  [   1.12 sec. at Pass 10]{pushMap}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.69  [   1.19 sec. at Pass 11]{pushMap}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.69  [   1.15 sec. at Pass 11]{pushMap}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.69  [   0.83 sec. at Pass 12]{finalMap}[16]
DE:   
DE:   total time =   15.01 sec.
[Time = 17.10 sec.]

4.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.335. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.336. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.337. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.338. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.339. Executing OPT_SHARE pass.

4.340. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.00 sec.]

4.341. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 1473 unused wires.
<suppressed ~1 debug messages>

4.342. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.343. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.344. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.345. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.346. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.347. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.348. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.349. Executing OPT_SHARE pass.

4.350. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.00 sec.]

4.351. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.352. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.353. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.355. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.356. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.357. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.358. Executing OPT_SHARE pass.

4.359. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.00 sec.]

4.360. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=238, #solve=0, #remove=0, time=0.01 sec.]

4.361. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..

4.362. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.363. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                500
   Number of wire bits:           1077
   Number of public wires:          24
   Number of public wire bits:     396
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                830
     $_DFFE_PN_                     19
     $_DFFE_PP_                    192
     $_DFF_P_                       27
     $lut                          527
     CARRY                          64
     DSP19X2                         1

4.364. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.365. Executing RS_DFFSR_CONV pass.

4.366. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                500
   Number of wire bits:           1077
   Number of public wires:          24
   Number of public wire bits:     396
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                830
     $_DFFE_PP0N_                   19
     $_DFFE_PP0P_                  192
     $_DFF_P_                       27
     $lut                          527
     CARRY                          64
     DSP19X2                         1

4.367. Executing TECHMAP pass (map to technology primitives).

4.367.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.367.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.367.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1115 debug messages>

4.368. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.
<suppressed ~13392 debug messages>

4.369. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.370. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.371. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
<suppressed ~2658 debug messages>
Removed a total of 886 cells.

4.372. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.02 sec.]

4.373. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 2760 unused wires.
<suppressed ~1 debug messages>

4.374. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.
<suppressed ~110 debug messages>

4.375. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.377. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.378. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.379. Executing OPT_SHARE pass.

4.380. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.381. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

4.382. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.383. Executing TECHMAP pass (map to technology primitives).

4.383.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.383.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.384. Executing ABC pass (technology mapping using ABC).

4.384.1. Extracting gate netlist of module `\dsp_fractured_accum_output_shifted_rounded' to `<abc-temp-dir>/input.blif'..
Extracted 1626 gates and 1893 wires to a netlist network with 265 inputs and 281 outputs (dfl=1).

4.384.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs = 265  #Luts =   531  Max Lvl =   6  Avg Lvl =   2.67  [   0.11 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 265  #Luts =   531  Max Lvl =   6  Avg Lvl =   2.67  [   0.87 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 265  #Luts =   531  Max Lvl =   6  Avg Lvl =   2.67  [   1.10 sec. at Pass 2]{map}[6]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.63  [   1.29 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.63  [   1.25 sec. at Pass 4]{map}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.63  [   1.25 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.63  [   1.25 sec. at Pass 6]{map}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.63  [   1.11 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.63  [   1.07 sec. at Pass 8]{pushMap}[16]
DE:   #PIs = 265  #Luts =   527  Max Lvl =   6  Avg Lvl =   2.63  [   1.12 sec. at Pass 8]{pushMap}[16]
DE:   #PIs = 265  #Luts =   526  Max Lvl =   6  Avg Lvl =   2.55  [   1.04 sec. at Pass 9]{finalMap}[16]
DE:   
DE:   total time =   11.50 sec.
[Time = 13.59 sec.]

4.385. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

4.386. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.387. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_fractured_accum_output_shifted_rounded..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.388. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_fractured_accum_output_shifted_rounded.
Performed a total of 0 changes.

4.389. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_fractured_accum_output_shifted_rounded'.
Removed a total of 0 cells.

4.390. Executing OPT_SHARE pass.

4.391. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.392. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 1546 unused wires.
<suppressed ~1 debug messages>

4.393. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_fractured_accum_output_shifted_rounded.

RUN-OPT ITERATIONS DONE : 1

4.394. Executing HIERARCHY pass (managing design hierarchy).

4.394.1. Analyzing design hierarchy..
Top module:  \dsp_fractured_accum_output_shifted_rounded

4.394.2. Analyzing design hierarchy..
Top module:  \dsp_fractured_accum_output_shifted_rounded
Removed 0 unused modules.

4.395. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_fractured_accum_output_shifted_rounded..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

4.396. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.397. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-314.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.1-335.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:345.1-363.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-379.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.1-395.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.1-411.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.1-427.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.1-443.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.1-459.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.1-481.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:491.1-503.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:513.1-526.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:536.1-549.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:559.1-566.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:576.1-587.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:597.1-606.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:616.1-632.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:642.1-657.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:667.1-681.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:691.1-708.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.1-757.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:767.1-806.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:816.1-822.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:832.1-838.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:848.1-856.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:866.1-874.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:884.1-937.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:947.1-976.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:993.1-998.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006.1-1011.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1026.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.1-1040.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1049.1-1055.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1064.1-1070.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1075.1-1125.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1130.1-1164.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.1-1215.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.398. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on dsp_fractured_accum_output_shifted_rounded.clk[0].

4.399. Executing TECHMAP pass (map to technology primitives).

4.399.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.399.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.400. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port dsp_fractured_accum_output_shifted_rounded.clk using rs__I_BUF.
Mapping port dsp_fractured_accum_output_shifted_rounded.A using rs__I_BUF.
Mapping port dsp_fractured_accum_output_shifted_rounded.B using rs__I_BUF.
Mapping port dsp_fractured_accum_output_shifted_rounded.P using rs__O_BUF.
Mapping port dsp_fractured_accum_output_shifted_rounded.load_acc_i using rs__I_BUF.
Mapping port dsp_fractured_accum_output_shifted_rounded.reset using rs__I_BUF.
Mapping port dsp_fractured_accum_output_shifted_rounded.round_i using rs__I_BUF.
Mapping port dsp_fractured_accum_output_shifted_rounded.shift_right_i using rs__I_BUF.
Mapping port dsp_fractured_accum_output_shifted_rounded.subtract_i using rs__I_BUF.

4.401. Executing TECHMAP pass (map to technology primitives).

4.401.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.401.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~100 debug messages>

4.402. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:                792
   Number of wire bits:           1392
   Number of public wires:          22
   Number of public wire bits:     332
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                924
     $lut                          526
     CARRY                          64
     CLK_BUF                         1
     DFFRE                         238
     DSP19X2                         1
     I_BUF                          30
     O_BUF                          64

4.403. Executing TECHMAP pass (map to technology primitives).

4.403.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.403.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2414 debug messages>

4.404. Printing statistics.

=== dsp_fractured_accum_output_shifted_rounded ===

   Number of wires:               1844
   Number of wire bits:           4144
   Number of public wires:          22
   Number of public wire bits:     332
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                924
     CARRY                          64
     CLK_BUF                         1
     DFFRE                         238
     DSP19X2                         1
     I_BUF                          30
     LUT1                            1
     LUT2                          163
     LUT3                           24
     LUT4                           52
     LUT5                           97
     LUT6                          189
     O_BUF                          64

   Number of LUTs:                 526
   Number of REGs:                 238
   Number of CARRY ADDERs:          64
   Number of CARRY CHAINs:           2 (2x32)

4.405. Executing SPLITNETS pass (splitting up multi-bit signals).

4.406. Executing HIERARCHY pass (managing design hierarchy).

4.406.1. Analyzing design hierarchy..
Top module:  \dsp_fractured_accum_output_shifted_rounded

4.406.2. Analyzing design hierarchy..
Top module:  \dsp_fractured_accum_output_shifted_rounded
Removed 0 unused modules.

Dumping port properties into 'port_info.json' file.

5. Executing Verilog backend.
Dumping module `\dsp_fractured_accum_output_shifted_rounded'.

6. Executing BLIF backend.

7. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_dsp_fractured_accum_output_shifted_rounded.
<suppressed ~1 debug messages>

8. Executing Verilog backend.
Dumping module `\dsp_fractured_accum_output_shifted_rounded'.

9. Executing BLIF backend.

10. Executing Verilog backend.
Dumping module `\dsp_fractured_accum_output_shifted_rounded'.

11. Executing BLIF backend.

12. Executing Verilog backend.
Dumping module `\fabric_dsp_fractured_accum_output_shifted_rounded'.

13. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 2b6e5b7d82, CPU: user 8.85s system 0.23s, MEM: 64.50 MB peak
Yosys 0.18+10 (git sha1 89ed6d12d, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 10x abc (310 sec), 0% 77x opt_expr (2 sec), ...
