# Awesome-FPGA-and-HDL
[![Awesome](https://cdn.rawgit.com/sindresorhus/awesome/d7305f38d29fed78fa85652e3a63e154dd8e8829/media/badge.svg)](https://github.com/sindresorhus/awesome)

üî•üî•üî• This repository lists some awesome public FPGA and Hardware Description Language projects.

## Contents
- [Awesome-FPGA-and-HDL](#awesome-fpga-and-hdl)
  - [Summary](#summary)
    - [Awesome List](#awesome-list)
    - [Blogs](#blogs)
  - [Hardware Description Language](#hardware-description-language)
    - [Scala Implementation](#scals-implementation)
    - [Rust Implementation](#rust-implementation)
    - [Python Implementation](#python-implementation)
  - [FPGA Applications](#fpga-applications)
    - [Processor Chip](#processor-chip)
      - [CPU](#cpu)
        - [RISC-V Architecture](#risc-v-architecture)
      - [GPU](#gpu)
    - [IP Core](#ip-core)
      - [PCIe Core](#pcie-core)
    - [Spiking Neural Network](#spiking-neural-network)
    - [Object Detection](#object-detection)




## Summary

  - ### Awesome List

    - [drom/awesome-hdl](https://github.com/drom/awesome-hdl) <img src="https://img.shields.io/github/stars/drom/awesome-hdl?style=social"/> : A curated list of amazingly awesome hardware description language projects.

    - [ben-marshall/awesome-open-hardware-verification](https://github.com/ben-marshall/awesome-open-hardware-verification) <img src="https://img.shields.io/github/stars/ben-marshall/awesome-open-hardware-verification?style=social"/> : A curated List of Free and Open Source hardware verification tools and frameworks.

    - [Vitorian/awesome-fpga](https://github.com/Vitorian/awesome-fpga) <img src="https://img.shields.io/github/stars/Vitorian/awesome-fpga?style=social"/> : A collection of resources on FPGA devices and development in general.

    - [kelu124/awesome-latticeFPGAs](https://github.com/kelu124/awesome-latticeFPGAs) <img src="https://img.shields.io/github/stars/kelu124/awesome-latticeFPGAs?style=social"/> : üìñ List of FPGA Lattice boards using open tools.

    - [FPGA-Systems/fpga-awesome-list](https://github.com/FPGA-Systems/fpga-awesome-list) <img src="https://img.shields.io/github/stars/FPGA-Systems/fpga-awesome-list?style=social"/> : fpga-awesome-list. –ü–æ–ª–µ–∑–Ω—ã–µ —Ä–µ—Å—É—Ä—Å—ã –ø–æ —Ç–µ–º–∞—Ç–∏–∫–µ FPGA / –ü–õ–ò–°.

    - [hdl/awesome](https://github.com/hdl/awesome) <img src="https://img.shields.io/github/stars/hdl/awesome?style=social"/> : A curated list of awesome resources for HDL design and verification.

    - [vhdl/awesome-vhdl](https://github.com/vhdl/awesome-vhdl) <img src="https://img.shields.io/github/stars/vhdl/awesome-vhdl?style=social"/> : A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.

    - [clin99/awesome-eda](https://github.com/clin99/awesome-eda) <img src="https://img.shields.io/github/stars/clin99/awesome-eda?style=social"/> : A curated list of EDA open source projects.

    - [iDoka/awesome-fpga-boards](https://github.com/iDoka/awesome-fpga-boards) <img src="https://img.shields.io/github/stars/iDoka/awesome-fpga-boards?style=social"/> : List of Repurposed FPGA boards which getting Second life in DYI or Hobby projects.

    - [TM90/awesome-hwd-tools](https://github.com/TM90/awesome-hwd-tools) <img src="https://img.shields.io/github/stars/TM90/awesome-hwd-tools?style=social"/> : A curated list of awesome open source hardware design tools.

    - [qninth/awesome-digital-ic](https://github.com/qninth/awesome-digital-ic) <img src="https://img.shields.io/github/stars/qninth/awesome-digital-ic?style=social"/> : A collection of great digital IC project/tutorial/website etc..

    - [emanueledelsozzo/awesome-fpga-programming](https://github.com/emanueledelsozzo/awesome-fpga-programming) <img src="https://img.shields.io/github/stars/emanueledelsozzo/awesome-fpga-programming?style=social"/> : A curated list of awesome languages and tools to program FPGAs. 

    - [fukatani/awesome-hdl](https://github.com/fukatani/awesome-hdl) <img src="https://img.shields.io/github/stars/fukatani/awesome-hdl?style=social"/> : A curated list of awesome HDL, libraries, typical implementation and references.

    - [mikeroyal/VHDL-Guide](https://github.com/mikeroyal/VHDL-Guide) <img src="https://img.shields.io/github/stars/mikeroyal/VHDL-Guide?style=social"/> : A guide covering VHDL including the applications, libraries and tools that will make you a better and more efficient with VHDL development.

    - [mikeroyal/Verilog-SystemVerilog-Guide](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide) <img src="https://img.shields.io/github/stars/mikeroyal/Verilog-SystemVerilog-Guide?style=social"/> : Verilog/SystemVerilog Guide. A guide covering Verilog & SystemVerilog including the applications, libraries and tools that will make you a better and more efficient developer by having a better understanding of how hardware works on the lowest level.


  - ### Blogs

    - ÂæÆ‰ø°ÂÖ¨‰ºóÂè∑„ÄåOpenFPGA„Äç
      - [„ÄêÂõΩ‰∫ßFPGA„ÄëÂõΩ‰∫ßFPGAÊê≠Âª∫ÂõæÂÉèÂ§ÑÁêÜÂπ≥Âè∞](https://mp.weixin.qq.com/s/Azg69UrhiwKrRtgzaJlCZg)




## Hardware Description Language

  - ### Scala Implementation

    - [Chisel](https://github.com/chipsalliance/chisel) <img src="https://img.shields.io/github/stars/chipsalliance/chisel3?style=social"/> : Chisel: A Modern Hardware Design Language. [www.chisel-lang.org/](www.chisel-lang.org/)

    - [SpinalHDL](https://github.com/SpinalHDL/SpinalHDL) <img src="https://img.shields.io/github/stars/SpinalHDL/SpinalHDL?style=social"/> : Scala based HDL.



  - ### Rust Implementation

    - [Veryl](https://github.com/dalance/veryl) <img src="https://img.shields.io/github/stars/dalance/veryl?style=social"/> : Veryl: A Modern Hardware Description Language.

    - [VHDL-LS/rust_hdl](https://github.com/VHDL-LS/rust_hdl) <img src="https://img.shields.io/github/stars/VHDL-LS/rust_hdl?style=social"/> : This repository contains a fast VHDL language server and analysis library written in Rust.




  - ### Python Implementation

    - [nMigen](https://github.com/amaranth-lang/amaranth) <img src="https://img.shields.io/github/stars/amaranth-lang/amaranth?style=social"/> : A modern hardware definition language and toolchain based on Python.

    - [Migen](https://github.com/m-labs/migen) <img src="https://img.shields.io/github/stars/m-labs/migen?style=social"/> : A Python toolbox for building complex digital hardware.

    - [MyHDL](https://github.com/myhdl/myhdl) <img src="https://img.shields.io/github/stars/myhdl/myhdl?style=social"/> : MyHDL is a free, open-source package for using Python as a hardware description and verification language.

    - [Magma](https://github.com/phanrahan/magma/) <img src="https://img.shields.io/github/stars/phanrahan/magma?style=social"/> : Magma is a hardware design language embedded in python.

    - [PyRTL](https://github.com/UCSBarchlab/PyRTL) <img src="https://img.shields.io/github/stars/UCSBarchlab/PyRTL?style=social"/> : PyRTL provides a collection of classes for pythonic register-transfer level design, simulation, tracing, and testing suitable for teaching and research.

    - [Veriloggen](https://github.com/PyHDI/veriloggen) <img src="https://img.shields.io/github/stars/PyHDI/veriloggen?style=social"/> : Veriloggen: A Mixed-Paradigm Hardware Construction Framework.

    - [HWT](https://github.com/Nic30/hwt) <img src="https://img.shields.io/github/stars/Nic30/hwt?style=social"/> : VHDL/Verilog/SystemC code generator, simulator API written in python/c++.

    - [HDL21](https://github.com/dan-fritchman/Hdl21) <img src="https://img.shields.io/github/stars/dan-fritchman/Hdl21?style=social"/> : Analog Hardware Description Library in Python.





## FPGA Applications

  - ### Processor Chip

    - #### CPU

      - ##### RISC-V Architecture

        - [Rocket Chip](https://github.com/chipsalliance/rocket-chip) <img src="https://img.shields.io/github/stars/chipsalliance/rocket-chip?style=social"/> : Rocket Chip Generator üöÄ. This repository contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core. 

        - [MoonbaseOtago/vroom](https://github.com/MoonbaseOtago/vroom) <img src="https://img.shields.io/github/stars/MoonbaseOtago/vroom?style=social"/> : VRoom! RISC-V CPU. A new high-end RISC-V implementation.


    - #### GPU
      - [Ventus(ÊâøÂΩ±)](https://github.com/THU-DSP-LAB/ventus-gpgpu) <img src="https://img.shields.io/github/stars/THU-DSP-LAB/ventus-gpgpu?style=social"/> : Ventus(ÊâøÂΩ±) GPGPU. GPGPU processor supporting RISCV-V extension, developed with [Chisel](https://github.com/chipsalliance/chisel) HDL.



  - ### IP Core

    - #### PCIe Core

      - [Reconfigurable-Computing/Xilinx-FPGA-PCIe-XDMA-Tutorial](https://github.com/Reconfigurable-Computing/Xilinx-FPGA-PCIe-XDMA-Tutorial) <img src="https://img.shields.io/github/stars/Reconfigurable-Computing/Xilinx-FPGA-PCIe-XDMA-Tutorial?style=social"/> : Xilinx FPGA PCIe ‰øùÂßÜÁ∫ßÊïôÁ®ã ‚Äî‚ÄîÂü∫‰∫é PCIe XDMA IPÊ†∏„ÄÇ

      - [enjoy-digital/litepcie](https://github.com/enjoy-digital/litepcie) <img src="https://img.shields.io/github/stars/enjoy-digital/litepcie?style=social"/> : LitePCIe provides a small footprint and configurable PCIe core.

      - [alexforencich/verilog-pcie](https://github.com/alexforencich/verilog-pcie) <img src="https://img.shields.io/github/stars/alexforencich/verilog-pcie?style=social"/> : Verilog PCI Express Components Readme.






  - ### Spiking Neural Network

    - [ChFrenkel/tinyODIN](https://github.com/ChFrenkel/tinyODIN) <img src="https://img.shields.io/github/stars/ChFrenkel/tinyODIN?style=social"/> : tinyODIN Low-Cost Digital Spiking Neural Network (SNN) Processor.

    - [ChFrenkel/ODIN](https://github.com/ChFrenkel/ODIN) <img src="https://img.shields.io/github/stars/ChFrenkel/ODIN?style=social"/> : ODIN Spiking Neural Network (SNN) Processor.

    - [ChFrenkel/ReckOn](https://github.com/ChFrenkel/ReckOn) <img src="https://img.shields.io/github/stars/ChFrenkel/ReckOn?style=social"/> : ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales.






  - ### Object Detection

    - [Xilinx/Vitis-AI](https://github.com/Xilinx/Vitis-AI/tree/master/demo) <img src="https://img.shields.io/github/stars/Xilinx/Vitis-AI?style=social"/> : Vitis AI offers a unified set of high-level C++/Python programming APIs to run AI applications across edge-to-cloud platforms, including DPU for Alveo, and DPU for Zynq Ultrascale+ MPSoC and Zynq-7000. It brings the benefits to easily port AI applications from cloud to edge and vice versa. 10 samples in [VART Samples](https://github.com/Xilinx/Vitis-AI/tree/master/demo/VART) are available to help you get familiar with the unfied programming APIs. [Vitis-AI-Library](https://github.com/Xilinx/Vitis-AI/tree/master/demo/Vitis-AI-Library) provides an easy-to-use and unified interface by encapsulating many efficient and high-quality neural networks.

    - [tensil-ai/tensil](https://github.com/tensil-ai/tensil) <img src="https://img.shields.io/github/stars/tensil-ai/tensil?style=social"/> : Open source machine learning accelerators. [www.tensil.ai](https://www.tensil.ai/)

    - [19801201/SpinalHDL_CNN_Accelerator](https://github.com/19801201/SpinalHDL_CNN_Accelerator) <img src="https://img.shields.io/github/stars/19801201/SpinalHDL_CNN_Accelerator?style=social"/> : CNN accelerator implemented with Spinal HDL.

    - [dhm2013724/yolov2_xilinx_fpga](https://github.com/dhm2013724/yolov2_xilinx_fpga) <img src="https://img.shields.io/github/stars/dhm2013724/yolov2_xilinx_fpga?style=social"/> : YOLOv2 Accelerator in Xilinx's Zynq-7000 Soc(PYNQ-z2, Zedboard and ZCU102). (**[Á°ïÂ£´ËÆ∫Êñá 2019](https://kns.cnki.net/KCMS/detail/detail.aspx?dbcode=CMFD&dbname=CMFDTEMP&filename=1019228234.nh&uid=WEEvREcwSlJHSldRa1FhdXNXaEhoOGhUTzA5T0tESzdFZ2pyR1NJR1ZBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!&v=MjE5NTN5dmdXN3JBVkYyNkY3RzZGdFBQcTVFYlBJUjhlWDFMdXhZUzdEaDFUM3FUcldNMUZyQ1VSTE9lWnVkdUY=), [ÁîµÂ≠êÊäÄÊúØÂ∫îÁî® 2019](https://kns.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFQ&dbname=CJFDLAST2019&filename=DZJY201908009&uid=WEEvREcwSlJHSldRa1FhdXNXaEhoOGhUTzA5T0tESzdFZ2pyR1NJR1ZBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!&v=MDU0NDJDVVJMT2VadWR1Rnl2Z1c3ck1JVGZCZDdHNEg5ak1wNDlGYllSOGVYMUx1eFlTN0RoMVQzcVRyV00xRnI=), [ËÆ°ÁÆóÊú∫ÁßëÂ≠¶‰∏éÊé¢Á¥¢ 2019](https://kns.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFQ&dbname=CJFDTEMP&filename=KXTS201910005&uid=WEEvREcwSlJHSldRa1FhdXNXaEhoOGhUTzA5T0tESzdFZ2pyR1NJR1ZBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!&v=MjkwNzdXTTFGckNVUkxPZVp1ZHVGeXZnVzdyT0xqWGZmYkc0SDlqTnI0OUZZWVI4ZVgxTHV4WVM3RGgxVDNxVHI=)**)

    - [Yu-Zhewen/Tiny_YOLO_v3_ZYNQ](https://github.com/Yu-Zhewen/Tiny_YOLO_v3_ZYNQ) <img src="https://img.shields.io/github/stars/Yu-Zhewen/Tiny_YOLO_v3_ZYNQ?style=social"/> : Implement Tiny YOLO v3 on ZYNQ. "A Parameterisable FPGA-Tailored Architecture for YOLOv3-Tiny". (**[ARC 2020](https://link.springer.com/chapter/10.1007/978-3-030-44534-8_25)**)

    - [HSqure/ultralytics-pt-yolov3-vitis-ai-edge](https://github.com/HSqure/ultralytics-pt-yolov3-vitis-ai-edge) <img src="https://img.shields.io/github/stars/HSqure/ultralytics-pt-yolov3-vitis-ai-edge?style=social"/> : This demo is only used for inference testing of Vitis AI v1.4 and quantitative compilation of DPU. It is compatible with the training results of [ultralytics/yolov3](https://github.com/ultralytics/yolov3) v9.5.0 (it needs to use the model saving method of Pytorch V1.4).

    - [mcedrdiego/Kria_yolov3_ppe](https://github.com/mcedrdiego/Kria_yolov3_ppe) <img src="https://img.shields.io/github/stars/mcedrdiego/Kria_yolov3_ppe?style=social"/> : Kria KV260 Real-Time Personal Protective Equipment Detection. "Deep Learning for Site Safety: Real-Time Detection of Personal Protective Equipment". (**[Automation in Construction 2020](https://www.sciencedirect.com/science/article/abs/pii/S0926580519308325)**)

    - [xlsjdjdk/Ship-Detection-based-on-YOLOv3-and-KV260](https://github.com/xlsjdjdk/Ship-Detection-based-on-YOLOv3-and-KV260) <img src="https://img.shields.io/github/stars/xlsjdjdk/Ship-Detection-based-on-YOLOv3-and-KV260?style=social"/> : This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sensing images, and deploys DPU on the KV260 platform to achieve hardware acceleration. 

    - [Pomiculture/YOLOv4-Vitis-AI](https://github.com/Pomiculture/YOLOv4-Vitis-AI) <img src="https://img.shields.io/github/stars/Pomiculture/YOLOv4-Vitis-AI?style=social"/> : Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework. 

    - [mkshuvo2/ZCU104_YOLOv3_Post_Processing](https://github.com/mkshuvo2/ZCU104_YOLOv3_Post_Processing) <img src="https://img.shields.io/github/stars/mkshuvo2/ZCU104_YOLOv3_Post_Processing?style=social"/> : Tensor outputs form Vitis AI Runner Class for YOLOv3.
    
    - [puffdrum/v4tiny_pt_quant](https://github.com/puffdrum/v4tiny_pt_quant) <img src="https://img.shields.io/github/stars/puffdrum/v4tiny_pt_quant?style=social"/> : quantization for yolo with xilinx/vitis-ai-pytorch.     

    - [chanshann/LITE_YOLOV3_TINY_VITISAI](https://github.com/chanshann/LITE_YOLOV3_TINY_VITISAI) <img src="https://img.shields.io/github/stars/chanshann/LITE_YOLOV3_TINY_VITISAI?style=social"/> : LITE_YOLOV3_TINY_VITISAI. 

    - [LukiBa/zybo_yolo](https://github.com/LukiBa/zybo_yolo) <img src="https://img.shields.io/github/stars/LukiBa/zybo_yolo?style=social"/> : YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board.

    - [matsuda-slab/YOLO_ZYNQ_MASTER](https://github.com/matsuda-slab/YOLO_ZYNQ_MASTER) <img src="https://img.shields.io/github/stars/matsuda-slab/YOLO_ZYNQ_MASTER?style=social"/> : Implementation of YOLOv3-tiny on FPGA.   

    - [AramisOposich/tiny_YOLO_Zedboard](https://github.com/AramisOposich/tiny_YOLO_Zedboard) <img src="https://img.shields.io/github/stars/AramisOposich/tiny_YOLO_Zedboard?style=social"/> : tiny_YOLO_Zedboard.

    - [FerberZhang/Yolov2-FPGA-CNN-](https://github.com/FerberZhang/Yolov2-FPGA-CNN-) <img src="https://img.shields.io/github/stars/FerberZhang/Yolov2-FPGA-CNN-?style=social"/> : A demo for accelerating YOLOv2 in xilinx's fpga PYNQ.

    - [Prithvi-Velicheti/FPGA-Accelerator-for-TinyYolov3](https://github.com/Prithvi-Velicheti/FPGA-Accelerator-for-TinyYolov3) <img src="https://img.shields.io/github/stars/Prithvi-Velicheti/FPGA-Accelerator-for-TinyYolov3?style=social"/> : An FPGA-Accelerator-for-TinyYolov3.

    - [ChainZeeLi/FPGA_DPU](https://github.com/ChainZeeLi/FPGA_DPU) <img src="https://img.shields.io/github/stars/ChainZeeLi/FPGA_DPU?style=social"/> : This project is to implement YOLO v3 on Xilinx FPGA with DPU.

    - [xbdxwyh/yolov3_fpga_project](https://github.com/xbdxwyh/yolov3_fpga_project) <img src="https://img.shields.io/github/stars/xbdxwyh/yolov3_fpga_project?style=social"/> : yolov3_fpga_project.

    - [ZLkanyo009/Yolo-compression-and-deployment-in-FPGA](https://github.com/ZLkanyo009/Yolo-compression-and-deployment-in-FPGA) <img src="https://img.shields.io/github/stars/ZLkanyo009/Yolo-compression-and-deployment-in-FPGA?style=social"/> : Âü∫‰∫éFPGAÈáèÂåñÁöÑ‰∫∫ËÑ∏Âè£ÁΩ©Ê£ÄÊµã„ÄÇ

    - [xiying-boy/yolov3-AX7350](https://github.com/xiying-boy/yolov3-AX7350) <img src="https://img.shields.io/github/stars/xiying-boy/yolov3-AX7350?style=social"/> : Âü∫‰∫éHLS_YOLOV3ÁöÑÈ©±Âä®Êñá‰ª∂„ÄÇ

    - [himewel/yolowell](https://github.com/himewel/yolowell) <img src="https://img.shields.io/github/stars/himewel/yolowell?style=social"/> : A set of hardware architectures to build a co-design of convolutional neural networks inference at FPGA devices.

    - [embedeep/Free-TPU](https://github.com/embedeep/Free-TPU) <img src="https://img.shields.io/github/stars/embedeep/Free-TPU?style=social"/> : Free TPU for FPGA with Lenet, MobileNet, Squeezenet, Resnet, Inception V3, YOLO V3, and ICNet. Deep learning acceleration using Xilinx zynq (Zedboard or ZC702 ) or kintex-7 to solve image classification, detection, and segmentation problem.

    - [yarakigit/design_contest_yolo_change_ps_to_pl](https://github.com/yarakigit/design_contest_yolo_change_ps_to_pl) <img src="https://img.shields.io/github/stars/yarakigit/design_contest_yolo_change_ps_to_pl?style=social"/> : Converts pytorch yolo format weights to C header files for bare-metal (FPGA implementation).

    - [MasLiang/CNN-On-FPGA](https://github.com/MasLiang/CNN-On-FPGA) <img src="https://img.shields.io/github/stars/MasLiang/CNN-On-FPGA?style=social"/> : This is the code of the CNN on FPGA.But this can only be used for reference at present for some files are write coarsly using ISE.

    - [adamgallas/fpga_accelerator_yolov3tiny](https://github.com/adamgallas/fpga_accelerator_yolov3tiny) <img src="https://img.shields.io/github/stars/adamgallas/fpga_accelerator_yolov3tiny?style=social"/> : fpga_accelerator_yolov3tiny.

    - [ylk678910/tiny-yolov3-fpga](https://github.com/ylk678910/tiny-yolov3-fpga) <img src="https://img.shields.io/github/stars/ylk678910/tiny-yolov3-fpga?style=social"/> : Use an all-programmable SoC board to implement locating and tracking tasks. The hardware algorithm, a row-stationary-like strategy, can parallel calculate and reduce the storage buffer area on FPGA.

    - [zhen8838/K210_Yolo_framework](https://github.com/zhen8838/K210_Yolo_framework) <img src="https://img.shields.io/github/stars/zhen8838/K210_Yolo_framework?style=social"/> : Yolo v3 framework base on tensorflow, support multiple models, multiple datasets, any number of output layers, any number of anchors, model prune, and portable model to K210 !

    - [SEASKY-Master/SEASKY_K210](https://github.com/SEASKY-Master/SEASKY_K210) <img src="https://img.shields.io/github/stars/SEASKY-Master/SEASKY_K210?style=social"/> : K210 PCB YOLO.

    - [SEASKY-Master/Yolo-for-k210](https://github.com/SEASKY-Master/Yolo-for-k210) <img src="https://img.shields.io/github/stars/SEASKY-Master/Yolo-for-k210?style=social"/> : Yolo-for-k210.

    - [TonyZ1Min/yolo-for-k210](https://github.com/TonyZ1Min/yolo-for-k210) <img src="https://img.shields.io/github/stars/TonyZ1Min/yolo-for-k210?style=social"/> : keras-yolo-for-k210.

    - [vseasky/yolo-for-k210](https://github.com/vseasky/yolo-for-k210) <img src="https://img.shields.io/github/stars/vseasky/yolo-for-k210?style=social"/> : Yolo-for-k210.