<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv1.cpp:52:10" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 81 has been inferred" BundleName="gmem" VarName="conv1_weights" LoopLoc="src/conv1.cpp:52:10" LoopName="KY" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" Length="81" Direction="read" AccessID="scevgepseq" OrigID="NIN.load.10" OrigAccess-DebugLoc="src/conv1.cpp:62:42" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv1.cpp:115:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" BundleName="gmem" VarName="conv1_biases" LoopLoc="src/conv1.cpp:115:19" LoopName="OUT_BUFFER_NOUT" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" Length="64" Direction="read" AccessID="conv1_biases4seq" OrigID="OUT_BUFFER_TY.i.load.6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src/conv1.cpp:95:18" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="input_ftmap" LoopLoc="src/conv1.cpp:95:18" LoopName="IN_BUFFER_BX" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="for.inc.i.load.14" OrigAccess-DebugLoc="src/conv1.cpp:102:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/conv1.cpp:49:9" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="conv1_weights" LoopLoc="src/conv1.cpp:49:9" LoopName="TX" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv1.cpp:52:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src/conv1.cpp:32:11" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="conv1_biases" LoopLoc="src/conv1.cpp:32:11" LoopName="TILE_I" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="conv1_biases4seq" OrigAccess-DebugLoc="src/conv1.cpp:115:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv2.cpp:62:11" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" BundleName="gmem" VarName="conv2_weights" LoopLoc="src/conv2.cpp:62:11" LoopName="NIN" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" Length="64" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="src/conv2.cpp:65:41" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv2.cpp:131:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="gmem" VarName="conv2_biases" LoopLoc="src/conv2.cpp:131:20" LoopName="VITIS_LOOP_131_1" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" Length="32" Direction="read" AccessID="conv2_biases3seq" OrigID="VITIS_LOOP_132_2.i.load.6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/conv2.cpp:50:8" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="conv2_weights" LoopLoc="src/conv2.cpp:50:8" LoopName="TX" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv2.cpp:62:11" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src/conv2.cpp:33:6" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="conv2_biases" LoopLoc="src/conv2.cpp:33:6" LoopName="TI" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="conv2_biases3seq" OrigAccess-DebugLoc="src/conv2.cpp:131:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv1.cpp:115:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv1_biases" LoopLoc="src/conv1.cpp:115:19" LoopName="OUT_BUFFER_NOUT" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="conv1_biases4seq" OrigAccess-DebugLoc="src/conv1.cpp:115:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv1.cpp:53:10" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv1_weights" LoopLoc="src/conv1.cpp:53:10" LoopName="KX" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv1.cpp:52:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv2.cpp:131:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv2_biases" LoopLoc="src/conv2.cpp:131:20" LoopName="VITIS_LOOP_131_1" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="conv2_biases3seq" OrigAccess-DebugLoc="src/conv2.cpp:131:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv2.cpp:62:11" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv2_weights" LoopLoc="src/conv2.cpp:62:11" LoopName="NIN" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv2.cpp:62:11" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv1.cpp:52:10" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 81 and bit width 32 in loop 'KY' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv1.cpp:52:10" LoopName="KY" Length="81" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv1.cpp:115:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'OUT_BUFFER_NOUT' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv1.cpp:115:19" LoopName="OUT_BUFFER_NOUT" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv2.cpp:62:11" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'NIN' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv2.cpp:62:11" LoopName="NIN" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv2.cpp:131:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 32 and bit width 32 in loop 'VITIS_LOOP_131_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv2.cpp:131:20" LoopName="VITIS_LOOP_131_1" Length="32" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

