

================================================================
== Vitis HLS Report for 'matrixmul_3_Pipeline_loop1_loop2'
================================================================
* Date:           Thu May 22 14:54:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrixmul_3
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z020-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       72|       72|  0.720 us|  0.720 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1_loop2  |       70|       70|         8|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    337|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   24|    1320|    400|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     940|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   24|    2260|    823|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       2|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U20  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U21  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U22  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U23  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U24  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U25  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U26  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  24| 1320| 400|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln167_1_fu_359_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln167_fu_376_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln168_fu_442_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln174_1_fu_476_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln174_2_fu_480_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln174_3_fu_458_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln174_4_fu_462_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln174_5_fu_466_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln174_fu_472_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln176_fu_436_p2     |         +|   0|  0|  14|           6|           6|
    |res_fu_486_p2           |         +|   0|  0|  32|          32|          32|
    |icmp_ln167_fu_353_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln168_fu_382_p2    |      icmp|   0|  0|  13|           4|           5|
    |select_ln142_fu_388_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln167_fu_396_p3  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 337|         259|         253|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|    7|         14|
    |col_fu_70                               |   9|          2|    4|          8|
    |indvar_flatten13_fu_78                  |   9|          2|    7|         14|
    |row_fu_74                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  54|         12|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln174_5_reg_741               |  32|   0|   32|          0|
    |add_ln176_reg_556                 |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |col_fu_70                         |   4|   0|    4|          0|
    |indvar_flatten13_fu_78            |   7|   0|    7|          0|
    |input_A_1_load_reg_666            |  32|   0|   32|          0|
    |input_A_2_load_reg_671            |  32|   0|   32|          0|
    |input_A_3_load_reg_676            |  32|   0|   32|          0|
    |input_A_4_load_reg_601            |  32|   0|   32|          0|
    |input_A_5_load_reg_606            |  32|   0|   32|          0|
    |input_A_6_load_reg_611            |  32|   0|   32|          0|
    |input_A_7_load_reg_616            |  32|   0|   32|          0|
    |input_A_load_reg_661              |  32|   0|   32|          0|
    |input_B_1_load_reg_686            |  32|   0|   32|          0|
    |input_B_2_load_reg_691            |  32|   0|   32|          0|
    |input_B_3_load_reg_696            |  32|   0|   32|          0|
    |input_B_4_load_reg_641            |  32|   0|   32|          0|
    |input_B_5_load_reg_646            |  32|   0|   32|          0|
    |input_B_6_load_reg_651            |  32|   0|   32|          0|
    |input_B_7_load_reg_656            |  32|   0|   32|          0|
    |input_B_load_reg_681              |  32|   0|   32|          0|
    |mul_ln174_1_reg_721               |  32|   0|   32|          0|
    |mul_ln174_2_reg_706               |  32|   0|   32|          0|
    |mul_ln174_3_reg_711               |  32|   0|   32|          0|
    |mul_ln174_4_reg_726               |  32|   0|   32|          0|
    |mul_ln174_5_reg_716               |  32|   0|   32|          0|
    |mul_ln174_6_reg_731               |  32|   0|   32|          0|
    |mul_ln174_7_reg_736               |  32|   0|   32|          0|
    |mul_ln174_reg_701                 |  32|   0|   32|          0|
    |res_reg_746                       |  32|   0|   32|          0|
    |row_fu_74                         |   4|   0|    4|          0|
    |zext_ln167_reg_520                |   4|   0|   64|         60|
    |zext_ln168_reg_548                |   4|   0|   64|         60|
    |add_ln176_reg_556                 |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 940|  32| 1002|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  matrixmul_3_Pipeline_loop1_loop2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  matrixmul_3_Pipeline_loop1_loop2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  matrixmul_3_Pipeline_loop1_loop2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  matrixmul_3_Pipeline_loop1_loop2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  matrixmul_3_Pipeline_loop1_loop2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  matrixmul_3_Pipeline_loop1_loop2|  return value|
|input_A_address0    |  out|    3|   ap_memory|                           input_A|         array|
|input_A_ce0         |  out|    1|   ap_memory|                           input_A|         array|
|input_A_q0          |   in|   32|   ap_memory|                           input_A|         array|
|input_A_1_address0  |  out|    3|   ap_memory|                         input_A_1|         array|
|input_A_1_ce0       |  out|    1|   ap_memory|                         input_A_1|         array|
|input_A_1_q0        |   in|   32|   ap_memory|                         input_A_1|         array|
|input_A_2_address0  |  out|    3|   ap_memory|                         input_A_2|         array|
|input_A_2_ce0       |  out|    1|   ap_memory|                         input_A_2|         array|
|input_A_2_q0        |   in|   32|   ap_memory|                         input_A_2|         array|
|input_A_3_address0  |  out|    3|   ap_memory|                         input_A_3|         array|
|input_A_3_ce0       |  out|    1|   ap_memory|                         input_A_3|         array|
|input_A_3_q0        |   in|   32|   ap_memory|                         input_A_3|         array|
|input_A_4_address0  |  out|    3|   ap_memory|                         input_A_4|         array|
|input_A_4_ce0       |  out|    1|   ap_memory|                         input_A_4|         array|
|input_A_4_q0        |   in|   32|   ap_memory|                         input_A_4|         array|
|input_A_5_address0  |  out|    3|   ap_memory|                         input_A_5|         array|
|input_A_5_ce0       |  out|    1|   ap_memory|                         input_A_5|         array|
|input_A_5_q0        |   in|   32|   ap_memory|                         input_A_5|         array|
|input_A_6_address0  |  out|    3|   ap_memory|                         input_A_6|         array|
|input_A_6_ce0       |  out|    1|   ap_memory|                         input_A_6|         array|
|input_A_6_q0        |   in|   32|   ap_memory|                         input_A_6|         array|
|input_A_7_address0  |  out|    3|   ap_memory|                         input_A_7|         array|
|input_A_7_ce0       |  out|    1|   ap_memory|                         input_A_7|         array|
|input_A_7_q0        |   in|   32|   ap_memory|                         input_A_7|         array|
|output_C_address0   |  out|    6|   ap_memory|                          output_C|         array|
|output_C_ce0        |  out|    1|   ap_memory|                          output_C|         array|
|output_C_we0        |  out|    1|   ap_memory|                          output_C|         array|
|output_C_d0         |  out|   32|   ap_memory|                          output_C|         array|
|input_B_address0    |  out|    3|   ap_memory|                           input_B|         array|
|input_B_ce0         |  out|    1|   ap_memory|                           input_B|         array|
|input_B_q0          |   in|   32|   ap_memory|                           input_B|         array|
|input_B_1_address0  |  out|    3|   ap_memory|                         input_B_1|         array|
|input_B_1_ce0       |  out|    1|   ap_memory|                         input_B_1|         array|
|input_B_1_q0        |   in|   32|   ap_memory|                         input_B_1|         array|
|input_B_2_address0  |  out|    3|   ap_memory|                         input_B_2|         array|
|input_B_2_ce0       |  out|    1|   ap_memory|                         input_B_2|         array|
|input_B_2_q0        |   in|   32|   ap_memory|                         input_B_2|         array|
|input_B_3_address0  |  out|    3|   ap_memory|                         input_B_3|         array|
|input_B_3_ce0       |  out|    1|   ap_memory|                         input_B_3|         array|
|input_B_3_q0        |   in|   32|   ap_memory|                         input_B_3|         array|
|input_B_4_address0  |  out|    3|   ap_memory|                         input_B_4|         array|
|input_B_4_ce0       |  out|    1|   ap_memory|                         input_B_4|         array|
|input_B_4_q0        |   in|   32|   ap_memory|                         input_B_4|         array|
|input_B_5_address0  |  out|    3|   ap_memory|                         input_B_5|         array|
|input_B_5_ce0       |  out|    1|   ap_memory|                         input_B_5|         array|
|input_B_5_q0        |   in|   32|   ap_memory|                         input_B_5|         array|
|input_B_6_address0  |  out|    3|   ap_memory|                         input_B_6|         array|
|input_B_6_ce0       |  out|    1|   ap_memory|                         input_B_6|         array|
|input_B_6_q0        |   in|   32|   ap_memory|                         input_B_6|         array|
|input_B_7_address0  |  out|    3|   ap_memory|                         input_B_7|         array|
|input_B_7_ce0       |  out|    1|   ap_memory|                         input_B_7|         array|
|input_B_7_q0        |   in|   32|   ap_memory|                         input_B_7|         array|
+--------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../mat_mul.cpp:142]   --->   Operation 11 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../mat_mul.cpp:142]   --->   Operation 12 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten13"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 0, i4 %row" [../mat_mul.cpp:142]   --->   Operation 15 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 0, i4 %col" [../mat_mul.cpp:142]   --->   Operation 16 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop3"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i7 %indvar_flatten13" [../mat_mul.cpp:167]   --->   Operation 18 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln167 = icmp_eq  i7 %indvar_flatten13_load, i7 64" [../mat_mul.cpp:167]   --->   Operation 19 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%add_ln167_1 = add i7 %indvar_flatten13_load, i7 1" [../mat_mul.cpp:167]   --->   Operation 20 'add' 'add_ln167_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.inc54, void %for.body62.preheader.exitStub" [../mat_mul.cpp:167]   --->   Operation 21 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln167 = store i7 %add_ln167_1, i7 %indvar_flatten13" [../mat_mul.cpp:167]   --->   Operation 22 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%col_load = load i4 %col" [../mat_mul.cpp:168]   --->   Operation 23 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%row_load = load i4 %row" [../mat_mul.cpp:167]   --->   Operation 24 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln167 = add i4 %row_load, i4 1" [../mat_mul.cpp:167]   --->   Operation 25 'add' 'add_ln167' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln168 = icmp_eq  i4 %col_load, i4 8" [../mat_mul.cpp:168]   --->   Operation 26 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln142 = select i1 %icmp_ln168, i4 0, i4 %col_load" [../mat_mul.cpp:142]   --->   Operation 27 'select' 'select_ln142' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.02ns)   --->   "%select_ln167 = select i1 %icmp_ln168, i4 %add_ln167, i4 %row_load" [../mat_mul.cpp:167]   --->   Operation 28 'select' 'select_ln167' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i4 %select_ln167" [../mat_mul.cpp:167]   --->   Operation 29 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i4 %select_ln167" [../mat_mul.cpp:167]   --->   Operation 30 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln167, i3 0" [../mat_mul.cpp:176]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%input_A_4_addr = getelementptr i32 %input_A_4, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 32 'getelementptr' 'input_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%input_A_4_load = load i3 %input_A_4_addr" [../mat_mul.cpp:167]   --->   Operation 33 'load' 'input_A_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%input_A_5_addr = getelementptr i32 %input_A_5, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 34 'getelementptr' 'input_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%input_A_5_load = load i3 %input_A_5_addr" [../mat_mul.cpp:167]   --->   Operation 35 'load' 'input_A_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%input_A_6_addr = getelementptr i32 %input_A_6, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 36 'getelementptr' 'input_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%input_A_6_load = load i3 %input_A_6_addr" [../mat_mul.cpp:167]   --->   Operation 37 'load' 'input_A_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_A_7_addr = getelementptr i32 %input_A_7, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 38 'getelementptr' 'input_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%input_A_7_load = load i3 %input_A_7_addr" [../mat_mul.cpp:167]   --->   Operation 39 'load' 'input_A_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i4 %select_ln142" [../mat_mul.cpp:168]   --->   Operation 40 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i4 %select_ln142" [../mat_mul.cpp:176]   --->   Operation 41 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln176 = add i6 %tmp_1, i6 %zext_ln176" [../mat_mul.cpp:176]   --->   Operation 42 'add' 'add_ln176' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%input_B_4_addr = getelementptr i32 %input_B_4, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 43 'getelementptr' 'input_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%input_B_4_load = load i3 %input_B_4_addr" [../mat_mul.cpp:174]   --->   Operation 44 'load' 'input_B_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input_B_5_addr = getelementptr i32 %input_B_5, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 45 'getelementptr' 'input_B_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%input_B_5_load = load i3 %input_B_5_addr" [../mat_mul.cpp:174]   --->   Operation 46 'load' 'input_B_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_B_6_addr = getelementptr i32 %input_B_6, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 47 'getelementptr' 'input_B_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%input_B_6_load = load i3 %input_B_6_addr" [../mat_mul.cpp:174]   --->   Operation 48 'load' 'input_B_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_B_7_addr = getelementptr i32 %input_B_7, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 49 'getelementptr' 'input_B_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%input_B_7_load = load i3 %input_B_7_addr" [../mat_mul.cpp:174]   --->   Operation 50 'load' 'input_B_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln168 = add i4 %select_ln142, i4 1" [../mat_mul.cpp:168]   --->   Operation 51 'add' 'add_ln168' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %select_ln167, i4 %row" [../mat_mul.cpp:142]   --->   Operation 52 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %add_ln168, i4 %col" [../mat_mul.cpp:142]   --->   Operation 53 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%input_A_addr = getelementptr i32 %input_A, i64 0, i64 %zext_ln167" [../mat_mul.cpp:174]   --->   Operation 54 'getelementptr' 'input_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.32ns)   --->   "%input_A_load = load i3 %input_A_addr" [../mat_mul.cpp:174]   --->   Operation 55 'load' 'input_A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%input_A_1_addr = getelementptr i32 %input_A_1, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 56 'getelementptr' 'input_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%input_A_1_load = load i3 %input_A_1_addr" [../mat_mul.cpp:167]   --->   Operation 57 'load' 'input_A_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%input_A_2_addr = getelementptr i32 %input_A_2, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 58 'getelementptr' 'input_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (2.32ns)   --->   "%input_A_2_load = load i3 %input_A_2_addr" [../mat_mul.cpp:167]   --->   Operation 59 'load' 'input_A_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%input_A_3_addr = getelementptr i32 %input_A_3, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 60 'getelementptr' 'input_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%input_A_3_load = load i3 %input_A_3_addr" [../mat_mul.cpp:167]   --->   Operation 61 'load' 'input_A_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_4_load = load i3 %input_A_4_addr" [../mat_mul.cpp:167]   --->   Operation 62 'load' 'input_A_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 63 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_5_load = load i3 %input_A_5_addr" [../mat_mul.cpp:167]   --->   Operation 63 'load' 'input_A_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 64 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_6_load = load i3 %input_A_6_addr" [../mat_mul.cpp:167]   --->   Operation 64 'load' 'input_A_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_7_load = load i3 %input_A_7_addr" [../mat_mul.cpp:167]   --->   Operation 65 'load' 'input_A_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%input_B_addr = getelementptr i32 %input_B, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 66 'getelementptr' 'input_B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.32ns)   --->   "%input_B_load = load i3 %input_B_addr" [../mat_mul.cpp:174]   --->   Operation 67 'load' 'input_B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%input_B_1_addr = getelementptr i32 %input_B_1, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 68 'getelementptr' 'input_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (2.32ns)   --->   "%input_B_1_load = load i3 %input_B_1_addr" [../mat_mul.cpp:174]   --->   Operation 69 'load' 'input_B_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%input_B_2_addr = getelementptr i32 %input_B_2, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 70 'getelementptr' 'input_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.32ns)   --->   "%input_B_2_load = load i3 %input_B_2_addr" [../mat_mul.cpp:174]   --->   Operation 71 'load' 'input_B_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%input_B_3_addr = getelementptr i32 %input_B_3, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 72 'getelementptr' 'input_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.32ns)   --->   "%input_B_3_load = load i3 %input_B_3_addr" [../mat_mul.cpp:174]   --->   Operation 73 'load' 'input_B_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 74 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_4_load = load i3 %input_B_4_addr" [../mat_mul.cpp:174]   --->   Operation 74 'load' 'input_B_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 75 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_5_load = load i3 %input_B_5_addr" [../mat_mul.cpp:174]   --->   Operation 75 'load' 'input_B_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 76 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_6_load = load i3 %input_B_6_addr" [../mat_mul.cpp:174]   --->   Operation 76 'load' 'input_B_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 77 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_7_load = load i3 %input_B_7_addr" [../mat_mul.cpp:174]   --->   Operation 77 'load' 'input_B_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 78 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_load = load i3 %input_A_addr" [../mat_mul.cpp:174]   --->   Operation 78 'load' 'input_A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 79 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_1_load = load i3 %input_A_1_addr" [../mat_mul.cpp:167]   --->   Operation 79 'load' 'input_A_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 80 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_2_load = load i3 %input_A_2_addr" [../mat_mul.cpp:167]   --->   Operation 80 'load' 'input_A_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 81 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_3_load = load i3 %input_A_3_addr" [../mat_mul.cpp:167]   --->   Operation 81 'load' 'input_A_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 82 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_load = load i3 %input_B_addr" [../mat_mul.cpp:174]   --->   Operation 82 'load' 'input_B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 83 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_1_load = load i3 %input_B_1_addr" [../mat_mul.cpp:174]   --->   Operation 83 'load' 'input_B_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 84 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_2_load = load i3 %input_B_2_addr" [../mat_mul.cpp:174]   --->   Operation 84 'load' 'input_B_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 85 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_3_load = load i3 %input_B_3_addr" [../mat_mul.cpp:174]   --->   Operation 85 'load' 'input_B_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 86 [2/2] (6.91ns)   --->   "%mul_ln174 = mul i32 %input_B_7_load, i32 %input_A_7_load" [../mat_mul.cpp:174]   --->   Operation 86 'mul' 'mul_ln174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln174_2 = mul i32 %input_B_6_load, i32 %input_A_6_load" [../mat_mul.cpp:174]   --->   Operation 87 'mul' 'mul_ln174_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln174_3 = mul i32 %input_B_4_load, i32 %input_A_4_load" [../mat_mul.cpp:174]   --->   Operation 88 'mul' 'mul_ln174_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [2/2] (6.91ns)   --->   "%mul_ln174_5 = mul i32 %input_B_5_load, i32 %input_A_5_load" [../mat_mul.cpp:174]   --->   Operation 89 'mul' 'mul_ln174_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 90 [1/2] (6.91ns)   --->   "%mul_ln174 = mul i32 %input_B_7_load, i32 %input_A_7_load" [../mat_mul.cpp:174]   --->   Operation 90 'mul' 'mul_ln174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/2] (6.91ns)   --->   "%mul_ln174_1 = mul i32 %input_B_load, i32 %input_A_load" [../mat_mul.cpp:174]   --->   Operation 91 'mul' 'mul_ln174_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln174_2 = mul i32 %input_B_6_load, i32 %input_A_6_load" [../mat_mul.cpp:174]   --->   Operation 92 'mul' 'mul_ln174_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/2] (6.91ns)   --->   "%mul_ln174_3 = mul i32 %input_B_4_load, i32 %input_A_4_load" [../mat_mul.cpp:174]   --->   Operation 93 'mul' 'mul_ln174_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln174_4 = mul i32 %input_B_3_load, i32 %input_A_3_load" [../mat_mul.cpp:174]   --->   Operation 94 'mul' 'mul_ln174_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln174_5 = mul i32 %input_B_5_load, i32 %input_A_5_load" [../mat_mul.cpp:174]   --->   Operation 95 'mul' 'mul_ln174_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [2/2] (6.91ns)   --->   "%mul_ln174_6 = mul i32 %input_B_1_load, i32 %input_A_1_load" [../mat_mul.cpp:174]   --->   Operation 96 'mul' 'mul_ln174_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [2/2] (6.91ns)   --->   "%mul_ln174_7 = mul i32 %input_B_2_load, i32 %input_A_2_load" [../mat_mul.cpp:174]   --->   Operation 97 'mul' 'mul_ln174_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 98 [1/2] (6.91ns)   --->   "%mul_ln174_1 = mul i32 %input_B_load, i32 %input_A_load" [../mat_mul.cpp:174]   --->   Operation 98 'mul' 'mul_ln174_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (6.91ns)   --->   "%mul_ln174_4 = mul i32 %input_B_3_load, i32 %input_A_3_load" [../mat_mul.cpp:174]   --->   Operation 99 'mul' 'mul_ln174_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln174_6 = mul i32 %input_B_1_load, i32 %input_A_1_load" [../mat_mul.cpp:174]   --->   Operation 100 'mul' 'mul_ln174_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln174_7 = mul i32 %input_B_2_load, i32 %input_A_2_load" [../mat_mul.cpp:174]   --->   Operation 101 'mul' 'mul_ln174_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln174_3 = add i32 %mul_ln174_3, i32 %mul_ln174_5" [../mat_mul.cpp:174]   --->   Operation 102 'add' 'add_ln174_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln174_4 = add i32 %mul_ln174_2, i32 %mul_ln174" [../mat_mul.cpp:174]   --->   Operation 103 'add' 'add_ln174_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln174_5 = add i32 %add_ln174_4, i32 %add_ln174_3" [../mat_mul.cpp:174]   --->   Operation 104 'add' 'add_ln174_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln174 = add i32 %mul_ln174_6, i32 %mul_ln174_1" [../mat_mul.cpp:174]   --->   Operation 105 'add' 'add_ln174' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln174_1 = add i32 %mul_ln174_7, i32 %mul_ln174_4" [../mat_mul.cpp:174]   --->   Operation 106 'add' 'add_ln174_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln174_2 = add i32 %add_ln174_1, i32 %add_ln174" [../mat_mul.cpp:174]   --->   Operation 107 'add' 'add_ln174_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res = add i32 %add_ln174_5, i32 %add_ln174_2" [../mat_mul.cpp:174]   --->   Operation 108 'add' 'res' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop1_loop2_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i6 %add_ln176" [../mat_mul.cpp:176]   --->   Operation 111 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%output_C_addr = getelementptr i32 %output_C, i64 0, i64 %zext_ln176_1" [../mat_mul.cpp:176]   --->   Operation 112 'getelementptr' 'output_C_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln170 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../mat_mul.cpp:170]   --->   Operation 113 'specpipeline' 'specpipeline_ln170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln176 = store i32 %res, i6 %output_C_addr" [../mat_mul.cpp:176]   --->   Operation 114 'store' 'store_ln176' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln168 = br void %loop3" [../mat_mul.cpp:168]   --->   Operation 115 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                   (alloca           ) [ 011000000]
row                   (alloca           ) [ 011000000]
indvar_flatten13      (alloca           ) [ 010000000]
store_ln0             (store            ) [ 000000000]
store_ln142           (store            ) [ 000000000]
store_ln142           (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
indvar_flatten13_load (load             ) [ 000000000]
icmp_ln167            (icmp             ) [ 011111110]
add_ln167_1           (add              ) [ 000000000]
br_ln167              (br               ) [ 000000000]
store_ln167           (store            ) [ 000000000]
col_load              (load             ) [ 000000000]
row_load              (load             ) [ 000000000]
add_ln167             (add              ) [ 000000000]
icmp_ln168            (icmp             ) [ 000000000]
select_ln142          (select           ) [ 000000000]
select_ln167          (select           ) [ 000000000]
trunc_ln167           (trunc            ) [ 000000000]
zext_ln167            (zext             ) [ 010100000]
tmp_1                 (bitconcatenate   ) [ 000000000]
input_A_4_addr        (getelementptr    ) [ 010100000]
input_A_5_addr        (getelementptr    ) [ 010100000]
input_A_6_addr        (getelementptr    ) [ 010100000]
input_A_7_addr        (getelementptr    ) [ 010100000]
zext_ln168            (zext             ) [ 010100000]
zext_ln176            (zext             ) [ 000000000]
add_ln176             (add              ) [ 010111111]
input_B_4_addr        (getelementptr    ) [ 010100000]
input_B_5_addr        (getelementptr    ) [ 010100000]
input_B_6_addr        (getelementptr    ) [ 010100000]
input_B_7_addr        (getelementptr    ) [ 010100000]
add_ln168             (add              ) [ 000000000]
store_ln142           (store            ) [ 000000000]
store_ln142           (store            ) [ 000000000]
input_A_addr          (getelementptr    ) [ 010010000]
input_A_1_addr        (getelementptr    ) [ 010010000]
input_A_2_addr        (getelementptr    ) [ 010010000]
input_A_3_addr        (getelementptr    ) [ 010010000]
input_A_4_load        (load             ) [ 010011000]
input_A_5_load        (load             ) [ 010011000]
input_A_6_load        (load             ) [ 010011000]
input_A_7_load        (load             ) [ 010011000]
input_B_addr          (getelementptr    ) [ 010010000]
input_B_1_addr        (getelementptr    ) [ 010010000]
input_B_2_addr        (getelementptr    ) [ 010010000]
input_B_3_addr        (getelementptr    ) [ 010010000]
input_B_4_load        (load             ) [ 010011000]
input_B_5_load        (load             ) [ 010011000]
input_B_6_load        (load             ) [ 010011000]
input_B_7_load        (load             ) [ 010011000]
input_A_load          (load             ) [ 010001100]
input_A_1_load        (load             ) [ 010001100]
input_A_2_load        (load             ) [ 010001100]
input_A_3_load        (load             ) [ 010001100]
input_B_load          (load             ) [ 010001100]
input_B_1_load        (load             ) [ 010001100]
input_B_2_load        (load             ) [ 010001100]
input_B_3_load        (load             ) [ 010001100]
mul_ln174             (mul              ) [ 010000100]
mul_ln174_2           (mul              ) [ 010000100]
mul_ln174_3           (mul              ) [ 010000100]
mul_ln174_5           (mul              ) [ 010000100]
mul_ln174_1           (mul              ) [ 010000010]
mul_ln174_4           (mul              ) [ 010000010]
mul_ln174_6           (mul              ) [ 010000010]
mul_ln174_7           (mul              ) [ 010000010]
add_ln174_3           (add              ) [ 000000000]
add_ln174_4           (add              ) [ 000000000]
add_ln174_5           (add              ) [ 010000010]
add_ln174             (add              ) [ 000000000]
add_ln174_1           (add              ) [ 000000000]
add_ln174_2           (add              ) [ 000000000]
res                   (add              ) [ 010000001]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
zext_ln176_1          (zext             ) [ 000000000]
output_C_addr         (getelementptr    ) [ 000000000]
specpipeline_ln170    (specpipeline     ) [ 000000000]
store_ln176           (store            ) [ 000000000]
br_ln168              (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_C">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_B">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_B_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_B_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_B_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_B_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_B_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_B_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_B_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_B_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_B_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_B_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_B_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop1_loop2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="col_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="row_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten13_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_A_4_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_4_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_A_4_load/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="input_A_5_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_5_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_A_5_load/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_A_6_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_6_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_A_6_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="input_A_7_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_7_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_A_7_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_B_4_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_B_4_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_B_4_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_B_5_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_B_5_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_B_5_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_B_6_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_B_6_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_B_6_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="input_B_7_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_B_7_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_B_7_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="input_A_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="1"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_A_load/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="input_A_1_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="1"/>
<pin id="203" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_1_addr/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_A_1_load/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_A_2_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="1"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_2_addr/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_A_2_load/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="input_A_3_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="1"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_3_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_A_3_load/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_B_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="1"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_B_addr/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_B_load/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="input_B_1_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="1"/>
<pin id="255" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_B_1_addr/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_B_1_load/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="input_B_2_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="1"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_B_2_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_B_2_load/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="input_B_3_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="1"/>
<pin id="281" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_B_3_addr/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_B_3_load/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="output_C_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_C_addr/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln176_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln174/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln174_2/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln174_3/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln174_5/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln174_1/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln174_4/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln174_6/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln174_7/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln0_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="7" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln142_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln142_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="indvar_flatten13_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln167_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln167_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167_1/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln167_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="col_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="row_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln167_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln168_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln142_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln167_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln167/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln167_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln167_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="3" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln168_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln176_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln176_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln168_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln142_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="1"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln142_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="1"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln174_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_3/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln174_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_4/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln174_5_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_5/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln174_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln174_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_1/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln174_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_2/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="res_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln176_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="6"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176_1/8 "/>
</bind>
</comp>

<comp id="495" class="1005" name="col_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="502" class="1005" name="row_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="509" class="1005" name="indvar_flatten13_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="516" class="1005" name="icmp_ln167_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="6"/>
<pin id="518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln167 "/>
</bind>
</comp>

<comp id="520" class="1005" name="zext_ln167_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln167 "/>
</bind>
</comp>

<comp id="528" class="1005" name="input_A_4_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="1"/>
<pin id="530" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_A_4_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="input_A_5_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="1"/>
<pin id="535" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_A_5_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="input_A_6_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="1"/>
<pin id="540" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_A_6_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="input_A_7_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="1"/>
<pin id="545" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_A_7_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="zext_ln168_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln168 "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln176_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="6"/>
<pin id="558" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="add_ln176 "/>
</bind>
</comp>

<comp id="561" class="1005" name="input_B_4_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="1"/>
<pin id="563" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_B_4_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="input_B_5_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_B_5_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="input_B_6_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="1"/>
<pin id="573" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_B_6_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="input_B_7_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="1"/>
<pin id="578" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_B_7_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="input_A_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="1"/>
<pin id="583" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_A_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="input_A_1_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="1"/>
<pin id="588" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_A_1_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="input_A_2_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="1"/>
<pin id="593" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_A_2_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="input_A_3_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="1"/>
<pin id="598" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_A_3_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="input_A_4_load_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_A_4_load "/>
</bind>
</comp>

<comp id="606" class="1005" name="input_A_5_load_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_A_5_load "/>
</bind>
</comp>

<comp id="611" class="1005" name="input_A_6_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_A_6_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="input_A_7_load_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_A_7_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="input_B_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="1"/>
<pin id="623" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_B_addr "/>
</bind>
</comp>

<comp id="626" class="1005" name="input_B_1_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="1"/>
<pin id="628" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_B_1_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="input_B_2_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="1"/>
<pin id="633" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_B_2_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="input_B_3_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="1"/>
<pin id="638" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_B_3_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="input_B_4_load_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_B_4_load "/>
</bind>
</comp>

<comp id="646" class="1005" name="input_B_5_load_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_B_5_load "/>
</bind>
</comp>

<comp id="651" class="1005" name="input_B_6_load_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_B_6_load "/>
</bind>
</comp>

<comp id="656" class="1005" name="input_B_7_load_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_B_7_load "/>
</bind>
</comp>

<comp id="661" class="1005" name="input_A_load_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_A_load "/>
</bind>
</comp>

<comp id="666" class="1005" name="input_A_1_load_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_A_1_load "/>
</bind>
</comp>

<comp id="671" class="1005" name="input_A_2_load_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_A_2_load "/>
</bind>
</comp>

<comp id="676" class="1005" name="input_A_3_load_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_A_3_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="input_B_load_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_B_load "/>
</bind>
</comp>

<comp id="686" class="1005" name="input_B_1_load_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_B_1_load "/>
</bind>
</comp>

<comp id="691" class="1005" name="input_B_2_load_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_B_2_load "/>
</bind>
</comp>

<comp id="696" class="1005" name="input_B_3_load_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_B_3_load "/>
</bind>
</comp>

<comp id="701" class="1005" name="mul_ln174_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln174 "/>
</bind>
</comp>

<comp id="706" class="1005" name="mul_ln174_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln174_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="mul_ln174_3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln174_3 "/>
</bind>
</comp>

<comp id="716" class="1005" name="mul_ln174_5_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln174_5 "/>
</bind>
</comp>

<comp id="721" class="1005" name="mul_ln174_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln174_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="mul_ln174_4_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln174_4 "/>
</bind>
</comp>

<comp id="731" class="1005" name="mul_ln174_6_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln174_6 "/>
</bind>
</comp>

<comp id="736" class="1005" name="mul_ln174_7_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln174_7 "/>
</bind>
</comp>

<comp id="741" class="1005" name="add_ln174_5_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln174_5 "/>
</bind>
</comp>

<comp id="746" class="1005" name="res_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="350" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="370" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="370" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="382" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="376" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="373" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="396" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="421"><net_src comp="48" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="404" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="388" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="435"><net_src comp="388" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="416" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="388" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="44" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="396" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="442" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="472" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="498"><net_src comp="70" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="505"><net_src comp="74" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="512"><net_src comp="78" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="519"><net_src comp="353" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="408" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="531"><net_src comp="82" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="536"><net_src comp="95" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="541"><net_src comp="108" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="546"><net_src comp="121" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="551"><net_src comp="424" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="559"><net_src comp="436" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="564"><net_src comp="134" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="569"><net_src comp="147" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="574"><net_src comp="160" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="579"><net_src comp="173" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="584"><net_src comp="186" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="589"><net_src comp="199" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="594"><net_src comp="212" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="599"><net_src comp="225" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="604"><net_src comp="89" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="609"><net_src comp="102" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="614"><net_src comp="115" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="619"><net_src comp="128" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="624"><net_src comp="238" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="629"><net_src comp="251" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="634"><net_src comp="264" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="639"><net_src comp="277" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="644"><net_src comp="141" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="649"><net_src comp="154" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="654"><net_src comp="167" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="659"><net_src comp="180" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="664"><net_src comp="193" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="669"><net_src comp="206" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="674"><net_src comp="219" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="679"><net_src comp="232" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="684"><net_src comp="245" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="689"><net_src comp="258" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="694"><net_src comp="271" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="699"><net_src comp="284" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="704"><net_src comp="303" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="709"><net_src comp="307" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="714"><net_src comp="311" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="719"><net_src comp="315" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="724"><net_src comp="319" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="729"><net_src comp="323" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="734"><net_src comp="327" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="739"><net_src comp="331" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="744"><net_src comp="466" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="749"><net_src comp="486" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="297" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_C | {8 }
 - Input state : 
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_A | {3 4 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_A_1 | {3 4 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_A_2 | {3 4 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_A_3 | {3 4 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_A_4 | {2 3 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_A_5 | {2 3 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_A_6 | {2 3 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_A_7 | {2 3 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_B | {3 4 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_B_1 | {3 4 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_B_2 | {3 4 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_B_3 | {3 4 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_B_4 | {2 3 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_B_5 | {2 3 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_B_6 | {2 3 }
	Port: matrixmul_3_Pipeline_loop1_loop2 : input_B_7 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln142 : 1
		store_ln142 : 1
		indvar_flatten13_load : 1
		icmp_ln167 : 2
		add_ln167_1 : 2
		br_ln167 : 3
		store_ln167 : 3
	State 2
		add_ln167 : 1
		icmp_ln168 : 1
		select_ln142 : 2
		select_ln167 : 2
		trunc_ln167 : 3
		zext_ln167 : 3
		tmp_1 : 4
		input_A_4_addr : 4
		input_A_4_load : 5
		input_A_5_addr : 4
		input_A_5_load : 5
		input_A_6_addr : 4
		input_A_6_load : 5
		input_A_7_addr : 4
		input_A_7_load : 5
		zext_ln168 : 3
		zext_ln176 : 3
		add_ln176 : 5
		input_B_4_addr : 4
		input_B_4_load : 5
		input_B_5_addr : 4
		input_B_5_load : 5
		input_B_6_addr : 4
		input_B_6_load : 5
		input_B_7_addr : 4
		input_B_7_load : 5
		add_ln168 : 3
		store_ln142 : 3
		store_ln142 : 4
	State 3
		input_A_load : 1
		input_A_1_load : 1
		input_A_2_load : 1
		input_A_3_load : 1
		input_B_load : 1
		input_B_1_load : 1
		input_B_2_load : 1
		input_B_3_load : 1
	State 4
	State 5
	State 6
		add_ln174_5 : 1
	State 7
		add_ln174_2 : 1
		res : 2
	State 8
		output_C_addr : 1
		store_ln176 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_303     |    3    |   165   |    50   |
|          |      grp_fu_307     |    3    |   165   |    50   |
|          |      grp_fu_311     |    3    |   165   |    50   |
|    mul   |      grp_fu_315     |    3    |   165   |    50   |
|          |      grp_fu_319     |    3    |   165   |    50   |
|          |      grp_fu_323     |    3    |   165   |    50   |
|          |      grp_fu_327     |    3    |   165   |    50   |
|          |      grp_fu_331     |    3    |   165   |    50   |
|----------|---------------------|---------|---------|---------|
|          |  add_ln167_1_fu_359 |    0    |    0    |    14   |
|          |   add_ln167_fu_376  |    0    |    0    |    13   |
|          |   add_ln176_fu_436  |    0    |    0    |    14   |
|          |   add_ln168_fu_442  |    0    |    0    |    13   |
|          |  add_ln174_3_fu_458 |    0    |    0    |    32   |
|    add   |  add_ln174_4_fu_462 |    0    |    0    |    39   |
|          |  add_ln174_5_fu_466 |    0    |    0    |    32   |
|          |   add_ln174_fu_472  |    0    |    0    |    39   |
|          |  add_ln174_1_fu_476 |    0    |    0    |    39   |
|          |  add_ln174_2_fu_480 |    0    |    0    |    32   |
|          |      res_fu_486     |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln167_fu_353  |    0    |    0    |    14   |
|          |  icmp_ln168_fu_382  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln142_fu_388 |    0    |    0    |    4    |
|          | select_ln167_fu_396 |    0    |    0    |    4    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln167_fu_404 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln167_fu_408  |    0    |    0    |    0    |
|   zext   |  zext_ln168_fu_424  |    0    |    0    |    0    |
|          |  zext_ln176_fu_432  |    0    |    0    |    0    |
|          | zext_ln176_1_fu_491 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_1_fu_416    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    24   |   1320  |   734   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln174_5_reg_741  |   32   |
|    add_ln176_reg_556   |    6   |
|       col_reg_495      |    4   |
|   icmp_ln167_reg_516   |    1   |
|indvar_flatten13_reg_509|    7   |
| input_A_1_addr_reg_586 |    3   |
| input_A_1_load_reg_666 |   32   |
| input_A_2_addr_reg_591 |    3   |
| input_A_2_load_reg_671 |   32   |
| input_A_3_addr_reg_596 |    3   |
| input_A_3_load_reg_676 |   32   |
| input_A_4_addr_reg_528 |    3   |
| input_A_4_load_reg_601 |   32   |
| input_A_5_addr_reg_533 |    3   |
| input_A_5_load_reg_606 |   32   |
| input_A_6_addr_reg_538 |    3   |
| input_A_6_load_reg_611 |   32   |
| input_A_7_addr_reg_543 |    3   |
| input_A_7_load_reg_616 |   32   |
|  input_A_addr_reg_581  |    3   |
|  input_A_load_reg_661  |   32   |
| input_B_1_addr_reg_626 |    3   |
| input_B_1_load_reg_686 |   32   |
| input_B_2_addr_reg_631 |    3   |
| input_B_2_load_reg_691 |   32   |
| input_B_3_addr_reg_636 |    3   |
| input_B_3_load_reg_696 |   32   |
| input_B_4_addr_reg_561 |    3   |
| input_B_4_load_reg_641 |   32   |
| input_B_5_addr_reg_566 |    3   |
| input_B_5_load_reg_646 |   32   |
| input_B_6_addr_reg_571 |    3   |
| input_B_6_load_reg_651 |   32   |
| input_B_7_addr_reg_576 |    3   |
| input_B_7_load_reg_656 |   32   |
|  input_B_addr_reg_621  |    3   |
|  input_B_load_reg_681  |   32   |
|   mul_ln174_1_reg_721  |   32   |
|   mul_ln174_2_reg_706  |   32   |
|   mul_ln174_3_reg_711  |   32   |
|   mul_ln174_4_reg_726  |   32   |
|   mul_ln174_5_reg_716  |   32   |
|   mul_ln174_6_reg_731  |   32   |
|   mul_ln174_7_reg_736  |   32   |
|    mul_ln174_reg_701   |   32   |
|       res_reg_746      |   32   |
|       row_reg_502      |    4   |
|   zext_ln167_reg_520   |   64   |
|   zext_ln168_reg_548   |   64   |
+------------------------+--------+
|          Total         |  1030  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_102 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_115 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_128 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_141 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_154 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_167 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_180 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_193 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_206 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_219 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_232 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_245 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_258 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_271 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_284 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   96   ||  25.408 ||    0    ||   144   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1320  |   734  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    0   |   144  |
|  Register |    -   |    -   |  1030  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   25   |  2350  |   878  |
+-----------+--------+--------+--------+--------+
