
---------- Begin Simulation Statistics ----------
final_tick                               687417796000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 627852                       # Simulator instruction rate (inst/s)
host_mem_usage                                 844752                       # Number of bytes of host memory used
host_op_rate                                   641094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2002.86                       # Real time elapsed on the host
host_tick_rate                               81622338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500008                       # Number of instructions simulated
sim_ops                                    1284022071                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163478                       # Number of seconds simulated
sim_ticks                                163478189000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3299415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6598867                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.938618                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      41955612                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     41981381                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      4070689                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     66203614                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      80401316                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3030908                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       127225815                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      129729588                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      4075175                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         41706824                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     13167074                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    139855599                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250373417                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    254901278                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    306443096                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.831806                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.979197                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    233568802     76.22%     76.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     25930520      8.46%     84.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12075678      3.94%     88.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      6402400      2.09%     90.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      4703234      1.53%     92.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4313111      1.41%     93.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4078820      1.33%     94.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2203457      0.72%     95.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     13167074      4.30%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    306443096                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1527603                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       222436258                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            64590973                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    172553649     67.69%     67.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        31836      0.01%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            6      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            1      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     64590973     25.34%     93.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17724813      6.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    254901278                       # Class of committed instruction
system.switch_cpus_1.commit.refs             82315786                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               2                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           254527866                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.307825                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.307825                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    188159564                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          143                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     39197952                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    429432157                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       54629504                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        71232054                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      4092024                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts          506                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles      8821633                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          80401316                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        69291934                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           251535335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1578971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            447246425                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3095                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        45724                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       8184318                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.245908                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     71258470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     44986520                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.367909                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    326934786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.394778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.626330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      231840512     70.91%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       17610754      5.39%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8131278      2.49%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11456775      3.50%     82.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7365167      2.25%     84.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       11366841      3.48%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3519817      1.08%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4805248      1.47%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       30838394      9.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    326934786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 21592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      5194386                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       56433327                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              685331                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.119979                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          126735373                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         23614762                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      96725959                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     95167716                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1170097                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     27298722                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    394611012                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    103120611                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      6689943                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    366184275                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       678712                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     28361139                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      4092024                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     29470018                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      2535635                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      3002428                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        58226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        19983                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        84556                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     30576733                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      9573903                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19983                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      2636466                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2557920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       343086773                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           342068239                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.623007                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       213745341                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.046220                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            343529700                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      513232266                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     266502599                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.764628                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.764628                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         6143      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    243249434     65.24%     65.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        31997      0.01%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           22      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            6      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            3      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            2      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    105268618     28.23%     93.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     24317995      6.52%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    372874220                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6459869                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.017325                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1505394     23.30%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            1      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     23.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4732274     73.26%     96.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       222200      3.44%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    379326528                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1080614931                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    342067074                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    533340212                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        393925681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       372874220                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    139397782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1474552                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     96229589                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    326934786                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.140516                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.812542                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    200376690     61.29%     61.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     33866702     10.36%     71.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26805249      8.20%     79.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22263977      6.81%     86.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     20591756      6.30%     92.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      9942247      3.04%     96.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      7448545      2.28%     98.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      3281400      1.00%     99.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2358220      0.72%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    326934786                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.140440                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses         1418                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads         2714                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses         1165                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         2612                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     12879386                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      9566307                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     95167716                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     27298722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     242438361                       # number of misc regfile reads
system.switch_cpus_1.numCycles              326956378                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     142147250                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    294243206                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     11301993                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       58884015                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     38038988                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       917784                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    737845805                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    416463561                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    484446982                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        74719091                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       713263                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      4092024                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     47092399                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      190203730                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    573678077                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        36629842                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         1703                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          688032899                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         810045040                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads           1158                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes            14                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4454068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16928                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8908136                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16928                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            2597133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       766127                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2533288                       # Transaction distribution
system.membus.trans_dist::ReadExReq            702318                       # Transaction distribution
system.membus.trans_dist::ReadExResp           702318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2597133                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9898318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9898318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    260196992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               260196992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3299452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3299452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3299452                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10339272000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17754420000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 687417796000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3693611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1651731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6108552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           760456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          760456                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           154                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3693457                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13361742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13362204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    341729088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341748800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3306369                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49032128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7760437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046654                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7743509     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16928      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7760437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5339826000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6680870000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            231000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      1154616                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1154616                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      1154616                       # number of overall hits
system.l2.overall_hits::total                 1154616                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          154                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3299297                       # number of demand (read+write) misses
system.l2.demand_misses::total                3299451                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          154                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3299297                       # number of overall misses
system.l2.overall_misses::total               3299451                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     12043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 312359789500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     312371833000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     12043500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 312359789500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    312371833000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4453913                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4454067                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4453913                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4454067                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.740764                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.740773                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.740764                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.740773                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 78204.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 94674.650236                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94673.881503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 78204.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 94674.650236                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94673.881503                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              766127                       # number of writebacks
system.l2.writebacks::total                    766127                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3299297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3299451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3299297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3299451                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     10503500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 279366819500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 279377323000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     10503500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 279366819500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 279377323000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.740764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.740773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.740764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.740773                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68204.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 84674.650236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84673.881503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68204.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 84674.650236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84673.881503                       # average overall mshr miss latency
system.l2.replacements                        3306369                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       885604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           885604                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       885604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       885604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          154                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              154                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          154                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          154                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9974                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9974                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data        58138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 58138                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       702318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              702318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  76722520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   76722520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       760456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            760456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.923549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.923549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 109241.854117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109241.854117                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       702318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         702318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  69699340500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  69699340500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.923549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.923549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 99241.854117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99241.854117                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          154                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              154                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     12043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 78204.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78204.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10503500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10503500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68204.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68204.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1096478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1096478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      2596979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2596979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 235637269000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 235637269000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3693457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3693457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.703130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.703130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 90735.146106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90735.146106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      2596979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2596979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 209667479000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 209667479000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.703130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.703130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 80735.146106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80735.146106                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus_1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     8903997                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3308417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.691316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.141171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     1.455375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.258818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  2041.144636                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.996653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74571457                       # Number of tag accesses
system.l2.tags.data_accesses                 74571457                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    211155008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          211164864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     49032128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49032128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      3299297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3299451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       766127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             766127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        60289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1291640244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1291700534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        60289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299930702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299930702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299930702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        60289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1291640244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1591631236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    765329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   3292186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003750230250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        47506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        47506                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6672435                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             719453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3299451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     766127                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3299451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   766127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   798                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            206073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            205706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            205758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            204985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            205534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            210541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            212574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            196323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            195118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           204682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           209356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           209764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           205776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           207902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           208937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             48875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             48619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             48406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            48055                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  81265245750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16461700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142996620750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24683.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43433.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1664536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239199                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3299451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               766127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1200693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1048390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  725979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  317273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  55188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  55413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  48355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2153913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.565687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.548138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.636959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1481542     68.78%     68.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       484800     22.51%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79903      3.71%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32048      1.49%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22241      1.03%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11630      0.54%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8168      0.38%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6199      0.29%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27382      1.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2153913                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        47506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.303625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.429493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    319.963594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        47435     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           54      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         47506                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        47506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.109797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.102574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.506713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            45106     94.95%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              298      0.63%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1583      3.33%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              366      0.77%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              118      0.25%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               31      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         47506                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              210709760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  455104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48979968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               211164864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             49032128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1288.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       299.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1291.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    299.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  163630342000                       # Total gap between requests
system.mem_ctrls.avgGap                      40247.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    210699904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48979968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 60289.388207010299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1288856362.361587047577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 299611638.100541949272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      3299297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       766127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4176750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 142992444000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3982430134000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27121.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     43340.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5198133.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7829973900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4161722235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11694306120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2005513560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12904366800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      69159799740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4535793120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       112291475475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        686.889647                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11174471000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5458700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 146845018000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7548993480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4012377600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11813001480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1989415080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12904366800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      68796322140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4841879520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       111906356100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        684.533862                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11979466000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5458700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 146040023000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000003543                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7500002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     69291634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1076795179                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000003543                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7500002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     69291634                       # number of overall hits
system.cpu.icache.overall_hits::total      1076795179                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          300                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1923                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1623                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          300                       # number of overall misses
system.cpu.icache.overall_misses::total          1923                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     20630500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20630500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     20630500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20630500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000005166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     69291934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1076797102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000005166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     69291934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1076797102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 68768.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10728.289132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 68768.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10728.289132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1265                       # number of writebacks
system.cpu.icache.writebacks::total              1265                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          154                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          154                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          154                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          154                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     12277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     12277500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12277500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79724.025974                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79724.025974                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79724.025974                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79724.025974                       # average overall mshr miss latency
system.cpu.icache.replacements                   1265                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000003543                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7500002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     69291634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1076795179                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          300                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1923                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     20630500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20630500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000005166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     69291934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1076797102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 68768.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10728.289132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     12277500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12277500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79724.025974                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79724.025974                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.630527                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1076796956                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1777                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          605963.396736                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.367516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.263011                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961655                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.010279                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4307190185                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4307190185                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    357759140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2482815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     91132729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        451374684                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    357760378                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2482815                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     91132729                       # number of overall hits
system.cpu.dcache.overall_hits::total       451375922                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     13702703                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        55325                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8376817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22134845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     13702706                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        55325                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8376817                       # number of overall misses
system.cpu.dcache.overall_misses::total      22134848                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2998164500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 552539751732                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 555537916232                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2998164500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 552539751732                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 555537916232                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    371461843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      2538140                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     99509546                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    473509529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    371463084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2538140                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     99509546                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    473510770                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036889                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.084181                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046746                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.084181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046746                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54191.857207                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 65960.585236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25097.890508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54191.857207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 65960.585236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25097.887107                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    115729242                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32610                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2617798                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             556                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.208622                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.651079                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5503838                       # number of writebacks
system.cpu.dcache.writebacks::total           5503838                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3922903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3922903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3922903                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3922903                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        55325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4453914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4509239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        55325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4453914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4509239                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2942839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 332261942902                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 335204782402                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2942839500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 332261942902                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 335204782402                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021797                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.044759                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021797                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.044759                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53191.857207                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74599.990683                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74337.328849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53191.857207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74599.990683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74337.328849                       # average overall mshr miss latency
system.cpu.dcache.replacements               18211433                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    259021849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2273441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     74288592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       335583882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10670797                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        46393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7496141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18213331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2278485000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 466070604500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 468349089500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    269692646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2319834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     81784733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    353797213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.091657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49112.689414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 62174.738242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25714.631195                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3802684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3802684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        46393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3693457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3739850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2232092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 252916916500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 255149008500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.045161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010571                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48112.689414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 68477.016654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68224.396299                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     98737291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       209374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     16844137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      115790802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2992486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       880676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3882094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    719679500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  86469147232                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  87188826732                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    101729777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       218306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17724813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119672896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.040915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.049686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80573.163905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 98184.970673                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22459.226060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       120219                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       120219                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       760457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       769389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    710747500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  79345026402                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  80055773902                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.040915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.042904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79573.163905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 104338.610075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104051.102761                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1238                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1238                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1241                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1241                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           76                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           469588019                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18211945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.784617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   380.680367                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     9.573099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   121.740075                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.743516                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.018697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.237774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1912255633                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1912255633                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 687417796000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 510990799500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 176426996500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
