Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 21:49:11 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 my_dp_formant/phi_func/to_acos_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_dp_formant/phi_func/acos_calc/acos_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 7.783ns (79.765%)  route 1.974ns (20.235%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=21426, unplaced)     0.584     2.920    my_dp_formant/phi_func/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  my_dp_formant/phi_func/to_acos_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 f  my_dp_formant/phi_func/to_acos_reg[23]/Q
                         net (fo=1, unplaced)         0.311     3.687    my_dp_formant/phi_func/acos_calc/Q[22]
                         LUT1 (Prop_lut1_I0_O)        0.295     3.982 r  my_dp_formant/phi_func/acos_calc/arbr_i_18__0/O
                         net (fo=1, unplaced)         0.800     4.782    my_dp_formant/phi_func/acos_calc/mult_min/A[22]
                         DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     8.818 r  my_dp_formant/phi_func/acos_calc/mult_min/arbr/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.873    my_dp_formant/phi_func/acos_calc/mult_min/arbr_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    10.391 r  my_dp_formant/phi_func/acos_calc/mult_min/arbr__0/P[7]
                         net (fo=2, unplaced)         0.800    11.190    my_dp_formant/phi_func/acos_calc/P[1]
                         LUT2 (Prop_lut2_I0_O)        0.124    11.314 r  my_dp_formant/phi_func/acos_calc/acos_out[11]_i_14/O
                         net (fo=1, unplaced)         0.000    11.314    my_dp_formant_n_158
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.864 r  phi_func/acos_calc/acos_out_reg[11]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    11.873    phi_func/acos_calc/acos_out_reg[11]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.987 r  phi_func/acos_calc/acos_out_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.987    phi_func/acos_calc/acos_out_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  phi_func/acos_calc/acos_out_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.101    phi_func/acos_calc/acos_out_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  phi_func/acos_calc/acos_out_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.215    phi_func/acos_calc/acos_out_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  phi_func/acos_calc/acos_out_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.329    my_dp_formant/phi_func/acos_calc/CO[0]
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.677 r  my_dp_formant/phi_func/acos_calc/acos_out_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.677    my_dp_formant/phi_func/acos_calc/p_0_in[21]
                         FDRE                                         r  my_dp_formant/phi_func/acos_calc/acos_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=21426, unplaced)     0.439    12.660    my_dp_formant/phi_func/acos_calc/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  my_dp_formant/phi_func/acos_calc/acos_out_reg[21]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.062    12.802    my_dp_formant/phi_func/acos_calc/acos_out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                  0.124    




