/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ul.dtsi"

/ {
	model = "ePoint Embedded Computing SC200 Platform";
	compatible = "fsl,imx6ul-sc100", "fsl,imx6ul";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		wlan_en_reg: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "wlan_en_reg";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			gpio = <&gpio5 7 1>;
			enable-active-high;
		};

		wlan_rst_reg: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "wlan_rst_reg";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			gpio = <&gpio1 27 1>;  
			enable-active-high;
		}; 

	};

	serial@0x50000020 {
		compatible = "ns16550a";
		reg = <0x50000020 0x0020>;
		clock-frequency = <66500000>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupt-parent = <&gpio3>;
		interrupts = <18 IRQ_TYPE_LEVEL_HIGH>;
		status = "okay";
	}; 

	serial@0x50000040 {
		compatible = "ns16550a";
		reg = <0x50000040 0x0020>;
		clock-frequency = <66500000>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupt-parent = <&gpio3>;
		interrupts = <19 IRQ_TYPE_LEVEL_HIGH>;
		status = "okay";
	}; 

	serial@0x50000060 {
		compatible = "ns16550a";
		reg = <0x50000060 0x0020>;
		clock-frequency = <66500000>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupt-parent = <&gpio3>;
		interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
		status = "okay";
	}; 

	serial@0x50000080 {
		compatible = "ns16550a";
		reg = <0x50000080 0x0020>;
		clock-frequency = <66500000>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupt-parent = <&gpio3>;
		interrupts = <21 IRQ_TYPE_LEVEL_HIGH>;
		status = "okay";
	}; 

		serial@0x500000a0 {
		compatible = "ns16550a";
		reg = <0x500000a0 0x0020>;
		clock-frequency = <66500000>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupt-parent = <&gpio3>;
		interrupts = <22 IRQ_TYPE_LEVEL_HIGH>;
		status = "okay";
	}; 
	
};



&cpu0 {
	arm-supply = <&sw1c_reg>;
	soc-supply = <&sw1c_reg>;
	fsl,arm-soc-shared = <1>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&ecspi3 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio1 20 0>,<&gpio4 10 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3_1>;
	status = "okay";


    lcd@0{
		compatible = "ilitek,ili9488";
		reg = <0>;
		status = "okay";
		spi-max-frequency = <32000000>;
		rotate = <270>;
		bgr;
		fps = <50>;
		txbuflen=<138240>; 
		/* txbuflen=<131072>; */
	    buswidth = <8>;
		led-gpios = <&gpio3 5 0>;
		reset-gpios = <&gpio3 6 0>;
		dc-gpios = <&gpio1 24 0>;
	    debug = <0>;
	}; 

     ts@1{
		compatible = "ti,ads7846";
		reg = <1>;
		status = "okay";
		spi-max-frequency = <2000000>;
		interrupt-parent = <&gpio2>;
		interrupts = <9 0>;
		pendown-gpio = <&gpio2 9 0>;
		ti,x-plate-ohms = /bits/ 16 <100>;
		ti,pressure-max = /bits/ 16 <255>;
	}; 

	/* gpio6: gpio@1 {
		compatible = "microchip,mcp23S17";
		gpio-controller;
		spi-max-frequency = <50000000>;
		microchip,spi-present-mask = <0x01>;
		#gpio-cells=<2>;
		reg=<1>; 
	}; */
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
	phy-handle = <&ethphy0>;
	status = "okay";
	
		mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: pfuze3000@08 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1a {
					regulator-min-microvolt = <700000>;
					regulator-max-microvolt = <3300000>;
					regulator-boot-on;
					regulator-always-on;
					regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <2500000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
	
	rtc: pcf8563@51 {
		compatible = "nxp,pcf8563";
		reg = <0x51>;
	};
};

&i2c2 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <				
				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x80000000
				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x80000000
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x80000000
				MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03	0x80000000
				MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04	0x80000000
				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x80000000
				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x80000000
				MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x80000000
				MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x80000000
				MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09	0x80000000
				MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20	0x80000000
				MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24	0x80000000
				MX6UL_PAD_UART3_RTS_B__GPIO1_IO27	0x80000000
				MX6UL_PAD_LCD_DATA00__GPIO3_IO05	0x80000000
				MX6UL_PAD_LCD_DATA01__GPIO3_IO06	0x80000000
				MX6UL_PAD_LCD_DATA02__GPIO3_IO07	0x80000000
				MX6UL_PAD_LCD_DATA03__GPIO3_IO08	0x80000000
				MX6UL_PAD_LCD_DATA04__GPIO3_IO09	0x80000000
				MX6UL_PAD_LCD_DATA05__GPIO3_IO10	0x80000000				
				MX6UL_PAD_LCD_DATA08__GPIO3_IO13	0x80000000
				MX6UL_PAD_LCD_DATA09__GPIO3_IO14	0x80000000
				MX6UL_PAD_LCD_DATA10__GPIO3_IO15	0x80000000
				MX6UL_PAD_LCD_DATA11__GPIO3_IO16	0x80000000
				MX6UL_PAD_LCD_DATA12__GPIO3_IO17	0x80000000
				MX6UL_PAD_LCD_DATA13__GPIO3_IO18	0x80000000
				MX6UL_PAD_LCD_DATA14__GPIO3_IO19	0x80000000
				MX6UL_PAD_LCD_DATA15__GPIO3_IO20	0x80000000
				MX6UL_PAD_LCD_DATA16__GPIO3_IO21	0x80000000
				MX6UL_PAD_LCD_DATA17__GPIO3_IO22	0x80000000
				MX6UL_PAD_NAND_ALE__GPIO4_IO10      0x80000000
				MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08  0x80000000
				MX6UL_PAD_ENET2_RX_DATA1__GPIO2_IO09  0x80000000
				MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0x80000000
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x80000000
			>;
		};

		pinctrl_adc1: adc1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0xb0
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0xb0
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0xb0
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0xb0
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0xb0
			>;
		};

		pinctrl_ecspi1_1: ecspi1grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA23__ECSPI1_MISO	0x100b1
				MX6UL_PAD_LCD_DATA22__ECSPI1_MOSI	0x100b1
				MX6UL_PAD_LCD_DATA20__ECSPI1_SCLK	0x100b1
			>;
		};

        pinctrl_ecspi3_1: ecspi3grp {
			fsl,pins = <
				MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK	0x100b1
				MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO	    0x100b1
                MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI	    0x100b1
			>;
		};

		pinctrl_ecspi4_1: ecspi4grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK	0x100b1
				MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO	    0x100b1
                MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI	    0x100b1
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 	0x4001b8b0
				MX6UL_PAD_UART4_RX_DATA__I2C1_SDA  	0x4001b8b0
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
				MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
			>;
		};
			
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__I2C3_SCL 0x4001b8b0
				MX6UL_PAD_UART1_RX_DATA__I2C3_SDA 0x4001b8b0
			>;
		};

		pinctrl_qspi: qspigrp {
			fsl,pins = <
				MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      0x70a1
				MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 0x70a1
				MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   0x70a1
				MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   0x70a1
				MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     0x70a1
				MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      0x70a1
			>;
		};


		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_GPIO1_IO03__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			>;
		};
		
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
			>;
		};
		
		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO04__UART5_DCE_TX	0x1b0b1
				MX6UL_PAD_GPIO1_IO05__UART5_DTE_TX	0x1b0b1
				MX6UL_PAD_GPIO1_IO08__UART5_DTE_CTS	0x1b0b1
				MX6UL_PAD_GPIO1_IO09__UART5_DTE_RTS	0x1b0b1
			>;
		};
		
		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_DATA0__UART6_DCE_TX	0x1b0b1
				MX6UL_PAD_ENET2_RX_DATA1__UART6_DCE_RX 	0x1b0b1
				MX6UL_PAD_CSI_VSYNC__UART6_DCE_RTS	0x1b0b1
				MX6UL_PAD_CSI_HSYNC__UART6_DCE_CTS	0x1b0b1
			>;
		};
		
		pinctrl_uart7: uart7grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_TX_DATA0__UART7_DCE_RX	0x1b0b1
				MX6UL_PAD_ENET2_RX_EN__UART7_DCE_TX	0x1b0b1
			>;
		};
		
		pinctrl_uart8: uart8grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_TX_DATA1__UART8_DCE_TX	0x1b0b1
				MX6UL_PAD_ENET2_TX_EN__UART8_DCE_RX		0x1b0b1
				MX6UL_PAD_ENET2_RX_ER__UART8_DCE_RTS	0x1b0b1
				MX6UL_PAD_ENET2_TX_CLK__UART8_DCE_CTS	0x1b0b1
			>;
		};
		
		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
				MX6UL_PAD_NAND_READY_B__USDHC1_DATA4 0x17059
				MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5 0x17059
				MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6 0x17059
				MX6UL_PAD_NAND_CLE__USDHC1_DATA7 0x17059
				
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
				MX6UL_PAD_NAND_READY_B__USDHC1_DATA4 0x170b9
				MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5 0x170b9
				MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6 0x170b9
				MX6UL_PAD_NAND_CLE__USDHC1_DATA7 0x170b9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
				MX6UL_PAD_NAND_READY_B__USDHC1_DATA4 0x170f9
				MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5 0x170f9
				MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6 0x170f9
				MX6UL_PAD_NAND_CLE__USDHC1_DATA7 0x170f9				
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA19__USDHC2_CLK     0x10069
				MX6UL_PAD_LCD_DATA18__USDHC2_CMD     0x17059
				MX6UL_PAD_LCD_DATA20__USDHC2_DATA0   0x17059
				MX6UL_PAD_LCD_DATA21__USDHC2_DATA1	 0x17059
				MX6UL_PAD_LCD_DATA22__USDHC2_DATA2 	 0x17059
				MX6UL_PAD_LCD_DATA23__USDHC2_DATA3 	 0x17059
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
			>;
		};

        pinctrl_weim: weimgrp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__EIM_CS0_B       0x1b0b1
				MX6UL_PAD_CSI_PIXCLK__EIM_OE        0x1b0b1
				MX6UL_PAD_CSI_VSYNC__EIM_RW         0x1b0b1
				MX6UL_PAD_CSI_DATA00__EIM_AD00      0x1b0b1
				MX6UL_PAD_CSI_DATA01__EIM_AD01      0x1b0b1
				MX6UL_PAD_CSI_DATA02__EIM_AD02      0x1b0b1
                MX6UL_PAD_CSI_DATA03__EIM_AD03      0x1b0b1
                MX6UL_PAD_CSI_DATA04__EIM_AD04      0x1b0b1
                MX6UL_PAD_CSI_DATA05__EIM_AD05      0x1b0b1
                MX6UL_PAD_CSI_DATA06__EIM_AD06      0x1b0b1
                MX6UL_PAD_CSI_DATA07__EIM_AD07      0x1b0b1
				MX6UL_PAD_NAND_DATA00__EIM_AD08		0x1b0b1
				MX6UL_PAD_NAND_DATA01__EIM_AD09		0x1b0b1
				MX6UL_PAD_NAND_DATA02__EIM_AD10		0x1b0b1
				MX6UL_PAD_NAND_DATA03__EIM_AD11		0x1b0b1
				MX6UL_PAD_NAND_DATA04__EIM_AD12		0x1b0b1
				MX6UL_PAD_NAND_DATA05__EIM_AD13		0x1b0b1
				MX6UL_PAD_NAND_DATA06__EIM_AD14		0x1b0b1
				MX6UL_PAD_NAND_DATA07__EIM_AD15		0x1b0b1
				MX6UL_PAD_NAND_RE_B__EIM_EB_B00		0x1b0b1
				MX6UL_PAD_NAND_WE_B__EIM_EB_B01		0x1b0b1
				MX6UL_PAD_NAND_WP_B__EIM_BCLK		0x1b0b1
				MX6UL_PAD_NAND_DQS__EIM_WAIT		0x1b0b1
			>;
		};
	};
};


&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};


&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	/* fsl,uart-has-rtscts; */
	status = "okay";
};


&usbotg1 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	no-1-8-v;
	bus-width = <8>;
	max-frequency = <20000000>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	no-1-8-v;
	non-removable;
	bus-width = <4>;
	/* keep-power-in-suspend;
	enable-sdio-wakeup; */
	vmmc-supply = <&wlan_en_reg>;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>; 
	wilc: wilc_sdio@0 {
			compatible = "atmel,wilc_sdio";
			reg = <2>; 
			/* gpio_reset = <&gpio1 27 0>; */
			/* gpio_chip_en = <&gpio5 7 1>; */
			gpio_irq = <&gpio5 3 0>;
			status = "okay";
		}; 
};
	
&weim {
    pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weim>;
	#address-cells = <2>;
	#size-cells = <1>;
	ranges = <0 0 0x50000000 0x08000000>;
    fsl,weim-cs-gpr = <&gpr>;
    status = "okay";
	
		fpga@0,0 {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0 0 0x02000000>;
			fsl,weim-cs-timing = <0x0191000f 0x00001200 0x02001000
					0x0000c008 0x02404a38e 0x00000000>;
			bclk-continuous;
		};
};

