- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [How to mapping Intrinsic function to multiple riscv instruction?](https://discourse.llvm.org/t/how-to-mapping-intrinsic-function-to-multiple-riscv-instruction/74987#post_9)
- [How to mapping Intrinsic function to multiple riscv instruction?](https://discourse.llvm.org/t/how-to-mapping-intrinsic-function-to-multiple-riscv-instruction/74987#post_8)
- [An automatic dialect and frontend generator from antlr4 grammars](https://discourse.llvm.org/t/an-automatic-dialect-and-frontend-generator-from-antlr4-grammars/75323#post_3)
- [How to mapping Intrinsic function to multiple riscv instruction?](https://discourse.llvm.org/t/how-to-mapping-intrinsic-function-to-multiple-riscv-instruction/74987#post_7)
- [[RISCV] Why is the Size parameter of VReg RegisterClass based on 64?](https://discourse.llvm.org/t/riscv-why-is-the-size-parameter-of-vreg-registerclass-based-on-64/75333#post_1)
<!-- DISCOURSE-LLVM:END -->
