// Seed: 3656042357
module module_0 #(
    parameter id_14 = 32'd13,
    parameter id_9  = 32'd98
) (
    output tri1  id_0,
    output tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    output uwire id_4
    , id_7,
    input  wire  id_5
);
  localparam id_8 = 1 + -1, id_9 = 1, id_10 = -1, id_11 = ~id_7;
  logic [-1 : id_9] id_12;
  ;
  assign id_0 = -1;
  wire id_13;
  assign module_1.id_0 = 0;
  wire _id_14;
  always @(posedge 1 or posedge -1);
  assign id_7[id_14] = id_12;
  assign id_12[-1]   = -1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1
    , id_3
);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
  logic id_5;
endmodule
