<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>IOG_IOD_DDRX4_COMP</design>
	<target_verilog>C:\ALL_OLD_DATA\20211\IOD_2bitERR\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.vm</target_verilog>
</SynplifyOutput>
