Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0ce7fd946fc4b659b41ec744a253501 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot task3_test_behav xil_defaultlib.task3_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'echo_analyzer' remains a black-box since it has no binding entity [G:/Embedded Computing/task3/task3_test.vhd:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.task3_test
Built simulation snapshot task3_test_behav
