# Compile of fcmp_conversion.sv was successful.
# Compile of tb_fcmp.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_fcmp
# vsim -voptargs="+acc" work.tb_fcmp 
# Start time: 01:13:35 on Nov 30,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_fcmp(fast)
# Loading work.fcmp(fast)
run -all
# 
# 
# Floating Point Compare Version 1.0
# Converted to SystemVerilog for ECE571
# 
# 
# 
# Testing FP CMP Unit
# 
# 
# Running Pat 0 Test ...
# 
# 
# Running Pat 1 Test ...
# 
# 
# Running Pat 2 Test ...
# 
# 
# Running Random Lg. Num Test ...
# 
# 
# Running Random Sm. Num Test ...
# 
# 
# 
# 
# 
# 
# All test Done !
# 
# 
# Run 600188 vectors, found 0 errors.
# 
# 
# ** Note: $stop    : //thoth.cecs.pdx.edu/Home04/ghu/Desktop/fpu/tb_fcmp.sv(108)
#    Time: 60022150 ns  Iteration: 1  Instance: /tb_fcmp
# Break in Module tb_fcmp at //thoth.cecs.pdx.edu/Home04/ghu/Desktop/fpu/tb_fcmp.sv line 108
quit -sim
# End time: 01:13:54 on Nov 30,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 3
