--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf -ucf xtop.ucf

Design file:              xtop.ncd
Physical constraint file: xtop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6921496 paths analyzed, 594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.964ns.
--------------------------------------------------------------------------------

Paths for end point controller/regC_2 (SLICE_X23Y32.F3), 551264 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regC_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.964ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB30    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y11.G2      net (fanout=92)       1.407   instruction<30>
    SLICE_X12Y11.Y       Tilo                  0.759   N150
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y9.G2       net (fanout=5)        0.654   controller/imm_cmp_eq00001
    SLICE_X15Y9.Y        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_SW0
    SLICE_X15Y9.F4       net (fanout=17)       0.071   N162
    SLICE_X15Y9.X        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_1
    SLICE_X13Y13.G3      net (fanout=2)        0.898   controller/mem_addr<9>1
    SLICE_X13Y13.Y       Tilo                  0.704   controller/mem_sel
                                                       controller/mem_sel121_1
    SLICE_X12Y10.F2      net (fanout=3)        0.396   controller/mem_sel121
    SLICE_X12Y10.X       Tilo                  0.759   addr_decoder/Mmux_data_to_rd1101
                                                       addr_decoder/Mmux_data_to_rd1101_1
    SLICE_X14Y14.F3      net (fanout=2)        0.607   addr_decoder/Mmux_data_to_rd1101
    SLICE_X14Y14.X       Tif5x                 1.152   N179
                                                       controller/operand<0>111_SW0_G
                                                       controller/operand<0>111_SW0
    SLICE_X15Y14.F4      net (fanout=1)        0.023   N179
    SLICE_X15Y14.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>30
    SLICE_X23Y15.F3      net (fanout=4)        0.638   controller/operand<0>
    SLICE_X23Y15.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.Y       Tciny                 0.869   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_xor<3>
    SLICE_X22Y16.G2      net (fanout=1)        0.110   controller/carry_res_n_1<3>
    SLICE_X22Y16.COUT    Topcyg                1.131   controller/adder_res<2>
                                                       controller/Maddsub_adder_res_lut<3>
                                                       controller/Maddsub_adder_res_cy<3>
    SLICE_X22Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<3>
    SLICE_X22Y17.COUT    Tbyp                  0.130   controller/adder_res<4>
                                                       controller/Maddsub_adder_res_cy<4>
                                                       controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.COUT    Tbyp                  0.130   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_cy<6>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X23Y32.F3      net (fanout=2)        0.290   controller/adder_res<31>
    SLICE_X23Y32.CLK     Tfck                  0.837   controller/regC<2>
                                                       controller/alu_negative32
                                                       controller/regC_2
    -------------------------------------------------  ---------------------------
    Total                                     19.964ns (14.870ns logic, 5.094ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regC_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.964ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB30    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y11.G2      net (fanout=92)       1.407   instruction<30>
    SLICE_X12Y11.Y       Tilo                  0.759   N150
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y9.G2       net (fanout=5)        0.654   controller/imm_cmp_eq00001
    SLICE_X15Y9.Y        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_SW0
    SLICE_X15Y9.F4       net (fanout=17)       0.071   N162
    SLICE_X15Y9.X        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_1
    SLICE_X13Y13.G3      net (fanout=2)        0.898   controller/mem_addr<9>1
    SLICE_X13Y13.Y       Tilo                  0.704   controller/mem_sel
                                                       controller/mem_sel121_1
    SLICE_X12Y10.F2      net (fanout=3)        0.396   controller/mem_sel121
    SLICE_X12Y10.X       Tilo                  0.759   addr_decoder/Mmux_data_to_rd1101
                                                       addr_decoder/Mmux_data_to_rd1101_1
    SLICE_X14Y14.F3      net (fanout=2)        0.607   addr_decoder/Mmux_data_to_rd1101
    SLICE_X14Y14.X       Tif5x                 1.152   N179
                                                       controller/operand<0>111_SW0_G
                                                       controller/operand<0>111_SW0
    SLICE_X15Y14.F4      net (fanout=1)        0.023   N179
    SLICE_X15Y14.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>30
    SLICE_X23Y15.F3      net (fanout=4)        0.638   controller/operand<0>
    SLICE_X23Y15.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.COUT    Tbyp                  0.118   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.Y       Tciny                 0.869   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_xor<5>
    SLICE_X22Y17.G1      net (fanout=1)        0.122   controller/carry_res_n_1<5>
    SLICE_X22Y17.COUT    Topcyg                1.131   controller/adder_res<4>
                                                       controller/Maddsub_adder_res_lut<5>
                                                       controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.COUT    Tbyp                  0.130   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_cy<6>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X23Y32.F3      net (fanout=2)        0.290   controller/adder_res<31>
    SLICE_X23Y32.CLK     Tfck                  0.837   controller/regC<2>
                                                       controller/alu_negative32
                                                       controller/regC_2
    -------------------------------------------------  ---------------------------
    Total                                     19.964ns (14.858ns logic, 5.106ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regC_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.940ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB30    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y11.G2      net (fanout=92)       1.407   instruction<30>
    SLICE_X12Y11.Y       Tilo                  0.759   N150
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y9.G2       net (fanout=5)        0.654   controller/imm_cmp_eq00001
    SLICE_X15Y9.Y        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_SW0
    SLICE_X15Y9.F4       net (fanout=17)       0.071   N162
    SLICE_X15Y9.X        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_1
    SLICE_X13Y13.G3      net (fanout=2)        0.898   controller/mem_addr<9>1
    SLICE_X13Y13.Y       Tilo                  0.704   controller/mem_sel
                                                       controller/mem_sel121_1
    SLICE_X12Y10.F2      net (fanout=3)        0.396   controller/mem_sel121
    SLICE_X12Y10.X       Tilo                  0.759   addr_decoder/Mmux_data_to_rd1101
                                                       addr_decoder/Mmux_data_to_rd1101_1
    SLICE_X14Y14.F3      net (fanout=2)        0.607   addr_decoder/Mmux_data_to_rd1101
    SLICE_X14Y14.X       Tif5x                 1.152   N179
                                                       controller/operand<0>111_SW0_G
                                                       controller/operand<0>111_SW0
    SLICE_X15Y14.F4      net (fanout=1)        0.023   N179
    SLICE_X15Y14.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>30
    SLICE_X23Y15.F3      net (fanout=4)        0.638   controller/operand<0>
    SLICE_X23Y15.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.COUT    Tbyp                  0.118   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.COUT    Tbyp                  0.118   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X23Y18.Y       Tciny                 0.869   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_xor<7>
    SLICE_X22Y18.G2      net (fanout=1)        0.110   controller/carry_res_n_1<7>
    SLICE_X22Y18.COUT    Topcyg                1.131   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_lut<7>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X23Y32.F3      net (fanout=2)        0.290   controller/adder_res<31>
    SLICE_X23Y32.CLK     Tfck                  0.837   controller/regC<2>
                                                       controller/alu_negative32
                                                       controller/regC_2
    -------------------------------------------------  ---------------------------
    Total                                     19.940ns (14.846ns logic, 5.094ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_29 (SLICE_X22Y33.F3), 485512 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.872ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB30    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y11.G2      net (fanout=92)       1.407   instruction<30>
    SLICE_X12Y11.Y       Tilo                  0.759   N150
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y9.G2       net (fanout=5)        0.654   controller/imm_cmp_eq00001
    SLICE_X15Y9.Y        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_SW0
    SLICE_X15Y9.F4       net (fanout=17)       0.071   N162
    SLICE_X15Y9.X        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_1
    SLICE_X13Y13.G3      net (fanout=2)        0.898   controller/mem_addr<9>1
    SLICE_X13Y13.Y       Tilo                  0.704   controller/mem_sel
                                                       controller/mem_sel121_1
    SLICE_X12Y10.F2      net (fanout=3)        0.396   controller/mem_sel121
    SLICE_X12Y10.X       Tilo                  0.759   addr_decoder/Mmux_data_to_rd1101
                                                       addr_decoder/Mmux_data_to_rd1101_1
    SLICE_X14Y14.F3      net (fanout=2)        0.607   addr_decoder/Mmux_data_to_rd1101
    SLICE_X14Y14.X       Tif5x                 1.152   N179
                                                       controller/operand<0>111_SW0_G
                                                       controller/operand<0>111_SW0
    SLICE_X15Y14.F4      net (fanout=1)        0.023   N179
    SLICE_X15Y14.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>30
    SLICE_X23Y15.F3      net (fanout=4)        0.638   controller/operand<0>
    SLICE_X23Y15.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.Y       Tciny                 0.869   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_xor<3>
    SLICE_X22Y16.G2      net (fanout=1)        0.110   controller/carry_res_n_1<3>
    SLICE_X22Y16.COUT    Topcyg                1.131   controller/adder_res<2>
                                                       controller/Maddsub_adder_res_lut<3>
                                                       controller/Maddsub_adder_res_cy<3>
    SLICE_X22Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<3>
    SLICE_X22Y17.COUT    Tbyp                  0.130   controller/adder_res<4>
                                                       controller/Maddsub_adder_res_cy<4>
                                                       controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.COUT    Tbyp                  0.130   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_cy<6>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.Y       Tciny                 0.883   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_xor<29>
    SLICE_X22Y33.F3      net (fanout=1)        0.273   controller/adder_res<29>
    SLICE_X22Y33.CLK     Tfck                  0.892   controller/regA<29>
                                                       controller/Mmux_regA_mux000066146
                                                       controller/regA_29
    -------------------------------------------------  ---------------------------
    Total                                     19.872ns (14.795ns logic, 5.077ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.872ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB30    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y11.G2      net (fanout=92)       1.407   instruction<30>
    SLICE_X12Y11.Y       Tilo                  0.759   N150
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y9.G2       net (fanout=5)        0.654   controller/imm_cmp_eq00001
    SLICE_X15Y9.Y        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_SW0
    SLICE_X15Y9.F4       net (fanout=17)       0.071   N162
    SLICE_X15Y9.X        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_1
    SLICE_X13Y13.G3      net (fanout=2)        0.898   controller/mem_addr<9>1
    SLICE_X13Y13.Y       Tilo                  0.704   controller/mem_sel
                                                       controller/mem_sel121_1
    SLICE_X12Y10.F2      net (fanout=3)        0.396   controller/mem_sel121
    SLICE_X12Y10.X       Tilo                  0.759   addr_decoder/Mmux_data_to_rd1101
                                                       addr_decoder/Mmux_data_to_rd1101_1
    SLICE_X14Y14.F3      net (fanout=2)        0.607   addr_decoder/Mmux_data_to_rd1101
    SLICE_X14Y14.X       Tif5x                 1.152   N179
                                                       controller/operand<0>111_SW0_G
                                                       controller/operand<0>111_SW0
    SLICE_X15Y14.F4      net (fanout=1)        0.023   N179
    SLICE_X15Y14.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>30
    SLICE_X23Y15.F3      net (fanout=4)        0.638   controller/operand<0>
    SLICE_X23Y15.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.COUT    Tbyp                  0.118   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.Y       Tciny                 0.869   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_xor<5>
    SLICE_X22Y17.G1      net (fanout=1)        0.122   controller/carry_res_n_1<5>
    SLICE_X22Y17.COUT    Topcyg                1.131   controller/adder_res<4>
                                                       controller/Maddsub_adder_res_lut<5>
                                                       controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.COUT    Tbyp                  0.130   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_cy<6>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.Y       Tciny                 0.883   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_xor<29>
    SLICE_X22Y33.F3      net (fanout=1)        0.273   controller/adder_res<29>
    SLICE_X22Y33.CLK     Tfck                  0.892   controller/regA<29>
                                                       controller/Mmux_regA_mux000066146
                                                       controller/regA_29
    -------------------------------------------------  ---------------------------
    Total                                     19.872ns (14.783ns logic, 5.089ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.848ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB30    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y11.G2      net (fanout=92)       1.407   instruction<30>
    SLICE_X12Y11.Y       Tilo                  0.759   N150
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y9.G2       net (fanout=5)        0.654   controller/imm_cmp_eq00001
    SLICE_X15Y9.Y        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_SW0
    SLICE_X15Y9.F4       net (fanout=17)       0.071   N162
    SLICE_X15Y9.X        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_1
    SLICE_X13Y13.G3      net (fanout=2)        0.898   controller/mem_addr<9>1
    SLICE_X13Y13.Y       Tilo                  0.704   controller/mem_sel
                                                       controller/mem_sel121_1
    SLICE_X12Y10.F2      net (fanout=3)        0.396   controller/mem_sel121
    SLICE_X12Y10.X       Tilo                  0.759   addr_decoder/Mmux_data_to_rd1101
                                                       addr_decoder/Mmux_data_to_rd1101_1
    SLICE_X14Y14.F3      net (fanout=2)        0.607   addr_decoder/Mmux_data_to_rd1101
    SLICE_X14Y14.X       Tif5x                 1.152   N179
                                                       controller/operand<0>111_SW0_G
                                                       controller/operand<0>111_SW0
    SLICE_X15Y14.F4      net (fanout=1)        0.023   N179
    SLICE_X15Y14.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>30
    SLICE_X23Y15.F3      net (fanout=4)        0.638   controller/operand<0>
    SLICE_X23Y15.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.COUT    Tbyp                  0.118   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.COUT    Tbyp                  0.118   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X23Y18.Y       Tciny                 0.869   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_xor<7>
    SLICE_X22Y18.G2      net (fanout=1)        0.110   controller/carry_res_n_1<7>
    SLICE_X22Y18.COUT    Topcyg                1.131   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_lut<7>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.Y       Tciny                 0.883   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_xor<29>
    SLICE_X22Y33.F3      net (fanout=1)        0.273   controller/adder_res<29>
    SLICE_X22Y33.CLK     Tfck                  0.892   controller/regA<29>
                                                       controller/Mmux_regA_mux000066146
                                                       controller/regA_29
    -------------------------------------------------  ---------------------------
    Total                                     19.848ns (14.771ns logic, 5.077ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_31 (SLICE_X22Y31.F4), 551264 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.767ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB30    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y11.G2      net (fanout=92)       1.407   instruction<30>
    SLICE_X12Y11.Y       Tilo                  0.759   N150
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y9.G2       net (fanout=5)        0.654   controller/imm_cmp_eq00001
    SLICE_X15Y9.Y        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_SW0
    SLICE_X15Y9.F4       net (fanout=17)       0.071   N162
    SLICE_X15Y9.X        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_1
    SLICE_X13Y13.G3      net (fanout=2)        0.898   controller/mem_addr<9>1
    SLICE_X13Y13.Y       Tilo                  0.704   controller/mem_sel
                                                       controller/mem_sel121_1
    SLICE_X12Y10.F2      net (fanout=3)        0.396   controller/mem_sel121
    SLICE_X12Y10.X       Tilo                  0.759   addr_decoder/Mmux_data_to_rd1101
                                                       addr_decoder/Mmux_data_to_rd1101_1
    SLICE_X14Y14.F3      net (fanout=2)        0.607   addr_decoder/Mmux_data_to_rd1101
    SLICE_X14Y14.X       Tif5x                 1.152   N179
                                                       controller/operand<0>111_SW0_G
                                                       controller/operand<0>111_SW0
    SLICE_X15Y14.F4      net (fanout=1)        0.023   N179
    SLICE_X15Y14.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>30
    SLICE_X23Y15.F3      net (fanout=4)        0.638   controller/operand<0>
    SLICE_X23Y15.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.Y       Tciny                 0.869   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_xor<3>
    SLICE_X22Y16.G2      net (fanout=1)        0.110   controller/carry_res_n_1<3>
    SLICE_X22Y16.COUT    Topcyg                1.131   controller/adder_res<2>
                                                       controller/Maddsub_adder_res_lut<3>
                                                       controller/Maddsub_adder_res_cy<3>
    SLICE_X22Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<3>
    SLICE_X22Y17.COUT    Tbyp                  0.130   controller/adder_res<4>
                                                       controller/Maddsub_adder_res_cy<4>
                                                       controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.COUT    Tbyp                  0.130   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_cy<6>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X22Y31.F4      net (fanout=2)        0.038   controller/adder_res<31>
    SLICE_X22Y31.CLK     Tfck                  0.892   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.767ns (14.925ns logic, 4.842ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.767ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB30    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y11.G2      net (fanout=92)       1.407   instruction<30>
    SLICE_X12Y11.Y       Tilo                  0.759   N150
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y9.G2       net (fanout=5)        0.654   controller/imm_cmp_eq00001
    SLICE_X15Y9.Y        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_SW0
    SLICE_X15Y9.F4       net (fanout=17)       0.071   N162
    SLICE_X15Y9.X        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_1
    SLICE_X13Y13.G3      net (fanout=2)        0.898   controller/mem_addr<9>1
    SLICE_X13Y13.Y       Tilo                  0.704   controller/mem_sel
                                                       controller/mem_sel121_1
    SLICE_X12Y10.F2      net (fanout=3)        0.396   controller/mem_sel121
    SLICE_X12Y10.X       Tilo                  0.759   addr_decoder/Mmux_data_to_rd1101
                                                       addr_decoder/Mmux_data_to_rd1101_1
    SLICE_X14Y14.F3      net (fanout=2)        0.607   addr_decoder/Mmux_data_to_rd1101
    SLICE_X14Y14.X       Tif5x                 1.152   N179
                                                       controller/operand<0>111_SW0_G
                                                       controller/operand<0>111_SW0
    SLICE_X15Y14.F4      net (fanout=1)        0.023   N179
    SLICE_X15Y14.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>30
    SLICE_X23Y15.F3      net (fanout=4)        0.638   controller/operand<0>
    SLICE_X23Y15.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.COUT    Tbyp                  0.118   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.Y       Tciny                 0.869   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_xor<5>
    SLICE_X22Y17.G1      net (fanout=1)        0.122   controller/carry_res_n_1<5>
    SLICE_X22Y17.COUT    Topcyg                1.131   controller/adder_res<4>
                                                       controller/Maddsub_adder_res_lut<5>
                                                       controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<5>
    SLICE_X22Y18.COUT    Tbyp                  0.130   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_cy<6>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X22Y31.F4      net (fanout=2)        0.038   controller/adder_res<31>
    SLICE_X22Y31.CLK     Tfck                  0.892   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.767ns (14.913ns logic, 4.854ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.743ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB30    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y11.G2      net (fanout=92)       1.407   instruction<30>
    SLICE_X12Y11.Y       Tilo                  0.759   N150
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y9.G2       net (fanout=5)        0.654   controller/imm_cmp_eq00001
    SLICE_X15Y9.Y        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_SW0
    SLICE_X15Y9.F4       net (fanout=17)       0.071   N162
    SLICE_X15Y9.X        Tilo                  0.704   controller/mem_addr<9>1
                                                       controller/mem_addr<9>1_1
    SLICE_X13Y13.G3      net (fanout=2)        0.898   controller/mem_addr<9>1
    SLICE_X13Y13.Y       Tilo                  0.704   controller/mem_sel
                                                       controller/mem_sel121_1
    SLICE_X12Y10.F2      net (fanout=3)        0.396   controller/mem_sel121
    SLICE_X12Y10.X       Tilo                  0.759   addr_decoder/Mmux_data_to_rd1101
                                                       addr_decoder/Mmux_data_to_rd1101_1
    SLICE_X14Y14.F3      net (fanout=2)        0.607   addr_decoder/Mmux_data_to_rd1101
    SLICE_X14Y14.X       Tif5x                 1.152   N179
                                                       controller/operand<0>111_SW0_G
                                                       controller/operand<0>111_SW0
    SLICE_X15Y14.F4      net (fanout=1)        0.023   N179
    SLICE_X15Y14.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>30
    SLICE_X23Y15.F3      net (fanout=4)        0.638   controller/operand<0>
    SLICE_X23Y15.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X23Y16.COUT    Tbyp                  0.118   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X23Y17.COUT    Tbyp                  0.118   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X23Y18.Y       Tciny                 0.869   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_xor<7>
    SLICE_X22Y18.G2      net (fanout=1)        0.110   controller/carry_res_n_1<7>
    SLICE_X22Y18.COUT    Topcyg                1.131   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_lut<7>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X22Y23.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X22Y24.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X22Y25.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X22Y26.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X22Y27.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X22Y28.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X22Y29.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X22Y30.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X22Y31.F4      net (fanout=2)        0.038   controller/adder_res<31>
    SLICE_X22Y31.CLK     Tfck                  0.892   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.743ns (14.901ns logic, 4.842ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point regf/Mram_regf5 (SLICE_X24Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regA_4 (FF)
  Destination:          regf/Mram_regf5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.008 - 0.005)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regA_4 to regf/Mram_regf5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y11.XQ      Tcko                  0.474   controller/regA<4>
                                                       controller/regA_4
    SLICE_X24Y9.BX       net (fanout=15)       0.550   controller/regA<4>
    SLICE_X24Y9.CLK      Tdh         (-Th)     0.149   regf/_varindex0000<4>
                                                       regf/Mram_regf5
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.325ns logic, 0.550ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point ram/Mram_mem.B (RAMB16_X0Y0.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/pc_3 (FF)
  Destination:          ram/Mram_mem.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/pc_3 to ram/Mram_mem.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y3.XQ        Tcko                  0.474   controller/pc<3>
                                                       controller/pc_3
    RAMB16_X0Y0.ADDRB8   net (fanout=2)        0.748   controller/pc<3>
    RAMB16_X0Y0.CLKB     Tbcka       (-Th)     0.131   ram/Mram_mem
                                                       ram/Mram_mem.B
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.343ns logic, 0.748ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point regf/Mram_regf3 (SLICE_X14Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regA_2 (FF)
  Destination:          regf/Mram_regf3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.045 - 0.041)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regA_2 to regf/Mram_regf3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.XQ      Tcko                  0.474   controller/regA<2>
                                                       controller/regA_2
    SLICE_X14Y17.BX      net (fanout=15)       0.768   controller/regA<2>
    SLICE_X14Y17.CLK     Tdh         (-Th)     0.149   regf/_varindex0000<2>
                                                       regf/Mram_regf3
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.325ns logic, 0.768ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: displayDecoder/refresh_counter<0>/SR
  Logical resource: displayDecoder/refresh_counter_0/SR
  Location pin: SLICE_X27Y4.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: displayDecoder/refresh_counter<0>/SR
  Logical resource: displayDecoder/refresh_counter_0/SR
  Location pin: SLICE_X27Y4.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: displayDecoder/refresh_counter<0>/SR
  Logical resource: displayDecoder/refresh_counter_1/SR
  Location pin: SLICE_X27Y4.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.964|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6921496 paths, 0 nets, and 3103 connections

Design statistics:
   Minimum period:  19.964ns{1}   (Maximum frequency:  50.090MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 18 08:27:30 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 341 MB



