Netlist file: counter.net   Architecture file: vpr_5_8_12_12_120_x10_y10.xml
Array size: 10 x 10 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n67		1	8	0	#0
n58		1	9	0	#1
top^d_en	0	9	4	#2
top^FF_NODE~15	1	7	0	#3
top^rst		0	9	0	#4
out:top^d_out~11	0	8	5	#5
out:top^d_out~10	0	8	0	#6
out:top^d_out~3	0	9	6	#7
out:top^d_out~9	0	8	1	#8
out:top^d_out~8	0	7	4	#9
out:top^d_out~2	0	9	1	#10
out:top^d_out~7	0	8	3	#11
out:top^d_out~6	0	8	4	#12
out:top^d_out~1	0	9	7	#13
out:top^d_out~5	0	9	3	#14
out:top^d_out~4	0	8	7	#15
out:top^d_out~0	0	9	2	#16
top^clock	0	2	1	#17
