
segment_display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cd4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  08006e68  08006e68  00016e68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007128  08007128  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08007128  08007128  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007128  08007128  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007128  08007128  00017128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800712c  0800712c  0001712c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007130  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  200001e0  0800730c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  0800730c  000202a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000086a5  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c1d  00000000  00000000  000288b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009f0  00000000  00000000  0002a4d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008e8  00000000  00000000  0002aec0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000172d8  00000000  00000000  0002b7a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000074bf  00000000  00000000  00042a80  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00079122  00000000  00000000  00049f3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c3061  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030f4  00000000  00000000  000c30dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e4c 	.word	0x08006e4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08006e4c 	.word	0x08006e4c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8000c50:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <LL_EXTI_EnableIT_0_31+0x20>)
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	4904      	ldr	r1, [pc, #16]	; (8000c68 <LL_EXTI_EnableIT_0_31+0x20>)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	600b      	str	r3, [r1, #0]
}
 8000c5c:	bf00      	nop
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	40010400 	.word	0x40010400

08000c6c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000c74:	4b05      	ldr	r3, [pc, #20]	; (8000c8c <LL_EXTI_EnableIT_32_63+0x20>)
 8000c76:	6a1a      	ldr	r2, [r3, #32]
 8000c78:	4904      	ldr	r1, [pc, #16]	; (8000c8c <LL_EXTI_EnableIT_32_63+0x20>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	620b      	str	r3, [r1, #32]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	40010400 	.word	0x40010400

08000c90 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <LL_EXTI_DisableIT_0_31+0x24>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	4904      	ldr	r1, [pc, #16]	; (8000cb4 <LL_EXTI_DisableIT_0_31+0x24>)
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	600b      	str	r3, [r1, #0]
}
 8000ca6:	bf00      	nop
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	40010400 	.word	0x40010400

08000cb8 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <LL_EXTI_DisableIT_32_63+0x24>)
 8000cc2:	6a1a      	ldr	r2, [r3, #32]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	43db      	mvns	r3, r3
 8000cc8:	4904      	ldr	r1, [pc, #16]	; (8000cdc <LL_EXTI_DisableIT_32_63+0x24>)
 8000cca:	4013      	ands	r3, r2
 8000ccc:	620b      	str	r3, [r1, #32]
}
 8000cce:	bf00      	nop
 8000cd0:	370c      	adds	r7, #12
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	40010400 	.word	0x40010400

08000ce0 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000ce8:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000cea:	685a      	ldr	r2, [r3, #4]
 8000cec:	4904      	ldr	r1, [pc, #16]	; (8000d00 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	604b      	str	r3, [r1, #4]

}
 8000cf4:	bf00      	nop
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	40010400 	.word	0x40010400

08000d04 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8000d0c:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000d0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d10:	4904      	ldr	r1, [pc, #16]	; (8000d24 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	40010400 	.word	0x40010400

08000d28 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <LL_EXTI_DisableEvent_0_31+0x24>)
 8000d32:	685a      	ldr	r2, [r3, #4]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	43db      	mvns	r3, r3
 8000d38:	4904      	ldr	r1, [pc, #16]	; (8000d4c <LL_EXTI_DisableEvent_0_31+0x24>)
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	604b      	str	r3, [r1, #4]
}
 8000d3e:	bf00      	nop
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	40010400 	.word	0x40010400

08000d50 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8000d58:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000d5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	4904      	ldr	r1, [pc, #16]	; (8000d74 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000d62:	4013      	ands	r3, r2
 8000d64:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000d66:	bf00      	nop
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	40010400 	.word	0x40010400

08000d78 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000d80:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000d82:	689a      	ldr	r2, [r3, #8]
 8000d84:	4904      	ldr	r1, [pc, #16]	; (8000d98 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	608b      	str	r3, [r1, #8]

}
 8000d8c:	bf00      	nop
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	40010400 	.word	0x40010400

08000d9c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8000da4:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000da6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000da8:	4904      	ldr	r1, [pc, #16]	; (8000dbc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4313      	orrs	r3, r2
 8000dae:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	40010400 	.word	0x40010400

08000dc0 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000dca:	689a      	ldr	r2, [r3, #8]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	4904      	ldr	r1, [pc, #16]	; (8000de4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	608b      	str	r3, [r1, #8]

}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40010400 	.word	0x40010400

08000de8 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000df0:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000df2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	43db      	mvns	r3, r3
 8000df8:	4904      	ldr	r1, [pc, #16]	; (8000e0c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000dfe:	bf00      	nop
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	40010400 	.word	0x40010400

08000e10 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000e18:	4b05      	ldr	r3, [pc, #20]	; (8000e30 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000e1a:	68da      	ldr	r2, [r3, #12]
 8000e1c:	4904      	ldr	r1, [pc, #16]	; (8000e30 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	60cb      	str	r3, [r1, #12]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	40010400 	.word	0x40010400

08000e34 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8000e3c:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e40:	4904      	ldr	r1, [pc, #16]	; (8000e54 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	40010400 	.word	0x40010400

08000e58 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000e62:	68da      	ldr	r2, [r3, #12]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	43db      	mvns	r3, r3
 8000e68:	4904      	ldr	r1, [pc, #16]	; (8000e7c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	60cb      	str	r3, [r1, #12]
}
 8000e6e:	bf00      	nop
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	40010400 	.word	0x40010400

08000e80 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	4904      	ldr	r1, [pc, #16]	; (8000ea4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000e92:	4013      	ands	r3, r2
 8000e94:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000e96:	bf00      	nop
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	40010400 	.word	0x40010400

08000ea8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	7a1b      	ldrb	r3, [r3, #8]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	f000 80c2 	beq.w	8001042 <LL_EXTI_Init+0x19a>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d05b      	beq.n	8000f7e <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	7a5b      	ldrb	r3, [r3, #9]
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d00e      	beq.n	8000eec <LL_EXTI_Init+0x44>
 8000ece:	2b02      	cmp	r3, #2
 8000ed0:	d017      	beq.n	8000f02 <LL_EXTI_Init+0x5a>
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d120      	bne.n	8000f18 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ff24 	bl	8000d28 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff feaf 	bl	8000c48 <LL_EXTI_EnableIT_0_31>
          break;
 8000eea:	e018      	b.n	8000f1e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fecd 	bl	8000c90 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fef0 	bl	8000ce0 <LL_EXTI_EnableEvent_0_31>
          break;
 8000f00:	e00d      	b.n	8000f1e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fe9e 	bl	8000c48 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff fee5 	bl	8000ce0 <LL_EXTI_EnableEvent_0_31>
          break;
 8000f16:	e002      	b.n	8000f1e <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	73fb      	strb	r3, [r7, #15]
          break;
 8000f1c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	7a9b      	ldrb	r3, [r3, #10]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d02b      	beq.n	8000f7e <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	7a9b      	ldrb	r3, [r3, #10]
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d00e      	beq.n	8000f4c <LL_EXTI_Init+0xa4>
 8000f2e:	2b03      	cmp	r3, #3
 8000f30:	d017      	beq.n	8000f62 <LL_EXTI_Init+0xba>
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d120      	bne.n	8000f78 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff ff8c 	bl	8000e58 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff17 	bl	8000d78 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8000f4a:	e019      	b.n	8000f80 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff ff35 	bl	8000dc0 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff ff58 	bl	8000e10 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000f60:	e00e      	b.n	8000f80 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff ff06 	bl	8000d78 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff ff4d 	bl	8000e10 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000f76:	e003      	b.n	8000f80 <LL_EXTI_Init+0xd8>
          default:
            status = ERROR;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	73fb      	strb	r3, [r7, #15]
            break;
 8000f7c:	e000      	b.n	8000f80 <LL_EXTI_Init+0xd8>
        }
      }
 8000f7e:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d071      	beq.n	800106c <LL_EXTI_Init+0x1c4>
    {
      switch (EXTI_InitStruct->Mode)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	7a5b      	ldrb	r3, [r3, #9]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d00e      	beq.n	8000fae <LL_EXTI_Init+0x106>
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d017      	beq.n	8000fc4 <LL_EXTI_Init+0x11c>
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d120      	bne.n	8000fda <LL_EXTI_Init+0x132>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fed7 	bl	8000d50 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fe60 	bl	8000c6c <LL_EXTI_EnableIT_32_63>
          break;
 8000fac:	e018      	b.n	8000fe0 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fe80 	bl	8000cb8 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff fea1 	bl	8000d04 <LL_EXTI_EnableEvent_32_63>
          break;
 8000fc2:	e00d      	b.n	8000fe0 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fe4f 	bl	8000c6c <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff fe96 	bl	8000d04 <LL_EXTI_EnableEvent_32_63>
          break;
 8000fd8:	e002      	b.n	8000fe0 <LL_EXTI_Init+0x138>
        default:
          status = ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	73fb      	strb	r3, [r7, #15]
          break;
 8000fde:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7a9b      	ldrb	r3, [r3, #10]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d041      	beq.n	800106c <LL_EXTI_Init+0x1c4>
      {
        switch (EXTI_InitStruct->Trigger)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	7a9b      	ldrb	r3, [r3, #10]
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d00e      	beq.n	800100e <LL_EXTI_Init+0x166>
 8000ff0:	2b03      	cmp	r3, #3
 8000ff2:	d017      	beq.n	8001024 <LL_EXTI_Init+0x17c>
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d120      	bne.n	800103a <LL_EXTI_Init+0x192>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ff3f 	bl	8000e80 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff fec8 	bl	8000d9c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800100c:	e02f      	b.n	800106e <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fee8 	bl	8000de8 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff ff09 	bl	8000e34 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001022:	e024      	b.n	800106e <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff feb7 	bl	8000d9c <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fefe 	bl	8000e34 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001038:	e019      	b.n	800106e <LL_EXTI_Init+0x1c6>
          default:
            status = ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	73fb      	strb	r3, [r7, #15]
            break;
 800103e:	bf00      	nop
 8001040:	e015      	b.n	800106e <LL_EXTI_Init+0x1c6>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fe22 	bl	8000c90 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff fe69 	bl	8000d28 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fe2c 	bl	8000cb8 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fe73 	bl	8000d50 <LL_EXTI_DisableEvent_32_63>
 800106a:	e000      	b.n	800106e <LL_EXTI_Init+0x1c6>
      }
 800106c:	bf00      	nop
#endif
  }
  return status;
 800106e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001078:	b480      	push	{r7}
 800107a:	b089      	sub	sp, #36	; 0x24
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	fa93 f3a3 	rbit	r3, r3
 8001092:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	fab3 f383 	clz	r3, r3
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	2103      	movs	r1, #3
 800109e:	fa01 f303 	lsl.w	r3, r1, r3
 80010a2:	43db      	mvns	r3, r3
 80010a4:	401a      	ands	r2, r3
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	fa93 f3a3 	rbit	r3, r3
 80010b0:	61bb      	str	r3, [r7, #24]
  return(result);
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	fab3 f383 	clz	r3, r3
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	6879      	ldr	r1, [r7, #4]
 80010bc:	fa01 f303 	lsl.w	r3, r1, r3
 80010c0:	431a      	orrs	r2, r3
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	601a      	str	r2, [r3, #0]
}
 80010c6:	bf00      	nop
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80010d2:	b480      	push	{r7}
 80010d4:	b085      	sub	sp, #20
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	60f8      	str	r0, [r7, #12]
 80010da:	60b9      	str	r1, [r7, #8]
 80010dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	685a      	ldr	r2, [r3, #4]
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	43db      	mvns	r3, r3
 80010e6:	401a      	ands	r2, r3
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	6879      	ldr	r1, [r7, #4]
 80010ec:	fb01 f303 	mul.w	r3, r1, r3
 80010f0:	431a      	orrs	r2, r3
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	605a      	str	r2, [r3, #4]
}
 80010f6:	bf00      	nop
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001102:	b480      	push	{r7}
 8001104:	b089      	sub	sp, #36	; 0x24
 8001106:	af00      	add	r7, sp, #0
 8001108:	60f8      	str	r0, [r7, #12]
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	689a      	ldr	r2, [r3, #8]
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	fa93 f3a3 	rbit	r3, r3
 800111c:	613b      	str	r3, [r7, #16]
  return(result);
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	fab3 f383 	clz	r3, r3
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	2103      	movs	r1, #3
 8001128:	fa01 f303 	lsl.w	r3, r1, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	401a      	ands	r2, r3
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	fa93 f3a3 	rbit	r3, r3
 800113a:	61bb      	str	r3, [r7, #24]
  return(result);
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	fab3 f383 	clz	r3, r3
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	6879      	ldr	r1, [r7, #4]
 8001146:	fa01 f303 	lsl.w	r3, r1, r3
 800114a:	431a      	orrs	r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001150:	bf00      	nop
 8001152:	3724      	adds	r7, #36	; 0x24
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800115c:	b480      	push	{r7}
 800115e:	b089      	sub	sp, #36	; 0x24
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	68da      	ldr	r2, [r3, #12]
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	fa93 f3a3 	rbit	r3, r3
 8001176:	613b      	str	r3, [r7, #16]
  return(result);
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	fab3 f383 	clz	r3, r3
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	2103      	movs	r1, #3
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	43db      	mvns	r3, r3
 8001188:	401a      	ands	r2, r3
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	fa93 f3a3 	rbit	r3, r3
 8001194:	61bb      	str	r3, [r7, #24]
  return(result);
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	fab3 f383 	clz	r3, r3
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	6879      	ldr	r1, [r7, #4]
 80011a0:	fa01 f303 	lsl.w	r3, r1, r3
 80011a4:	431a      	orrs	r2, r3
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	60da      	str	r2, [r3, #12]
}
 80011aa:	bf00      	nop
 80011ac:	3724      	adds	r7, #36	; 0x24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b089      	sub	sp, #36	; 0x24
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	60f8      	str	r0, [r7, #12]
 80011be:	60b9      	str	r1, [r7, #8]
 80011c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	6a1a      	ldr	r2, [r3, #32]
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	fa93 f3a3 	rbit	r3, r3
 80011d0:	613b      	str	r3, [r7, #16]
  return(result);
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	fab3 f383 	clz	r3, r3
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	210f      	movs	r1, #15
 80011dc:	fa01 f303 	lsl.w	r3, r1, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	401a      	ands	r2, r3
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	fa93 f3a3 	rbit	r3, r3
 80011ee:	61bb      	str	r3, [r7, #24]
  return(result);
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	fab3 f383 	clz	r3, r3
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	fa01 f303 	lsl.w	r3, r1, r3
 80011fe:	431a      	orrs	r2, r3
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001204:	bf00      	nop
 8001206:	3724      	adds	r7, #36	; 0x24
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001210:	b480      	push	{r7}
 8001212:	b089      	sub	sp, #36	; 0x24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	0a1b      	lsrs	r3, r3, #8
 8001224:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	fa93 f3a3 	rbit	r3, r3
 800122c:	613b      	str	r3, [r7, #16]
  return(result);
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	fab3 f383 	clz	r3, r3
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	210f      	movs	r1, #15
 8001238:	fa01 f303 	lsl.w	r3, r1, r3
 800123c:	43db      	mvns	r3, r3
 800123e:	401a      	ands	r2, r3
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	fa93 f3a3 	rbit	r3, r3
 800124c:	61bb      	str	r3, [r7, #24]
  return(result);
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	fab3 f383 	clz	r3, r3
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	6879      	ldr	r1, [r7, #4]
 8001258:	fa01 f303 	lsl.w	r3, r1, r3
 800125c:	431a      	orrs	r2, r3
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8001262:	bf00      	nop
 8001264:	3724      	adds	r7, #36	; 0x24
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b088      	sub	sp, #32
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001278:	2300      	movs	r3, #0
 800127a:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800127c:	2300      	movs	r3, #0
 800127e:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	fa93 f3a3 	rbit	r3, r3
 800128c:	613b      	str	r3, [r7, #16]
  return(result);
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	fab3 f383 	clz	r3, r3
 8001294:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001296:	e048      	b.n	800132a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	2101      	movs	r1, #1
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	fa01 f303 	lsl.w	r3, r1, r3
 80012a4:	4013      	ands	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d03a      	beq.n	8001324 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	461a      	mov	r2, r3
 80012b4:	69b9      	ldr	r1, [r7, #24]
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff fede 	bl	8001078 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d003      	beq.n	80012cc <LL_GPIO_Init+0x5e>
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d106      	bne.n	80012da <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	461a      	mov	r2, r3
 80012d2:	69b9      	ldr	r1, [r7, #24]
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff ff14 	bl	8001102 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	691b      	ldr	r3, [r3, #16]
 80012de:	461a      	mov	r2, r3
 80012e0:	69b9      	ldr	r1, [r7, #24]
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff ff3a 	bl	800115c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d119      	bne.n	8001324 <LL_GPIO_Init+0xb6>
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	fa93 f3a3 	rbit	r3, r3
 80012fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80012fc:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80012fe:	fab3 f383 	clz	r3, r3
 8001302:	2b07      	cmp	r3, #7
 8001304:	d807      	bhi.n	8001316 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	461a      	mov	r2, r3
 800130c:	69b9      	ldr	r1, [r7, #24]
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f7ff ff51 	bl	80011b6 <LL_GPIO_SetAFPin_0_7>
 8001314:	e006      	b.n	8001324 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	695b      	ldr	r3, [r3, #20]
 800131a:	461a      	mov	r2, r3
 800131c:	69b9      	ldr	r1, [r7, #24]
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ff76 	bl	8001210 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	3301      	adds	r3, #1
 8001328:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	fa22 f303 	lsr.w	r3, r2, r3
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1af      	bne.n	8001298 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d003      	beq.n	8001348 <LL_GPIO_Init+0xda>
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b02      	cmp	r3, #2
 8001346:	d107      	bne.n	8001358 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	6819      	ldr	r1, [r3, #0]
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	461a      	mov	r2, r3
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff febd 	bl	80010d2 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3720      	adds	r7, #32
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f043 0201 	orr.w	r2, r3, #1
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	601a      	str	r2, [r3, #0]
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 8001382:	b480      	push	{r7}
 8001384:	b083      	sub	sp, #12
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f023 0201 	bic.w	r2, r3, #1
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	601a      	str	r2, [r3, #0]
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b085      	sub	sp, #20
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	60f8      	str	r0, [r7, #12]
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	0219      	lsls	r1, r3, #8
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	430b      	orrs	r3, r1
 80013be:	431a      	orrs	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	601a      	str	r2, [r3, #0]
}
 80013c4:	bf00      	nop
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80013e4:	f023 0307 	bic.w	r3, r3, #7
 80013e8:	68b9      	ldr	r1, [r7, #8]
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	430a      	orrs	r2, r1
 80013ee:	431a      	orrs	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	609a      	str	r2, [r3, #8]
}
 80013f4:	bf00      	nop
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	609a      	str	r2, [r3, #8]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	609a      	str	r2, [r3, #8]
}
 8001434:	bf00      	nop
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	611a      	str	r2, [r3, #16]
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	601a      	str	r2, [r3, #0]
}
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
 800148a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	431a      	orrs	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	605a      	str	r2, [r3, #4]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff ff65 	bl	8001382 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	6899      	ldr	r1, [r3, #8]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	461a      	mov	r2, r3
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff ff6d 	bl	80013a2 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	4619      	mov	r1, r3
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f7ff ffb6 	bl	8001440 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7ff ff44 	bl	8001362 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff ffa0 	bl	8001420 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	6919      	ldr	r1, [r3, #16]
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	461a      	mov	r2, r3
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff ff70 	bl	80013d0 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d002      	beq.n	80014fe <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff ff81 	bl	8001400 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4619      	mov	r1, r3
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f7ff ffa9 	bl	800145c <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	4619      	mov	r1, r3
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff ffb6 	bl	8001482 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8001516:	2300      	movs	r3, #0
}
 8001518:	4618      	mov	r0, r3
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	683a      	ldr	r2, [r7, #0]
 800154a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001568:	bf00      	nop
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	683a      	ldr	r2, [r7, #0]
 8001582:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	639a      	str	r2, [r3, #56]	; 0x38
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	683a      	ldr	r2, [r7, #0]
 80015d6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <LL_TIM_OC_SetCompareCH5>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH5 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR5, CompareValue);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	659a      	str	r2, [r3, #88]	; 0x58
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <LL_TIM_OC_SetCompareCH6>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH6 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	695b      	ldr	r3, [r3, #20]
 8001628:	f043 0201 	orr.w	r2, r3, #1
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	615a      	str	r2, [r3, #20]
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4a2f      	ldr	r2, [pc, #188]	; (8001710 <LL_TIM_Init+0xd4>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d007      	beq.n	8001668 <LL_TIM_Init+0x2c>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800165e:	d003      	beq.n	8001668 <LL_TIM_Init+0x2c>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4a2c      	ldr	r2, [pc, #176]	; (8001714 <LL_TIM_Init+0xd8>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d106      	bne.n	8001676 <LL_TIM_Init+0x3a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4313      	orrs	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a25      	ldr	r2, [pc, #148]	; (8001710 <LL_TIM_Init+0xd4>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d013      	beq.n	80016a6 <LL_TIM_Init+0x6a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001684:	d00f      	beq.n	80016a6 <LL_TIM_Init+0x6a>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a22      	ldr	r2, [pc, #136]	; (8001714 <LL_TIM_Init+0xd8>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d00b      	beq.n	80016a6 <LL_TIM_Init+0x6a>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a21      	ldr	r2, [pc, #132]	; (8001718 <LL_TIM_Init+0xdc>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d007      	beq.n	80016a6 <LL_TIM_Init+0x6a>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a20      	ldr	r2, [pc, #128]	; (800171c <LL_TIM_Init+0xe0>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d003      	beq.n	80016a6 <LL_TIM_Init+0x6a>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a1f      	ldr	r2, [pc, #124]	; (8001720 <LL_TIM_Init+0xe4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d106      	bne.n	80016b4 <LL_TIM_Init+0x78>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	4619      	mov	r1, r3
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff ff3b 	bl	800153c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	4619      	mov	r1, r3
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ff27 	bl	8001520 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a0e      	ldr	r2, [pc, #56]	; (8001710 <LL_TIM_Init+0xd4>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d00b      	beq.n	80016f2 <LL_TIM_Init+0xb6>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a0e      	ldr	r2, [pc, #56]	; (8001718 <LL_TIM_Init+0xdc>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d007      	beq.n	80016f2 <LL_TIM_Init+0xb6>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a0d      	ldr	r2, [pc, #52]	; (800171c <LL_TIM_Init+0xe0>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d003      	beq.n	80016f2 <LL_TIM_Init+0xb6>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a0c      	ldr	r2, [pc, #48]	; (8001720 <LL_TIM_Init+0xe4>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d105      	bne.n	80016fe <LL_TIM_Init+0xc2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	7c1b      	ldrb	r3, [r3, #16]
 80016f6:	4619      	mov	r1, r3
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff ff2d 	bl	8001558 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff ff8c 	bl	800161c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40012c00 	.word	0x40012c00
 8001714:	40000400 	.word	0x40000400
 8001718:	40014000 	.word	0x40014000
 800171c:	40014400 	.word	0x40014400
 8001720:	40014800 	.word	0x40014800

08001724 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800173a:	d01f      	beq.n	800177c <LL_TIM_OC_Init+0x58>
 800173c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001740:	d804      	bhi.n	800174c <LL_TIM_OC_Init+0x28>
 8001742:	2b01      	cmp	r3, #1
 8001744:	d00c      	beq.n	8001760 <LL_TIM_OC_Init+0x3c>
 8001746:	2b10      	cmp	r3, #16
 8001748:	d011      	beq.n	800176e <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 800174a:	e033      	b.n	80017b4 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 800174c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001750:	d022      	beq.n	8001798 <LL_TIM_OC_Init+0x74>
 8001752:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001756:	d026      	beq.n	80017a6 <LL_TIM_OC_Init+0x82>
 8001758:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800175c:	d015      	beq.n	800178a <LL_TIM_OC_Init+0x66>
      break;
 800175e:	e029      	b.n	80017b4 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001760:	6879      	ldr	r1, [r7, #4]
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f82c 	bl	80017c0 <OC1Config>
 8001768:	4603      	mov	r3, r0
 800176a:	75fb      	strb	r3, [r7, #23]
      break;
 800176c:	e022      	b.n	80017b4 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800176e:	6879      	ldr	r1, [r7, #4]
 8001770:	68f8      	ldr	r0, [r7, #12]
 8001772:	f000 f8a5 	bl	80018c0 <OC2Config>
 8001776:	4603      	mov	r3, r0
 8001778:	75fb      	strb	r3, [r7, #23]
      break;
 800177a:	e01b      	b.n	80017b4 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800177c:	6879      	ldr	r1, [r7, #4]
 800177e:	68f8      	ldr	r0, [r7, #12]
 8001780:	f000 f922 	bl	80019c8 <OC3Config>
 8001784:	4603      	mov	r3, r0
 8001786:	75fb      	strb	r3, [r7, #23]
      break;
 8001788:	e014      	b.n	80017b4 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800178a:	6879      	ldr	r1, [r7, #4]
 800178c:	68f8      	ldr	r0, [r7, #12]
 800178e:	f000 f99f 	bl	8001ad0 <OC4Config>
 8001792:	4603      	mov	r3, r0
 8001794:	75fb      	strb	r3, [r7, #23]
      break;
 8001796:	e00d      	b.n	80017b4 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8001798:	6879      	ldr	r1, [r7, #4]
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f000 fa04 	bl	8001ba8 <OC5Config>
 80017a0:	4603      	mov	r3, r0
 80017a2:	75fb      	strb	r3, [r7, #23]
      break;
 80017a4:	e006      	b.n	80017b4 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 80017a6:	6879      	ldr	r1, [r7, #4]
 80017a8:	68f8      	ldr	r0, [r7, #12]
 80017aa:	f000 fa5f 	bl	8001c6c <OC6Config>
 80017ae:	4603      	mov	r3, r0
 80017b0:	75fb      	strb	r3, [r7, #23]
      break;
 80017b2:	bf00      	nop
  }

  return result;
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
	...

080017c0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 80017ca:	2300      	movs	r3, #0
 80017cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	f023 0201 	bic.w	r2, r3, #1
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a1b      	ldr	r3, [r3, #32]
 80017e6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f023 0303 	bic.w	r3, r3, #3
 80017fa:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001806:	683a      	ldr	r2, [r7, #0]
 8001808:	6812      	ldr	r2, [r2, #0]
 800180a:	4313      	orrs	r3, r2
 800180c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	f023 0202 	bic.w	r2, r3, #2
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	691b      	ldr	r3, [r3, #16]
 8001818:	4313      	orrs	r3, r2
 800181a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	f023 0201 	bic.w	r2, r3, #1
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	4313      	orrs	r3, r2
 8001828:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a20      	ldr	r2, [pc, #128]	; (80018b0 <OC1Config+0xf0>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d00b      	beq.n	800184a <OC1Config+0x8a>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a1f      	ldr	r2, [pc, #124]	; (80018b4 <OC1Config+0xf4>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d007      	beq.n	800184a <OC1Config+0x8a>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a1e      	ldr	r2, [pc, #120]	; (80018b8 <OC1Config+0xf8>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d003      	beq.n	800184a <OC1Config+0x8a>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a1d      	ldr	r2, [pc, #116]	; (80018bc <OC1Config+0xfc>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d11e      	bne.n	8001888 <OC1Config+0xc8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	f023 0208 	bic.w	r2, r3, #8
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	695b      	ldr	r3, [r3, #20]
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4313      	orrs	r3, r2
 8001858:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f023 0204 	bic.w	r2, r3, #4
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	4313      	orrs	r3, r2
 8001868:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	4313      	orrs	r3, r2
 8001876:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4313      	orrs	r3, r2
 8001886:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	4619      	mov	r1, r3
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff fe6a 	bl	8001574 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	697a      	ldr	r2, [r7, #20]
 80018a4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80018a6:	2300      	movs	r3, #0
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40012c00 	.word	0x40012c00
 80018b4:	40014000 	.word	0x40014000
 80018b8:	40014400 	.word	0x40014400
 80018bc:	40014800 	.word	0x40014800

080018c0 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6a1b      	ldr	r3, [r3, #32]
 80018da:	f023 0210 	bic.w	r2, r3, #16
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a1b      	ldr	r3, [r3, #32]
 80018e6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001902:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	6812      	ldr	r2, [r2, #0]
 800190a:	0212      	lsls	r2, r2, #8
 800190c:	4313      	orrs	r3, r2
 800190e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	f023 0220 	bic.w	r2, r3, #32
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	011b      	lsls	r3, r3, #4
 800191c:	4313      	orrs	r3, r2
 800191e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	f023 0210 	bic.w	r2, r3, #16
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	011b      	lsls	r3, r3, #4
 800192c:	4313      	orrs	r3, r2
 800192e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a21      	ldr	r2, [pc, #132]	; (80019b8 <OC2Config+0xf8>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d00b      	beq.n	8001950 <OC2Config+0x90>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a20      	ldr	r2, [pc, #128]	; (80019bc <OC2Config+0xfc>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d007      	beq.n	8001950 <OC2Config+0x90>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a1f      	ldr	r2, [pc, #124]	; (80019c0 <OC2Config+0x100>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d003      	beq.n	8001950 <OC2Config+0x90>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a1e      	ldr	r2, [pc, #120]	; (80019c4 <OC2Config+0x104>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d11f      	bne.n	8001990 <OC2Config+0xd0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	695b      	ldr	r3, [r3, #20]
 800195a:	019b      	lsls	r3, r3, #6
 800195c:	4313      	orrs	r3, r2
 800195e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	019b      	lsls	r3, r3, #6
 800196c:	4313      	orrs	r3, r2
 800196e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4313      	orrs	r3, r2
 800197e:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	4313      	orrs	r3, r2
 800198e:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68fa      	ldr	r2, [r7, #12]
 800199a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	4619      	mov	r1, r3
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f7ff fdf4 	bl	8001590 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40012c00 	.word	0x40012c00
 80019bc:	40014000 	.word	0x40014000
 80019c0:	40014400 	.word	0x40014400
 80019c4:	40014800 	.word	0x40014800

080019c8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a1b      	ldr	r3, [r3, #32]
 80019e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a1b      	ldr	r3, [r3, #32]
 80019ee:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f023 0303 	bic.w	r3, r3, #3
 8001a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a0e:	683a      	ldr	r2, [r7, #0]
 8001a10:	6812      	ldr	r2, [r2, #0]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	691b      	ldr	r3, [r3, #16]
 8001a20:	021b      	lsls	r3, r3, #8
 8001a22:	4313      	orrs	r3, r2
 8001a24:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	021b      	lsls	r3, r3, #8
 8001a32:	4313      	orrs	r3, r2
 8001a34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a21      	ldr	r2, [pc, #132]	; (8001ac0 <OC3Config+0xf8>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d00b      	beq.n	8001a56 <OC3Config+0x8e>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a20      	ldr	r2, [pc, #128]	; (8001ac4 <OC3Config+0xfc>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d007      	beq.n	8001a56 <OC3Config+0x8e>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a1f      	ldr	r2, [pc, #124]	; (8001ac8 <OC3Config+0x100>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d003      	beq.n	8001a56 <OC3Config+0x8e>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a1e      	ldr	r2, [pc, #120]	; (8001acc <OC3Config+0x104>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d11f      	bne.n	8001a96 <OC3Config+0xce>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	695b      	ldr	r3, [r3, #20]
 8001a60:	029b      	lsls	r3, r3, #10
 8001a62:	4313      	orrs	r3, r2
 8001a64:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	029b      	lsls	r3, r3, #10
 8001a72:	4313      	orrs	r3, r2
 8001a74:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	011b      	lsls	r3, r3, #4
 8001a82:	4313      	orrs	r3, r2
 8001a84:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	015b      	lsls	r3, r3, #5
 8001a92:	4313      	orrs	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff fd7f 	bl	80015ac <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3718      	adds	r7, #24
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40012c00 	.word	0x40012c00
 8001ac4:	40014000 	.word	0x40014000
 8001ac8:	40014400 	.word	0x40014400
 8001acc:	40014800 	.word	0x40014800

08001ad0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6a1b      	ldr	r3, [r3, #32]
 8001aea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	613b      	str	r3, [r7, #16]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b0a:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b16:	683a      	ldr	r2, [r7, #0]
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	0212      	lsls	r2, r2, #8
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	691b      	ldr	r3, [r3, #16]
 8001b2a:	031b      	lsls	r3, r3, #12
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	031b      	lsls	r3, r3, #12
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a15      	ldr	r2, [pc, #84]	; (8001b98 <OC4Config+0xc8>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d00b      	beq.n	8001b60 <OC4Config+0x90>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a14      	ldr	r2, [pc, #80]	; (8001b9c <OC4Config+0xcc>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d007      	beq.n	8001b60 <OC4Config+0x90>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a13      	ldr	r2, [pc, #76]	; (8001ba0 <OC4Config+0xd0>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d003      	beq.n	8001b60 <OC4Config+0x90>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <OC4Config+0xd4>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d107      	bne.n	8001b70 <OC4Config+0xa0>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	019b      	lsls	r3, r3, #6
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	4619      	mov	r1, r3
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff fd20 	bl	80015c8 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40012c00 	.word	0x40012c00
 8001b9c:	40014000 	.word	0x40014000
 8001ba0:	40014400 	.word	0x40014400
 8001ba4:	40014800 	.word	0x40014800

08001ba8 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a1b      	ldr	r3, [r3, #32]
 8001bbe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a1b      	ldr	r3, [r3, #32]
 8001bca:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bd0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bdc:	683a      	ldr	r2, [r7, #0]
 8001bde:	6812      	ldr	r2, [r2, #0]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	691b      	ldr	r3, [r3, #16]
 8001bee:	041b      	lsls	r3, r3, #16
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	041b      	lsls	r3, r3, #16
 8001c00:	4313      	orrs	r3, r2
 8001c02:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a15      	ldr	r2, [pc, #84]	; (8001c5c <OC5Config+0xb4>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d00b      	beq.n	8001c24 <OC5Config+0x7c>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a14      	ldr	r2, [pc, #80]	; (8001c60 <OC5Config+0xb8>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d007      	beq.n	8001c24 <OC5Config+0x7c>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a13      	ldr	r2, [pc, #76]	; (8001c64 <OC5Config+0xbc>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d003      	beq.n	8001c24 <OC5Config+0x7c>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <OC5Config+0xc0>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d109      	bne.n	8001c38 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	021b      	lsls	r3, r3, #8
 8001c32:	431a      	orrs	r2, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	4619      	mov	r1, r3
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff fccd 	bl	80015e4 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	68ba      	ldr	r2, [r7, #8]
 8001c4e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40012c00 	.word	0x40012c00
 8001c60:	40014000 	.word	0x40014000
 8001c64:	40014400 	.word	0x40014400
 8001c68:	40014800 	.word	0x40014800

08001c6c <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8001c76:	2300      	movs	r3, #0
 8001c78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c94:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001ca0:	683a      	ldr	r2, [r7, #0]
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	0212      	lsls	r2, r2, #8
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	051b      	lsls	r3, r3, #20
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	051b      	lsls	r3, r3, #20
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a14      	ldr	r2, [pc, #80]	; (8001d20 <OC6Config+0xb4>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00b      	beq.n	8001cea <OC6Config+0x7e>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a13      	ldr	r2, [pc, #76]	; (8001d24 <OC6Config+0xb8>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d007      	beq.n	8001cea <OC6Config+0x7e>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a12      	ldr	r2, [pc, #72]	; (8001d28 <OC6Config+0xbc>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d003      	beq.n	8001cea <OC6Config+0x7e>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a11      	ldr	r2, [pc, #68]	; (8001d2c <OC6Config+0xc0>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d109      	bne.n	8001cfe <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	029b      	lsls	r3, r3, #10
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68fa      	ldr	r2, [r7, #12]
 8001d02:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f7ff fc78 	bl	8001600 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40012c00 	.word	0x40012c00
 8001d24:	40014000 	.word	0x40014000
 8001d28:	40014400 	.word	0x40014400
 8001d2c:	40014800 	.word	0x40014800

08001d30 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d42:	4a07      	ldr	r2, [pc, #28]	; (8001d60 <LL_InitTick+0x30>)
 8001d44:	3b01      	subs	r3, #1
 8001d46:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001d48:	4b05      	ldr	r3, [pc, #20]	; (8001d60 <LL_InitTick+0x30>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d4e:	4b04      	ldr	r3, [pc, #16]	; (8001d60 <LL_InitTick+0x30>)
 8001d50:	2205      	movs	r2, #5
 8001d52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	e000e010 	.word	0xe000e010

08001d64 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001d6c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f7ff ffdd 	bl	8001d30 <LL_InitTick>
}
 8001d76:	bf00      	nop
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b085      	sub	sp, #20
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001d88:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <LL_mDelay+0x44>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001d8e:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d96:	d00c      	beq.n	8001db2 <LL_mDelay+0x32>
  {
    Delay++;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001d9e:	e008      	b.n	8001db2 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001da0:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <LL_mDelay+0x44>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d002      	beq.n	8001db2 <LL_mDelay+0x32>
    {
      Delay--;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d1f3      	bne.n	8001da0 <LL_mDelay+0x20>
    }
  }
}
 8001db8:	bf00      	nop
 8001dba:	3714      	adds	r7, #20
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	e000e010 	.word	0xe000e010

08001dc8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001dd0:	4a04      	ldr	r2, [pc, #16]	; (8001de4 <LL_SetSystemCoreClock+0x1c>)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6013      	str	r3, [r2, #0]
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	20000004 	.word	0x20000004

08001de8 <LL_TIM_ClearFlag_UPDATE>:
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f06f 0201 	mvn.w	r2, #1
 8001df6:	611a      	str	r2, [r3, #16]
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	691b      	ldr	r3, [r3, #16]
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	bf0c      	ite	eq
 8001e18:	2301      	moveq	r3, #1
 8001e1a:	2300      	movne	r3, #0
 8001e1c:	b2db      	uxtb	r3, r3
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
 8001e32:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	619a      	str	r2, [r3, #24]
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
 8001e4e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	683a      	ldr	r2, [r7, #0]
 8001e54:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
	...

08001e64 <resetSegments>:

extern int vypis[];

/*Reset (turn-off) all the segments of display*/
void resetSegments(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8001e68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e70:	f7ff ffdb 	bl	8001e2a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001e74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e7c:	f7ff ffd5 	bl	8001e2a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_1);
 8001e80:	2102      	movs	r1, #2
 8001e82:	480e      	ldr	r0, [pc, #56]	; (8001ebc <resetSegments+0x58>)
 8001e84:	f7ff ffd1 	bl	8001e2a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8001e88:	2120      	movs	r1, #32
 8001e8a:	480c      	ldr	r0, [pc, #48]	; (8001ebc <resetSegments+0x58>)
 8001e8c:	f7ff ffcd 	bl	8001e2a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8001e90:	2110      	movs	r1, #16
 8001e92:	480a      	ldr	r0, [pc, #40]	; (8001ebc <resetSegments+0x58>)
 8001e94:	f7ff ffc9 	bl	8001e2a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_0);
 8001e98:	2101      	movs	r1, #1
 8001e9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e9e:	f7ff ffc4 	bl	8001e2a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8001ea2:	2102      	movs	r1, #2
 8001ea4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ea8:	f7ff ffbf 	bl	8001e2a <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_3);
 8001eac:	2108      	movs	r1, #8
 8001eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eb2:	f7ff ffba 	bl	8001e2a <LL_GPIO_SetOutputPin>
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	48000400 	.word	0x48000400

08001ec0 <setSegments>:

/*Set (turn-on) all the segments of display*/
void setSegments(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8001ec4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ec8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ecc:	f7ff ffbb 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001ed0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ed4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ed8:	f7ff ffb5 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_1);
 8001edc:	2102      	movs	r1, #2
 8001ede:	480e      	ldr	r0, [pc, #56]	; (8001f18 <setSegments+0x58>)
 8001ee0:	f7ff ffb1 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8001ee4:	2120      	movs	r1, #32
 8001ee6:	480c      	ldr	r0, [pc, #48]	; (8001f18 <setSegments+0x58>)
 8001ee8:	f7ff ffad 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8001eec:	2110      	movs	r1, #16
 8001eee:	480a      	ldr	r0, [pc, #40]	; (8001f18 <setSegments+0x58>)
 8001ef0:	f7ff ffa9 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0);
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001efa:	f7ff ffa4 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8001efe:	2102      	movs	r1, #2
 8001f00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f04:	f7ff ff9f 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_3);
 8001f08:	2108      	movs	r1, #8
 8001f0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f0e:	f7ff ff9a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	48000400 	.word	0x48000400

08001f1c <resetDigits>:

/* Reset (turn-off) all digits*/
void resetDigits(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_2);
 8001f20:	2104      	movs	r1, #4
 8001f22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f26:	f7ff ff8e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_0);
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	480a      	ldr	r0, [pc, #40]	; (8001f58 <resetDigits+0x3c>)
 8001f2e:	f7ff ff8a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4);
 8001f32:	2110      	movs	r1, #16
 8001f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f38:	f7ff ff85 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_12);
 8001f3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f44:	f7ff ff7f 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_7);
 8001f48:	2180      	movs	r1, #128	; 0x80
 8001f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f4e:	f7ff ff7a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	48000400 	.word	0x48000400

08001f5c <setDigits>:

/* Reset (turn-on) all digits*/
void setDigits(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	DIGIT_1_ON;
 8001f60:	2101      	movs	r1, #1
 8001f62:	480d      	ldr	r0, [pc, #52]	; (8001f98 <setDigits+0x3c>)
 8001f64:	f7ff ff61 	bl	8001e2a <LL_GPIO_SetOutputPin>
	DIGIT_2_ON;
 8001f68:	2110      	movs	r1, #16
 8001f6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f6e:	f7ff ff5c 	bl	8001e2a <LL_GPIO_SetOutputPin>
	DIGIT_3_ON;
 8001f72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f7a:	f7ff ff56 	bl	8001e2a <LL_GPIO_SetOutputPin>
	DIGIT_4_ON;
 8001f7e:	2104      	movs	r1, #4
 8001f80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f84:	f7ff ff51 	bl	8001e2a <LL_GPIO_SetOutputPin>
	DIGIT_TIME_ON;
 8001f88:	2180      	movs	r1, #128	; 0x80
 8001f8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f8e:	f7ff ff4c 	bl	8001e2a <LL_GPIO_SetOutputPin>
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	48000400 	.word	0x48000400

08001f9c <setZeroDot>:
}


///////////////////DOT
void setZeroDot(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8001fa0:	2108      	movs	r1, #8
 8001fa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fa6:	f7ff ff4e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8001faa:	2120      	movs	r1, #32
 8001fac:	480f      	ldr	r0, [pc, #60]	; (8001fec <setZeroDot+0x50>)
 8001fae:	f7ff ff4a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001fb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fba:	f7ff ff44 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8001fbe:	2102      	movs	r1, #2
 8001fc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fc4:	f7ff ff3f 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8001fc8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fd0:	f7ff ff39 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001fd4:	2101      	movs	r1, #1
 8001fd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fda:	f7ff ff34 	bl	8001e46 <LL_GPIO_ResetOutputPin>

	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 8001fde:	2102      	movs	r1, #2
 8001fe0:	4802      	ldr	r0, [pc, #8]	; (8001fec <setZeroDot+0x50>)
 8001fe2:	f7ff ff30 	bl	8001e46 <LL_GPIO_ResetOutputPin>

}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	48000400 	.word	0x48000400

08001ff0 <setOneDot>:

void setOneDot(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
	// B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ffa:	f7ff ff24 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8001ffe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002002:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002006:	f7ff ff1e 	bl	8001e46 <LL_GPIO_ResetOutputPin>

	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 800200a:	2102      	movs	r1, #2
 800200c:	4802      	ldr	r0, [pc, #8]	; (8002018 <setOneDot+0x28>)
 800200e:	f7ff ff1a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	48000400 	.word	0x48000400

0800201c <setTwoDot>:

void setTwoDot(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
	// A,B,G,E,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002020:	2101      	movs	r1, #1
 8002022:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002026:	f7ff ff0e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800202a:	2102      	movs	r1, #2
 800202c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002030:	f7ff ff09 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002034:	2110      	movs	r1, #16
 8002036:	4809      	ldr	r0, [pc, #36]	; (800205c <setTwoDot+0x40>)
 8002038:	f7ff ff05 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800203c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002040:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002044:	f7ff feff 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002048:	2120      	movs	r1, #32
 800204a:	4804      	ldr	r0, [pc, #16]	; (800205c <setTwoDot+0x40>)
 800204c:	f7ff fefb 	bl	8001e46 <LL_GPIO_ResetOutputPin>

	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 8002050:	2102      	movs	r1, #2
 8002052:	4802      	ldr	r0, [pc, #8]	; (800205c <setTwoDot+0x40>)
 8002054:	f7ff fef7 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002058:	bf00      	nop
 800205a:	bd80      	pop	{r7, pc}
 800205c:	48000400 	.word	0x48000400

08002060 <setThreeDot>:

void setThreeDot(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
	// A,B,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002064:	2101      	movs	r1, #1
 8002066:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800206a:	f7ff feec 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800206e:	2102      	movs	r1, #2
 8002070:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002074:	f7ff fee7 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002078:	2110      	movs	r1, #16
 800207a:	4809      	ldr	r0, [pc, #36]	; (80020a0 <setThreeDot+0x40>)
 800207c:	f7ff fee3 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002080:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002084:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002088:	f7ff fedd 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800208c:	2120      	movs	r1, #32
 800208e:	4804      	ldr	r0, [pc, #16]	; (80020a0 <setThreeDot+0x40>)
 8002090:	f7ff fed9 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 8002094:	2102      	movs	r1, #2
 8002096:	4802      	ldr	r0, [pc, #8]	; (80020a0 <setThreeDot+0x40>)
 8002098:	f7ff fed5 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 800209c:	bf00      	nop
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	48000400 	.word	0x48000400

080020a4 <setFourDot>:

void setFourDot(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
	// F,B,G,C
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80020a8:	2108      	movs	r1, #8
 80020aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020ae:	f7ff feca 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80020b2:	2101      	movs	r1, #1
 80020b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b8:	f7ff fec5 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80020bc:	2110      	movs	r1, #16
 80020be:	4807      	ldr	r0, [pc, #28]	; (80020dc <setFourDot+0x38>)
 80020c0:	f7ff fec1 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80020c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020cc:	f7ff febb 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 80020d0:	2102      	movs	r1, #2
 80020d2:	4802      	ldr	r0, [pc, #8]	; (80020dc <setFourDot+0x38>)
 80020d4:	f7ff feb7 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80020d8:	bf00      	nop
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	48000400 	.word	0x48000400

080020e0 <setFiveDot>:

void setFiveDot(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
	// A,F,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80020e4:	2108      	movs	r1, #8
 80020e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020ea:	f7ff feac 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80020ee:	2120      	movs	r1, #32
 80020f0:	480b      	ldr	r0, [pc, #44]	; (8002120 <setFiveDot+0x40>)
 80020f2:	f7ff fea8 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80020f6:	2110      	movs	r1, #16
 80020f8:	4809      	ldr	r0, [pc, #36]	; (8002120 <setFiveDot+0x40>)
 80020fa:	f7ff fea4 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80020fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002102:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002106:	f7ff fe9e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800210a:	2102      	movs	r1, #2
 800210c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002110:	f7ff fe99 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 8002114:	2102      	movs	r1, #2
 8002116:	4802      	ldr	r0, [pc, #8]	; (8002120 <setFiveDot+0x40>)
 8002118:	f7ff fe95 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	48000400 	.word	0x48000400

08002124 <setSixDot>:

void setSixDot(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
	// A,F,G,E,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002128:	2108      	movs	r1, #8
 800212a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800212e:	f7ff fe8a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002132:	2120      	movs	r1, #32
 8002134:	480e      	ldr	r0, [pc, #56]	; (8002170 <setSixDot+0x4c>)
 8002136:	f7ff fe86 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800213a:	2110      	movs	r1, #16
 800213c:	480c      	ldr	r0, [pc, #48]	; (8002170 <setSixDot+0x4c>)
 800213e:	f7ff fe82 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002142:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002146:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800214a:	f7ff fe7c 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800214e:	2102      	movs	r1, #2
 8002150:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002154:	f7ff fe77 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002158:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800215c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002160:	f7ff fe71 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 8002164:	2102      	movs	r1, #2
 8002166:	4802      	ldr	r0, [pc, #8]	; (8002170 <setSixDot+0x4c>)
 8002168:	f7ff fe6d 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 800216c:	bf00      	nop
 800216e:	bd80      	pop	{r7, pc}
 8002170:	48000400 	.word	0x48000400

08002174 <setSevenDot>:

void setSevenDot(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002178:	2101      	movs	r1, #1
 800217a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800217e:	f7ff fe62 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002182:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002186:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800218a:	f7ff fe5c 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800218e:	2102      	movs	r1, #2
 8002190:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002194:	f7ff fe57 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 8002198:	2102      	movs	r1, #2
 800219a:	4802      	ldr	r0, [pc, #8]	; (80021a4 <setSevenDot+0x30>)
 800219c:	f7ff fe53 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80021a0:	bf00      	nop
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	48000400 	.word	0x48000400

080021a8 <setEightDot>:

void setEightDot(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80021ac:	2108      	movs	r1, #8
 80021ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021b2:	f7ff fe48 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80021b6:	2120      	movs	r1, #32
 80021b8:	4811      	ldr	r0, [pc, #68]	; (8002200 <setEightDot+0x58>)
 80021ba:	f7ff fe44 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80021be:	2110      	movs	r1, #16
 80021c0:	480f      	ldr	r0, [pc, #60]	; (8002200 <setEightDot+0x58>)
 80021c2:	f7ff fe40 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80021c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ce:	f7ff fe3a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80021d2:	2102      	movs	r1, #2
 80021d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021d8:	f7ff fe35 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80021dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021e4:	f7ff fe2f 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80021e8:	2101      	movs	r1, #1
 80021ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ee:	f7ff fe2a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 80021f2:	2102      	movs	r1, #2
 80021f4:	4802      	ldr	r0, [pc, #8]	; (8002200 <setEightDot+0x58>)
 80021f6:	f7ff fe26 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	48000400 	.word	0x48000400

08002204 <setNineDot>:

void setNineDot(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002208:	2101      	movs	r1, #1
 800220a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800220e:	f7ff fe1a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002212:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002216:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800221a:	f7ff fe14 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800221e:	2102      	movs	r1, #2
 8002220:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002224:	f7ff fe0f 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002228:	2110      	movs	r1, #16
 800222a:	4807      	ldr	r0, [pc, #28]	; (8002248 <setNineDot+0x44>)
 800222c:	f7ff fe0b 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002230:	2108      	movs	r1, #8
 8002232:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002236:	f7ff fe06 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTDP_PORT, SEGMENTDP_PIN);
 800223a:	2102      	movs	r1, #2
 800223c:	4802      	ldr	r0, [pc, #8]	; (8002248 <setNineDot+0x44>)
 800223e:	f7ff fe02 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	48000400 	.word	0x48000400

0800224c <setMinus>:

void setMinus(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
	// A,B,G,E,D
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002250:	2110      	movs	r1, #16
 8002252:	4802      	ldr	r0, [pc, #8]	; (800225c <setMinus+0x10>)
 8002254:	f7ff fdf7 	bl	8001e46 <LL_GPIO_ResetOutputPin>

}
 8002258:	bf00      	nop
 800225a:	bd80      	pop	{r7, pc}
 800225c:	48000400 	.word	0x48000400

08002260 <setOne>:



/* Functions to display numbers 0 - 9 */
void setOne(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
	// B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002264:	2101      	movs	r1, #1
 8002266:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800226a:	f7ff fdec 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800226e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002272:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002276:	f7ff fde6 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 800227a:	bf00      	nop
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <setTwo>:

void setTwo(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
	// A,B,G,E,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002284:	2101      	movs	r1, #1
 8002286:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800228a:	f7ff fddc 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800228e:	2102      	movs	r1, #2
 8002290:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002294:	f7ff fdd7 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002298:	2110      	movs	r1, #16
 800229a:	4807      	ldr	r0, [pc, #28]	; (80022b8 <setTwo+0x38>)
 800229c:	f7ff fdd3 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80022a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022a8:	f7ff fdcd 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80022ac:	2120      	movs	r1, #32
 80022ae:	4802      	ldr	r0, [pc, #8]	; (80022b8 <setTwo+0x38>)
 80022b0:	f7ff fdc9 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	48000400 	.word	0x48000400

080022bc <setThree>:

void setThree(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
	// A,B,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80022c0:	2101      	movs	r1, #1
 80022c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c6:	f7ff fdbe 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80022ca:	2102      	movs	r1, #2
 80022cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022d0:	f7ff fdb9 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80022d4:	2110      	movs	r1, #16
 80022d6:	4807      	ldr	r0, [pc, #28]	; (80022f4 <setThree+0x38>)
 80022d8:	f7ff fdb5 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80022dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022e4:	f7ff fdaf 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80022e8:	2120      	movs	r1, #32
 80022ea:	4802      	ldr	r0, [pc, #8]	; (80022f4 <setThree+0x38>)
 80022ec:	f7ff fdab 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	48000400 	.word	0x48000400

080022f8 <setFour>:

void setFour(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	// F,B,G,C
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80022fc:	2108      	movs	r1, #8
 80022fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002302:	f7ff fda0 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002306:	2101      	movs	r1, #1
 8002308:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800230c:	f7ff fd9b 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002310:	2110      	movs	r1, #16
 8002312:	4805      	ldr	r0, [pc, #20]	; (8002328 <setFour+0x30>)
 8002314:	f7ff fd97 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002318:	f44f 7180 	mov.w	r1, #256	; 0x100
 800231c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002320:	f7ff fd91 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002324:	bf00      	nop
 8002326:	bd80      	pop	{r7, pc}
 8002328:	48000400 	.word	0x48000400

0800232c <setFive>:

void setFive(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	// A,F,G,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002330:	2108      	movs	r1, #8
 8002332:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002336:	f7ff fd86 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800233a:	2120      	movs	r1, #32
 800233c:	4809      	ldr	r0, [pc, #36]	; (8002364 <setFive+0x38>)
 800233e:	f7ff fd82 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002342:	2110      	movs	r1, #16
 8002344:	4807      	ldr	r0, [pc, #28]	; (8002364 <setFive+0x38>)
 8002346:	f7ff fd7e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800234a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800234e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002352:	f7ff fd78 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002356:	2102      	movs	r1, #2
 8002358:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800235c:	f7ff fd73 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002360:	bf00      	nop
 8002362:	bd80      	pop	{r7, pc}
 8002364:	48000400 	.word	0x48000400

08002368 <setSix>:

void setSix(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
	// A,F,G,E,C,D
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800236c:	2108      	movs	r1, #8
 800236e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002372:	f7ff fd68 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002376:	2120      	movs	r1, #32
 8002378:	480c      	ldr	r0, [pc, #48]	; (80023ac <setSix+0x44>)
 800237a:	f7ff fd64 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800237e:	2110      	movs	r1, #16
 8002380:	480a      	ldr	r0, [pc, #40]	; (80023ac <setSix+0x44>)
 8002382:	f7ff fd60 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002386:	f44f 7180 	mov.w	r1, #256	; 0x100
 800238a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800238e:	f7ff fd5a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002392:	2102      	movs	r1, #2
 8002394:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002398:	f7ff fd55 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800239c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a4:	f7ff fd4f 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80023a8:	bf00      	nop
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	48000400 	.word	0x48000400

080023b0 <setSeven>:

void setSeven(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80023b4:	2101      	movs	r1, #1
 80023b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ba:	f7ff fd44 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80023be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023c6:	f7ff fd3e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80023ca:	2102      	movs	r1, #2
 80023cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023d0:	f7ff fd39 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80023d4:	bf00      	nop
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <setEight>:

void setEight(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F,G
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80023dc:	2108      	movs	r1, #8
 80023de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023e2:	f7ff fd30 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80023e6:	2120      	movs	r1, #32
 80023e8:	480f      	ldr	r0, [pc, #60]	; (8002428 <setEight+0x50>)
 80023ea:	f7ff fd2c 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80023ee:	2110      	movs	r1, #16
 80023f0:	480d      	ldr	r0, [pc, #52]	; (8002428 <setEight+0x50>)
 80023f2:	f7ff fd28 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80023f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023fe:	f7ff fd22 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002402:	2102      	movs	r1, #2
 8002404:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002408:	f7ff fd1d 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800240c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002410:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002414:	f7ff fd17 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002418:	2101      	movs	r1, #1
 800241a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800241e:	f7ff fd12 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002422:	bf00      	nop
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	48000400 	.word	0x48000400

0800242c <setNine>:

void setNine(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
	// A,B,C
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002430:	2101      	movs	r1, #1
 8002432:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002436:	f7ff fd06 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800243a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800243e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002442:	f7ff fd00 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002446:	2102      	movs	r1, #2
 8002448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800244c:	f7ff fcfb 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002450:	2110      	movs	r1, #16
 8002452:	4805      	ldr	r0, [pc, #20]	; (8002468 <setNine+0x3c>)
 8002454:	f7ff fcf7 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002458:	2108      	movs	r1, #8
 800245a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800245e:	f7ff fcf2 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	48000400 	.word	0x48000400

0800246c <setZero>:

void setZero(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
	// A,B,C,D,E,F
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002470:	2108      	movs	r1, #8
 8002472:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002476:	f7ff fce6 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800247a:	2120      	movs	r1, #32
 800247c:	480d      	ldr	r0, [pc, #52]	; (80024b4 <setZero+0x48>)
 800247e:	f7ff fce2 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002482:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002486:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800248a:	f7ff fcdc 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800248e:	2102      	movs	r1, #2
 8002490:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002494:	f7ff fcd7 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002498:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800249c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024a0:	f7ff fcd1 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80024a4:	2101      	movs	r1, #1
 80024a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024aa:	f7ff fccc 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	48000400 	.word	0x48000400

080024b8 <setMedzera>:

void setMedzera(void){
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80024bc:	2120      	movs	r1, #32
 80024be:	4802      	ldr	r0, [pc, #8]	; (80024c8 <setMedzera+0x10>)
 80024c0:	f7ff fcc1 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	48000400 	.word	0x48000400

080024cc <setA>:

void setA(void){
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80024d0:	2102      	movs	r1, #2
 80024d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024d6:	f7ff fcb6 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80024da:	2101      	movs	r1, #1
 80024dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024e0:	f7ff fcb1 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80024e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ec:	f7ff fcab 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80024f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f8:	f7ff fca5 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80024fc:	2108      	movs	r1, #8
 80024fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002502:	f7ff fca0 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002506:	2110      	movs	r1, #16
 8002508:	4802      	ldr	r0, [pc, #8]	; (8002514 <setA+0x48>)
 800250a:	f7ff fc9c 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	48000400 	.word	0x48000400

08002518 <setB>:

void setB(void){
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800251c:	2102      	movs	r1, #2
 800251e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002522:	f7ff fc90 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002526:	2101      	movs	r1, #1
 8002528:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800252c:	f7ff fc8b 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002530:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002534:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002538:	f7ff fc85 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800253c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002540:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002544:	f7ff fc7f 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002548:	2120      	movs	r1, #32
 800254a:	4807      	ldr	r0, [pc, #28]	; (8002568 <setB+0x50>)
 800254c:	f7ff fc7b 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002550:	2110      	movs	r1, #16
 8002552:	4805      	ldr	r0, [pc, #20]	; (8002568 <setB+0x50>)
 8002554:	f7ff fc77 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002558:	2108      	movs	r1, #8
 800255a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800255e:	f7ff fc72 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	48000400 	.word	0x48000400

0800256c <setC>:

void setC(void){
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002570:	2102      	movs	r1, #2
 8002572:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002576:	f7ff fc66 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 800257a:	2120      	movs	r1, #32
 800257c:	4807      	ldr	r0, [pc, #28]	; (800259c <setC+0x30>)
 800257e:	f7ff fc62 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002582:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002586:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800258a:	f7ff fc5c 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800258e:	2108      	movs	r1, #8
 8002590:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002594:	f7ff fc57 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002598:	bf00      	nop
 800259a:	bd80      	pop	{r7, pc}
 800259c:	48000400 	.word	0x48000400

080025a0 <setD>:

void setD(void){
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80025a4:	2102      	movs	r1, #2
 80025a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025aa:	f7ff fc4c 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80025ae:	2101      	movs	r1, #1
 80025b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025b4:	f7ff fc47 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80025b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025c0:	f7ff fc41 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80025c4:	2120      	movs	r1, #32
 80025c6:	4808      	ldr	r0, [pc, #32]	; (80025e8 <setD+0x48>)
 80025c8:	f7ff fc3d 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80025cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d4:	f7ff fc37 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80025d8:	2108      	movs	r1, #8
 80025da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025de:	f7ff fc32 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	48000400 	.word	0x48000400

080025ec <setE>:

void setE(void){
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80025f0:	2102      	movs	r1, #2
 80025f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025f6:	f7ff fc26 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80025fa:	2120      	movs	r1, #32
 80025fc:	4809      	ldr	r0, [pc, #36]	; (8002624 <setE+0x38>)
 80025fe:	f7ff fc22 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002602:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002606:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800260a:	f7ff fc1c 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800260e:	2108      	movs	r1, #8
 8002610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002614:	f7ff fc17 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002618:	2110      	movs	r1, #16
 800261a:	4802      	ldr	r0, [pc, #8]	; (8002624 <setE+0x38>)
 800261c:	f7ff fc13 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002620:	bf00      	nop
 8002622:	bd80      	pop	{r7, pc}
 8002624:	48000400 	.word	0x48000400

08002628 <setF>:

void setF(void){
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800262c:	2102      	movs	r1, #2
 800262e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002632:	f7ff fc08 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002636:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800263a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800263e:	f7ff fc02 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002642:	2108      	movs	r1, #8
 8002644:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002648:	f7ff fbfd 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800264c:	2110      	movs	r1, #16
 800264e:	4802      	ldr	r0, [pc, #8]	; (8002658 <setF+0x30>)
 8002650:	f7ff fbf9 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002654:	bf00      	nop
 8002656:	bd80      	pop	{r7, pc}
 8002658:	48000400 	.word	0x48000400

0800265c <setG>:

void setG(void){
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002660:	2102      	movs	r1, #2
 8002662:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002666:	f7ff fbee 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800266a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800266e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002672:	f7ff fbe8 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002676:	2120      	movs	r1, #32
 8002678:	4807      	ldr	r0, [pc, #28]	; (8002698 <setG+0x3c>)
 800267a:	f7ff fbe4 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800267e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002682:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002686:	f7ff fbde 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800268a:	2108      	movs	r1, #8
 800268c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002690:	f7ff fbd9 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002694:	bf00      	nop
 8002696:	bd80      	pop	{r7, pc}
 8002698:	48000400 	.word	0x48000400

0800269c <setH>:

void setH(void){
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80026a0:	2101      	movs	r1, #1
 80026a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026a6:	f7ff fbce 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80026aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026b2:	f7ff fbc8 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80026b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80026ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026be:	f7ff fbc2 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80026c2:	2108      	movs	r1, #8
 80026c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026c8:	f7ff fbbd 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80026cc:	2110      	movs	r1, #16
 80026ce:	4802      	ldr	r0, [pc, #8]	; (80026d8 <setH+0x3c>)
 80026d0:	f7ff fbb9 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80026d4:	bf00      	nop
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	48000400 	.word	0x48000400

080026dc <setI>:

void setI(void){
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80026e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80026e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026e8:	f7ff fbad 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80026ec:	2108      	movs	r1, #8
 80026ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026f2:	f7ff fba8 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <setJ>:

void setJ(void){
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002700:	2101      	movs	r1, #1
 8002702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002706:	f7ff fb9e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800270a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800270e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002712:	f7ff fb98 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002716:	2120      	movs	r1, #32
 8002718:	4805      	ldr	r0, [pc, #20]	; (8002730 <setJ+0x34>)
 800271a:	f7ff fb94 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800271e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002722:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002726:	f7ff fb8e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	48000400 	.word	0x48000400

08002734 <setK>:

void setK(void){
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002738:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800273c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002740:	f7ff fb81 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002744:	2108      	movs	r1, #8
 8002746:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800274a:	f7ff fb7c 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 800274e:	2110      	movs	r1, #16
 8002750:	4802      	ldr	r0, [pc, #8]	; (800275c <setK+0x28>)
 8002752:	f7ff fb78 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	48000400 	.word	0x48000400

08002760 <setL>:

void setL(void){
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002764:	2120      	movs	r1, #32
 8002766:	4808      	ldr	r0, [pc, #32]	; (8002788 <setL+0x28>)
 8002768:	f7ff fb6d 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800276c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002770:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002774:	f7ff fb67 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002778:	2108      	movs	r1, #8
 800277a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800277e:	f7ff fb62 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002782:	bf00      	nop
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	48000400 	.word	0x48000400

0800278c <setM>:

void setM(void){
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002790:	2101      	movs	r1, #1
 8002792:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002796:	f7ff fb56 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800279a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800279e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027a2:	f7ff fb50 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80027a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027ae:	f7ff fb4a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80027b2:	2108      	movs	r1, #8
 80027b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027b8:	f7ff fb45 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80027bc:	bf00      	nop
 80027be:	bd80      	pop	{r7, pc}

080027c0 <setN>:

void setN(void){
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80027c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027cc:	f7ff fb3b 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80027d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027d8:	f7ff fb35 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80027dc:	2110      	movs	r1, #16
 80027de:	4802      	ldr	r0, [pc, #8]	; (80027e8 <setN+0x28>)
 80027e0:	f7ff fb31 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80027e4:	bf00      	nop
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	48000400 	.word	0x48000400

080027ec <setO>:

void setO(void){
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 80027f0:	2102      	movs	r1, #2
 80027f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027f6:	f7ff fb26 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80027fa:	2101      	movs	r1, #1
 80027fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002800:	f7ff fb21 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002804:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800280c:	f7ff fb1b 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002810:	2120      	movs	r1, #32
 8002812:	4808      	ldr	r0, [pc, #32]	; (8002834 <setO+0x48>)
 8002814:	f7ff fb17 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002818:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800281c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002820:	f7ff fb11 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002824:	2108      	movs	r1, #8
 8002826:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800282a:	f7ff fb0c 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 800282e:	bf00      	nop
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	48000400 	.word	0x48000400

08002838 <setP>:

void setP(void){
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800283c:	2102      	movs	r1, #2
 800283e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002842:	f7ff fb00 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002846:	2101      	movs	r1, #1
 8002848:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800284c:	f7ff fafb 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002850:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002858:	f7ff faf5 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 800285c:	2108      	movs	r1, #8
 800285e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002862:	f7ff faf0 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002866:	2110      	movs	r1, #16
 8002868:	4802      	ldr	r0, [pc, #8]	; (8002874 <setP+0x3c>)
 800286a:	f7ff faec 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	48000400 	.word	0x48000400

08002878 <setR>:
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
}

void setR(void){
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800287c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002880:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002884:	f7ff fadf 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002888:	2110      	movs	r1, #16
 800288a:	4802      	ldr	r0, [pc, #8]	; (8002894 <setR+0x1c>)
 800288c:	f7ff fadb 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002890:	bf00      	nop
 8002892:	bd80      	pop	{r7, pc}
 8002894:	48000400 	.word	0x48000400

08002898 <setS>:

void setS(void){
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 800289c:	2102      	movs	r1, #2
 800289e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028a2:	f7ff fad0 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80028a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028ae:	f7ff faca 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80028b2:	2120      	movs	r1, #32
 80028b4:	4806      	ldr	r0, [pc, #24]	; (80028d0 <setS+0x38>)
 80028b6:	f7ff fac6 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80028ba:	2108      	movs	r1, #8
 80028bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c0:	f7ff fac1 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80028c4:	2110      	movs	r1, #16
 80028c6:	4802      	ldr	r0, [pc, #8]	; (80028d0 <setS+0x38>)
 80028c8:	f7ff fabd 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80028cc:	bf00      	nop
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	48000400 	.word	0x48000400

080028d4 <setT>:

void setT(void){
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80028d8:	2120      	movs	r1, #32
 80028da:	480a      	ldr	r0, [pc, #40]	; (8002904 <setT+0x30>)
 80028dc:	f7ff fab3 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80028e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028e8:	f7ff faad 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80028ec:	2108      	movs	r1, #8
 80028ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028f2:	f7ff faa8 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80028f6:	2110      	movs	r1, #16
 80028f8:	4802      	ldr	r0, [pc, #8]	; (8002904 <setT+0x30>)
 80028fa:	f7ff faa4 	bl	8001e46 <LL_GPIO_ResetOutputPin>
//	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
//	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
//	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
//	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
//	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
}
 80028fe:	bf00      	nop
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	48000400 	.word	0x48000400

08002908 <setU>:

void setU(void){
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 800290c:	2101      	movs	r1, #1
 800290e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002912:	f7ff fa98 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 8002916:	f44f 7180 	mov.w	r1, #256	; 0x100
 800291a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800291e:	f7ff fa92 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002922:	2120      	movs	r1, #32
 8002924:	4807      	ldr	r0, [pc, #28]	; (8002944 <setU+0x3c>)
 8002926:	f7ff fa8e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 800292a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800292e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002932:	f7ff fa88 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 8002936:	2108      	movs	r1, #8
 8002938:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800293c:	f7ff fa83 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002940:	bf00      	nop
 8002942:	bd80      	pop	{r7, pc}
 8002944:	48000400 	.word	0x48000400

08002948 <setV>:

void setV(void){
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800294c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002950:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002954:	f7ff fa77 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002958:	2120      	movs	r1, #32
 800295a:	4805      	ldr	r0, [pc, #20]	; (8002970 <setV+0x28>)
 800295c:	f7ff fa73 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002960:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002968:	f7ff fa6d 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 800296c:	bf00      	nop
 800296e:	bd80      	pop	{r7, pc}
 8002970:	48000400 	.word	0x48000400

08002974 <setW>:

void setW(void){
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002978:	2102      	movs	r1, #2
 800297a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800297e:	f7ff fa62 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002982:	2101      	movs	r1, #1
 8002984:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002988:	f7ff fa5d 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 800298c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002994:	f7ff fa57 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002998:	2120      	movs	r1, #32
 800299a:	4804      	ldr	r0, [pc, #16]	; (80029ac <setW+0x38>)
 800299c:	f7ff fa53 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80029a0:	2110      	movs	r1, #16
 80029a2:	4802      	ldr	r0, [pc, #8]	; (80029ac <setW+0x38>)
 80029a4:	f7ff fa4f 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80029a8:	bf00      	nop
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	48000400 	.word	0x48000400

080029b0 <setX>:

void setX(void){
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80029b4:	2101      	movs	r1, #1
 80029b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029ba:	f7ff fa44 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 80029be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029c6:	f7ff fa3e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 80029ca:	2110      	movs	r1, #16
 80029cc:	4802      	ldr	r0, [pc, #8]	; (80029d8 <setX+0x28>)
 80029ce:	f7ff fa3a 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	48000400 	.word	0x48000400

080029dc <setY>:

void setY(void){
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 80029e0:	2101      	movs	r1, #1
 80029e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029e6:	f7ff fa2e 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTC_PORT, SEGMENTC_PIN);
 80029ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029f2:	f7ff fa28 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 80029f6:	2120      	movs	r1, #32
 80029f8:	4806      	ldr	r0, [pc, #24]	; (8002a14 <setY+0x38>)
 80029fa:	f7ff fa24 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTF_PORT, SEGMENTF_PIN);
 80029fe:	2108      	movs	r1, #8
 8002a00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a04:	f7ff fa1f 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002a08:	2110      	movs	r1, #16
 8002a0a:	4802      	ldr	r0, [pc, #8]	; (8002a14 <setY+0x38>)
 8002a0c:	f7ff fa1b 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002a10:	bf00      	nop
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	48000400 	.word	0x48000400

08002a18 <setZ>:

void setZ(void){
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(SEGMENTA_PORT, SEGMENTA_PIN);
 8002a1c:	2102      	movs	r1, #2
 8002a1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a22:	f7ff fa10 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTB_PORT, SEGMENTB_PIN);
 8002a26:	2101      	movs	r1, #1
 8002a28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a2c:	f7ff fa0b 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTD_PORT, SEGMENTD_PIN);
 8002a30:	2120      	movs	r1, #32
 8002a32:	4807      	ldr	r0, [pc, #28]	; (8002a50 <setZ+0x38>)
 8002a34:	f7ff fa07 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTE_PORT, SEGMENTE_PIN);
 8002a38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a40:	f7ff fa01 	bl	8001e46 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(SEGMENTG_PORT, SEGMENTG_PIN);
 8002a44:	2110      	movs	r1, #16
 8002a46:	4802      	ldr	r0, [pc, #8]	; (8002a50 <setZ+0x38>)
 8002a48:	f7ff f9fd 	bl	8001e46 <LL_GPIO_ResetOutputPin>
}
 8002a4c:	bf00      	nop
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	48000400 	.word	0x48000400

08002a54 <updateDisplay>:
void updateDisplay(void)
{
 8002a54:	b590      	push	{r4, r7, lr}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++)
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	71fb      	strb	r3, [r7, #7]
 8002a5e:	e22d      	b.n	8002ebc <updateDisplay+0x468>
	{
		switch(vypis[i])
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	4ae4      	ldr	r2, [pc, #912]	; (8002df4 <updateDisplay+0x3a0>)
 8002a64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a68:	2b9d      	cmp	r3, #157	; 0x9d
 8002a6a:	f200 81ec 	bhi.w	8002e46 <updateDisplay+0x3f2>
 8002a6e:	a201      	add	r2, pc, #4	; (adr r2, 8002a74 <updateDisplay+0x20>)
 8002a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a74:	08002ced 	.word	0x08002ced
 8002a78:	08002cf3 	.word	0x08002cf3
 8002a7c:	08002cf9 	.word	0x08002cf9
 8002a80:	08002cff 	.word	0x08002cff
 8002a84:	08002d05 	.word	0x08002d05
 8002a88:	08002d0b 	.word	0x08002d0b
 8002a8c:	08002d11 	.word	0x08002d11
 8002a90:	08002d17 	.word	0x08002d17
 8002a94:	08002d1d 	.word	0x08002d1d
 8002a98:	08002d23 	.word	0x08002d23
 8002a9c:	08002e47 	.word	0x08002e47
 8002aa0:	08002e47 	.word	0x08002e47
 8002aa4:	08002e47 	.word	0x08002e47
 8002aa8:	08002e47 	.word	0x08002e47
 8002aac:	08002e47 	.word	0x08002e47
 8002ab0:	08002e47 	.word	0x08002e47
 8002ab4:	08002e47 	.word	0x08002e47
 8002ab8:	08002e47 	.word	0x08002e47
 8002abc:	08002e47 	.word	0x08002e47
 8002ac0:	08002e47 	.word	0x08002e47
 8002ac4:	08002e47 	.word	0x08002e47
 8002ac8:	08002e47 	.word	0x08002e47
 8002acc:	08002e47 	.word	0x08002e47
 8002ad0:	08002e47 	.word	0x08002e47
 8002ad4:	08002e47 	.word	0x08002e47
 8002ad8:	08002e47 	.word	0x08002e47
 8002adc:	08002e47 	.word	0x08002e47
 8002ae0:	08002e47 	.word	0x08002e47
 8002ae4:	08002e47 	.word	0x08002e47
 8002ae8:	08002e47 	.word	0x08002e47
 8002aec:	08002e47 	.word	0x08002e47
 8002af0:	08002e47 	.word	0x08002e47
 8002af4:	08002e47 	.word	0x08002e47
 8002af8:	08002e47 	.word	0x08002e47
 8002afc:	08002e47 	.word	0x08002e47
 8002b00:	08002e47 	.word	0x08002e47
 8002b04:	08002e47 	.word	0x08002e47
 8002b08:	08002e47 	.word	0x08002e47
 8002b0c:	08002e47 	.word	0x08002e47
 8002b10:	08002e47 	.word	0x08002e47
 8002b14:	08002e47 	.word	0x08002e47
 8002b18:	08002e47 	.word	0x08002e47
 8002b1c:	08002e47 	.word	0x08002e47
 8002b20:	08002e47 	.word	0x08002e47
 8002b24:	08002e47 	.word	0x08002e47
 8002b28:	08002d29 	.word	0x08002d29
 8002b2c:	08002e47 	.word	0x08002e47
 8002b30:	08002e47 	.word	0x08002e47
 8002b34:	08002d2f 	.word	0x08002d2f
 8002b38:	08002d35 	.word	0x08002d35
 8002b3c:	08002d3b 	.word	0x08002d3b
 8002b40:	08002d41 	.word	0x08002d41
 8002b44:	08002d47 	.word	0x08002d47
 8002b48:	08002d4d 	.word	0x08002d4d
 8002b4c:	08002d53 	.word	0x08002d53
 8002b50:	08002d59 	.word	0x08002d59
 8002b54:	08002d5f 	.word	0x08002d5f
 8002b58:	08002d65 	.word	0x08002d65
 8002b5c:	08002e47 	.word	0x08002e47
 8002b60:	08002e47 	.word	0x08002e47
 8002b64:	08002e47 	.word	0x08002e47
 8002b68:	08002e47 	.word	0x08002e47
 8002b6c:	08002e47 	.word	0x08002e47
 8002b70:	08002e47 	.word	0x08002e47
 8002b74:	08002e47 	.word	0x08002e47
 8002b78:	08002dad 	.word	0x08002dad
 8002b7c:	08002db3 	.word	0x08002db3
 8002b80:	08002db9 	.word	0x08002db9
 8002b84:	08002dbf 	.word	0x08002dbf
 8002b88:	08002dc5 	.word	0x08002dc5
 8002b8c:	08002dcb 	.word	0x08002dcb
 8002b90:	08002dd1 	.word	0x08002dd1
 8002b94:	08002dd7 	.word	0x08002dd7
 8002b98:	08002ddd 	.word	0x08002ddd
 8002b9c:	08002de3 	.word	0x08002de3
 8002ba0:	08002de9 	.word	0x08002de9
 8002ba4:	08002def 	.word	0x08002def
 8002ba8:	08002df9 	.word	0x08002df9
 8002bac:	08002dff 	.word	0x08002dff
 8002bb0:	08002e05 	.word	0x08002e05
 8002bb4:	08002e0b 	.word	0x08002e0b
 8002bb8:	08002e47 	.word	0x08002e47
 8002bbc:	08002e11 	.word	0x08002e11
 8002bc0:	08002e17 	.word	0x08002e17
 8002bc4:	08002e1d 	.word	0x08002e1d
 8002bc8:	08002e23 	.word	0x08002e23
 8002bcc:	08002e29 	.word	0x08002e29
 8002bd0:	08002e2f 	.word	0x08002e2f
 8002bd4:	08002e35 	.word	0x08002e35
 8002bd8:	08002e3b 	.word	0x08002e3b
 8002bdc:	08002e41 	.word	0x08002e41
 8002be0:	08002e47 	.word	0x08002e47
 8002be4:	08002e47 	.word	0x08002e47
 8002be8:	08002e47 	.word	0x08002e47
 8002bec:	08002e47 	.word	0x08002e47
 8002bf0:	08002da7 	.word	0x08002da7
 8002bf4:	08002e47 	.word	0x08002e47
 8002bf8:	08002e47 	.word	0x08002e47
 8002bfc:	08002e47 	.word	0x08002e47
 8002c00:	08002e47 	.word	0x08002e47
 8002c04:	08002e47 	.word	0x08002e47
 8002c08:	08002e47 	.word	0x08002e47
 8002c0c:	08002e47 	.word	0x08002e47
 8002c10:	08002e47 	.word	0x08002e47
 8002c14:	08002e47 	.word	0x08002e47
 8002c18:	08002e47 	.word	0x08002e47
 8002c1c:	08002e47 	.word	0x08002e47
 8002c20:	08002e47 	.word	0x08002e47
 8002c24:	08002e47 	.word	0x08002e47
 8002c28:	08002e47 	.word	0x08002e47
 8002c2c:	08002e47 	.word	0x08002e47
 8002c30:	08002e47 	.word	0x08002e47
 8002c34:	08002e47 	.word	0x08002e47
 8002c38:	08002e47 	.word	0x08002e47
 8002c3c:	08002e47 	.word	0x08002e47
 8002c40:	08002e47 	.word	0x08002e47
 8002c44:	08002e47 	.word	0x08002e47
 8002c48:	08002e47 	.word	0x08002e47
 8002c4c:	08002e47 	.word	0x08002e47
 8002c50:	08002e47 	.word	0x08002e47
 8002c54:	08002e47 	.word	0x08002e47
 8002c58:	08002e47 	.word	0x08002e47
 8002c5c:	08002e47 	.word	0x08002e47
 8002c60:	08002e47 	.word	0x08002e47
 8002c64:	08002e47 	.word	0x08002e47
 8002c68:	08002e47 	.word	0x08002e47
 8002c6c:	08002e47 	.word	0x08002e47
 8002c70:	08002e47 	.word	0x08002e47
 8002c74:	08002e47 	.word	0x08002e47
 8002c78:	08002e47 	.word	0x08002e47
 8002c7c:	08002e47 	.word	0x08002e47
 8002c80:	08002e47 	.word	0x08002e47
 8002c84:	08002e47 	.word	0x08002e47
 8002c88:	08002e47 	.word	0x08002e47
 8002c8c:	08002e47 	.word	0x08002e47
 8002c90:	08002e47 	.word	0x08002e47
 8002c94:	08002e47 	.word	0x08002e47
 8002c98:	08002e47 	.word	0x08002e47
 8002c9c:	08002e47 	.word	0x08002e47
 8002ca0:	08002e47 	.word	0x08002e47
 8002ca4:	08002e47 	.word	0x08002e47
 8002ca8:	08002e47 	.word	0x08002e47
 8002cac:	08002e47 	.word	0x08002e47
 8002cb0:	08002e47 	.word	0x08002e47
 8002cb4:	08002e47 	.word	0x08002e47
 8002cb8:	08002e47 	.word	0x08002e47
 8002cbc:	08002e47 	.word	0x08002e47
 8002cc0:	08002e47 	.word	0x08002e47
 8002cc4:	08002d6b 	.word	0x08002d6b
 8002cc8:	08002d71 	.word	0x08002d71
 8002ccc:	08002d77 	.word	0x08002d77
 8002cd0:	08002d7d 	.word	0x08002d7d
 8002cd4:	08002d83 	.word	0x08002d83
 8002cd8:	08002d89 	.word	0x08002d89
 8002cdc:	08002d8f 	.word	0x08002d8f
 8002ce0:	08002d95 	.word	0x08002d95
 8002ce4:	08002d9b 	.word	0x08002d9b
 8002ce8:	08002da1 	.word	0x08002da1
		{
			case 0:setZero();break;
 8002cec:	f7ff fbbe 	bl	800246c <setZero>
 8002cf0:	e0a9      	b.n	8002e46 <updateDisplay+0x3f2>
			case 1:setOne();break;
 8002cf2:	f7ff fab5 	bl	8002260 <setOne>
 8002cf6:	e0a6      	b.n	8002e46 <updateDisplay+0x3f2>
			case 2:setTwo();break;
 8002cf8:	f7ff fac2 	bl	8002280 <setTwo>
 8002cfc:	e0a3      	b.n	8002e46 <updateDisplay+0x3f2>
			case 3:setThree();break;
 8002cfe:	f7ff fadd 	bl	80022bc <setThree>
 8002d02:	e0a0      	b.n	8002e46 <updateDisplay+0x3f2>
			case 4:setFour();break;
 8002d04:	f7ff faf8 	bl	80022f8 <setFour>
 8002d08:	e09d      	b.n	8002e46 <updateDisplay+0x3f2>
			case 5:setFive();break;
 8002d0a:	f7ff fb0f 	bl	800232c <setFive>
 8002d0e:	e09a      	b.n	8002e46 <updateDisplay+0x3f2>
			case 6:setSix();break;
 8002d10:	f7ff fb2a 	bl	8002368 <setSix>
 8002d14:	e097      	b.n	8002e46 <updateDisplay+0x3f2>
			case 7:setSeven();break;
 8002d16:	f7ff fb4b 	bl	80023b0 <setSeven>
 8002d1a:	e094      	b.n	8002e46 <updateDisplay+0x3f2>
			case 8:setEight();break;
 8002d1c:	f7ff fb5c 	bl	80023d8 <setEight>
 8002d20:	e091      	b.n	8002e46 <updateDisplay+0x3f2>
			case 9:setNine();break;
 8002d22:	f7ff fb83 	bl	800242c <setNine>
 8002d26:	e08e      	b.n	8002e46 <updateDisplay+0x3f2>

			case 45:setMinus();break;
 8002d28:	f7ff fa90 	bl	800224c <setMinus>
 8002d2c:	e08b      	b.n	8002e46 <updateDisplay+0x3f2>

			case 48:setZero();break;
 8002d2e:	f7ff fb9d 	bl	800246c <setZero>
 8002d32:	e088      	b.n	8002e46 <updateDisplay+0x3f2>
			case 49:setOne();break;
 8002d34:	f7ff fa94 	bl	8002260 <setOne>
 8002d38:	e085      	b.n	8002e46 <updateDisplay+0x3f2>
			case 50:setTwo();break;
 8002d3a:	f7ff faa1 	bl	8002280 <setTwo>
 8002d3e:	e082      	b.n	8002e46 <updateDisplay+0x3f2>
			case 51:setThree();break;
 8002d40:	f7ff fabc 	bl	80022bc <setThree>
 8002d44:	e07f      	b.n	8002e46 <updateDisplay+0x3f2>
			case 52:setFour();break;
 8002d46:	f7ff fad7 	bl	80022f8 <setFour>
 8002d4a:	e07c      	b.n	8002e46 <updateDisplay+0x3f2>
			case 53:setFive();break;
 8002d4c:	f7ff faee 	bl	800232c <setFive>
 8002d50:	e079      	b.n	8002e46 <updateDisplay+0x3f2>
			case 54:setSix();break;
 8002d52:	f7ff fb09 	bl	8002368 <setSix>
 8002d56:	e076      	b.n	8002e46 <updateDisplay+0x3f2>
			case 55:setSeven();break;
 8002d58:	f7ff fb2a 	bl	80023b0 <setSeven>
 8002d5c:	e073      	b.n	8002e46 <updateDisplay+0x3f2>
			case 56:setEight();break;
 8002d5e:	f7ff fb3b 	bl	80023d8 <setEight>
 8002d62:	e070      	b.n	8002e46 <updateDisplay+0x3f2>
			case 57:setNine();break;
 8002d64:	f7ff fb62 	bl	800242c <setNine>
 8002d68:	e06d      	b.n	8002e46 <updateDisplay+0x3f2>

			case 48+100:setZeroDot();break;
 8002d6a:	f7ff f917 	bl	8001f9c <setZeroDot>
 8002d6e:	e06a      	b.n	8002e46 <updateDisplay+0x3f2>
			case 49+100:setOneDot();break;
 8002d70:	f7ff f93e 	bl	8001ff0 <setOneDot>
 8002d74:	e067      	b.n	8002e46 <updateDisplay+0x3f2>
			case 50+100:setTwoDot();break;
 8002d76:	f7ff f951 	bl	800201c <setTwoDot>
 8002d7a:	e064      	b.n	8002e46 <updateDisplay+0x3f2>
			case 51+100:setThreeDot();break;
 8002d7c:	f7ff f970 	bl	8002060 <setThreeDot>
 8002d80:	e061      	b.n	8002e46 <updateDisplay+0x3f2>
			case 52+100:setFourDot();break;
 8002d82:	f7ff f98f 	bl	80020a4 <setFourDot>
 8002d86:	e05e      	b.n	8002e46 <updateDisplay+0x3f2>
			case 53+100:setFiveDot();break;
 8002d88:	f7ff f9aa 	bl	80020e0 <setFiveDot>
 8002d8c:	e05b      	b.n	8002e46 <updateDisplay+0x3f2>
			case 54+100:setSixDot();break;
 8002d8e:	f7ff f9c9 	bl	8002124 <setSixDot>
 8002d92:	e058      	b.n	8002e46 <updateDisplay+0x3f2>
			case 55+100:setSevenDot();break;
 8002d94:	f7ff f9ee 	bl	8002174 <setSevenDot>
 8002d98:	e055      	b.n	8002e46 <updateDisplay+0x3f2>
			case 56+100:setEightDot();break;
 8002d9a:	f7ff fa05 	bl	80021a8 <setEightDot>
 8002d9e:	e052      	b.n	8002e46 <updateDisplay+0x3f2>
			case 57+100:setNineDot();break;
 8002da0:	f7ff fa30 	bl	8002204 <setNineDot>
 8002da4:	e04f      	b.n	8002e46 <updateDisplay+0x3f2>


			case '_':setMedzera();break;
 8002da6:	f7ff fb87 	bl	80024b8 <setMedzera>
 8002daa:	e04c      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'A':setA();break;
 8002dac:	f7ff fb8e 	bl	80024cc <setA>
 8002db0:	e049      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'B':setB();break;
 8002db2:	f7ff fbb1 	bl	8002518 <setB>
 8002db6:	e046      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'C':setC();break;
 8002db8:	f7ff fbd8 	bl	800256c <setC>
 8002dbc:	e043      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'D':setD();break;
 8002dbe:	f7ff fbef 	bl	80025a0 <setD>
 8002dc2:	e040      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'E':setE();break;
 8002dc4:	f7ff fc12 	bl	80025ec <setE>
 8002dc8:	e03d      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'F':setF();break;
 8002dca:	f7ff fc2d 	bl	8002628 <setF>
 8002dce:	e03a      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'G':setG();break;
 8002dd0:	f7ff fc44 	bl	800265c <setG>
 8002dd4:	e037      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'H':setH();break;
 8002dd6:	f7ff fc61 	bl	800269c <setH>
 8002dda:	e034      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'I':setI();break;
 8002ddc:	f7ff fc7e 	bl	80026dc <setI>
 8002de0:	e031      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'J':setJ();break;
 8002de2:	f7ff fc8b 	bl	80026fc <setJ>
 8002de6:	e02e      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'K':setK();break;
 8002de8:	f7ff fca4 	bl	8002734 <setK>
 8002dec:	e02b      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'L':setL();break;
 8002dee:	f7ff fcb7 	bl	8002760 <setL>
 8002df2:	e028      	b.n	8002e46 <updateDisplay+0x3f2>
 8002df4:	20000270 	.word	0x20000270
			case 'M':setM();break;
 8002df8:	f7ff fcc8 	bl	800278c <setM>
 8002dfc:	e023      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'N':setN();break;
 8002dfe:	f7ff fcdf 	bl	80027c0 <setN>
 8002e02:	e020      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'O':setO();break;
 8002e04:	f7ff fcf2 	bl	80027ec <setO>
 8002e08:	e01d      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'P':setP();break;
 8002e0a:	f7ff fd15 	bl	8002838 <setP>
 8002e0e:	e01a      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'R':setR();break;
 8002e10:	f7ff fd32 	bl	8002878 <setR>
 8002e14:	e017      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'S':setS();break;
 8002e16:	f7ff fd3f 	bl	8002898 <setS>
 8002e1a:	e014      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'T':setT();break;
 8002e1c:	f7ff fd5a 	bl	80028d4 <setT>
 8002e20:	e011      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'U':setU();break;
 8002e22:	f7ff fd71 	bl	8002908 <setU>
 8002e26:	e00e      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'V':setV();break;
 8002e28:	f7ff fd8e 	bl	8002948 <setV>
 8002e2c:	e00b      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'W':setW();break;
 8002e2e:	f7ff fda1 	bl	8002974 <setW>
 8002e32:	e008      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'X':setX();break;
 8002e34:	f7ff fdbc 	bl	80029b0 <setX>
 8002e38:	e005      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'Y':setY();break;
 8002e3a:	f7ff fdcf 	bl	80029dc <setY>
 8002e3e:	e002      	b.n	8002e46 <updateDisplay+0x3f2>
			case 'Z':setZ();break;
 8002e40:	f7ff fdea 	bl	8002a18 <setZ>
 8002e44:	bf00      	nop
		}

		if(i == 0)DIGIT_1_ON;
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d103      	bne.n	8002e54 <updateDisplay+0x400>
 8002e4c:	2101      	movs	r1, #1
 8002e4e:	481f      	ldr	r0, [pc, #124]	; (8002ecc <updateDisplay+0x478>)
 8002e50:	f7fe ffeb 	bl	8001e2a <LL_GPIO_SetOutputPin>
		if(i == 1)DIGIT_2_ON;
 8002e54:	79fb      	ldrb	r3, [r7, #7]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d104      	bne.n	8002e64 <updateDisplay+0x410>
 8002e5a:	2110      	movs	r1, #16
 8002e5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e60:	f7fe ffe3 	bl	8001e2a <LL_GPIO_SetOutputPin>
		if(i == 2)DIGIT_3_ON;
 8002e64:	79fb      	ldrb	r3, [r7, #7]
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d105      	bne.n	8002e76 <updateDisplay+0x422>
 8002e6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e72:	f7fe ffda 	bl	8001e2a <LL_GPIO_SetOutputPin>
		if(i == 3)DIGIT_4_ON;
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	d104      	bne.n	8002e86 <updateDisplay+0x432>
 8002e7c:	2104      	movs	r1, #4
 8002e7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e82:	f7fe ffd2 	bl	8001e2a <LL_GPIO_SetOutputPin>

		disp_time_saved = disp_time;
 8002e86:	4b12      	ldr	r3, [pc, #72]	; (8002ed0 <updateDisplay+0x47c>)
 8002e88:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002e8c:	4a11      	ldr	r2, [pc, #68]	; (8002ed4 <updateDisplay+0x480>)
 8002e8e:	e9c2 3400 	strd	r3, r4, [r2]
		while((disp_time_saved + 2) > disp_time){};
 8002e92:	bf00      	nop
 8002e94:	4b0f      	ldr	r3, [pc, #60]	; (8002ed4 <updateDisplay+0x480>)
 8002e96:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002e9a:	1c8b      	adds	r3, r1, #2
 8002e9c:	f142 0400 	adc.w	r4, r2, #0
 8002ea0:	4a0b      	ldr	r2, [pc, #44]	; (8002ed0 <updateDisplay+0x47c>)
 8002ea2:	e9d2 1200 	ldrd	r1, r2, [r2]
 8002ea6:	42a2      	cmp	r2, r4
 8002ea8:	bf08      	it	eq
 8002eaa:	4299      	cmpeq	r1, r3
 8002eac:	d3f2      	bcc.n	8002e94 <updateDisplay+0x440>
		resetDigits();
 8002eae:	f7ff f835 	bl	8001f1c <resetDigits>
		resetSegments();
 8002eb2:	f7fe ffd7 	bl	8001e64 <resetSegments>
	for(uint8_t i = 0; i < 4; i++)
 8002eb6:	79fb      	ldrb	r3, [r7, #7]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	71fb      	strb	r3, [r7, #7]
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	2b03      	cmp	r3, #3
 8002ec0:	f67f adce 	bls.w	8002a60 <updateDisplay+0xc>
	}


}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd90      	pop	{r4, r7, pc}
 8002ecc:	48000400 	.word	0x48000400
 8002ed0:	20000200 	.word	0x20000200
 8002ed4:	20000208 	.word	0x20000208

08002ed8 <TIM3_IRQHandler>:

//Update displayed data and keep display ON
void TIM3_IRQHandler(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
	if(LL_TIM_IsActiveFlag_UPDATE(TIM3))
 8002edc:	4806      	ldr	r0, [pc, #24]	; (8002ef8 <TIM3_IRQHandler+0x20>)
 8002ede:	f7fe ff91 	bl	8001e04 <LL_TIM_IsActiveFlag_UPDATE>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <TIM3_IRQHandler+0x14>
	{
		updateDisplay();
 8002ee8:	f7ff fdb4 	bl	8002a54 <updateDisplay>
	}

	LL_TIM_ClearFlag_UPDATE(TIM3);
 8002eec:	4802      	ldr	r0, [pc, #8]	; (8002ef8 <TIM3_IRQHandler+0x20>)
 8002eee:	f7fe ff7b 	bl	8001de8 <LL_TIM_ClearFlag_UPDATE>
}
 8002ef2:	bf00      	nop
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	40000400 	.word	0x40000400

08002efc <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f00:	4b04      	ldr	r3, [pc, #16]	; (8002f14 <NVIC_GetPriorityGrouping+0x18>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	0a1b      	lsrs	r3, r3, #8
 8002f06:	f003 0307 	and.w	r3, r3, #7
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002f22:	79fb      	ldrb	r3, [r7, #7]
 8002f24:	f003 021f 	and.w	r2, r3, #31
 8002f28:	4907      	ldr	r1, [pc, #28]	; (8002f48 <NVIC_EnableIRQ+0x30>)
 8002f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2e:	095b      	lsrs	r3, r3, #5
 8002f30:	2001      	movs	r0, #1
 8002f32:	fa00 f202 	lsl.w	r2, r0, r2
 8002f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	e000e100 	.word	0xe000e100

08002f4c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	4603      	mov	r3, r0
 8002f54:	6039      	str	r1, [r7, #0]
 8002f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	da0b      	bge.n	8002f78 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	490c      	ldr	r1, [pc, #48]	; (8002f98 <NVIC_SetPriority+0x4c>)
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	f003 030f 	and.w	r3, r3, #15
 8002f6c:	3b04      	subs	r3, #4
 8002f6e:	0112      	lsls	r2, r2, #4
 8002f70:	b2d2      	uxtb	r2, r2
 8002f72:	440b      	add	r3, r1
 8002f74:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f76:	e009      	b.n	8002f8c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	b2da      	uxtb	r2, r3
 8002f7c:	4907      	ldr	r1, [pc, #28]	; (8002f9c <NVIC_SetPriority+0x50>)
 8002f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f82:	0112      	lsls	r2, r2, #4
 8002f84:	b2d2      	uxtb	r2, r2
 8002f86:	440b      	add	r3, r1
 8002f88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr
 8002f98:	e000ed00 	.word	0xe000ed00
 8002f9c:	e000e100 	.word	0xe000e100

08002fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b089      	sub	sp, #36	; 0x24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f003 0307 	and.w	r3, r3, #7
 8002fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	f1c3 0307 	rsb	r3, r3, #7
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	bf28      	it	cs
 8002fbe:	2304      	movcs	r3, #4
 8002fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	3304      	adds	r3, #4
 8002fc6:	2b06      	cmp	r3, #6
 8002fc8:	d902      	bls.n	8002fd0 <NVIC_EncodePriority+0x30>
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	3b03      	subs	r3, #3
 8002fce:	e000      	b.n	8002fd2 <NVIC_EncodePriority+0x32>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	fa02 f303 	lsl.w	r3, r2, r3
 8002fde:	43da      	mvns	r2, r3
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	401a      	ands	r2, r3
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff2:	43d9      	mvns	r1, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff8:	4313      	orrs	r3, r2
         );
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3724      	adds	r7, #36	; 0x24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
	...

08003008 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8003010:	4b08      	ldr	r3, [pc, #32]	; (8003034 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003012:	695a      	ldr	r2, [r3, #20]
 8003014:	4907      	ldr	r1, [pc, #28]	; (8003034 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4313      	orrs	r3, r2
 800301a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800301c:	4b05      	ldr	r3, [pc, #20]	; (8003034 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800301e:	695a      	ldr	r2, [r3, #20]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4013      	ands	r3, r2
 8003024:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003026:	68fb      	ldr	r3, [r7, #12]
}
 8003028:	bf00      	nop
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	40021000 	.word	0x40021000

08003038 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8003042:	4a12      	ldr	r2, [pc, #72]	; (800308c <LL_SYSCFG_SetEXTISource+0x54>)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	b2db      	uxtb	r3, r3
 8003048:	3302      	adds	r3, #2
 800304a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	0c1b      	lsrs	r3, r3, #16
 8003052:	43db      	mvns	r3, r3
 8003054:	ea02 0103 	and.w	r1, r2, r3
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	0c1b      	lsrs	r3, r3, #16
 800305c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	fa93 f3a3 	rbit	r3, r3
 8003064:	60bb      	str	r3, [r7, #8]
  return(result);
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	fab3 f383 	clz	r3, r3
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	409a      	lsls	r2, r3
 8003070:	4806      	ldr	r0, [pc, #24]	; (800308c <LL_SYSCFG_SetEXTISource+0x54>)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	b2db      	uxtb	r3, r3
 8003076:	430a      	orrs	r2, r1
 8003078:	3302      	adds	r3, #2
 800307a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800307e:	bf00      	nop
 8003080:	3714      	adds	r7, #20
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	40010000 	.word	0x40010000

08003090 <LL_GPIO_SetPinMode>:
{
 8003090:	b480      	push	{r7}
 8003092:	b089      	sub	sp, #36	; 0x24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	fa93 f3a3 	rbit	r3, r3
 80030aa:	613b      	str	r3, [r7, #16]
  return(result);
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	fab3 f383 	clz	r3, r3
 80030b2:	005b      	lsls	r3, r3, #1
 80030b4:	2103      	movs	r1, #3
 80030b6:	fa01 f303 	lsl.w	r3, r1, r3
 80030ba:	43db      	mvns	r3, r3
 80030bc:	401a      	ands	r2, r3
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	fa93 f3a3 	rbit	r3, r3
 80030c8:	61bb      	str	r3, [r7, #24]
  return(result);
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	fab3 f383 	clz	r3, r3
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	fa01 f303 	lsl.w	r3, r1, r3
 80030d8:	431a      	orrs	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	601a      	str	r2, [r3, #0]
}
 80030de:	bf00      	nop
 80030e0:	3724      	adds	r7, #36	; 0x24
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <LL_GPIO_SetPinPull>:
{
 80030ea:	b480      	push	{r7}
 80030ec:	b089      	sub	sp, #36	; 0x24
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	60f8      	str	r0, [r7, #12]
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	68da      	ldr	r2, [r3, #12]
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	fa93 f3a3 	rbit	r3, r3
 8003104:	613b      	str	r3, [r7, #16]
  return(result);
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	fab3 f383 	clz	r3, r3
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	2103      	movs	r1, #3
 8003110:	fa01 f303 	lsl.w	r3, r1, r3
 8003114:	43db      	mvns	r3, r3
 8003116:	401a      	ands	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	fa93 f3a3 	rbit	r3, r3
 8003122:	61bb      	str	r3, [r7, #24]
  return(result);
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	fab3 f383 	clz	r3, r3
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	6879      	ldr	r1, [r7, #4]
 800312e:	fa01 f303 	lsl.w	r3, r1, r3
 8003132:	431a      	orrs	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	60da      	str	r2, [r3, #12]
}
 8003138:	bf00      	nop
 800313a:	3724      	adds	r7, #36	; 0x24
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <LL_GPIO_ResetOutputPin>:
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	683a      	ldr	r2, [r7, #0]
 8003152:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b08a      	sub	sp, #40	; 0x28
 8003164:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003166:	f107 0310 	add.w	r3, r7, #16
 800316a:	2200      	movs	r2, #0
 800316c:	601a      	str	r2, [r3, #0]
 800316e:	605a      	str	r2, [r3, #4]
 8003170:	609a      	str	r2, [r3, #8]
 8003172:	60da      	str	r2, [r3, #12]
 8003174:	611a      	str	r2, [r3, #16]
 8003176:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003178:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800317c:	f7ff ff44 	bl	8003008 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003180:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003184:	f7ff ff40 	bl	8003008 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_3|LL_GPIO_PIN_4 
 8003188:	f640 111b 	movw	r1, #2331	; 0x91b
 800318c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003190:	f7ff ffd8 	bl	8003144 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_8|LL_GPIO_PIN_11);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_1|LL_GPIO_PIN_4|LL_GPIO_PIN_5);
 8003194:	2132      	movs	r1, #50	; 0x32
 8003196:	482d      	ldr	r0, [pc, #180]	; (800324c <MX_GPIO_Init+0xec>)
 8003198:	f7ff ffd4 	bl	8003144 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_3|LL_GPIO_PIN_4 
 800319c:	f641 139f 	movw	r3, #6559	; 0x199f
 80031a0:	613b      	str	r3, [r7, #16]
                          |LL_GPIO_PIN_8|LL_GPIO_PIN_11|LL_GPIO_PIN_2|LL_GPIO_PIN_4|LL_GPIO_PIN_12|LL_GPIO_PIN_7;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80031a2:	2301      	movs	r3, #1
 80031a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80031a6:	2300      	movs	r3, #0
 80031a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031ae:	2300      	movs	r3, #0
 80031b0:	623b      	str	r3, [r7, #32]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031b2:	f107 0310 	add.w	r3, r7, #16
 80031b6:	4619      	mov	r1, r3
 80031b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031bc:	f7fe f857 	bl	800126e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_0;
 80031c0:	2333      	movs	r3, #51	; 0x33
 80031c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80031c4:	2301      	movs	r3, #1
 80031c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80031c8:	2300      	movs	r3, #0
 80031ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031cc:	2300      	movs	r3, #0
 80031ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031d0:	2300      	movs	r3, #0
 80031d2:	623b      	str	r3, [r7, #32]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031d4:	f107 0310 	add.w	r3, r7, #16
 80031d8:	4619      	mov	r1, r3
 80031da:	481c      	ldr	r0, [pc, #112]	; (800324c <MX_GPIO_Init+0xec>)
 80031dc:	f7fe f847 	bl	800126e <LL_GPIO_Init>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);*/

  //BUTTON
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80031e0:	1d3b      	adds	r3, r7, #4
 80031e2:	2200      	movs	r2, #0
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	605a      	str	r2, [r3, #4]
 80031e8:	609a      	str	r2, [r3, #8]
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE3);
 80031ea:	f04f 4170 	mov.w	r1, #4026531840	; 0xf0000000
 80031ee:	2001      	movs	r0, #1
 80031f0:	f7ff ff22 	bl	8003038 <LL_SYSCFG_SetEXTISource>
  LL_GPIO_SetPinPull(btn_GPIO_Port, btn_Pin, LL_GPIO_PULL_UP); //PUL DOWN???
 80031f4:	2201      	movs	r2, #1
 80031f6:	2108      	movs	r1, #8
 80031f8:	4814      	ldr	r0, [pc, #80]	; (800324c <MX_GPIO_Init+0xec>)
 80031fa:	f7ff ff76 	bl	80030ea <LL_GPIO_SetPinPull>
  LL_GPIO_SetPinMode(btn_GPIO_Port, btn_Pin, LL_GPIO_MODE_INPUT);
 80031fe:	2200      	movs	r2, #0
 8003200:	2108      	movs	r1, #8
 8003202:	4812      	ldr	r0, [pc, #72]	; (800324c <MX_GPIO_Init+0xec>)
 8003204:	f7ff ff44 	bl	8003090 <LL_GPIO_SetPinMode>
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_3;
 8003208:	2308      	movs	r3, #8
 800320a:	607b      	str	r3, [r7, #4]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 800320c:	2300      	movs	r3, #0
 800320e:	60bb      	str	r3, [r7, #8]
  EXTI_InitStruct.LineCommand = ENABLE;
 8003210:	2301      	movs	r3, #1
 8003212:	733b      	strb	r3, [r7, #12]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8003214:	2300      	movs	r3, #0
 8003216:	737b      	strb	r3, [r7, #13]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8003218:	2302      	movs	r3, #2
 800321a:	73bb      	strb	r3, [r7, #14]
  LL_EXTI_Init(&EXTI_InitStruct);
 800321c:	1d3b      	adds	r3, r7, #4
 800321e:	4618      	mov	r0, r3
 8003220:	f7fd fe42 	bl	8000ea8 <LL_EXTI_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003224:	f7ff fe6a 	bl	8002efc <NVIC_GetPriorityGrouping>
 8003228:	4603      	mov	r3, r0
 800322a:	2200      	movs	r2, #0
 800322c:	2100      	movs	r1, #0
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff feb6 	bl	8002fa0 <NVIC_EncodePriority>
 8003234:	4603      	mov	r3, r0
 8003236:	4619      	mov	r1, r3
 8003238:	2009      	movs	r0, #9
 800323a:	f7ff fe87 	bl	8002f4c <NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI3_IRQn);
 800323e:	2009      	movs	r0, #9
 8003240:	f7ff fe6a 	bl	8002f18 <NVIC_EnableIRQ>


}
 8003244:	bf00      	nop
 8003246:	3728      	adds	r7, #40	; 0x28
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	48000400 	.word	0x48000400

08003250 <NVIC_GetPriorityGrouping>:
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003254:	4b04      	ldr	r3, [pc, #16]	; (8003268 <NVIC_GetPriorityGrouping+0x18>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	0a1b      	lsrs	r3, r3, #8
 800325a:	f003 0307 	and.w	r3, r3, #7
}
 800325e:	4618      	mov	r0, r3
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	e000ed00 	.word	0xe000ed00

0800326c <NVIC_EnableIRQ>:
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003276:	79fb      	ldrb	r3, [r7, #7]
 8003278:	f003 021f 	and.w	r2, r3, #31
 800327c:	4907      	ldr	r1, [pc, #28]	; (800329c <NVIC_EnableIRQ+0x30>)
 800327e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003282:	095b      	lsrs	r3, r3, #5
 8003284:	2001      	movs	r0, #1
 8003286:	fa00 f202 	lsl.w	r2, r0, r2
 800328a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800328e:	bf00      	nop
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	e000e100 	.word	0xe000e100

080032a0 <NVIC_SetPriority>:
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	4603      	mov	r3, r0
 80032a8:	6039      	str	r1, [r7, #0]
 80032aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80032ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	da0b      	bge.n	80032cc <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	b2da      	uxtb	r2, r3
 80032b8:	490c      	ldr	r1, [pc, #48]	; (80032ec <NVIC_SetPriority+0x4c>)
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	f003 030f 	and.w	r3, r3, #15
 80032c0:	3b04      	subs	r3, #4
 80032c2:	0112      	lsls	r2, r2, #4
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	440b      	add	r3, r1
 80032c8:	761a      	strb	r2, [r3, #24]
}
 80032ca:	e009      	b.n	80032e0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	b2da      	uxtb	r2, r3
 80032d0:	4907      	ldr	r1, [pc, #28]	; (80032f0 <NVIC_SetPriority+0x50>)
 80032d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d6:	0112      	lsls	r2, r2, #4
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	440b      	add	r3, r1
 80032dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	e000ed00 	.word	0xe000ed00
 80032f0:	e000e100 	.word	0xe000e100

080032f4 <NVIC_EncodePriority>:
{
 80032f4:	b480      	push	{r7}
 80032f6:	b089      	sub	sp, #36	; 0x24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	f1c3 0307 	rsb	r3, r3, #7
 800330e:	2b04      	cmp	r3, #4
 8003310:	bf28      	it	cs
 8003312:	2304      	movcs	r3, #4
 8003314:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	3304      	adds	r3, #4
 800331a:	2b06      	cmp	r3, #6
 800331c:	d902      	bls.n	8003324 <NVIC_EncodePriority+0x30>
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	3b03      	subs	r3, #3
 8003322:	e000      	b.n	8003326 <NVIC_EncodePriority+0x32>
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003328:	f04f 32ff 	mov.w	r2, #4294967295
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	fa02 f303 	lsl.w	r3, r2, r3
 8003332:	43da      	mvns	r2, r3
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	401a      	ands	r2, r3
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800333c:	f04f 31ff 	mov.w	r1, #4294967295
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	fa01 f303 	lsl.w	r3, r1, r3
 8003346:	43d9      	mvns	r1, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800334c:	4313      	orrs	r3, r2
}
 800334e:	4618      	mov	r0, r3
 8003350:	3724      	adds	r7, #36	; 0x24
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
	...

0800335c <LL_AHB1_GRP1_EnableClock>:
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8003364:	4b08      	ldr	r3, [pc, #32]	; (8003388 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003366:	695a      	ldr	r2, [r3, #20]
 8003368:	4907      	ldr	r1, [pc, #28]	; (8003388 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4313      	orrs	r3, r2
 800336e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8003370:	4b05      	ldr	r3, [pc, #20]	; (8003388 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003372:	695a      	ldr	r2, [r3, #20]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4013      	ands	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800337a:	68fb      	ldr	r3, [r7, #12]
}
 800337c:	bf00      	nop
 800337e:	3714      	adds	r7, #20
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr
 8003388:	40021000 	.word	0x40021000

0800338c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8003394:	4b08      	ldr	r3, [pc, #32]	; (80033b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003396:	69da      	ldr	r2, [r3, #28]
 8003398:	4907      	ldr	r1, [pc, #28]	; (80033b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4313      	orrs	r3, r2
 800339e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80033a0:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80033a2:	69da      	ldr	r2, [r3, #28]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4013      	ands	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80033aa:	68fb      	ldr	r3, [r7, #12]
}
 80033ac:	bf00      	nop
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	40021000 	.word	0x40021000

080033bc <LL_I2C_Enable>:
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f043 0201 	orr.w	r2, r3, #1
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	601a      	str	r2, [r3, #0]
}
 80033d0:	bf00      	nop
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <LL_I2C_EnableClockStretching>:
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	601a      	str	r2, [r3, #0]
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <LL_I2C_DisableGeneralCall>:
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	601a      	str	r2, [r3, #0]
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <LL_I2C_SetOwnAddress2>:
{
 800341c:	b480      	push	{r7}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003430:	f023 0306 	bic.w	r3, r3, #6
 8003434:	68b9      	ldr	r1, [r7, #8]
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	430a      	orrs	r2, r1
 800343a:	431a      	orrs	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	60da      	str	r2, [r3, #12]
}
 8003440:	bf00      	nop
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <LL_I2C_DisableOwnAddress2>:
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	60da      	str	r2, [r3, #12]
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <LL_I2C_EnableIT_RX>:
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f043 0204 	orr.w	r2, r3, #4
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	601a      	str	r2, [r3, #0]
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <LL_I2C_DisableIT_RX>:
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f023 0204 	bic.w	r2, r3, #4
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	601a      	str	r2, [r3, #0]
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <LL_I2C_IsActiveFlag_TXIS>:
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b02      	cmp	r3, #2
 80034be:	bf0c      	ite	eq
 80034c0:	2301      	moveq	r3, #1
 80034c2:	2300      	movne	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr

080034d2 <LL_I2C_IsActiveFlag_RXNE>:
{
 80034d2:	b480      	push	{r7}
 80034d4:	b083      	sub	sp, #12
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	f003 0304 	and.w	r3, r3, #4
 80034e2:	2b04      	cmp	r3, #4
 80034e4:	bf0c      	ite	eq
 80034e6:	2301      	moveq	r3, #1
 80034e8:	2300      	movne	r3, #0
 80034ea:	b2db      	uxtb	r3, r3
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <LL_I2C_IsActiveFlag_STOP>:
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	f003 0320 	and.w	r3, r3, #32
 8003508:	2b20      	cmp	r3, #32
 800350a:	bf0c      	ite	eq
 800350c:	2301      	moveq	r3, #1
 800350e:	2300      	movne	r3, #0
 8003510:	b2db      	uxtb	r3, r3
}
 8003512:	4618      	mov	r0, r3
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <LL_I2C_ClearFlag_STOP>:
{
 800351e:	b480      	push	{r7}
 8003520:	b083      	sub	sp, #12
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	f043 0220 	orr.w	r2, r3, #32
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	61da      	str	r2, [r3, #28]
}
 8003532:	bf00      	nop
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr

0800353e <LL_I2C_EnableAutoEndMode>:
{
 800353e:	b480      	push	{r7}
 8003540:	b083      	sub	sp, #12
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	605a      	str	r2, [r3, #4]
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
	...

08003560 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	607a      	str	r2, [r7, #4]
 800356c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	0d5b      	lsrs	r3, r3, #21
 8003576:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800357a:	4b0b      	ldr	r3, [pc, #44]	; (80035a8 <LL_I2C_HandleTransfer+0x48>)
 800357c:	430b      	orrs	r3, r1
 800357e:	43db      	mvns	r3, r3
 8003580:	401a      	ands	r2, r3
 8003582:	68b9      	ldr	r1, [r7, #8]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4319      	orrs	r1, r3
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	041b      	lsls	r3, r3, #16
 800358c:	4319      	orrs	r1, r3
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	4319      	orrs	r1, r3
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	430b      	orrs	r3, r1
 8003596:	431a      	orrs	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	605a      	str	r2, [r3, #4]
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | TransferSize << I2C_CR2_NBYTES_Pos | EndMode | Request);
}
 800359c:	bf00      	nop
 800359e:	3714      	adds	r7, #20
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr
 80035a8:	03ff7bff 	.word	0x03ff7bff

080035ac <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	b2db      	uxtb	r3, r3
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr

080035c6 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
 80035ce:	460b      	mov	r3, r1
 80035d0:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 80035d2:	78fa      	ldrb	r2, [r7, #3]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <MX_I2C1_Init>:
volatile uint8_t ubReceiveIndex = 0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b08e      	sub	sp, #56	; 0x38
 80035e8:	af00      	add	r7, sp, #0
  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80035ea:	f107 031c 	add.w	r3, r7, #28
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]
 80035f2:	605a      	str	r2, [r3, #4]
 80035f4:	609a      	str	r2, [r3, #8]
 80035f6:	60da      	str	r2, [r3, #12]
 80035f8:	611a      	str	r2, [r3, #16]
 80035fa:	615a      	str	r2, [r3, #20]
 80035fc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035fe:	1d3b      	adds	r3, r7, #4
 8003600:	2200      	movs	r2, #0
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	605a      	str	r2, [r3, #4]
 8003606:	609a      	str	r2, [r3, #8]
 8003608:	60da      	str	r2, [r3, #12]
 800360a:	611a      	str	r2, [r3, #16]
 800360c:	615a      	str	r2, [r3, #20]
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800360e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003612:	f7ff fea3 	bl	800335c <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration  
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003616:	23c0      	movs	r3, #192	; 0xc0
 8003618:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800361a:	2302      	movs	r3, #2
 800361c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800361e:	2303      	movs	r3, #3
 8003620:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8003622:	2301      	movs	r3, #1
 8003624:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003626:	2301      	movs	r3, #1
 8003628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800362a:	2304      	movs	r3, #4
 800362c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800362e:	1d3b      	adds	r3, r7, #4
 8003630:	4619      	mov	r1, r3
 8003632:	4821      	ldr	r0, [pc, #132]	; (80036b8 <MX_I2C1_Init+0xd4>)
 8003634:	f7fd fe1b 	bl	800126e <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8003638:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800363c:	f7ff fea6 	bl	800338c <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003640:	f7ff fe06 	bl	8003250 <NVIC_GetPriorityGrouping>
 8003644:	4603      	mov	r3, r0
 8003646:	2200      	movs	r2, #0
 8003648:	2100      	movs	r1, #0
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff fe52 	bl	80032f4 <NVIC_EncodePriority>
 8003650:	4603      	mov	r3, r0
 8003652:	4619      	mov	r1, r3
 8003654:	201f      	movs	r0, #31
 8003656:	f7ff fe23 	bl	80032a0 <NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 800365a:	201f      	movs	r0, #31
 800365c:	f7ff fe06 	bl	800326c <NVIC_EnableIRQ>

  /** I2C Initialization 
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8003660:	4816      	ldr	r0, [pc, #88]	; (80036bc <MX_I2C1_Init+0xd8>)
 8003662:	f7ff ff6c 	bl	800353e <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 8003666:	4815      	ldr	r0, [pc, #84]	; (80036bc <MX_I2C1_Init+0xd8>)
 8003668:	f7ff fef0 	bl	800344c <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 800366c:	4813      	ldr	r0, [pc, #76]	; (80036bc <MX_I2C1_Init+0xd8>)
 800366e:	f7ff fec5 	bl	80033fc <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8003672:	4812      	ldr	r0, [pc, #72]	; (80036bc <MX_I2C1_Init+0xd8>)
 8003674:	f7ff feb2 	bl	80033dc <LL_I2C_EnableClockStretching>

  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8003678:	2300      	movs	r3, #0
 800367a:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 800367c:	4b10      	ldr	r3, [pc, #64]	; (80036c0 <MX_I2C1_Init+0xdc>)
 800367e:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8003680:	2300      	movs	r3, #0
 8003682:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8003684:	2300      	movs	r3, #0
 8003686:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 2;
 8003688:	2302      	movs	r3, #2
 800368a:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 800368c:	2300      	movs	r3, #0
 800368e:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8003690:	2300      	movs	r3, #0
 8003692:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8003694:	f107 031c 	add.w	r3, r7, #28
 8003698:	4619      	mov	r1, r3
 800369a:	4808      	ldr	r0, [pc, #32]	; (80036bc <MX_I2C1_Init+0xd8>)
 800369c:	f7fd ff04 	bl	80014a8 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 80036a0:	2200      	movs	r2, #0
 80036a2:	2100      	movs	r1, #0
 80036a4:	4805      	ldr	r0, [pc, #20]	; (80036bc <MX_I2C1_Init+0xd8>)
 80036a6:	f7ff feb9 	bl	800341c <LL_I2C_SetOwnAddress2>

  LL_I2C_Enable(I2C1);
 80036aa:	4804      	ldr	r0, [pc, #16]	; (80036bc <MX_I2C1_Init+0xd8>)
 80036ac:	f7ff fe86 	bl	80033bc <LL_I2C_Enable>
}
 80036b0:	bf00      	nop
 80036b2:	3738      	adds	r7, #56	; 0x38
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	48000400 	.word	0x48000400
 80036bc:	40005400 	.word	0x40005400
 80036c0:	2000090e 	.word	0x2000090e

080036c4 <i2c_master_write>:


void i2c_master_write(uint8_t data, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 80036c4:	b590      	push	{r4, r7, lr}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af02      	add	r7, sp, #8
 80036ca:	4604      	mov	r4, r0
 80036cc:	4608      	mov	r0, r1
 80036ce:	4611      	mov	r1, r2
 80036d0:	461a      	mov	r2, r3
 80036d2:	4623      	mov	r3, r4
 80036d4:	71fb      	strb	r3, [r7, #7]
 80036d6:	4603      	mov	r3, r0
 80036d8:	71bb      	strb	r3, [r7, #6]
 80036da:	460b      	mov	r3, r1
 80036dc:	717b      	strb	r3, [r7, #5]
 80036de:	4613      	mov	r3, r2
 80036e0:	713b      	strb	r3, [r7, #4]
	if(read_flag)
 80036e2:	793b      	ldrb	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d003      	beq.n	80036f0 <i2c_master_write+0x2c>
	{
		register_addr |= (1 << 7);
 80036e8:	79bb      	ldrb	r3, [r7, #6]
 80036ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036ee:	71bb      	strb	r3, [r7, #6]
	}

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 2, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 80036f0:	7979      	ldrb	r1, [r7, #5]
 80036f2:	4b14      	ldr	r3, [pc, #80]	; (8003744 <i2c_master_write+0x80>)
 80036f4:	9301      	str	r3, [sp, #4]
 80036f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	2302      	movs	r3, #2
 80036fe:	2200      	movs	r2, #0
 8003700:	4811      	ldr	r0, [pc, #68]	; (8003748 <i2c_master_write+0x84>)
 8003702:	f7ff ff2d 	bl	8003560 <LL_I2C_HandleTransfer>

	LL_I2C_TransmitData8(I2C1, register_addr);
 8003706:	79bb      	ldrb	r3, [r7, #6]
 8003708:	4619      	mov	r1, r3
 800370a:	480f      	ldr	r0, [pc, #60]	; (8003748 <i2c_master_write+0x84>)
 800370c:	f7ff ff5b 	bl	80035c6 <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8003710:	e00a      	b.n	8003728 <i2c_master_write+0x64>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 8003712:	480d      	ldr	r0, [pc, #52]	; (8003748 <i2c_master_write+0x84>)
 8003714:	f7ff feca 	bl	80034ac <LL_I2C_IsActiveFlag_TXIS>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d004      	beq.n	8003728 <i2c_master_write+0x64>
		{
			LL_I2C_TransmitData8(I2C1, data);
 800371e:	79fb      	ldrb	r3, [r7, #7]
 8003720:	4619      	mov	r1, r3
 8003722:	4809      	ldr	r0, [pc, #36]	; (8003748 <i2c_master_write+0x84>)
 8003724:	f7ff ff4f 	bl	80035c6 <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8003728:	4807      	ldr	r0, [pc, #28]	; (8003748 <i2c_master_write+0x84>)
 800372a:	f7ff fee5 	bl	80034f8 <LL_I2C_IsActiveFlag_STOP>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0ee      	beq.n	8003712 <i2c_master_write+0x4e>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 8003734:	4804      	ldr	r0, [pc, #16]	; (8003748 <i2c_master_write+0x84>)
 8003736:	f7ff fef2 	bl	800351e <LL_I2C_ClearFlag_STOP>
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	bd90      	pop	{r4, r7, pc}
 8003742:	bf00      	nop
 8003744:	80002000 	.word	0x80002000
 8003748:	40005400 	.word	0x40005400

0800374c <i2c_master_read>:


uint8_t* i2c_master_read(uint8_t* buffer, uint8_t length, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af02      	add	r7, sp, #8
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	4608      	mov	r0, r1
 8003756:	4611      	mov	r1, r2
 8003758:	461a      	mov	r2, r3
 800375a:	4603      	mov	r3, r0
 800375c:	70fb      	strb	r3, [r7, #3]
 800375e:	460b      	mov	r3, r1
 8003760:	70bb      	strb	r3, [r7, #2]
 8003762:	4613      	mov	r3, r2
 8003764:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 8003766:	4a31      	ldr	r2, [pc, #196]	; (800382c <i2c_master_read+0xe0>)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6013      	str	r3, [r2, #0]

	if(read_flag)
 800376c:	7c3b      	ldrb	r3, [r7, #16]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d003      	beq.n	800377a <i2c_master_read+0x2e>
	{
		register_addr |= (1 << 7);
 8003772:	78bb      	ldrb	r3, [r7, #2]
 8003774:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003778:	70bb      	strb	r3, [r7, #2]
	}

	end_of_read_flag = 0;
 800377a:	4b2d      	ldr	r3, [pc, #180]	; (8003830 <i2c_master_read+0xe4>)
 800377c:	2200      	movs	r2, #0
 800377e:	701a      	strb	r2, [r3, #0]

	LL_I2C_EnableIT_RX(I2C1);
 8003780:	482c      	ldr	r0, [pc, #176]	; (8003834 <i2c_master_read+0xe8>)
 8003782:	f7ff fe73 	bl	800346c <LL_I2C_EnableIT_RX>

	//poziadam slejva o citanie z jeho registra
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8003786:	7879      	ldrb	r1, [r7, #1]
 8003788:	4b2b      	ldr	r3, [pc, #172]	; (8003838 <i2c_master_read+0xec>)
 800378a:	9301      	str	r3, [sp, #4]
 800378c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	2301      	movs	r3, #1
 8003794:	2200      	movs	r2, #0
 8003796:	4827      	ldr	r0, [pc, #156]	; (8003834 <i2c_master_read+0xe8>)
 8003798:	f7ff fee2 	bl	8003560 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 800379c:	e00a      	b.n	80037b4 <i2c_master_read+0x68>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 800379e:	4825      	ldr	r0, [pc, #148]	; (8003834 <i2c_master_read+0xe8>)
 80037a0:	f7ff fe84 	bl	80034ac <LL_I2C_IsActiveFlag_TXIS>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d004      	beq.n	80037b4 <i2c_master_read+0x68>
		{
			LL_I2C_TransmitData8(I2C1, register_addr);
 80037aa:	78bb      	ldrb	r3, [r7, #2]
 80037ac:	4619      	mov	r1, r3
 80037ae:	4821      	ldr	r0, [pc, #132]	; (8003834 <i2c_master_read+0xe8>)
 80037b0:	f7ff ff09 	bl	80035c6 <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80037b4:	481f      	ldr	r0, [pc, #124]	; (8003834 <i2c_master_read+0xe8>)
 80037b6:	f7ff fe9f 	bl	80034f8 <LL_I2C_IsActiveFlag_STOP>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0ee      	beq.n	800379e <i2c_master_read+0x52>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 80037c0:	481c      	ldr	r0, [pc, #112]	; (8003834 <i2c_master_read+0xe8>)
 80037c2:	f7ff feac 	bl	800351e <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_STOP(I2C1)){}
 80037c6:	bf00      	nop
 80037c8:	481a      	ldr	r0, [pc, #104]	; (8003834 <i2c_master_read+0xe8>)
 80037ca:	f7ff fe95 	bl	80034f8 <LL_I2C_IsActiveFlag_STOP>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1f9      	bne.n	80037c8 <i2c_master_read+0x7c>

	//citam register od slejva
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 80037d4:	7879      	ldrb	r1, [r7, #1]
 80037d6:	78fa      	ldrb	r2, [r7, #3]
 80037d8:	4b18      	ldr	r3, [pc, #96]	; (800383c <i2c_master_read+0xf0>)
 80037da:	9301      	str	r3, [sp, #4]
 80037dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	4613      	mov	r3, r2
 80037e4:	2200      	movs	r2, #0
 80037e6:	4813      	ldr	r0, [pc, #76]	; (8003834 <i2c_master_read+0xe8>)
 80037e8:	f7ff feba 	bl	8003560 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1)){};
 80037ec:	bf00      	nop
 80037ee:	4811      	ldr	r0, [pc, #68]	; (8003834 <i2c_master_read+0xe8>)
 80037f0:	f7ff fe82 	bl	80034f8 <LL_I2C_IsActiveFlag_STOP>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0f9      	beq.n	80037ee <i2c_master_read+0xa2>

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 80037fa:	480e      	ldr	r0, [pc, #56]	; (8003834 <i2c_master_read+0xe8>)
 80037fc:	f7ff fe8f 	bl	800351e <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 8003800:	480c      	ldr	r0, [pc, #48]	; (8003834 <i2c_master_read+0xe8>)
 8003802:	f7ff fe43 	bl	800348c <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 8003806:	4b0b      	ldr	r3, [pc, #44]	; (8003834 <i2c_master_read+0xe8>)
 8003808:	69db      	ldr	r3, [r3, #28]
 800380a:	4a0a      	ldr	r2, [pc, #40]	; (8003834 <i2c_master_read+0xe8>)
 800380c:	f043 0310 	orr.w	r3, r3, #16
 8003810:	61d3      	str	r3, [r2, #28]
	ubReceiveIndex = 0;
 8003812:	4b0b      	ldr	r3, [pc, #44]	; (8003840 <i2c_master_read+0xf4>)
 8003814:	2200      	movs	r2, #0
 8003816:	701a      	strb	r2, [r3, #0]
	end_of_read_flag = 1;
 8003818:	4b05      	ldr	r3, [pc, #20]	; (8003830 <i2c_master_read+0xe4>)
 800381a:	2201      	movs	r2, #1
 800381c:	701a      	strb	r2, [r3, #0]

	return aReceiveBuffer_read;
 800381e:	4b03      	ldr	r3, [pc, #12]	; (800382c <i2c_master_read+0xe0>)
 8003820:	681b      	ldr	r3, [r3, #0]
}
 8003822:	4618      	mov	r0, r3
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	20000228 	.word	0x20000228
 8003830:	20000210 	.word	0x20000210
 8003834:	40005400 	.word	0x40005400
 8003838:	80002000 	.word	0x80002000
 800383c:	80002400 	.word	0x80002400
 8003840:	20000211 	.word	0x20000211

08003844 <I2C1_EV_IRQHandler>:


void I2C1_EV_IRQHandler(void)
{
 8003844:	b598      	push	{r3, r4, r7, lr}
 8003846:	af00      	add	r7, sp, #0
	/* Check RXNE flag value in ISR register */
	if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8003848:	4812      	ldr	r0, [pc, #72]	; (8003894 <I2C1_EV_IRQHandler+0x50>)
 800384a:	f7ff fe42 	bl	80034d2 <LL_I2C_IsActiveFlag_RXNE>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d01c      	beq.n	800388e <I2C1_EV_IRQHandler+0x4a>
	{
		/* Call function Master Reception Callback */
		aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 8003854:	4b10      	ldr	r3, [pc, #64]	; (8003898 <I2C1_EV_IRQHandler+0x54>)
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	4b10      	ldr	r3, [pc, #64]	; (800389c <I2C1_EV_IRQHandler+0x58>)
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	b2db      	uxtb	r3, r3
 800385e:	1c59      	adds	r1, r3, #1
 8003860:	b2c8      	uxtb	r0, r1
 8003862:	490e      	ldr	r1, [pc, #56]	; (800389c <I2C1_EV_IRQHandler+0x58>)
 8003864:	7008      	strb	r0, [r1, #0]
 8003866:	18d4      	adds	r4, r2, r3
 8003868:	480a      	ldr	r0, [pc, #40]	; (8003894 <I2C1_EV_IRQHandler+0x50>)
 800386a:	f7ff fe9f 	bl	80035ac <LL_I2C_ReceiveData8>
 800386e:	4603      	mov	r3, r0
 8003870:	7023      	strb	r3, [r4, #0]
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 8003872:	4b0a      	ldr	r3, [pc, #40]	; (800389c <I2C1_EV_IRQHandler+0x58>)
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b13      	cmp	r3, #19
 800387a:	d903      	bls.n	8003884 <I2C1_EV_IRQHandler+0x40>
 800387c:	4b07      	ldr	r3, [pc, #28]	; (800389c <I2C1_EV_IRQHandler+0x58>)
 800387e:	2200      	movs	r2, #0
 8003880:	701a      	strb	r2, [r3, #0]
 8003882:	e001      	b.n	8003888 <I2C1_EV_IRQHandler+0x44>
 8003884:	4b05      	ldr	r3, [pc, #20]	; (800389c <I2C1_EV_IRQHandler+0x58>)
 8003886:	781b      	ldrb	r3, [r3, #0]
		end_of_read_flag = 0;
 8003888:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <I2C1_EV_IRQHandler+0x5c>)
 800388a:	2200      	movs	r2, #0
 800388c:	701a      	strb	r2, [r3, #0]
	}
}
 800388e:	bf00      	nop
 8003890:	bd98      	pop	{r3, r4, r7, pc}
 8003892:	bf00      	nop
 8003894:	40005400 	.word	0x40005400
 8003898:	20000228 	.word	0x20000228
 800389c:	20000211 	.word	0x20000211
 80038a0:	20000210 	.word	0x20000210

080038a4 <NVIC_SetPriorityGrouping>:
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f003 0307 	and.w	r3, r3, #7
 80038b2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038b4:	4b0c      	ldr	r3, [pc, #48]	; (80038e8 <NVIC_SetPriorityGrouping+0x44>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ba:	68ba      	ldr	r2, [r7, #8]
 80038bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038c0:	4013      	ands	r3, r2
 80038c2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038d6:	4a04      	ldr	r2, [pc, #16]	; (80038e8 <NVIC_SetPriorityGrouping+0x44>)
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	60d3      	str	r3, [r2, #12]
}
 80038dc:	bf00      	nop
 80038de:	3714      	adds	r7, #20
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr
 80038e8:	e000ed00 	.word	0xe000ed00

080038ec <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80038f0:	4b05      	ldr	r3, [pc, #20]	; (8003908 <LL_RCC_HSI_Enable+0x1c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a04      	ldr	r2, [pc, #16]	; (8003908 <LL_RCC_HSI_Enable+0x1c>)
 80038f6:	f043 0301 	orr.w	r3, r3, #1
 80038fa:	6013      	str	r3, [r2, #0]
}
 80038fc:	bf00      	nop
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	40021000 	.word	0x40021000

0800390c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800390c:	b480      	push	{r7}
 800390e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8003910:	4b06      	ldr	r3, [pc, #24]	; (800392c <LL_RCC_HSI_IsReady+0x20>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b02      	cmp	r3, #2
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
}
 8003922:	4618      	mov	r0, r3
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	40021000 	.word	0x40021000

08003930 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8003938:	4b07      	ldr	r3, [pc, #28]	; (8003958 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	00db      	lsls	r3, r3, #3
 8003944:	4904      	ldr	r1, [pc, #16]	; (8003958 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8003946:	4313      	orrs	r3, r2
 8003948:	600b      	str	r3, [r1, #0]
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	40021000 	.word	0x40021000

0800395c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003964:	4b06      	ldr	r3, [pc, #24]	; (8003980 <LL_RCC_SetSysClkSource+0x24>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f023 0203 	bic.w	r2, r3, #3
 800396c:	4904      	ldr	r1, [pc, #16]	; (8003980 <LL_RCC_SetSysClkSource+0x24>)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4313      	orrs	r3, r2
 8003972:	604b      	str	r3, [r1, #4]
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	40021000 	.word	0x40021000

08003984 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003984:	b480      	push	{r7}
 8003986:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003988:	4b04      	ldr	r3, [pc, #16]	; (800399c <LL_RCC_GetSysClkSource+0x18>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f003 030c 	and.w	r3, r3, #12
}
 8003990:	4618      	mov	r0, r3
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	40021000 	.word	0x40021000

080039a0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80039a8:	4b06      	ldr	r3, [pc, #24]	; (80039c4 <LL_RCC_SetAHBPrescaler+0x24>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b0:	4904      	ldr	r1, [pc, #16]	; (80039c4 <LL_RCC_SetAHBPrescaler+0x24>)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	604b      	str	r3, [r1, #4]
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	40021000 	.word	0x40021000

080039c8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80039d0:	4b06      	ldr	r3, [pc, #24]	; (80039ec <LL_RCC_SetAPB1Prescaler+0x24>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039d8:	4904      	ldr	r1, [pc, #16]	; (80039ec <LL_RCC_SetAPB1Prescaler+0x24>)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4313      	orrs	r3, r2
 80039de:	604b      	str	r3, [r1, #4]
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	40021000 	.word	0x40021000

080039f0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80039f8:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <LL_RCC_SetAPB2Prescaler+0x24>)
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a00:	4904      	ldr	r1, [pc, #16]	; (8003a14 <LL_RCC_SetAPB2Prescaler+0x24>)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	604b      	str	r3, [r1, #4]
}
 8003a08:	bf00      	nop
 8003a0a:	370c      	adds	r7, #12
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr
 8003a14:	40021000 	.word	0x40021000

08003a18 <LL_APB1_GRP1_EnableClock>:
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b085      	sub	sp, #20
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003a20:	4b08      	ldr	r3, [pc, #32]	; (8003a44 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003a22:	69da      	ldr	r2, [r3, #28]
 8003a24:	4907      	ldr	r1, [pc, #28]	; (8003a44 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003a2c:	4b05      	ldr	r3, [pc, #20]	; (8003a44 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003a2e:	69da      	ldr	r2, [r3, #28]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4013      	ands	r3, r2
 8003a34:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003a36:	68fb      	ldr	r3, [r7, #12]
}
 8003a38:	bf00      	nop
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	40021000 	.word	0x40021000

08003a48 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003a50:	4b08      	ldr	r3, [pc, #32]	; (8003a74 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003a52:	699a      	ldr	r2, [r3, #24]
 8003a54:	4907      	ldr	r1, [pc, #28]	; (8003a74 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003a5c:	4b05      	ldr	r3, [pc, #20]	; (8003a74 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003a5e:	699a      	ldr	r2, [r3, #24]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4013      	ands	r3, r2
 8003a64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003a66:	68fb      	ldr	r3, [r7, #12]
}
 8003a68:	bf00      	nop
 8003a6a:	3714      	adds	r7, #20
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	40021000 	.word	0x40021000

08003a78 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8003a80:	4b06      	ldr	r3, [pc, #24]	; (8003a9c <LL_FLASH_SetLatency+0x24>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f023 0207 	bic.w	r2, r3, #7
 8003a88:	4904      	ldr	r1, [pc, #16]	; (8003a9c <LL_FLASH_SetLatency+0x24>)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	600b      	str	r3, [r1, #0]
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr
 8003a9c:	40022000 	.word	0x40022000

08003aa0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8003aa4:	4b04      	ldr	r3, [pc, #16]	; (8003ab8 <LL_FLASH_GetLatency+0x18>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0307 	and.w	r3, r3, #7
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	40022000 	.word	0x40022000

08003abc <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b04      	cmp	r3, #4
 8003ac8:	d106      	bne.n	8003ad8 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8003aca:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <LL_SYSTICK_SetClkSource+0x34>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a08      	ldr	r2, [pc, #32]	; (8003af0 <LL_SYSTICK_SetClkSource+0x34>)
 8003ad0:	f043 0304 	orr.w	r3, r3, #4
 8003ad4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8003ad6:	e005      	b.n	8003ae4 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8003ad8:	4b05      	ldr	r3, [pc, #20]	; (8003af0 <LL_SYSTICK_SetClkSource+0x34>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a04      	ldr	r2, [pc, #16]	; (8003af0 <LL_SYSTICK_SetClkSource+0x34>)
 8003ade:	f023 0304 	bic.w	r3, r3, #4
 8003ae2:	6013      	str	r3, [r2, #0]
}
 8003ae4:	bf00      	nop
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr
 8003af0:	e000e010 	.word	0xe000e010

08003af4 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003af8:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <LL_SYSTICK_EnableIT+0x1c>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a04      	ldr	r2, [pc, #16]	; (8003b10 <LL_SYSTICK_EnableIT+0x1c>)
 8003afe:	f043 0302 	orr.w	r3, r3, #2
 8003b02:	6013      	str	r3, [r2, #0]
}
 8003b04:	bf00      	nop
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	e000e010 	.word	0xe000e010

08003b14 <main>:
int poc = 0;
int smer = 0;
char text[50];

int main(void)
{
 8003b14:	b590      	push	{r4, r7, lr}
 8003b16:	b097      	sub	sp, #92	; 0x5c
 8003b18:	af02      	add	r7, sp, #8

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8003b1a:	2001      	movs	r0, #1
 8003b1c:	f7ff ff94 	bl	8003a48 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8003b20:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003b24:	f7ff ff78 	bl	8003a18 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b28:	2003      	movs	r0, #3
 8003b2a:	f7ff febb 	bl	80038a4 <NVIC_SetPriorityGrouping>

  SystemClock_Config();
 8003b2e:	f000 f9dd 	bl	8003eec <SystemClock_Config>

  MX_GPIO_Init();
 8003b32:	f7ff fb15 	bl	8003160 <MX_GPIO_Init>

  setSegments();
 8003b36:	f7fe f9c3 	bl	8001ec0 <setSegments>
  setDigits();
 8003b3a:	f7fe fa0f 	bl	8001f5c <setDigits>
  LL_mDelay(2000);
 8003b3e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003b42:	f7fe f91d 	bl	8001d80 <LL_mDelay>
  resetDigits();
 8003b46:	f7fe f9e9 	bl	8001f1c <resetDigits>
  resetSegments();
 8003b4a:	f7fe f98b 	bl	8001e64 <resetSegments>

  MX_TIM3_Init();
 8003b4e:	f000 fca5 	bl	800449c <MX_TIM3_Init>
  MX_I2C1_Init();
 8003b52:	f7ff fd47 	bl	80035e4 <MX_I2C1_Init>

  lis3mdl_init();
 8003b56:	f000 fe69 	bl	800482c <lis3mdl_init>
  lbs_init();
 8003b5a:	f000 ff1d 	bl	8004998 <lbs_init>

  char tmp_arr[50];

  int i = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	64fb      	str	r3, [r7, #76]	; 0x4c
  int c = 0;
 8003b62:	2300      	movs	r3, #0
 8003b64:	64bb      	str	r3, [r7, #72]	; 0x48

  float tlak = 0;
 8003b66:	f04f 0300 	mov.w	r3, #0
 8003b6a:	647b      	str	r3, [r7, #68]	; 0x44
  float nad_vysk = 0;
 8003b6c:	f04f 0300 	mov.w	r3, #0
 8003b70:	643b      	str	r3, [r7, #64]	; 0x40
  float azimut = 0;
 8003b72:	f04f 0300 	mov.w	r3, #0
 8003b76:	63fb      	str	r3, [r7, #60]	; 0x3c
  float teplota = 0;
 8003b78:	f04f 0300 	mov.w	r3, #0
 8003b7c:	63bb      	str	r3, [r7, #56]	; 0x38
  while (1)
  {

	  //CITANIE SENZOROV

	  azimut = ziskajAzimut();
 8003b7e:	f000 fd0f 	bl	80045a0 <ziskajAzimut>
 8003b82:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
	  tlak = lbsZiskajTlak();
 8003b86:	f000 fee1 	bl	800494c <lbsZiskajTlak>
 8003b8a:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
	  nad_vysk = ziskajNadVysku(tlak);
 8003b8e:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 8003b92:	f000 fce5 	bl	8004560 <ziskajNadVysku>
 8003b96:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
	  teplota = ziskajTeplotu();
 8003b9a:	f000 fd3d 	bl	8004618 <ziskajTeplotu>
 8003b9e:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38

	  //MENU
	  if(menu==0) {
 8003ba2:	4ba2      	ldr	r3, [pc, #648]	; (8003e2c <main+0x318>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d14d      	bne.n	8003c46 <main+0x132>
		snprintf(tmp_arr, sizeof(tmp_arr), "%.2fQ", tlak);
 8003baa:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003bac:	f7fc fccc 	bl	8000548 <__aeabi_f2d>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	1d38      	adds	r0, r7, #4
 8003bb6:	e9cd 3400 	strd	r3, r4, [sp]
 8003bba:	4a9d      	ldr	r2, [pc, #628]	; (8003e30 <main+0x31c>)
 8003bbc:	2132      	movs	r1, #50	; 0x32
 8003bbe:	f001 fba7 	bl	8005310 <sniprintf>
	  	text[0]='B';
 8003bc2:	4b9c      	ldr	r3, [pc, #624]	; (8003e34 <main+0x320>)
 8003bc4:	2242      	movs	r2, #66	; 0x42
 8003bc6:	701a      	strb	r2, [r3, #0]
	  	text[1]='A';
 8003bc8:	4b9a      	ldr	r3, [pc, #616]	; (8003e34 <main+0x320>)
 8003bca:	2241      	movs	r2, #65	; 0x41
 8003bcc:	705a      	strb	r2, [r3, #1]
	  	text[2]='R';
 8003bce:	4b99      	ldr	r3, [pc, #612]	; (8003e34 <main+0x320>)
 8003bd0:	2252      	movs	r2, #82	; 0x52
 8003bd2:	709a      	strb	r2, [r3, #2]
	  	text[3]='_';
 8003bd4:	4b97      	ldr	r3, [pc, #604]	; (8003e34 <main+0x320>)
 8003bd6:	225f      	movs	r2, #95	; 0x5f
 8003bd8:	70da      	strb	r2, [r3, #3]

	  	i=0;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	64fb      	str	r3, [r7, #76]	; 0x4c
	  	c=0;
 8003bde:	2300      	movs	r3, #0
 8003be0:	64bb      	str	r3, [r7, #72]	; 0x48
	  	while(1){
	  		if(tmp_arr[i] == 'Q')break;
 8003be2:	1d3a      	adds	r2, r7, #4
 8003be4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003be6:	4413      	add	r3, r2
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	2b51      	cmp	r3, #81	; 0x51
 8003bec:	d025      	beq.n	8003c3a <main+0x126>

	  		if(tmp_arr[i+1]=='.'){
 8003bee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003bf6:	4413      	add	r3, r2
 8003bf8:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8003bfc:	2b2e      	cmp	r3, #46	; 0x2e
 8003bfe:	d10d      	bne.n	8003c1c <main+0x108>
	  			text[c+4]=tmp_arr[i]+100;
 8003c00:	1d3a      	adds	r2, r7, #4
 8003c02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c04:	4413      	add	r3, r2
 8003c06:	781a      	ldrb	r2, [r3, #0]
 8003c08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c0a:	3304      	adds	r3, #4
 8003c0c:	3264      	adds	r2, #100	; 0x64
 8003c0e:	b2d1      	uxtb	r1, r2
 8003c10:	4a88      	ldr	r2, [pc, #544]	; (8003e34 <main+0x320>)
 8003c12:	54d1      	strb	r1, [r2, r3]
	  			i++;
 8003c14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c16:	3301      	adds	r3, #1
 8003c18:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c1a:	e007      	b.n	8003c2c <main+0x118>
	  		}else{
	  			text[c+4]=tmp_arr[i];
 8003c1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c1e:	3304      	adds	r3, #4
 8003c20:	1d39      	adds	r1, r7, #4
 8003c22:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c24:	440a      	add	r2, r1
 8003c26:	7811      	ldrb	r1, [r2, #0]
 8003c28:	4a82      	ldr	r2, [pc, #520]	; (8003e34 <main+0x320>)
 8003c2a:	54d1      	strb	r1, [r2, r3]
	  		}
	  		i++;
 8003c2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c2e:	3301      	adds	r3, #1
 8003c30:	64fb      	str	r3, [r7, #76]	; 0x4c
	  		c++;
 8003c32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c34:	3301      	adds	r3, #1
 8003c36:	64bb      	str	r3, [r7, #72]	; 0x48
	  		if(tmp_arr[i] == 'Q')break;
 8003c38:	e7d3      	b.n	8003be2 <main+0xce>
 8003c3a:	bf00      	nop
	  	}
	  	text[c+4]='Q';
 8003c3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c3e:	3304      	adds	r3, #4
 8003c40:	4a7c      	ldr	r2, [pc, #496]	; (8003e34 <main+0x320>)
 8003c42:	2151      	movs	r1, #81	; 0x51
 8003c44:	54d1      	strb	r1, [r2, r3]
	  }

	  if(menu==1) {
 8003c46:	4b79      	ldr	r3, [pc, #484]	; (8003e2c <main+0x318>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d14d      	bne.n	8003cea <main+0x1d6>
	 		snprintf(tmp_arr, sizeof(tmp_arr), "%.1fQ", nad_vysk);
 8003c4e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003c50:	f7fc fc7a 	bl	8000548 <__aeabi_f2d>
 8003c54:	4603      	mov	r3, r0
 8003c56:	460c      	mov	r4, r1
 8003c58:	1d38      	adds	r0, r7, #4
 8003c5a:	e9cd 3400 	strd	r3, r4, [sp]
 8003c5e:	4a76      	ldr	r2, [pc, #472]	; (8003e38 <main+0x324>)
 8003c60:	2132      	movs	r1, #50	; 0x32
 8003c62:	f001 fb55 	bl	8005310 <sniprintf>
	 	  	text[0]='A';
 8003c66:	4b73      	ldr	r3, [pc, #460]	; (8003e34 <main+0x320>)
 8003c68:	2241      	movs	r2, #65	; 0x41
 8003c6a:	701a      	strb	r2, [r3, #0]
	 	  	text[1]='L';
 8003c6c:	4b71      	ldr	r3, [pc, #452]	; (8003e34 <main+0x320>)
 8003c6e:	224c      	movs	r2, #76	; 0x4c
 8003c70:	705a      	strb	r2, [r3, #1]
	 	  	text[2]='T';
 8003c72:	4b70      	ldr	r3, [pc, #448]	; (8003e34 <main+0x320>)
 8003c74:	2254      	movs	r2, #84	; 0x54
 8003c76:	709a      	strb	r2, [r3, #2]
	 	  	text[3]='_';
 8003c78:	4b6e      	ldr	r3, [pc, #440]	; (8003e34 <main+0x320>)
 8003c7a:	225f      	movs	r2, #95	; 0x5f
 8003c7c:	70da      	strb	r2, [r3, #3]

	 	  	i=0;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	64fb      	str	r3, [r7, #76]	; 0x4c
	 	  	c=0;
 8003c82:	2300      	movs	r3, #0
 8003c84:	64bb      	str	r3, [r7, #72]	; 0x48
	 	  	while(1){
	 	  		if(tmp_arr[i] == 'Q')break;
 8003c86:	1d3a      	adds	r2, r7, #4
 8003c88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c8a:	4413      	add	r3, r2
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	2b51      	cmp	r3, #81	; 0x51
 8003c90:	d025      	beq.n	8003cde <main+0x1ca>

	 	  		if(tmp_arr[i+1]=='.'){
 8003c92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c94:	3301      	adds	r3, #1
 8003c96:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003c9a:	4413      	add	r3, r2
 8003c9c:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8003ca0:	2b2e      	cmp	r3, #46	; 0x2e
 8003ca2:	d10d      	bne.n	8003cc0 <main+0x1ac>
	 	  			text[c+4]=tmp_arr[i]+100;
 8003ca4:	1d3a      	adds	r2, r7, #4
 8003ca6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ca8:	4413      	add	r3, r2
 8003caa:	781a      	ldrb	r2, [r3, #0]
 8003cac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cae:	3304      	adds	r3, #4
 8003cb0:	3264      	adds	r2, #100	; 0x64
 8003cb2:	b2d1      	uxtb	r1, r2
 8003cb4:	4a5f      	ldr	r2, [pc, #380]	; (8003e34 <main+0x320>)
 8003cb6:	54d1      	strb	r1, [r2, r3]
	 	  			i++;
 8003cb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cba:	3301      	adds	r3, #1
 8003cbc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cbe:	e007      	b.n	8003cd0 <main+0x1bc>
	 	  		}else{
	 	  			text[c+4]=tmp_arr[i];
 8003cc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	1d39      	adds	r1, r7, #4
 8003cc6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003cc8:	440a      	add	r2, r1
 8003cca:	7811      	ldrb	r1, [r2, #0]
 8003ccc:	4a59      	ldr	r2, [pc, #356]	; (8003e34 <main+0x320>)
 8003cce:	54d1      	strb	r1, [r2, r3]
	 	  		}
	 	  		i++;
 8003cd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	64fb      	str	r3, [r7, #76]	; 0x4c
	 	  		c++;
 8003cd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cd8:	3301      	adds	r3, #1
 8003cda:	64bb      	str	r3, [r7, #72]	; 0x48
	 	  		if(tmp_arr[i] == 'Q')break;
 8003cdc:	e7d3      	b.n	8003c86 <main+0x172>
 8003cde:	bf00      	nop
	 	  	}
	 	  	text[c+4]='Q';
 8003ce0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ce2:	3304      	adds	r3, #4
 8003ce4:	4a53      	ldr	r2, [pc, #332]	; (8003e34 <main+0x320>)
 8003ce6:	2151      	movs	r1, #81	; 0x51
 8003ce8:	54d1      	strb	r1, [r2, r3]
	 	  }

	  if(menu==2) {
 8003cea:	4b50      	ldr	r3, [pc, #320]	; (8003e2c <main+0x318>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d14d      	bne.n	8003d8e <main+0x27a>
	  	 		snprintf(tmp_arr, sizeof(tmp_arr), "%.1fQ", azimut);
 8003cf2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003cf4:	f7fc fc28 	bl	8000548 <__aeabi_f2d>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	460c      	mov	r4, r1
 8003cfc:	1d38      	adds	r0, r7, #4
 8003cfe:	e9cd 3400 	strd	r3, r4, [sp]
 8003d02:	4a4d      	ldr	r2, [pc, #308]	; (8003e38 <main+0x324>)
 8003d04:	2132      	movs	r1, #50	; 0x32
 8003d06:	f001 fb03 	bl	8005310 <sniprintf>
	  	 	  	text[0]='M';
 8003d0a:	4b4a      	ldr	r3, [pc, #296]	; (8003e34 <main+0x320>)
 8003d0c:	224d      	movs	r2, #77	; 0x4d
 8003d0e:	701a      	strb	r2, [r3, #0]
	  	 	  	text[1]='A';
 8003d10:	4b48      	ldr	r3, [pc, #288]	; (8003e34 <main+0x320>)
 8003d12:	2241      	movs	r2, #65	; 0x41
 8003d14:	705a      	strb	r2, [r3, #1]
	  	 	  	text[2]='G';
 8003d16:	4b47      	ldr	r3, [pc, #284]	; (8003e34 <main+0x320>)
 8003d18:	2247      	movs	r2, #71	; 0x47
 8003d1a:	709a      	strb	r2, [r3, #2]
	  	 	  	text[3]='_';
 8003d1c:	4b45      	ldr	r3, [pc, #276]	; (8003e34 <main+0x320>)
 8003d1e:	225f      	movs	r2, #95	; 0x5f
 8003d20:	70da      	strb	r2, [r3, #3]

	  	 	  	i=0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	64fb      	str	r3, [r7, #76]	; 0x4c
	  	 	  	c=0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	64bb      	str	r3, [r7, #72]	; 0x48
	  	 	  	while(1){
	  	 	  		if(tmp_arr[i] == 'Q')break;
 8003d2a:	1d3a      	adds	r2, r7, #4
 8003d2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d2e:	4413      	add	r3, r2
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b51      	cmp	r3, #81	; 0x51
 8003d34:	d025      	beq.n	8003d82 <main+0x26e>

	  	 	  		if(tmp_arr[i+1]=='.'){
 8003d36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d38:	3301      	adds	r3, #1
 8003d3a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d3e:	4413      	add	r3, r2
 8003d40:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8003d44:	2b2e      	cmp	r3, #46	; 0x2e
 8003d46:	d10d      	bne.n	8003d64 <main+0x250>
	  	 	  			text[c+4]=tmp_arr[i]+100;
 8003d48:	1d3a      	adds	r2, r7, #4
 8003d4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d4c:	4413      	add	r3, r2
 8003d4e:	781a      	ldrb	r2, [r3, #0]
 8003d50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d52:	3304      	adds	r3, #4
 8003d54:	3264      	adds	r2, #100	; 0x64
 8003d56:	b2d1      	uxtb	r1, r2
 8003d58:	4a36      	ldr	r2, [pc, #216]	; (8003e34 <main+0x320>)
 8003d5a:	54d1      	strb	r1, [r2, r3]
	  	 	  			i++;
 8003d5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d5e:	3301      	adds	r3, #1
 8003d60:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d62:	e007      	b.n	8003d74 <main+0x260>
	  	 	  		}else{
	  	 	  			text[c+4]=tmp_arr[i];
 8003d64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d66:	3304      	adds	r3, #4
 8003d68:	1d39      	adds	r1, r7, #4
 8003d6a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003d6c:	440a      	add	r2, r1
 8003d6e:	7811      	ldrb	r1, [r2, #0]
 8003d70:	4a30      	ldr	r2, [pc, #192]	; (8003e34 <main+0x320>)
 8003d72:	54d1      	strb	r1, [r2, r3]
	  	 	  		}
	  	 	  		i++;
 8003d74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d76:	3301      	adds	r3, #1
 8003d78:	64fb      	str	r3, [r7, #76]	; 0x4c
	  	 	  		c++;
 8003d7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	64bb      	str	r3, [r7, #72]	; 0x48
	  	 	  		if(tmp_arr[i] == 'Q')break;
 8003d80:	e7d3      	b.n	8003d2a <main+0x216>
 8003d82:	bf00      	nop
	  	 	  	}
	  	 	  	text[c+4]='Q';
 8003d84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d86:	3304      	adds	r3, #4
 8003d88:	4a2a      	ldr	r2, [pc, #168]	; (8003e34 <main+0x320>)
 8003d8a:	2151      	movs	r1, #81	; 0x51
 8003d8c:	54d1      	strb	r1, [r2, r3]
	  	 	  }

	  if(menu==3) {
 8003d8e:	4b27      	ldr	r3, [pc, #156]	; (8003e2c <main+0x318>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2b03      	cmp	r3, #3
 8003d94:	d158      	bne.n	8003e48 <main+0x334>
	  	  	 		snprintf(tmp_arr, sizeof(tmp_arr), "%.1fQ", teplota);
 8003d96:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003d98:	f7fc fbd6 	bl	8000548 <__aeabi_f2d>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	460c      	mov	r4, r1
 8003da0:	1d38      	adds	r0, r7, #4
 8003da2:	e9cd 3400 	strd	r3, r4, [sp]
 8003da6:	4a24      	ldr	r2, [pc, #144]	; (8003e38 <main+0x324>)
 8003da8:	2132      	movs	r1, #50	; 0x32
 8003daa:	f001 fab1 	bl	8005310 <sniprintf>
	  	  	 	  	text[0]='T';
 8003dae:	4b21      	ldr	r3, [pc, #132]	; (8003e34 <main+0x320>)
 8003db0:	2254      	movs	r2, #84	; 0x54
 8003db2:	701a      	strb	r2, [r3, #0]
	  	  	 	  	text[1]='E';
 8003db4:	4b1f      	ldr	r3, [pc, #124]	; (8003e34 <main+0x320>)
 8003db6:	2245      	movs	r2, #69	; 0x45
 8003db8:	705a      	strb	r2, [r3, #1]
	  	  	 	  	text[2]='M';
 8003dba:	4b1e      	ldr	r3, [pc, #120]	; (8003e34 <main+0x320>)
 8003dbc:	224d      	movs	r2, #77	; 0x4d
 8003dbe:	709a      	strb	r2, [r3, #2]
	  	  	 	  	text[3]='P';
 8003dc0:	4b1c      	ldr	r3, [pc, #112]	; (8003e34 <main+0x320>)
 8003dc2:	2250      	movs	r2, #80	; 0x50
 8003dc4:	70da      	strb	r2, [r3, #3]
	  	  	 	  	text[4]='_';
 8003dc6:	4b1b      	ldr	r3, [pc, #108]	; (8003e34 <main+0x320>)
 8003dc8:	225f      	movs	r2, #95	; 0x5f
 8003dca:	711a      	strb	r2, [r3, #4]

	  	  	 	  	i=0;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	64fb      	str	r3, [r7, #76]	; 0x4c
	  	  	 	  	c=0;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	64bb      	str	r3, [r7, #72]	; 0x48
	  	  	 	  	while(1){
	  	  	 	  		if(tmp_arr[i] == 'Q')break;
 8003dd4:	1d3a      	adds	r2, r7, #4
 8003dd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dd8:	4413      	add	r3, r2
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	2b51      	cmp	r3, #81	; 0x51
 8003dde:	d02d      	beq.n	8003e3c <main+0x328>

	  	  	 	  		if(tmp_arr[i+1]=='.'){
 8003de0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003de2:	3301      	adds	r3, #1
 8003de4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003de8:	4413      	add	r3, r2
 8003dea:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8003dee:	2b2e      	cmp	r3, #46	; 0x2e
 8003df0:	d10d      	bne.n	8003e0e <main+0x2fa>
	  	  	 	  			text[c+5]=tmp_arr[i]+100;
 8003df2:	1d3a      	adds	r2, r7, #4
 8003df4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003df6:	4413      	add	r3, r2
 8003df8:	781a      	ldrb	r2, [r3, #0]
 8003dfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dfc:	3305      	adds	r3, #5
 8003dfe:	3264      	adds	r2, #100	; 0x64
 8003e00:	b2d1      	uxtb	r1, r2
 8003e02:	4a0c      	ldr	r2, [pc, #48]	; (8003e34 <main+0x320>)
 8003e04:	54d1      	strb	r1, [r2, r3]
	  	  	 	  			i++;
 8003e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e08:	3301      	adds	r3, #1
 8003e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e0c:	e007      	b.n	8003e1e <main+0x30a>
	  	  	 	  		}else{
	  	  	 	  			text[c+5]=tmp_arr[i];
 8003e0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e10:	3305      	adds	r3, #5
 8003e12:	1d39      	adds	r1, r7, #4
 8003e14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e16:	440a      	add	r2, r1
 8003e18:	7811      	ldrb	r1, [r2, #0]
 8003e1a:	4a06      	ldr	r2, [pc, #24]	; (8003e34 <main+0x320>)
 8003e1c:	54d1      	strb	r1, [r2, r3]
	  	  	 	  		}
	  	  	 	  		i++;
 8003e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e20:	3301      	adds	r3, #1
 8003e22:	64fb      	str	r3, [r7, #76]	; 0x4c
	  	  	 	  		c++;
 8003e24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e26:	3301      	adds	r3, #1
 8003e28:	64bb      	str	r3, [r7, #72]	; 0x48
	  	  	 	  		if(tmp_arr[i] == 'Q')break;
 8003e2a:	e7d3      	b.n	8003dd4 <main+0x2c0>
 8003e2c:	20000000 	.word	0x20000000
 8003e30:	08006e68 	.word	0x08006e68
 8003e34:	2000023c 	.word	0x2000023c
 8003e38:	08006e70 	.word	0x08006e70
 8003e3c:	bf00      	nop
	  	  	 }
	  	  	 text[c+5]='Q';
 8003e3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e40:	3305      	adds	r3, #5
 8003e42:	4a26      	ldr	r2, [pc, #152]	; (8003edc <main+0x3c8>)
 8003e44:	2151      	movs	r1, #81	; 0x51
 8003e46:	54d1      	strb	r1, [r2, r3]
	  }

	  //VYPIS
	  vypis[0]=text[poc];
 8003e48:	4b25      	ldr	r3, [pc, #148]	; (8003ee0 <main+0x3cc>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a23      	ldr	r2, [pc, #140]	; (8003edc <main+0x3c8>)
 8003e4e:	5cd3      	ldrb	r3, [r2, r3]
 8003e50:	461a      	mov	r2, r3
 8003e52:	4b24      	ldr	r3, [pc, #144]	; (8003ee4 <main+0x3d0>)
 8003e54:	601a      	str	r2, [r3, #0]
	  vypis[1]=text[poc+1];
 8003e56:	4b22      	ldr	r3, [pc, #136]	; (8003ee0 <main+0x3cc>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	4a1f      	ldr	r2, [pc, #124]	; (8003edc <main+0x3c8>)
 8003e5e:	5cd3      	ldrb	r3, [r2, r3]
 8003e60:	461a      	mov	r2, r3
 8003e62:	4b20      	ldr	r3, [pc, #128]	; (8003ee4 <main+0x3d0>)
 8003e64:	605a      	str	r2, [r3, #4]
	  vypis[2]=text[poc+2];
 8003e66:	4b1e      	ldr	r3, [pc, #120]	; (8003ee0 <main+0x3cc>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	3302      	adds	r3, #2
 8003e6c:	4a1b      	ldr	r2, [pc, #108]	; (8003edc <main+0x3c8>)
 8003e6e:	5cd3      	ldrb	r3, [r2, r3]
 8003e70:	461a      	mov	r2, r3
 8003e72:	4b1c      	ldr	r3, [pc, #112]	; (8003ee4 <main+0x3d0>)
 8003e74:	609a      	str	r2, [r3, #8]
	  vypis[3]=text[poc+3];
 8003e76:	4b1a      	ldr	r3, [pc, #104]	; (8003ee0 <main+0x3cc>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	3303      	adds	r3, #3
 8003e7c:	4a17      	ldr	r2, [pc, #92]	; (8003edc <main+0x3c8>)
 8003e7e:	5cd3      	ldrb	r3, [r2, r3]
 8003e80:	461a      	mov	r2, r3
 8003e82:	4b18      	ldr	r3, [pc, #96]	; (8003ee4 <main+0x3d0>)
 8003e84:	60da      	str	r2, [r3, #12]
	  vypis[4]=text[poc+4];
 8003e86:	4b16      	ldr	r3, [pc, #88]	; (8003ee0 <main+0x3cc>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	3304      	adds	r3, #4
 8003e8c:	4a13      	ldr	r2, [pc, #76]	; (8003edc <main+0x3c8>)
 8003e8e:	5cd3      	ldrb	r3, [r2, r3]
 8003e90:	461a      	mov	r2, r3
 8003e92:	4b14      	ldr	r3, [pc, #80]	; (8003ee4 <main+0x3d0>)
 8003e94:	611a      	str	r2, [r3, #16]

	  if(vypis[4]==81){smer=1;}
 8003e96:	4b13      	ldr	r3, [pc, #76]	; (8003ee4 <main+0x3d0>)
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	2b51      	cmp	r3, #81	; 0x51
 8003e9c:	d102      	bne.n	8003ea4 <main+0x390>
 8003e9e:	4b12      	ldr	r3, [pc, #72]	; (8003ee8 <main+0x3d4>)
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]
	  if(poc==0)smer=0;
 8003ea4:	4b0e      	ldr	r3, [pc, #56]	; (8003ee0 <main+0x3cc>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d102      	bne.n	8003eb2 <main+0x39e>
 8003eac:	4b0e      	ldr	r3, [pc, #56]	; (8003ee8 <main+0x3d4>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	601a      	str	r2, [r3, #0]
	  if(smer==0){poc++;}else{poc--;}
 8003eb2:	4b0d      	ldr	r3, [pc, #52]	; (8003ee8 <main+0x3d4>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d105      	bne.n	8003ec6 <main+0x3b2>
 8003eba:	4b09      	ldr	r3, [pc, #36]	; (8003ee0 <main+0x3cc>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	4a07      	ldr	r2, [pc, #28]	; (8003ee0 <main+0x3cc>)
 8003ec2:	6013      	str	r3, [r2, #0]
 8003ec4:	e004      	b.n	8003ed0 <main+0x3bc>
 8003ec6:	4b06      	ldr	r3, [pc, #24]	; (8003ee0 <main+0x3cc>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	4a04      	ldr	r2, [pc, #16]	; (8003ee0 <main+0x3cc>)
 8003ece:	6013      	str	r3, [r2, #0]

	  LL_mDelay(500);
 8003ed0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ed4:	f7fd ff54 	bl	8001d80 <LL_mDelay>
	  azimut = ziskajAzimut();
 8003ed8:	e651      	b.n	8003b7e <main+0x6a>
 8003eda:	bf00      	nop
 8003edc:	2000023c 	.word	0x2000023c
 8003ee0:	20000214 	.word	0x20000214
 8003ee4:	20000270 	.word	0x20000270
 8003ee8:	20000218 	.word	0x20000218

08003eec <SystemClock_Config>:




void SystemClock_Config(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8003ef0:	2000      	movs	r0, #0
 8003ef2:	f7ff fdc1 	bl	8003a78 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8003ef6:	f7ff fdd3 	bl	8003aa0 <LL_FLASH_GetLatency>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d001      	beq.n	8003f04 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 8003f00:	f000 f82c 	bl	8003f5c <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8003f04:	f7ff fcf2 	bl	80038ec <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8003f08:	bf00      	nop
 8003f0a:	f7ff fcff 	bl	800390c <LL_RCC_HSI_IsReady>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d1fa      	bne.n	8003f0a <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8003f14:	2010      	movs	r0, #16
 8003f16:	f7ff fd0b 	bl	8003930 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8003f1a:	2000      	movs	r0, #0
 8003f1c:	f7ff fd40 	bl	80039a0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8003f20:	2000      	movs	r0, #0
 8003f22:	f7ff fd51 	bl	80039c8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8003f26:	2000      	movs	r0, #0
 8003f28:	f7ff fd62 	bl	80039f0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	f7ff fd15 	bl	800395c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8003f32:	bf00      	nop
 8003f34:	f7ff fd26 	bl	8003984 <LL_RCC_GetSysClkSource>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1fa      	bne.n	8003f34 <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 8003f3e:	4806      	ldr	r0, [pc, #24]	; (8003f58 <SystemClock_Config+0x6c>)
 8003f40:	f7fd ff10 	bl	8001d64 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8003f44:	2004      	movs	r0, #4
 8003f46:	f7ff fdb9 	bl	8003abc <LL_SYSTICK_SetClkSource>
  LL_SYSTICK_EnableIT();
 8003f4a:	f7ff fdd3 	bl	8003af4 <LL_SYSTICK_EnableIT>
  LL_SetSystemCoreClock(8000000);
 8003f4e:	4802      	ldr	r0, [pc, #8]	; (8003f58 <SystemClock_Config+0x6c>)
 8003f50:	f7fd ff3a 	bl	8001dc8 <LL_SetSystemCoreClock>
}
 8003f54:	bf00      	nop
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	007a1200 	.word	0x007a1200

08003f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003f60:	bf00      	nop
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
	...

08003f6c <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8003f74:	4b07      	ldr	r3, [pc, #28]	; (8003f94 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8003f76:	695a      	ldr	r2, [r3, #20]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	bf0c      	ite	eq
 8003f82:	2301      	moveq	r3, #1
 8003f84:	2300      	movne	r3, #0
 8003f86:	b2db      	uxtb	r3, r3
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr
 8003f94:	40010400 	.word	0x40010400

08003f98 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8003fa0:	4a04      	ldr	r2, [pc, #16]	; (8003fb4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6153      	str	r3, [r2, #20]
}
 8003fa6:	bf00      	nop
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	40010400 	.word	0x40010400

08003fb8 <LL_GPIO_IsInputPinSet>:
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	691a      	ldr	r2, [r3, #16]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	4013      	ands	r3, r2
 8003fca:	683a      	ldr	r2, [r7, #0]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	bf0c      	ite	eq
 8003fd0:	2301      	moveq	r3, #1
 8003fd2:	2300      	movne	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr

08003fe2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fe2:	b480      	push	{r7}
 8003fe4:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003fe6:	bf00      	nop
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ff4:	e7fe      	b.n	8003ff4 <HardFault_Handler+0x4>

08003ff6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ffa:	e7fe      	b.n	8003ffa <MemManage_Handler+0x4>

08003ffc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004000:	e7fe      	b.n	8004000 <BusFault_Handler+0x4>

08004002 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004002:	b480      	push	{r7}
 8004004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004006:	e7fe      	b.n	8004006 <UsageFault_Handler+0x4>

08004008 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800400c:	bf00      	nop
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr

08004016 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004016:	b480      	push	{r7}
 8004018:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800401a:	bf00      	nop
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004028:	bf00      	nop
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
	...

08004034 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004034:	b490      	push	{r4, r7}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  disp_time++;
 8004038:	4b06      	ldr	r3, [pc, #24]	; (8004054 <SysTick_Handler+0x20>)
 800403a:	e9d3 1200 	ldrd	r1, r2, [r3]
 800403e:	1c4b      	adds	r3, r1, #1
 8004040:	f142 0400 	adc.w	r4, r2, #0
 8004044:	4a03      	ldr	r2, [pc, #12]	; (8004054 <SysTick_Handler+0x20>)
 8004046:	e9c2 3400 	strd	r3, r4, [r2]
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800404a:	bf00      	nop
 800404c:	46bd      	mov	sp, r7
 800404e:	bc90      	pop	{r4, r7}
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	20000200 	.word	0x20000200

08004058 <check_button_state>:

uint8_t check_button_state(GPIO_TypeDef* PORT, uint8_t PIN)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	460b      	mov	r3, r1
 8004062:	70fb      	strb	r3, [r7, #3]
	uint8_t button_state = 0, timeout = 0;
 8004064:	2300      	movs	r3, #0
 8004066:	73fb      	strb	r3, [r7, #15]
 8004068:	2300      	movs	r3, #0
 800406a:	73bb      	strb	r3, [r7, #14]

	while(button_state < 5 && timeout < 100)
 800406c:	e013      	b.n	8004096 <check_button_state+0x3e>
	{
		if(LL_GPIO_IsInputPinSet(PORT, PIN))
 800406e:	78fb      	ldrb	r3, [r7, #3]
 8004070:	4619      	mov	r1, r3
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f7ff ffa0 	bl	8003fb8 <LL_GPIO_IsInputPinSet>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <check_button_state+0x2e>
		{
			button_state += 1;
 800407e:	7bfb      	ldrb	r3, [r7, #15]
 8004080:	3301      	adds	r3, #1
 8004082:	73fb      	strb	r3, [r7, #15]
 8004084:	e001      	b.n	800408a <check_button_state+0x32>
		}
		else
		{
			button_state = 0;
 8004086:	2300      	movs	r3, #0
 8004088:	73fb      	strb	r3, [r7, #15]
		}

		timeout += 1;
 800408a:	7bbb      	ldrb	r3, [r7, #14]
 800408c:	3301      	adds	r3, #1
 800408e:	73bb      	strb	r3, [r7, #14]
		LL_mDelay(1);
 8004090:	2001      	movs	r0, #1
 8004092:	f7fd fe75 	bl	8001d80 <LL_mDelay>
	while(button_state < 5 && timeout < 100)
 8004096:	7bfb      	ldrb	r3, [r7, #15]
 8004098:	2b04      	cmp	r3, #4
 800409a:	d802      	bhi.n	80040a2 <check_button_state+0x4a>
 800409c:	7bbb      	ldrb	r3, [r7, #14]
 800409e:	2b63      	cmp	r3, #99	; 0x63
 80040a0:	d9e5      	bls.n	800406e <check_button_state+0x16>
	}

	if((button_state >= 5) && (timeout <= 100))
 80040a2:	7bfb      	ldrb	r3, [r7, #15]
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d904      	bls.n	80040b2 <check_button_state+0x5a>
 80040a8:	7bbb      	ldrb	r3, [r7, #14]
 80040aa:	2b64      	cmp	r3, #100	; 0x64
 80040ac:	d801      	bhi.n	80040b2 <check_button_state+0x5a>
	{
		return 1;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e000      	b.n	80040b4 <check_button_state+0x5c>
	}
	else
	{
		return 0;
 80040b2:	2300      	movs	r3, #0
	}
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <EXTI3_IRQHandler>:


void EXTI3_IRQHandler(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	extern uint8_t interrupt;
	extern int menu;

	if(check_button_state(btn_GPIO_Port, btn_Pin)) {
 80040c0:	2108      	movs	r1, #8
 80040c2:	480f      	ldr	r0, [pc, #60]	; (8004100 <EXTI3_IRQHandler+0x44>)
 80040c4:	f7ff ffc8 	bl	8004058 <check_button_state>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00c      	beq.n	80040e8 <EXTI3_IRQHandler+0x2c>
		//interrupt ^= 1;

		if(menu==3){
 80040ce:	4b0d      	ldr	r3, [pc, #52]	; (8004104 <EXTI3_IRQHandler+0x48>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b03      	cmp	r3, #3
 80040d4:	d103      	bne.n	80040de <EXTI3_IRQHandler+0x22>
			menu=0;}
 80040d6:	4b0b      	ldr	r3, [pc, #44]	; (8004104 <EXTI3_IRQHandler+0x48>)
 80040d8:	2200      	movs	r2, #0
 80040da:	601a      	str	r2, [r3, #0]
 80040dc:	e004      	b.n	80040e8 <EXTI3_IRQHandler+0x2c>
		else{
			menu++;
 80040de:	4b09      	ldr	r3, [pc, #36]	; (8004104 <EXTI3_IRQHandler+0x48>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	3301      	adds	r3, #1
 80040e4:	4a07      	ldr	r2, [pc, #28]	; (8004104 <EXTI3_IRQHandler+0x48>)
 80040e6:	6013      	str	r3, [r2, #0]
		}
	}
  /* USER CODE END EXTI3_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_3) != RESET)
 80040e8:	2008      	movs	r0, #8
 80040ea:	f7ff ff3f 	bl	8003f6c <LL_EXTI_IsActiveFlag_0_31>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d002      	beq.n	80040fa <EXTI3_IRQHandler+0x3e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_3);
 80040f4:	2008      	movs	r0, #8
 80040f6:	f7ff ff4f 	bl	8003f98 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_3 */
  }
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80040fa:	bf00      	nop
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	48000400 	.word	0x48000400
 8004104:	20000000 	.word	0x20000000

08004108 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004110:	4b11      	ldr	r3, [pc, #68]	; (8004158 <_sbrk+0x50>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d102      	bne.n	800411e <_sbrk+0x16>
		heap_end = &end;
 8004118:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <_sbrk+0x50>)
 800411a:	4a10      	ldr	r2, [pc, #64]	; (800415c <_sbrk+0x54>)
 800411c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800411e:	4b0e      	ldr	r3, [pc, #56]	; (8004158 <_sbrk+0x50>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004124:	4b0c      	ldr	r3, [pc, #48]	; (8004158 <_sbrk+0x50>)
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4413      	add	r3, r2
 800412c:	466a      	mov	r2, sp
 800412e:	4293      	cmp	r3, r2
 8004130:	d907      	bls.n	8004142 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004132:	f000 fc5f 	bl	80049f4 <__errno>
 8004136:	4602      	mov	r2, r0
 8004138:	230c      	movs	r3, #12
 800413a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800413c:	f04f 33ff 	mov.w	r3, #4294967295
 8004140:	e006      	b.n	8004150 <_sbrk+0x48>
	}

	heap_end += incr;
 8004142:	4b05      	ldr	r3, [pc, #20]	; (8004158 <_sbrk+0x50>)
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4413      	add	r3, r2
 800414a:	4a03      	ldr	r2, [pc, #12]	; (8004158 <_sbrk+0x50>)
 800414c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800414e:	68fb      	ldr	r3, [r7, #12]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3710      	adds	r7, #16
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	2000021c 	.word	0x2000021c
 800415c:	200002a0 	.word	0x200002a0

08004160 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004164:	4b1f      	ldr	r3, [pc, #124]	; (80041e4 <SystemInit+0x84>)
 8004166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416a:	4a1e      	ldr	r2, [pc, #120]	; (80041e4 <SystemInit+0x84>)
 800416c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004170:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004174:	4b1c      	ldr	r3, [pc, #112]	; (80041e8 <SystemInit+0x88>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a1b      	ldr	r2, [pc, #108]	; (80041e8 <SystemInit+0x88>)
 800417a:	f043 0301 	orr.w	r3, r3, #1
 800417e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8004180:	4b19      	ldr	r3, [pc, #100]	; (80041e8 <SystemInit+0x88>)
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	4918      	ldr	r1, [pc, #96]	; (80041e8 <SystemInit+0x88>)
 8004186:	4b19      	ldr	r3, [pc, #100]	; (80041ec <SystemInit+0x8c>)
 8004188:	4013      	ands	r3, r2
 800418a:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800418c:	4b16      	ldr	r3, [pc, #88]	; (80041e8 <SystemInit+0x88>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a15      	ldr	r2, [pc, #84]	; (80041e8 <SystemInit+0x88>)
 8004192:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004196:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800419a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800419c:	4b12      	ldr	r3, [pc, #72]	; (80041e8 <SystemInit+0x88>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a11      	ldr	r2, [pc, #68]	; (80041e8 <SystemInit+0x88>)
 80041a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041a6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80041a8:	4b0f      	ldr	r3, [pc, #60]	; (80041e8 <SystemInit+0x88>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	4a0e      	ldr	r2, [pc, #56]	; (80041e8 <SystemInit+0x88>)
 80041ae:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80041b2:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80041b4:	4b0c      	ldr	r3, [pc, #48]	; (80041e8 <SystemInit+0x88>)
 80041b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b8:	4a0b      	ldr	r2, [pc, #44]	; (80041e8 <SystemInit+0x88>)
 80041ba:	f023 030f 	bic.w	r3, r3, #15
 80041be:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80041c0:	4b09      	ldr	r3, [pc, #36]	; (80041e8 <SystemInit+0x88>)
 80041c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041c4:	4908      	ldr	r1, [pc, #32]	; (80041e8 <SystemInit+0x88>)
 80041c6:	4b0a      	ldr	r3, [pc, #40]	; (80041f0 <SystemInit+0x90>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80041cc:	4b06      	ldr	r3, [pc, #24]	; (80041e8 <SystemInit+0x88>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80041d2:	4b04      	ldr	r3, [pc, #16]	; (80041e4 <SystemInit+0x84>)
 80041d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80041d8:	609a      	str	r2, [r3, #8]
#endif
}
 80041da:	bf00      	nop
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr
 80041e4:	e000ed00 	.word	0xe000ed00
 80041e8:	40021000 	.word	0x40021000
 80041ec:	f87fc00c 	.word	0xf87fc00c
 80041f0:	ff00fccc 	.word	0xff00fccc

080041f4 <NVIC_GetPriorityGrouping>:
{
 80041f4:	b480      	push	{r7}
 80041f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041f8:	4b04      	ldr	r3, [pc, #16]	; (800420c <NVIC_GetPriorityGrouping+0x18>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	0a1b      	lsrs	r3, r3, #8
 80041fe:	f003 0307 	and.w	r3, r3, #7
}
 8004202:	4618      	mov	r0, r3
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	e000ed00 	.word	0xe000ed00

08004210 <NVIC_EnableIRQ>:
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	4603      	mov	r3, r0
 8004218:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	f003 021f 	and.w	r2, r3, #31
 8004220:	4907      	ldr	r1, [pc, #28]	; (8004240 <NVIC_EnableIRQ+0x30>)
 8004222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004226:	095b      	lsrs	r3, r3, #5
 8004228:	2001      	movs	r0, #1
 800422a:	fa00 f202 	lsl.w	r2, r0, r2
 800422e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	e000e100 	.word	0xe000e100

08004244 <NVIC_SetPriority>:
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	4603      	mov	r3, r0
 800424c:	6039      	str	r1, [r7, #0]
 800424e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8004250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004254:	2b00      	cmp	r3, #0
 8004256:	da0b      	bge.n	8004270 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	b2da      	uxtb	r2, r3
 800425c:	490c      	ldr	r1, [pc, #48]	; (8004290 <NVIC_SetPriority+0x4c>)
 800425e:	79fb      	ldrb	r3, [r7, #7]
 8004260:	f003 030f 	and.w	r3, r3, #15
 8004264:	3b04      	subs	r3, #4
 8004266:	0112      	lsls	r2, r2, #4
 8004268:	b2d2      	uxtb	r2, r2
 800426a:	440b      	add	r3, r1
 800426c:	761a      	strb	r2, [r3, #24]
}
 800426e:	e009      	b.n	8004284 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	b2da      	uxtb	r2, r3
 8004274:	4907      	ldr	r1, [pc, #28]	; (8004294 <NVIC_SetPriority+0x50>)
 8004276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427a:	0112      	lsls	r2, r2, #4
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	440b      	add	r3, r1
 8004280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	e000ed00 	.word	0xe000ed00
 8004294:	e000e100 	.word	0xe000e100

08004298 <NVIC_EncodePriority>:
{
 8004298:	b480      	push	{r7}
 800429a:	b089      	sub	sp, #36	; 0x24
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f003 0307 	and.w	r3, r3, #7
 80042aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	f1c3 0307 	rsb	r3, r3, #7
 80042b2:	2b04      	cmp	r3, #4
 80042b4:	bf28      	it	cs
 80042b6:	2304      	movcs	r3, #4
 80042b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	3304      	adds	r3, #4
 80042be:	2b06      	cmp	r3, #6
 80042c0:	d902      	bls.n	80042c8 <NVIC_EncodePriority+0x30>
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	3b03      	subs	r3, #3
 80042c6:	e000      	b.n	80042ca <NVIC_EncodePriority+0x32>
 80042c8:	2300      	movs	r3, #0
 80042ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042cc:	f04f 32ff 	mov.w	r2, #4294967295
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	fa02 f303 	lsl.w	r3, r2, r3
 80042d6:	43da      	mvns	r2, r3
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	401a      	ands	r2, r3
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042e0:	f04f 31ff 	mov.w	r1, #4294967295
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	fa01 f303 	lsl.w	r3, r1, r3
 80042ea:	43d9      	mvns	r1, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042f0:	4313      	orrs	r3, r2
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3724      	adds	r7, #36	; 0x24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
	...

08004300 <LL_APB1_GRP1_EnableClock>:
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8004308:	4b08      	ldr	r3, [pc, #32]	; (800432c <LL_APB1_GRP1_EnableClock+0x2c>)
 800430a:	69da      	ldr	r2, [r3, #28]
 800430c:	4907      	ldr	r1, [pc, #28]	; (800432c <LL_APB1_GRP1_EnableClock+0x2c>)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4313      	orrs	r3, r2
 8004312:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8004314:	4b05      	ldr	r3, [pc, #20]	; (800432c <LL_APB1_GRP1_EnableClock+0x2c>)
 8004316:	69da      	ldr	r2, [r3, #28]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4013      	ands	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800431e:	68fb      	ldr	r3, [r7, #12]
}
 8004320:	bf00      	nop
 8004322:	3714      	adds	r7, #20
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr
 800432c:	40021000 	.word	0x40021000

08004330 <LL_TIM_EnableCounter>:
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f043 0201 	orr.w	r2, r3, #1
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	601a      	str	r2, [r3, #0]
}
 8004344:	bf00      	nop
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <LL_TIM_EnableARRPreload>:
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	601a      	str	r2, [r3, #0]
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <LL_TIM_OC_DisableFast>:
{
 8004370:	b4b0      	push	{r4, r5, r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d028      	beq.n	80043d2 <LL_TIM_OC_DisableFast+0x62>
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	2b04      	cmp	r3, #4
 8004384:	d023      	beq.n	80043ce <LL_TIM_OC_DisableFast+0x5e>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	2b10      	cmp	r3, #16
 800438a:	d01e      	beq.n	80043ca <LL_TIM_OC_DisableFast+0x5a>
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	2b40      	cmp	r3, #64	; 0x40
 8004390:	d019      	beq.n	80043c6 <LL_TIM_OC_DisableFast+0x56>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004398:	d013      	beq.n	80043c2 <LL_TIM_OC_DisableFast+0x52>
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043a0:	d00d      	beq.n	80043be <LL_TIM_OC_DisableFast+0x4e>
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043a8:	d007      	beq.n	80043ba <LL_TIM_OC_DisableFast+0x4a>
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b0:	d101      	bne.n	80043b6 <LL_TIM_OC_DisableFast+0x46>
 80043b2:	2307      	movs	r3, #7
 80043b4:	e00e      	b.n	80043d4 <LL_TIM_OC_DisableFast+0x64>
 80043b6:	2308      	movs	r3, #8
 80043b8:	e00c      	b.n	80043d4 <LL_TIM_OC_DisableFast+0x64>
 80043ba:	2306      	movs	r3, #6
 80043bc:	e00a      	b.n	80043d4 <LL_TIM_OC_DisableFast+0x64>
 80043be:	2305      	movs	r3, #5
 80043c0:	e008      	b.n	80043d4 <LL_TIM_OC_DisableFast+0x64>
 80043c2:	2304      	movs	r3, #4
 80043c4:	e006      	b.n	80043d4 <LL_TIM_OC_DisableFast+0x64>
 80043c6:	2303      	movs	r3, #3
 80043c8:	e004      	b.n	80043d4 <LL_TIM_OC_DisableFast+0x64>
 80043ca:	2302      	movs	r3, #2
 80043cc:	e002      	b.n	80043d4 <LL_TIM_OC_DisableFast+0x64>
 80043ce:	2301      	movs	r3, #1
 80043d0:	e000      	b.n	80043d4 <LL_TIM_OC_DisableFast+0x64>
 80043d2:	2300      	movs	r3, #0
 80043d4:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	3318      	adds	r3, #24
 80043da:	461a      	mov	r2, r3
 80043dc:	4629      	mov	r1, r5
 80043de:	4b09      	ldr	r3, [pc, #36]	; (8004404 <LL_TIM_OC_DisableFast+0x94>)
 80043e0:	5c5b      	ldrb	r3, [r3, r1]
 80043e2:	4413      	add	r3, r2
 80043e4:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80043e6:	6822      	ldr	r2, [r4, #0]
 80043e8:	4629      	mov	r1, r5
 80043ea:	4b07      	ldr	r3, [pc, #28]	; (8004408 <LL_TIM_OC_DisableFast+0x98>)
 80043ec:	5c5b      	ldrb	r3, [r3, r1]
 80043ee:	4619      	mov	r1, r3
 80043f0:	2304      	movs	r3, #4
 80043f2:	408b      	lsls	r3, r1
 80043f4:	43db      	mvns	r3, r3
 80043f6:	4013      	ands	r3, r2
 80043f8:	6023      	str	r3, [r4, #0]
}
 80043fa:	bf00      	nop
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	bcb0      	pop	{r4, r5, r7}
 8004402:	4770      	bx	lr
 8004404:	08006e78 	.word	0x08006e78
 8004408:	08006e84 	.word	0x08006e84

0800440c <LL_TIM_SetClockSource>:
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800441e:	f023 0307 	bic.w	r3, r3, #7
 8004422:	683a      	ldr	r2, [r7, #0]
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	609a      	str	r2, [r3, #8]
}
 800442a:	bf00      	nop
 800442c:	370c      	adds	r7, #12
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr

08004436 <LL_TIM_SetTriggerOutput>:
{
 8004436:	b480      	push	{r7}
 8004438:	b083      	sub	sp, #12
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
 800443e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	605a      	str	r2, [r3, #4]
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <LL_TIM_DisableMasterSlaveMode>:
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	609a      	str	r2, [r3, #8]
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <LL_TIM_EnableIT_UPDATE>:
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	f043 0201 	orr.w	r2, r3, #1
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	60da      	str	r2, [r3, #12]
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b08e      	sub	sp, #56	; 0x38
 80044a0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80044a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044a6:	2200      	movs	r2, #0
 80044a8:	601a      	str	r2, [r3, #0]
 80044aa:	605a      	str	r2, [r3, #4]
 80044ac:	609a      	str	r2, [r3, #8]
 80044ae:	60da      	str	r2, [r3, #12]
 80044b0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80044b2:	1d3b      	adds	r3, r7, #4
 80044b4:	2220      	movs	r2, #32
 80044b6:	2100      	movs	r1, #0
 80044b8:	4618      	mov	r0, r3
 80044ba:	f000 fac5 	bl	8004a48 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80044be:	2002      	movs	r0, #2
 80044c0:	f7ff ff1e 	bl	8004300 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 2));
 80044c4:	f7ff fe96 	bl	80041f4 <NVIC_GetPriorityGrouping>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2202      	movs	r2, #2
 80044cc:	2102      	movs	r1, #2
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7ff fee2 	bl	8004298 <NVIC_EncodePriority>
 80044d4:	4603      	mov	r3, r0
 80044d6:	4619      	mov	r1, r3
 80044d8:	201d      	movs	r0, #29
 80044da:	f7ff feb3 	bl	8004244 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 80044de:	201d      	movs	r0, #29
 80044e0:	f7ff fe96 	bl	8004210 <NVIC_EnableIRQ>

  //TIM3 clock = 8MHz
  TIM_InitStruct.Prescaler = 7999; 								//1kHz
 80044e4:	f641 733f 	movw	r3, #7999	; 0x1f3f
 80044e8:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80044ea:	2300      	movs	r3, #0
 80044ec:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 19;								//20ms
 80044ee:	2313      	movs	r3, #19
 80044f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80044f2:	2300      	movs	r3, #0
 80044f4:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80044f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044fa:	4619      	mov	r1, r3
 80044fc:	4817      	ldr	r0, [pc, #92]	; (800455c <MX_TIM3_Init+0xc0>)
 80044fe:	f7fd f89d 	bl	800163c <LL_TIM_Init>

  //LL_TIM_DisableARRPreload(TIM3);
  LL_TIM_EnableARRPreload(TIM3);
 8004502:	4816      	ldr	r0, [pc, #88]	; (800455c <MX_TIM3_Init+0xc0>)
 8004504:	f7ff ff24 	bl	8004350 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004508:	2100      	movs	r1, #0
 800450a:	4814      	ldr	r0, [pc, #80]	; (800455c <MX_TIM3_Init+0xc0>)
 800450c:	f7ff ff7e 	bl	800440c <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_ACTIVE;
 8004510:	2310      	movs	r3, #16
 8004512:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004514:	2300      	movs	r3, #0
 8004516:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004518:	2300      	movs	r3, #0
 800451a:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 800451c:	2300      	movs	r3, #0
 800451e:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004520:	2300      	movs	r3, #0
 8004522:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8004524:	1d3b      	adds	r3, r7, #4
 8004526:	461a      	mov	r2, r3
 8004528:	2101      	movs	r1, #1
 800452a:	480c      	ldr	r0, [pc, #48]	; (800455c <MX_TIM3_Init+0xc0>)
 800452c:	f7fd f8fa 	bl	8001724 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8004530:	2101      	movs	r1, #1
 8004532:	480a      	ldr	r0, [pc, #40]	; (800455c <MX_TIM3_Init+0xc0>)
 8004534:	f7ff ff1c 	bl	8004370 <LL_TIM_OC_DisableFast>

  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8004538:	2100      	movs	r1, #0
 800453a:	4808      	ldr	r0, [pc, #32]	; (800455c <MX_TIM3_Init+0xc0>)
 800453c:	f7ff ff7b 	bl	8004436 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8004540:	4806      	ldr	r0, [pc, #24]	; (800455c <MX_TIM3_Init+0xc0>)
 8004542:	f7ff ff8b 	bl	800445c <LL_TIM_DisableMasterSlaveMode>

  LL_TIM_EnableIT_UPDATE(TIM3);
 8004546:	4805      	ldr	r0, [pc, #20]	; (800455c <MX_TIM3_Init+0xc0>)
 8004548:	f7ff ff98 	bl	800447c <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM3);
 800454c:	4803      	ldr	r0, [pc, #12]	; (800455c <MX_TIM3_Init+0xc0>)
 800454e:	f7ff feef 	bl	8004330 <LL_TIM_EnableCounter>

}
 8004552:	bf00      	nop
 8004554:	3738      	adds	r7, #56	; 0x38
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	40000400 	.word	0x40000400

08004560 <ziskajNadVysku>:


#include "vypocty.h"

float ziskajNadVysku(float tlak){
 8004560:	b590      	push	{r4, r7, lr}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	ed87 0a01 	vstr	s0, [r7, #4]

 	return tlak/6.3;
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7fb ffec 	bl	8000548 <__aeabi_f2d>
 8004570:	a309      	add	r3, pc, #36	; (adr r3, 8004598 <ziskajNadVysku+0x38>)
 8004572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004576:	f7fc f969 	bl	800084c <__aeabi_ddiv>
 800457a:	4603      	mov	r3, r0
 800457c:	460c      	mov	r4, r1
 800457e:	4618      	mov	r0, r3
 8004580:	4621      	mov	r1, r4
 8004582:	f7fc fb11 	bl	8000ba8 <__aeabi_d2f>
 8004586:	4603      	mov	r3, r0
 8004588:	ee07 3a90 	vmov	s15, r3

 }
 800458c:	eeb0 0a67 	vmov.f32	s0, s15
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	bd90      	pop	{r4, r7, pc}
 8004596:	bf00      	nop
 8004598:	33333333 	.word	0x33333333
 800459c:	40193333 	.word	0x40193333

080045a0 <ziskajAzimut>:

float ziskajAzimut(void){
 80045a0:	b5b0      	push	{r4, r5, r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
	float mag[3];
	lis3mdl_get_mag(mag, (mag+1), (mag+2));
 80045a6:	463b      	mov	r3, r7
 80045a8:	3304      	adds	r3, #4
 80045aa:	463a      	mov	r2, r7
 80045ac:	3208      	adds	r2, #8
 80045ae:	4638      	mov	r0, r7
 80045b0:	4619      	mov	r1, r3
 80045b2:	f000 f8d9 	bl	8004768 <lis3mdl_get_mag>
	float vyp = atan(mag[0])*atan(mag[1]);
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f7fb ffc5 	bl	8000548 <__aeabi_f2d>
 80045be:	4603      	mov	r3, r0
 80045c0:	460c      	mov	r4, r1
 80045c2:	ec44 3b10 	vmov	d0, r3, r4
 80045c6:	f002 fa97 	bl	8006af8 <atan>
 80045ca:	ec55 4b10 	vmov	r4, r5, d0
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7fb ffb9 	bl	8000548 <__aeabi_f2d>
 80045d6:	4602      	mov	r2, r0
 80045d8:	460b      	mov	r3, r1
 80045da:	ec43 2b10 	vmov	d0, r2, r3
 80045de:	f002 fa8b 	bl	8006af8 <atan>
 80045e2:	ec53 2b10 	vmov	r2, r3, d0
 80045e6:	4620      	mov	r0, r4
 80045e8:	4629      	mov	r1, r5
 80045ea:	f7fc f805 	bl	80005f8 <__aeabi_dmul>
 80045ee:	4603      	mov	r3, r0
 80045f0:	460c      	mov	r4, r1
 80045f2:	4618      	mov	r0, r3
 80045f4:	4621      	mov	r1, r4
 80045f6:	f7fc fad7 	bl	8000ba8 <__aeabi_d2f>
 80045fa:	4603      	mov	r3, r0
 80045fc:	60fb      	str	r3, [r7, #12]

	return vyp*10000;
 80045fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8004602:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8004614 <ziskajAzimut+0x74>
 8004606:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800460a:	eeb0 0a67 	vmov.f32	s0, s15
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bdb0      	pop	{r4, r5, r7, pc}
 8004614:	461c4000 	.word	0x461c4000

08004618 <ziskajTeplotu>:

float ziskajTeplotu(void){
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
	////po 5 hodinách sme to vzdali...   tmp = getTmpFromSenzor();
	float tmp = -130;
 800461e:	4b16      	ldr	r3, [pc, #88]	; (8004678 <ziskajTeplotu+0x60>)
 8004620:	607b      	str	r3, [r7, #4]

	if(tmp>99.9)tmp=99.9;
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f7fb ff90 	bl	8000548 <__aeabi_f2d>
 8004628:	a30f      	add	r3, pc, #60	; (adr r3, 8004668 <ziskajTeplotu+0x50>)
 800462a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462e:	f7fc fa73 	bl	8000b18 <__aeabi_dcmpgt>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d001      	beq.n	800463c <ziskajTeplotu+0x24>
 8004638:	4b10      	ldr	r3, [pc, #64]	; (800467c <ziskajTeplotu+0x64>)
 800463a:	607b      	str	r3, [r7, #4]
	if(tmp<-99.9)tmp=-99.9;
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f7fb ff83 	bl	8000548 <__aeabi_f2d>
 8004642:	a30b      	add	r3, pc, #44	; (adr r3, 8004670 <ziskajTeplotu+0x58>)
 8004644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004648:	f7fc fa48 	bl	8000adc <__aeabi_dcmplt>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <ziskajTeplotu+0x3e>
 8004652:	4b0b      	ldr	r3, [pc, #44]	; (8004680 <ziskajTeplotu+0x68>)
 8004654:	607b      	str	r3, [r7, #4]

	return tmp;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	ee07 3a90 	vmov	s15, r3

}
 800465c:	eeb0 0a67 	vmov.f32	s0, s15
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	9999999a 	.word	0x9999999a
 800466c:	4058f999 	.word	0x4058f999
 8004670:	9999999a 	.word	0x9999999a
 8004674:	c058f999 	.word	0xc058f999
 8004678:	c3020000 	.word	0xc3020000
 800467c:	42c7cccd 	.word	0x42c7cccd
 8004680:	c2c7cccd 	.word	0xc2c7cccd

08004684 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004684:	f8df d034 	ldr.w	sp, [pc, #52]	; 80046bc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004688:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800468a:	e003      	b.n	8004694 <LoopCopyDataInit>

0800468c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800468c:	4b0c      	ldr	r3, [pc, #48]	; (80046c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800468e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004690:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004692:	3104      	adds	r1, #4

08004694 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004694:	480b      	ldr	r0, [pc, #44]	; (80046c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004696:	4b0c      	ldr	r3, [pc, #48]	; (80046c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004698:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800469a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800469c:	d3f6      	bcc.n	800468c <CopyDataInit>
	ldr	r2, =_sbss
 800469e:	4a0b      	ldr	r2, [pc, #44]	; (80046cc <LoopForever+0x12>)
	b	LoopFillZerobss
 80046a0:	e002      	b.n	80046a8 <LoopFillZerobss>

080046a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80046a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80046a4:	f842 3b04 	str.w	r3, [r2], #4

080046a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80046a8:	4b09      	ldr	r3, [pc, #36]	; (80046d0 <LoopForever+0x16>)
	cmp	r2, r3
 80046aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80046ac:	d3f9      	bcc.n	80046a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80046ae:	f7ff fd57 	bl	8004160 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80046b2:	f000 f9a5 	bl	8004a00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80046b6:	f7ff fa2d 	bl	8003b14 <main>

080046ba <LoopForever>:

LoopForever:
    b LoopForever
 80046ba:	e7fe      	b.n	80046ba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80046bc:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80046c0:	08007130 	.word	0x08007130
	ldr	r0, =_sdata
 80046c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80046c8:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 80046cc:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 80046d0:	200002a0 	.word	0x200002a0

080046d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80046d4:	e7fe      	b.n	80046d4 <ADC1_2_IRQHandler>
	...

080046d8 <lis3mdl_read_byte>:
static uint8_t sLIS3MDLI2Caddress = LIS3MDL_DEVICE_ADDRESS;

uint64_t lastMovementTick = 0;

uint8_t lis3mdl_read_byte(uint8_t reg_addr)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af02      	add	r7, sp, #8
 80046de:	4603      	mov	r3, r0
 80046e0:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 80046e2:	2300      	movs	r3, #0
 80046e4:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, sLIS3MDLI2Caddress, 0));
 80046e6:	4b08      	ldr	r3, [pc, #32]	; (8004708 <lis3mdl_read_byte+0x30>)
 80046e8:	7819      	ldrb	r1, [r3, #0]
 80046ea:	79fa      	ldrb	r2, [r7, #7]
 80046ec:	f107 000f 	add.w	r0, r7, #15
 80046f0:	2300      	movs	r3, #0
 80046f2:	9300      	str	r3, [sp, #0]
 80046f4:	460b      	mov	r3, r1
 80046f6:	2101      	movs	r1, #1
 80046f8:	f7ff f828 	bl	800374c <i2c_master_read>
 80046fc:	4603      	mov	r3, r0
 80046fe:	781b      	ldrb	r3, [r3, #0]
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	20000008 	.word	0x20000008

0800470c <lis3mdl_write_byte>:

void lis3mdl_write_byte(uint8_t reg_addr, uint8_t value)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	4603      	mov	r3, r0
 8004714:	460a      	mov	r2, r1
 8004716:	71fb      	strb	r3, [r7, #7]
 8004718:	4613      	mov	r3, r2
 800471a:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, sLIS3MDLI2Caddress, 0);
 800471c:	4b05      	ldr	r3, [pc, #20]	; (8004734 <lis3mdl_write_byte+0x28>)
 800471e:	781a      	ldrb	r2, [r3, #0]
 8004720:	79f9      	ldrb	r1, [r7, #7]
 8004722:	79b8      	ldrb	r0, [r7, #6]
 8004724:	2300      	movs	r3, #0
 8004726:	f7fe ffcd 	bl	80036c4 <i2c_master_write>
}
 800472a:	bf00      	nop
 800472c:	3708      	adds	r7, #8
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	20000008 	.word	0x20000008

08004738 <lis3mdl_readArray>:

void lis3mdl_readArray(uint8_t * data, uint8_t reg, uint8_t length)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af02      	add	r7, sp, #8
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	460b      	mov	r3, r1
 8004742:	70fb      	strb	r3, [r7, #3]
 8004744:	4613      	mov	r3, r2
 8004746:	70bb      	strb	r3, [r7, #2]
	i2c_master_read(data, length, reg, sLIS3MDLI2Caddress, 1);
 8004748:	4b06      	ldr	r3, [pc, #24]	; (8004764 <lis3mdl_readArray+0x2c>)
 800474a:	7818      	ldrb	r0, [r3, #0]
 800474c:	78fa      	ldrb	r2, [r7, #3]
 800474e:	78b9      	ldrb	r1, [r7, #2]
 8004750:	2301      	movs	r3, #1
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	4603      	mov	r3, r0
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f7fe fff8 	bl	800374c <i2c_master_read>
}
 800475c:	bf00      	nop
 800475e:	3708      	adds	r7, #8
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}
 8004764:	20000008 	.word	0x20000008

08004768 <lis3mdl_get_mag>:

	return (((int16_t)((temp[1] << 8) | temp[0])) >> 3)  + 25;
}

void lis3mdl_get_mag(float* x, float* y, float* z)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b08a      	sub	sp, #40	; 0x28
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
	int16_t xx, yy, zz;

	uint8_t temp;

	//get current scale and use it for final calculation
    temp = lis3mdl_read_byte(LIS3MDL_ADDRESS_CTRL3);
 8004774:	2022      	movs	r0, #34	; 0x22
 8004776:	f7ff ffaf 	bl	80046d8 <lis3mdl_read_byte>
 800477a:	4603      	mov	r3, r0
 800477c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	temp = temp >> 5;
 8004780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004784:	095b      	lsrs	r3, r3, #5
 8004786:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    temp &= 0x03;			//full scale bits exctracted
 800478a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800478e:	f003 0303 	and.w	r3, r3, #3
 8004792:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	lis3mdl_readArray(data, LIS3MDL_ADDRESS_XL, 6);
 8004796:	f107 0314 	add.w	r3, r7, #20
 800479a:	2206      	movs	r2, #6
 800479c:	2128      	movs	r1, #40	; 0x28
 800479e:	4618      	mov	r0, r3
 80047a0:	f7ff ffca 	bl	8004738 <lis3mdl_readArray>

	xx = ((uint16_t)data[1]) << 8 | data[0];
 80047a4:	7d7b      	ldrb	r3, [r7, #21]
 80047a6:	021b      	lsls	r3, r3, #8
 80047a8:	b21a      	sxth	r2, r3
 80047aa:	7d3b      	ldrb	r3, [r7, #20]
 80047ac:	b21b      	sxth	r3, r3
 80047ae:	4313      	orrs	r3, r2
 80047b0:	84bb      	strh	r3, [r7, #36]	; 0x24
	yy = ((uint16_t)data[3]) << 8 | data[2];
 80047b2:	7dfb      	ldrb	r3, [r7, #23]
 80047b4:	021b      	lsls	r3, r3, #8
 80047b6:	b21a      	sxth	r2, r3
 80047b8:	7dbb      	ldrb	r3, [r7, #22]
 80047ba:	b21b      	sxth	r3, r3
 80047bc:	4313      	orrs	r3, r2
 80047be:	847b      	strh	r3, [r7, #34]	; 0x22
	zz = ((uint16_t)data[5]) << 8 | data[4];
 80047c0:	7e7b      	ldrb	r3, [r7, #25]
 80047c2:	021b      	lsls	r3, r3, #8
 80047c4:	b21a      	sxth	r2, r3
 80047c6:	7e3b      	ldrb	r3, [r7, #24]
 80047c8:	b21b      	sxth	r3, r3
 80047ca:	4313      	orrs	r3, r2
 80047cc:	843b      	strh	r3, [r7, #32]

    const float range_scale = 6842.0f; //range +-4gaus
 80047ce:	4b16      	ldr	r3, [pc, #88]	; (8004828 <lis3mdl_get_mag+0xc0>)
 80047d0:	61fb      	str	r3, [r7, #28]

	*x = (float)(xx/range_scale);
 80047d2:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80047d6:	ee07 3a90 	vmov	s15, r3
 80047da:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80047de:	ed97 7a07 	vldr	s14, [r7, #28]
 80047e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	edc3 7a00 	vstr	s15, [r3]
	*y = (float)(yy/range_scale);
 80047ec:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80047f0:	ee07 3a90 	vmov	s15, r3
 80047f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80047f8:	ed97 7a07 	vldr	s14, [r7, #28]
 80047fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	edc3 7a00 	vstr	s15, [r3]
	*z = (float)(zz/range_scale);
 8004806:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800480a:	ee07 3a90 	vmov	s15, r3
 800480e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004812:	ed97 7a07 	vldr	s14, [r7, #28]
 8004816:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	edc3 7a00 	vstr	s15, [r3]
}
 8004820:	bf00      	nop
 8004822:	3728      	adds	r7, #40	; 0x28
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	45d5d000 	.word	0x45d5d000

0800482c <lis3mdl_init>:


uint8_t lis3mdl_init(void)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 8004832:	2301      	movs	r3, #1
 8004834:	71fb      	strb	r3, [r7, #7]

	//LIS3MDL_ACC_ON;

	LL_mDelay(100);
 8004836:	2064      	movs	r0, #100	; 0x64
 8004838:	f7fd faa2 	bl	8001d80 <LL_mDelay>

	uint8_t val = lis3mdl_read_byte(LIS3MDL_WHO_AM_I_ADDRES);
 800483c:	200f      	movs	r0, #15
 800483e:	f7ff ff4b 	bl	80046d8 <lis3mdl_read_byte>
 8004842:	4603      	mov	r3, r0
 8004844:	71bb      	strb	r3, [r7, #6]

	if(val == LIS3MDL_WHO_AM_I_VALUE)
 8004846:	79bb      	ldrb	r3, [r7, #6]
 8004848:	2b3d      	cmp	r3, #61	; 0x3d
 800484a:	d102      	bne.n	8004852 <lis3mdl_init+0x26>
	{
		status = 1;
 800484c:	2301      	movs	r3, #1
 800484e:	71fb      	strb	r3, [r7, #7]
 8004850:	e011      	b.n	8004876 <lis3mdl_init+0x4a>
	}
	else			//if the device is not found on one address, try another one
	{
		sLIS3MDLI2Caddress = LIS3MDL_DEVICE_ADDRESS_ALTERNATIVE;
 8004852:	4b19      	ldr	r3, [pc, #100]	; (80048b8 <lis3mdl_init+0x8c>)
 8004854:	223c      	movs	r2, #60	; 0x3c
 8004856:	701a      	strb	r2, [r3, #0]
		val = lis3mdl_read_byte(LIS3MDL_WHO_AM_I_ADDRES);
 8004858:	200f      	movs	r0, #15
 800485a:	f7ff ff3d 	bl	80046d8 <lis3mdl_read_byte>
 800485e:	4603      	mov	r3, r0
 8004860:	71bb      	strb	r3, [r7, #6]
		if(val == LIS3MDL_WHO_AM_I_VALUE)
 8004862:	79bb      	ldrb	r3, [r7, #6]
 8004864:	2b3d      	cmp	r3, #61	; 0x3d
 8004866:	d102      	bne.n	800486e <lis3mdl_init+0x42>
		{
			status = 1;
 8004868:	2301      	movs	r3, #1
 800486a:	71fb      	strb	r3, [r7, #7]
 800486c:	e003      	b.n	8004876 <lis3mdl_init+0x4a>
		}
		else
		{
			status = 0;
 800486e:	2300      	movs	r3, #0
 8004870:	71fb      	strb	r3, [r7, #7]
			return status;
 8004872:	79fb      	ldrb	r3, [r7, #7]
 8004874:	e01c      	b.n	80048b0 <lis3mdl_init+0x84>
		}
	}

	//acc device init

	uint8_t ctrl1 = LIS3MDL_CTRL1_OM_UHP | LIS3MDL_CTRL1_DO_80HZ | (1 << 7);
 8004876:	23fc      	movs	r3, #252	; 0xfc
 8004878:	717b      	strb	r3, [r7, #5]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL1, ctrl1);
 800487a:	797b      	ldrb	r3, [r7, #5]
 800487c:	4619      	mov	r1, r3
 800487e:	2020      	movs	r0, #32
 8004880:	f7ff ff44 	bl	800470c <lis3mdl_write_byte>

	uint8_t ctrl2 = LIS3MDL_CTRL2_FS_4GAUS;
 8004884:	2300      	movs	r3, #0
 8004886:	713b      	strb	r3, [r7, #4]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL2, ctrl2);
 8004888:	793b      	ldrb	r3, [r7, #4]
 800488a:	4619      	mov	r1, r3
 800488c:	2021      	movs	r0, #33	; 0x21
 800488e:	f7ff ff3d 	bl	800470c <lis3mdl_write_byte>

	uint8_t ctrl3 = LIS3MDL_CTRL3_MD_CONTINUES;
 8004892:	2300      	movs	r3, #0
 8004894:	70fb      	strb	r3, [r7, #3]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL3, ctrl3);
 8004896:	78fb      	ldrb	r3, [r7, #3]
 8004898:	4619      	mov	r1, r3
 800489a:	2022      	movs	r0, #34	; 0x22
 800489c:	f7ff ff36 	bl	800470c <lis3mdl_write_byte>

	uint8_t ctrl4 = LIS3MDL_CTRL4_OMZ_UHP;
 80048a0:	230c      	movs	r3, #12
 80048a2:	70bb      	strb	r3, [r7, #2]
	lis3mdl_write_byte(LIS3MDL_ADDRESS_CTRL4, ctrl4);
 80048a4:	78bb      	ldrb	r3, [r7, #2]
 80048a6:	4619      	mov	r1, r3
 80048a8:	2023      	movs	r0, #35	; 0x23
 80048aa:	f7ff ff2f 	bl	800470c <lis3mdl_write_byte>

	return status;
 80048ae:	79fb      	ldrb	r3, [r7, #7]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3708      	adds	r7, #8
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	20000008 	.word	0x20000008

080048bc <lbs_read_byte>:

uint8_t lbs_addres = LBS_DEVICE_ADDRESS_0;


uint8_t lbs_read_byte(uint8_t reg_addr)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b086      	sub	sp, #24
 80048c0:	af02      	add	r7, sp, #8
 80048c2:	4603      	mov	r3, r0
 80048c4:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 80048c6:	2300      	movs	r3, #0
 80048c8:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, lbs_addres, 0));
 80048ca:	4b08      	ldr	r3, [pc, #32]	; (80048ec <lbs_read_byte+0x30>)
 80048cc:	7819      	ldrb	r1, [r3, #0]
 80048ce:	79fa      	ldrb	r2, [r7, #7]
 80048d0:	f107 000f 	add.w	r0, r7, #15
 80048d4:	2300      	movs	r3, #0
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	460b      	mov	r3, r1
 80048da:	2101      	movs	r1, #1
 80048dc:	f7fe ff36 	bl	800374c <i2c_master_read>
 80048e0:	4603      	mov	r3, r0
 80048e2:	781b      	ldrb	r3, [r3, #0]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	20000009 	.word	0x20000009

080048f0 <lbs_write_byte>:


void lbs_write_byte(uint8_t reg_addr, uint8_t value)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	4603      	mov	r3, r0
 80048f8:	460a      	mov	r2, r1
 80048fa:	71fb      	strb	r3, [r7, #7]
 80048fc:	4613      	mov	r3, r2
 80048fe:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, lbs_addres, 0);
 8004900:	4b05      	ldr	r3, [pc, #20]	; (8004918 <lbs_write_byte+0x28>)
 8004902:	781a      	ldrb	r2, [r3, #0]
 8004904:	79f9      	ldrb	r1, [r7, #7]
 8004906:	79b8      	ldrb	r0, [r7, #6]
 8004908:	2300      	movs	r3, #0
 800490a:	f7fe fedb 	bl	80036c4 <i2c_master_write>
}
 800490e:	bf00      	nop
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	20000009 	.word	0x20000009

0800491c <lbs_readArray>:


void lbs_readArray(uint8_t * data, uint8_t reg, uint8_t length)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af02      	add	r7, sp, #8
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	70fb      	strb	r3, [r7, #3]
 8004928:	4613      	mov	r3, r2
 800492a:	70bb      	strb	r3, [r7, #2]
	i2c_master_read(data, length, reg, lbs_addres, 1);
 800492c:	4b06      	ldr	r3, [pc, #24]	; (8004948 <lbs_readArray+0x2c>)
 800492e:	7818      	ldrb	r0, [r3, #0]
 8004930:	78fa      	ldrb	r2, [r7, #3]
 8004932:	78b9      	ldrb	r1, [r7, #2]
 8004934:	2301      	movs	r3, #1
 8004936:	9300      	str	r3, [sp, #0]
 8004938:	4603      	mov	r3, r0
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7fe ff06 	bl	800374c <i2c_master_read>
}
 8004940:	bf00      	nop
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}
 8004948:	20000009 	.word	0x20000009

0800494c <lbsZiskajTlak>:

float lbsZiskajTlak(){
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0

	float tlak_out;
	uint8_t tlak_data[3];

	lbs_readArray(tlak_data, 0x28, 3);
 8004952:	463b      	mov	r3, r7
 8004954:	2203      	movs	r2, #3
 8004956:	2128      	movs	r1, #40	; 0x28
 8004958:	4618      	mov	r0, r3
 800495a:	f7ff ffdf 	bl	800491c <lbs_readArray>
	tlak_out = ((uint32_t)tlak_data[2])<<16|((uint16_t)tlak_data[1])<<8|tlak_data[0];
 800495e:	78bb      	ldrb	r3, [r7, #2]
 8004960:	041b      	lsls	r3, r3, #16
 8004962:	787a      	ldrb	r2, [r7, #1]
 8004964:	0212      	lsls	r2, r2, #8
 8004966:	4313      	orrs	r3, r2
 8004968:	783a      	ldrb	r2, [r7, #0]
 800496a:	4313      	orrs	r3, r2
 800496c:	ee07 3a90 	vmov	s15, r3
 8004970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004974:	edc7 7a01 	vstr	s15, [r7, #4]
	return tlak_out/4096;
 8004978:	edd7 7a01 	vldr	s15, [r7, #4]
 800497c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004994 <lbsZiskajTlak+0x48>
 8004980:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004984:	eef0 7a66 	vmov.f32	s15, s13
}
 8004988:	eeb0 0a67 	vmov.f32	s0, s15
 800498c:	3708      	adds	r7, #8
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	45800000 	.word	0x45800000

08004998 <lbs_init>:


uint8_t lbs_init(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 800499e:	2301      	movs	r3, #1
 80049a0:	71fb      	strb	r3, [r7, #7]
	LL_mDelay(100);
 80049a2:	2064      	movs	r0, #100	; 0x64
 80049a4:	f7fd f9ec 	bl	8001d80 <LL_mDelay>
	uint8_t val = lbs_read_byte(LBS_WHO_AM_I_ADDRES);
 80049a8:	200f      	movs	r0, #15
 80049aa:	f7ff ff87 	bl	80048bc <lbs_read_byte>
 80049ae:	4603      	mov	r3, r0
 80049b0:	71bb      	strb	r3, [r7, #6]

	if(val == LBS_WHO_AM_I_VALUE)
 80049b2:	79bb      	ldrb	r3, [r7, #6]
 80049b4:	2bbd      	cmp	r3, #189	; 0xbd
 80049b6:	d102      	bne.n	80049be <lbs_init+0x26>
	{
		status = 1;
 80049b8:	2301      	movs	r3, #1
 80049ba:	71fb      	strb	r3, [r7, #7]
 80049bc:	e00f      	b.n	80049de <lbs_init+0x46>
	}
	else
	{
		lbs_addres = LBS_DEVICE_ADDRESS_1;
 80049be:	4b0c      	ldr	r3, [pc, #48]	; (80049f0 <lbs_init+0x58>)
 80049c0:	22b8      	movs	r2, #184	; 0xb8
 80049c2:	701a      	strb	r2, [r3, #0]
		val = lbs_read_byte(LBS_WHO_AM_I_ADDRES);
 80049c4:	200f      	movs	r0, #15
 80049c6:	f7ff ff79 	bl	80048bc <lbs_read_byte>
 80049ca:	4603      	mov	r3, r0
 80049cc:	71bb      	strb	r3, [r7, #6]
		if(val == LBS_WHO_AM_I_VALUE)
 80049ce:	79bb      	ldrb	r3, [r7, #6]
 80049d0:	2bbd      	cmp	r3, #189	; 0xbd
 80049d2:	d102      	bne.n	80049da <lbs_init+0x42>
		{
			status = 1;
 80049d4:	2301      	movs	r3, #1
 80049d6:	71fb      	strb	r3, [r7, #7]
 80049d8:	e001      	b.n	80049de <lbs_init+0x46>
		}
		else
		{
			status = 0;
 80049da:	2300      	movs	r3, #0
 80049dc:	71fb      	strb	r3, [r7, #7]
		}
	}

	lbs_write_byte(LBS_ADDRESS_CTRL1, 0xC0);
 80049de:	21c0      	movs	r1, #192	; 0xc0
 80049e0:	2020      	movs	r0, #32
 80049e2:	f7ff ff85 	bl	80048f0 <lbs_write_byte>

	return status;
 80049e6:	79fb      	ldrb	r3, [r7, #7]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3708      	adds	r7, #8
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	20000009 	.word	0x20000009

080049f4 <__errno>:
 80049f4:	4b01      	ldr	r3, [pc, #4]	; (80049fc <__errno+0x8>)
 80049f6:	6818      	ldr	r0, [r3, #0]
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	2000000c 	.word	0x2000000c

08004a00 <__libc_init_array>:
 8004a00:	b570      	push	{r4, r5, r6, lr}
 8004a02:	4e0d      	ldr	r6, [pc, #52]	; (8004a38 <__libc_init_array+0x38>)
 8004a04:	4c0d      	ldr	r4, [pc, #52]	; (8004a3c <__libc_init_array+0x3c>)
 8004a06:	1ba4      	subs	r4, r4, r6
 8004a08:	10a4      	asrs	r4, r4, #2
 8004a0a:	2500      	movs	r5, #0
 8004a0c:	42a5      	cmp	r5, r4
 8004a0e:	d109      	bne.n	8004a24 <__libc_init_array+0x24>
 8004a10:	4e0b      	ldr	r6, [pc, #44]	; (8004a40 <__libc_init_array+0x40>)
 8004a12:	4c0c      	ldr	r4, [pc, #48]	; (8004a44 <__libc_init_array+0x44>)
 8004a14:	f002 fa1a 	bl	8006e4c <_init>
 8004a18:	1ba4      	subs	r4, r4, r6
 8004a1a:	10a4      	asrs	r4, r4, #2
 8004a1c:	2500      	movs	r5, #0
 8004a1e:	42a5      	cmp	r5, r4
 8004a20:	d105      	bne.n	8004a2e <__libc_init_array+0x2e>
 8004a22:	bd70      	pop	{r4, r5, r6, pc}
 8004a24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a28:	4798      	blx	r3
 8004a2a:	3501      	adds	r5, #1
 8004a2c:	e7ee      	b.n	8004a0c <__libc_init_array+0xc>
 8004a2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a32:	4798      	blx	r3
 8004a34:	3501      	adds	r5, #1
 8004a36:	e7f2      	b.n	8004a1e <__libc_init_array+0x1e>
 8004a38:	08007128 	.word	0x08007128
 8004a3c:	08007128 	.word	0x08007128
 8004a40:	08007128 	.word	0x08007128
 8004a44:	0800712c 	.word	0x0800712c

08004a48 <memset>:
 8004a48:	4402      	add	r2, r0
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d100      	bne.n	8004a52 <memset+0xa>
 8004a50:	4770      	bx	lr
 8004a52:	f803 1b01 	strb.w	r1, [r3], #1
 8004a56:	e7f9      	b.n	8004a4c <memset+0x4>

08004a58 <__cvt>:
 8004a58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a5c:	ec55 4b10 	vmov	r4, r5, d0
 8004a60:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004a62:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004a66:	2d00      	cmp	r5, #0
 8004a68:	460e      	mov	r6, r1
 8004a6a:	4691      	mov	r9, r2
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	bfb8      	it	lt
 8004a70:	4622      	movlt	r2, r4
 8004a72:	462b      	mov	r3, r5
 8004a74:	f027 0720 	bic.w	r7, r7, #32
 8004a78:	bfbb      	ittet	lt
 8004a7a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004a7e:	461d      	movlt	r5, r3
 8004a80:	2300      	movge	r3, #0
 8004a82:	232d      	movlt	r3, #45	; 0x2d
 8004a84:	bfb8      	it	lt
 8004a86:	4614      	movlt	r4, r2
 8004a88:	2f46      	cmp	r7, #70	; 0x46
 8004a8a:	700b      	strb	r3, [r1, #0]
 8004a8c:	d004      	beq.n	8004a98 <__cvt+0x40>
 8004a8e:	2f45      	cmp	r7, #69	; 0x45
 8004a90:	d100      	bne.n	8004a94 <__cvt+0x3c>
 8004a92:	3601      	adds	r6, #1
 8004a94:	2102      	movs	r1, #2
 8004a96:	e000      	b.n	8004a9a <__cvt+0x42>
 8004a98:	2103      	movs	r1, #3
 8004a9a:	ab03      	add	r3, sp, #12
 8004a9c:	9301      	str	r3, [sp, #4]
 8004a9e:	ab02      	add	r3, sp, #8
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	4632      	mov	r2, r6
 8004aa4:	4653      	mov	r3, sl
 8004aa6:	ec45 4b10 	vmov	d0, r4, r5
 8004aaa:	f000 fcf1 	bl	8005490 <_dtoa_r>
 8004aae:	2f47      	cmp	r7, #71	; 0x47
 8004ab0:	4680      	mov	r8, r0
 8004ab2:	d102      	bne.n	8004aba <__cvt+0x62>
 8004ab4:	f019 0f01 	tst.w	r9, #1
 8004ab8:	d026      	beq.n	8004b08 <__cvt+0xb0>
 8004aba:	2f46      	cmp	r7, #70	; 0x46
 8004abc:	eb08 0906 	add.w	r9, r8, r6
 8004ac0:	d111      	bne.n	8004ae6 <__cvt+0x8e>
 8004ac2:	f898 3000 	ldrb.w	r3, [r8]
 8004ac6:	2b30      	cmp	r3, #48	; 0x30
 8004ac8:	d10a      	bne.n	8004ae0 <__cvt+0x88>
 8004aca:	2200      	movs	r2, #0
 8004acc:	2300      	movs	r3, #0
 8004ace:	4620      	mov	r0, r4
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	f7fb fff9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ad6:	b918      	cbnz	r0, 8004ae0 <__cvt+0x88>
 8004ad8:	f1c6 0601 	rsb	r6, r6, #1
 8004adc:	f8ca 6000 	str.w	r6, [sl]
 8004ae0:	f8da 3000 	ldr.w	r3, [sl]
 8004ae4:	4499      	add	r9, r3
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	2300      	movs	r3, #0
 8004aea:	4620      	mov	r0, r4
 8004aec:	4629      	mov	r1, r5
 8004aee:	f7fb ffeb 	bl	8000ac8 <__aeabi_dcmpeq>
 8004af2:	b938      	cbnz	r0, 8004b04 <__cvt+0xac>
 8004af4:	2230      	movs	r2, #48	; 0x30
 8004af6:	9b03      	ldr	r3, [sp, #12]
 8004af8:	454b      	cmp	r3, r9
 8004afa:	d205      	bcs.n	8004b08 <__cvt+0xb0>
 8004afc:	1c59      	adds	r1, r3, #1
 8004afe:	9103      	str	r1, [sp, #12]
 8004b00:	701a      	strb	r2, [r3, #0]
 8004b02:	e7f8      	b.n	8004af6 <__cvt+0x9e>
 8004b04:	f8cd 900c 	str.w	r9, [sp, #12]
 8004b08:	9b03      	ldr	r3, [sp, #12]
 8004b0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b0c:	eba3 0308 	sub.w	r3, r3, r8
 8004b10:	4640      	mov	r0, r8
 8004b12:	6013      	str	r3, [r2, #0]
 8004b14:	b004      	add	sp, #16
 8004b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004b1a <__exponent>:
 8004b1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b1c:	2900      	cmp	r1, #0
 8004b1e:	4604      	mov	r4, r0
 8004b20:	bfba      	itte	lt
 8004b22:	4249      	neglt	r1, r1
 8004b24:	232d      	movlt	r3, #45	; 0x2d
 8004b26:	232b      	movge	r3, #43	; 0x2b
 8004b28:	2909      	cmp	r1, #9
 8004b2a:	f804 2b02 	strb.w	r2, [r4], #2
 8004b2e:	7043      	strb	r3, [r0, #1]
 8004b30:	dd20      	ble.n	8004b74 <__exponent+0x5a>
 8004b32:	f10d 0307 	add.w	r3, sp, #7
 8004b36:	461f      	mov	r7, r3
 8004b38:	260a      	movs	r6, #10
 8004b3a:	fb91 f5f6 	sdiv	r5, r1, r6
 8004b3e:	fb06 1115 	mls	r1, r6, r5, r1
 8004b42:	3130      	adds	r1, #48	; 0x30
 8004b44:	2d09      	cmp	r5, #9
 8004b46:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004b4a:	f103 32ff 	add.w	r2, r3, #4294967295
 8004b4e:	4629      	mov	r1, r5
 8004b50:	dc09      	bgt.n	8004b66 <__exponent+0x4c>
 8004b52:	3130      	adds	r1, #48	; 0x30
 8004b54:	3b02      	subs	r3, #2
 8004b56:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004b5a:	42bb      	cmp	r3, r7
 8004b5c:	4622      	mov	r2, r4
 8004b5e:	d304      	bcc.n	8004b6a <__exponent+0x50>
 8004b60:	1a10      	subs	r0, r2, r0
 8004b62:	b003      	add	sp, #12
 8004b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b66:	4613      	mov	r3, r2
 8004b68:	e7e7      	b.n	8004b3a <__exponent+0x20>
 8004b6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b6e:	f804 2b01 	strb.w	r2, [r4], #1
 8004b72:	e7f2      	b.n	8004b5a <__exponent+0x40>
 8004b74:	2330      	movs	r3, #48	; 0x30
 8004b76:	4419      	add	r1, r3
 8004b78:	7083      	strb	r3, [r0, #2]
 8004b7a:	1d02      	adds	r2, r0, #4
 8004b7c:	70c1      	strb	r1, [r0, #3]
 8004b7e:	e7ef      	b.n	8004b60 <__exponent+0x46>

08004b80 <_printf_float>:
 8004b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b84:	b08d      	sub	sp, #52	; 0x34
 8004b86:	460c      	mov	r4, r1
 8004b88:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004b8c:	4616      	mov	r6, r2
 8004b8e:	461f      	mov	r7, r3
 8004b90:	4605      	mov	r5, r0
 8004b92:	f001 fa35 	bl	8006000 <_localeconv_r>
 8004b96:	6803      	ldr	r3, [r0, #0]
 8004b98:	9304      	str	r3, [sp, #16]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f7fb fb18 	bl	80001d0 <strlen>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	930a      	str	r3, [sp, #40]	; 0x28
 8004ba4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ba8:	9005      	str	r0, [sp, #20]
 8004baa:	3307      	adds	r3, #7
 8004bac:	f023 0307 	bic.w	r3, r3, #7
 8004bb0:	f103 0208 	add.w	r2, r3, #8
 8004bb4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004bb8:	f8d4 b000 	ldr.w	fp, [r4]
 8004bbc:	f8c8 2000 	str.w	r2, [r8]
 8004bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004bc8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004bcc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004bd0:	9307      	str	r3, [sp, #28]
 8004bd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8004bda:	4ba7      	ldr	r3, [pc, #668]	; (8004e78 <_printf_float+0x2f8>)
 8004bdc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004be0:	f7fb ffa4 	bl	8000b2c <__aeabi_dcmpun>
 8004be4:	bb70      	cbnz	r0, 8004c44 <_printf_float+0xc4>
 8004be6:	f04f 32ff 	mov.w	r2, #4294967295
 8004bea:	4ba3      	ldr	r3, [pc, #652]	; (8004e78 <_printf_float+0x2f8>)
 8004bec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bf0:	f7fb ff7e 	bl	8000af0 <__aeabi_dcmple>
 8004bf4:	bb30      	cbnz	r0, 8004c44 <_printf_float+0xc4>
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	4640      	mov	r0, r8
 8004bfc:	4649      	mov	r1, r9
 8004bfe:	f7fb ff6d 	bl	8000adc <__aeabi_dcmplt>
 8004c02:	b110      	cbz	r0, 8004c0a <_printf_float+0x8a>
 8004c04:	232d      	movs	r3, #45	; 0x2d
 8004c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c0a:	4a9c      	ldr	r2, [pc, #624]	; (8004e7c <_printf_float+0x2fc>)
 8004c0c:	4b9c      	ldr	r3, [pc, #624]	; (8004e80 <_printf_float+0x300>)
 8004c0e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004c12:	bf8c      	ite	hi
 8004c14:	4690      	movhi	r8, r2
 8004c16:	4698      	movls	r8, r3
 8004c18:	2303      	movs	r3, #3
 8004c1a:	f02b 0204 	bic.w	r2, fp, #4
 8004c1e:	6123      	str	r3, [r4, #16]
 8004c20:	6022      	str	r2, [r4, #0]
 8004c22:	f04f 0900 	mov.w	r9, #0
 8004c26:	9700      	str	r7, [sp, #0]
 8004c28:	4633      	mov	r3, r6
 8004c2a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004c2c:	4621      	mov	r1, r4
 8004c2e:	4628      	mov	r0, r5
 8004c30:	f000 f9e6 	bl	8005000 <_printf_common>
 8004c34:	3001      	adds	r0, #1
 8004c36:	f040 808d 	bne.w	8004d54 <_printf_float+0x1d4>
 8004c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c3e:	b00d      	add	sp, #52	; 0x34
 8004c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c44:	4642      	mov	r2, r8
 8004c46:	464b      	mov	r3, r9
 8004c48:	4640      	mov	r0, r8
 8004c4a:	4649      	mov	r1, r9
 8004c4c:	f7fb ff6e 	bl	8000b2c <__aeabi_dcmpun>
 8004c50:	b110      	cbz	r0, 8004c58 <_printf_float+0xd8>
 8004c52:	4a8c      	ldr	r2, [pc, #560]	; (8004e84 <_printf_float+0x304>)
 8004c54:	4b8c      	ldr	r3, [pc, #560]	; (8004e88 <_printf_float+0x308>)
 8004c56:	e7da      	b.n	8004c0e <_printf_float+0x8e>
 8004c58:	6861      	ldr	r1, [r4, #4]
 8004c5a:	1c4b      	adds	r3, r1, #1
 8004c5c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004c60:	a80a      	add	r0, sp, #40	; 0x28
 8004c62:	d13e      	bne.n	8004ce2 <_printf_float+0x162>
 8004c64:	2306      	movs	r3, #6
 8004c66:	6063      	str	r3, [r4, #4]
 8004c68:	2300      	movs	r3, #0
 8004c6a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004c6e:	ab09      	add	r3, sp, #36	; 0x24
 8004c70:	9300      	str	r3, [sp, #0]
 8004c72:	ec49 8b10 	vmov	d0, r8, r9
 8004c76:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004c7a:	6022      	str	r2, [r4, #0]
 8004c7c:	f8cd a004 	str.w	sl, [sp, #4]
 8004c80:	6861      	ldr	r1, [r4, #4]
 8004c82:	4628      	mov	r0, r5
 8004c84:	f7ff fee8 	bl	8004a58 <__cvt>
 8004c88:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004c8c:	2b47      	cmp	r3, #71	; 0x47
 8004c8e:	4680      	mov	r8, r0
 8004c90:	d109      	bne.n	8004ca6 <_printf_float+0x126>
 8004c92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c94:	1cd8      	adds	r0, r3, #3
 8004c96:	db02      	blt.n	8004c9e <_printf_float+0x11e>
 8004c98:	6862      	ldr	r2, [r4, #4]
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	dd47      	ble.n	8004d2e <_printf_float+0x1ae>
 8004c9e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004ca2:	fa5f fa8a 	uxtb.w	sl, sl
 8004ca6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004caa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004cac:	d824      	bhi.n	8004cf8 <_printf_float+0x178>
 8004cae:	3901      	subs	r1, #1
 8004cb0:	4652      	mov	r2, sl
 8004cb2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004cb6:	9109      	str	r1, [sp, #36]	; 0x24
 8004cb8:	f7ff ff2f 	bl	8004b1a <__exponent>
 8004cbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cbe:	1813      	adds	r3, r2, r0
 8004cc0:	2a01      	cmp	r2, #1
 8004cc2:	4681      	mov	r9, r0
 8004cc4:	6123      	str	r3, [r4, #16]
 8004cc6:	dc02      	bgt.n	8004cce <_printf_float+0x14e>
 8004cc8:	6822      	ldr	r2, [r4, #0]
 8004cca:	07d1      	lsls	r1, r2, #31
 8004ccc:	d501      	bpl.n	8004cd2 <_printf_float+0x152>
 8004cce:	3301      	adds	r3, #1
 8004cd0:	6123      	str	r3, [r4, #16]
 8004cd2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0a5      	beq.n	8004c26 <_printf_float+0xa6>
 8004cda:	232d      	movs	r3, #45	; 0x2d
 8004cdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ce0:	e7a1      	b.n	8004c26 <_printf_float+0xa6>
 8004ce2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004ce6:	f000 8177 	beq.w	8004fd8 <_printf_float+0x458>
 8004cea:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004cee:	d1bb      	bne.n	8004c68 <_printf_float+0xe8>
 8004cf0:	2900      	cmp	r1, #0
 8004cf2:	d1b9      	bne.n	8004c68 <_printf_float+0xe8>
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e7b6      	b.n	8004c66 <_printf_float+0xe6>
 8004cf8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004cfc:	d119      	bne.n	8004d32 <_printf_float+0x1b2>
 8004cfe:	2900      	cmp	r1, #0
 8004d00:	6863      	ldr	r3, [r4, #4]
 8004d02:	dd0c      	ble.n	8004d1e <_printf_float+0x19e>
 8004d04:	6121      	str	r1, [r4, #16]
 8004d06:	b913      	cbnz	r3, 8004d0e <_printf_float+0x18e>
 8004d08:	6822      	ldr	r2, [r4, #0]
 8004d0a:	07d2      	lsls	r2, r2, #31
 8004d0c:	d502      	bpl.n	8004d14 <_printf_float+0x194>
 8004d0e:	3301      	adds	r3, #1
 8004d10:	440b      	add	r3, r1
 8004d12:	6123      	str	r3, [r4, #16]
 8004d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d16:	65a3      	str	r3, [r4, #88]	; 0x58
 8004d18:	f04f 0900 	mov.w	r9, #0
 8004d1c:	e7d9      	b.n	8004cd2 <_printf_float+0x152>
 8004d1e:	b913      	cbnz	r3, 8004d26 <_printf_float+0x1a6>
 8004d20:	6822      	ldr	r2, [r4, #0]
 8004d22:	07d0      	lsls	r0, r2, #31
 8004d24:	d501      	bpl.n	8004d2a <_printf_float+0x1aa>
 8004d26:	3302      	adds	r3, #2
 8004d28:	e7f3      	b.n	8004d12 <_printf_float+0x192>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e7f1      	b.n	8004d12 <_printf_float+0x192>
 8004d2e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004d32:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004d36:	4293      	cmp	r3, r2
 8004d38:	db05      	blt.n	8004d46 <_printf_float+0x1c6>
 8004d3a:	6822      	ldr	r2, [r4, #0]
 8004d3c:	6123      	str	r3, [r4, #16]
 8004d3e:	07d1      	lsls	r1, r2, #31
 8004d40:	d5e8      	bpl.n	8004d14 <_printf_float+0x194>
 8004d42:	3301      	adds	r3, #1
 8004d44:	e7e5      	b.n	8004d12 <_printf_float+0x192>
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	bfd4      	ite	le
 8004d4a:	f1c3 0302 	rsble	r3, r3, #2
 8004d4e:	2301      	movgt	r3, #1
 8004d50:	4413      	add	r3, r2
 8004d52:	e7de      	b.n	8004d12 <_printf_float+0x192>
 8004d54:	6823      	ldr	r3, [r4, #0]
 8004d56:	055a      	lsls	r2, r3, #21
 8004d58:	d407      	bmi.n	8004d6a <_printf_float+0x1ea>
 8004d5a:	6923      	ldr	r3, [r4, #16]
 8004d5c:	4642      	mov	r2, r8
 8004d5e:	4631      	mov	r1, r6
 8004d60:	4628      	mov	r0, r5
 8004d62:	47b8      	blx	r7
 8004d64:	3001      	adds	r0, #1
 8004d66:	d12b      	bne.n	8004dc0 <_printf_float+0x240>
 8004d68:	e767      	b.n	8004c3a <_printf_float+0xba>
 8004d6a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004d6e:	f240 80dc 	bls.w	8004f2a <_printf_float+0x3aa>
 8004d72:	2200      	movs	r2, #0
 8004d74:	2300      	movs	r3, #0
 8004d76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d7a:	f7fb fea5 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d7e:	2800      	cmp	r0, #0
 8004d80:	d033      	beq.n	8004dea <_printf_float+0x26a>
 8004d82:	2301      	movs	r3, #1
 8004d84:	4a41      	ldr	r2, [pc, #260]	; (8004e8c <_printf_float+0x30c>)
 8004d86:	4631      	mov	r1, r6
 8004d88:	4628      	mov	r0, r5
 8004d8a:	47b8      	blx	r7
 8004d8c:	3001      	adds	r0, #1
 8004d8e:	f43f af54 	beq.w	8004c3a <_printf_float+0xba>
 8004d92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d96:	429a      	cmp	r2, r3
 8004d98:	db02      	blt.n	8004da0 <_printf_float+0x220>
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	07d8      	lsls	r0, r3, #31
 8004d9e:	d50f      	bpl.n	8004dc0 <_printf_float+0x240>
 8004da0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004da4:	4631      	mov	r1, r6
 8004da6:	4628      	mov	r0, r5
 8004da8:	47b8      	blx	r7
 8004daa:	3001      	adds	r0, #1
 8004dac:	f43f af45 	beq.w	8004c3a <_printf_float+0xba>
 8004db0:	f04f 0800 	mov.w	r8, #0
 8004db4:	f104 091a 	add.w	r9, r4, #26
 8004db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	4543      	cmp	r3, r8
 8004dbe:	dc09      	bgt.n	8004dd4 <_printf_float+0x254>
 8004dc0:	6823      	ldr	r3, [r4, #0]
 8004dc2:	079b      	lsls	r3, r3, #30
 8004dc4:	f100 8103 	bmi.w	8004fce <_printf_float+0x44e>
 8004dc8:	68e0      	ldr	r0, [r4, #12]
 8004dca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dcc:	4298      	cmp	r0, r3
 8004dce:	bfb8      	it	lt
 8004dd0:	4618      	movlt	r0, r3
 8004dd2:	e734      	b.n	8004c3e <_printf_float+0xbe>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	464a      	mov	r2, r9
 8004dd8:	4631      	mov	r1, r6
 8004dda:	4628      	mov	r0, r5
 8004ddc:	47b8      	blx	r7
 8004dde:	3001      	adds	r0, #1
 8004de0:	f43f af2b 	beq.w	8004c3a <_printf_float+0xba>
 8004de4:	f108 0801 	add.w	r8, r8, #1
 8004de8:	e7e6      	b.n	8004db8 <_printf_float+0x238>
 8004dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	dc2b      	bgt.n	8004e48 <_printf_float+0x2c8>
 8004df0:	2301      	movs	r3, #1
 8004df2:	4a26      	ldr	r2, [pc, #152]	; (8004e8c <_printf_float+0x30c>)
 8004df4:	4631      	mov	r1, r6
 8004df6:	4628      	mov	r0, r5
 8004df8:	47b8      	blx	r7
 8004dfa:	3001      	adds	r0, #1
 8004dfc:	f43f af1d 	beq.w	8004c3a <_printf_float+0xba>
 8004e00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e02:	b923      	cbnz	r3, 8004e0e <_printf_float+0x28e>
 8004e04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e06:	b913      	cbnz	r3, 8004e0e <_printf_float+0x28e>
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	07d9      	lsls	r1, r3, #31
 8004e0c:	d5d8      	bpl.n	8004dc0 <_printf_float+0x240>
 8004e0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e12:	4631      	mov	r1, r6
 8004e14:	4628      	mov	r0, r5
 8004e16:	47b8      	blx	r7
 8004e18:	3001      	adds	r0, #1
 8004e1a:	f43f af0e 	beq.w	8004c3a <_printf_float+0xba>
 8004e1e:	f04f 0900 	mov.w	r9, #0
 8004e22:	f104 0a1a 	add.w	sl, r4, #26
 8004e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e28:	425b      	negs	r3, r3
 8004e2a:	454b      	cmp	r3, r9
 8004e2c:	dc01      	bgt.n	8004e32 <_printf_float+0x2b2>
 8004e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e30:	e794      	b.n	8004d5c <_printf_float+0x1dc>
 8004e32:	2301      	movs	r3, #1
 8004e34:	4652      	mov	r2, sl
 8004e36:	4631      	mov	r1, r6
 8004e38:	4628      	mov	r0, r5
 8004e3a:	47b8      	blx	r7
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	f43f aefc 	beq.w	8004c3a <_printf_float+0xba>
 8004e42:	f109 0901 	add.w	r9, r9, #1
 8004e46:	e7ee      	b.n	8004e26 <_printf_float+0x2a6>
 8004e48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	bfa8      	it	ge
 8004e50:	461a      	movge	r2, r3
 8004e52:	2a00      	cmp	r2, #0
 8004e54:	4691      	mov	r9, r2
 8004e56:	dd07      	ble.n	8004e68 <_printf_float+0x2e8>
 8004e58:	4613      	mov	r3, r2
 8004e5a:	4631      	mov	r1, r6
 8004e5c:	4642      	mov	r2, r8
 8004e5e:	4628      	mov	r0, r5
 8004e60:	47b8      	blx	r7
 8004e62:	3001      	adds	r0, #1
 8004e64:	f43f aee9 	beq.w	8004c3a <_printf_float+0xba>
 8004e68:	f104 031a 	add.w	r3, r4, #26
 8004e6c:	f04f 0b00 	mov.w	fp, #0
 8004e70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e74:	9306      	str	r3, [sp, #24]
 8004e76:	e015      	b.n	8004ea4 <_printf_float+0x324>
 8004e78:	7fefffff 	.word	0x7fefffff
 8004e7c:	08006e91 	.word	0x08006e91
 8004e80:	08006e8d 	.word	0x08006e8d
 8004e84:	08006e99 	.word	0x08006e99
 8004e88:	08006e95 	.word	0x08006e95
 8004e8c:	08006e9d 	.word	0x08006e9d
 8004e90:	2301      	movs	r3, #1
 8004e92:	9a06      	ldr	r2, [sp, #24]
 8004e94:	4631      	mov	r1, r6
 8004e96:	4628      	mov	r0, r5
 8004e98:	47b8      	blx	r7
 8004e9a:	3001      	adds	r0, #1
 8004e9c:	f43f aecd 	beq.w	8004c3a <_printf_float+0xba>
 8004ea0:	f10b 0b01 	add.w	fp, fp, #1
 8004ea4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004ea8:	ebaa 0309 	sub.w	r3, sl, r9
 8004eac:	455b      	cmp	r3, fp
 8004eae:	dcef      	bgt.n	8004e90 <_printf_float+0x310>
 8004eb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	44d0      	add	r8, sl
 8004eb8:	db15      	blt.n	8004ee6 <_printf_float+0x366>
 8004eba:	6823      	ldr	r3, [r4, #0]
 8004ebc:	07da      	lsls	r2, r3, #31
 8004ebe:	d412      	bmi.n	8004ee6 <_printf_float+0x366>
 8004ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ec2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ec4:	eba3 020a 	sub.w	r2, r3, sl
 8004ec8:	eba3 0a01 	sub.w	sl, r3, r1
 8004ecc:	4592      	cmp	sl, r2
 8004ece:	bfa8      	it	ge
 8004ed0:	4692      	movge	sl, r2
 8004ed2:	f1ba 0f00 	cmp.w	sl, #0
 8004ed6:	dc0e      	bgt.n	8004ef6 <_printf_float+0x376>
 8004ed8:	f04f 0800 	mov.w	r8, #0
 8004edc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004ee0:	f104 091a 	add.w	r9, r4, #26
 8004ee4:	e019      	b.n	8004f1a <_printf_float+0x39a>
 8004ee6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004eea:	4631      	mov	r1, r6
 8004eec:	4628      	mov	r0, r5
 8004eee:	47b8      	blx	r7
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	d1e5      	bne.n	8004ec0 <_printf_float+0x340>
 8004ef4:	e6a1      	b.n	8004c3a <_printf_float+0xba>
 8004ef6:	4653      	mov	r3, sl
 8004ef8:	4642      	mov	r2, r8
 8004efa:	4631      	mov	r1, r6
 8004efc:	4628      	mov	r0, r5
 8004efe:	47b8      	blx	r7
 8004f00:	3001      	adds	r0, #1
 8004f02:	d1e9      	bne.n	8004ed8 <_printf_float+0x358>
 8004f04:	e699      	b.n	8004c3a <_printf_float+0xba>
 8004f06:	2301      	movs	r3, #1
 8004f08:	464a      	mov	r2, r9
 8004f0a:	4631      	mov	r1, r6
 8004f0c:	4628      	mov	r0, r5
 8004f0e:	47b8      	blx	r7
 8004f10:	3001      	adds	r0, #1
 8004f12:	f43f ae92 	beq.w	8004c3a <_printf_float+0xba>
 8004f16:	f108 0801 	add.w	r8, r8, #1
 8004f1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f1e:	1a9b      	subs	r3, r3, r2
 8004f20:	eba3 030a 	sub.w	r3, r3, sl
 8004f24:	4543      	cmp	r3, r8
 8004f26:	dcee      	bgt.n	8004f06 <_printf_float+0x386>
 8004f28:	e74a      	b.n	8004dc0 <_printf_float+0x240>
 8004f2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f2c:	2a01      	cmp	r2, #1
 8004f2e:	dc01      	bgt.n	8004f34 <_printf_float+0x3b4>
 8004f30:	07db      	lsls	r3, r3, #31
 8004f32:	d53a      	bpl.n	8004faa <_printf_float+0x42a>
 8004f34:	2301      	movs	r3, #1
 8004f36:	4642      	mov	r2, r8
 8004f38:	4631      	mov	r1, r6
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	47b8      	blx	r7
 8004f3e:	3001      	adds	r0, #1
 8004f40:	f43f ae7b 	beq.w	8004c3a <_printf_float+0xba>
 8004f44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f48:	4631      	mov	r1, r6
 8004f4a:	4628      	mov	r0, r5
 8004f4c:	47b8      	blx	r7
 8004f4e:	3001      	adds	r0, #1
 8004f50:	f108 0801 	add.w	r8, r8, #1
 8004f54:	f43f ae71 	beq.w	8004c3a <_printf_float+0xba>
 8004f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f103 3aff 	add.w	sl, r3, #4294967295
 8004f60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f64:	2300      	movs	r3, #0
 8004f66:	f7fb fdaf 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f6a:	b9c8      	cbnz	r0, 8004fa0 <_printf_float+0x420>
 8004f6c:	4653      	mov	r3, sl
 8004f6e:	4642      	mov	r2, r8
 8004f70:	4631      	mov	r1, r6
 8004f72:	4628      	mov	r0, r5
 8004f74:	47b8      	blx	r7
 8004f76:	3001      	adds	r0, #1
 8004f78:	d10e      	bne.n	8004f98 <_printf_float+0x418>
 8004f7a:	e65e      	b.n	8004c3a <_printf_float+0xba>
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	4652      	mov	r2, sl
 8004f80:	4631      	mov	r1, r6
 8004f82:	4628      	mov	r0, r5
 8004f84:	47b8      	blx	r7
 8004f86:	3001      	adds	r0, #1
 8004f88:	f43f ae57 	beq.w	8004c3a <_printf_float+0xba>
 8004f8c:	f108 0801 	add.w	r8, r8, #1
 8004f90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f92:	3b01      	subs	r3, #1
 8004f94:	4543      	cmp	r3, r8
 8004f96:	dcf1      	bgt.n	8004f7c <_printf_float+0x3fc>
 8004f98:	464b      	mov	r3, r9
 8004f9a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004f9e:	e6de      	b.n	8004d5e <_printf_float+0x1de>
 8004fa0:	f04f 0800 	mov.w	r8, #0
 8004fa4:	f104 0a1a 	add.w	sl, r4, #26
 8004fa8:	e7f2      	b.n	8004f90 <_printf_float+0x410>
 8004faa:	2301      	movs	r3, #1
 8004fac:	e7df      	b.n	8004f6e <_printf_float+0x3ee>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	464a      	mov	r2, r9
 8004fb2:	4631      	mov	r1, r6
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	47b8      	blx	r7
 8004fb8:	3001      	adds	r0, #1
 8004fba:	f43f ae3e 	beq.w	8004c3a <_printf_float+0xba>
 8004fbe:	f108 0801 	add.w	r8, r8, #1
 8004fc2:	68e3      	ldr	r3, [r4, #12]
 8004fc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004fc6:	1a9b      	subs	r3, r3, r2
 8004fc8:	4543      	cmp	r3, r8
 8004fca:	dcf0      	bgt.n	8004fae <_printf_float+0x42e>
 8004fcc:	e6fc      	b.n	8004dc8 <_printf_float+0x248>
 8004fce:	f04f 0800 	mov.w	r8, #0
 8004fd2:	f104 0919 	add.w	r9, r4, #25
 8004fd6:	e7f4      	b.n	8004fc2 <_printf_float+0x442>
 8004fd8:	2900      	cmp	r1, #0
 8004fda:	f43f ae8b 	beq.w	8004cf4 <_printf_float+0x174>
 8004fde:	2300      	movs	r3, #0
 8004fe0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004fe4:	ab09      	add	r3, sp, #36	; 0x24
 8004fe6:	9300      	str	r3, [sp, #0]
 8004fe8:	ec49 8b10 	vmov	d0, r8, r9
 8004fec:	6022      	str	r2, [r4, #0]
 8004fee:	f8cd a004 	str.w	sl, [sp, #4]
 8004ff2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	f7ff fd2e 	bl	8004a58 <__cvt>
 8004ffc:	4680      	mov	r8, r0
 8004ffe:	e648      	b.n	8004c92 <_printf_float+0x112>

08005000 <_printf_common>:
 8005000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005004:	4691      	mov	r9, r2
 8005006:	461f      	mov	r7, r3
 8005008:	688a      	ldr	r2, [r1, #8]
 800500a:	690b      	ldr	r3, [r1, #16]
 800500c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005010:	4293      	cmp	r3, r2
 8005012:	bfb8      	it	lt
 8005014:	4613      	movlt	r3, r2
 8005016:	f8c9 3000 	str.w	r3, [r9]
 800501a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800501e:	4606      	mov	r6, r0
 8005020:	460c      	mov	r4, r1
 8005022:	b112      	cbz	r2, 800502a <_printf_common+0x2a>
 8005024:	3301      	adds	r3, #1
 8005026:	f8c9 3000 	str.w	r3, [r9]
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	0699      	lsls	r1, r3, #26
 800502e:	bf42      	ittt	mi
 8005030:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005034:	3302      	addmi	r3, #2
 8005036:	f8c9 3000 	strmi.w	r3, [r9]
 800503a:	6825      	ldr	r5, [r4, #0]
 800503c:	f015 0506 	ands.w	r5, r5, #6
 8005040:	d107      	bne.n	8005052 <_printf_common+0x52>
 8005042:	f104 0a19 	add.w	sl, r4, #25
 8005046:	68e3      	ldr	r3, [r4, #12]
 8005048:	f8d9 2000 	ldr.w	r2, [r9]
 800504c:	1a9b      	subs	r3, r3, r2
 800504e:	42ab      	cmp	r3, r5
 8005050:	dc28      	bgt.n	80050a4 <_printf_common+0xa4>
 8005052:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005056:	6822      	ldr	r2, [r4, #0]
 8005058:	3300      	adds	r3, #0
 800505a:	bf18      	it	ne
 800505c:	2301      	movne	r3, #1
 800505e:	0692      	lsls	r2, r2, #26
 8005060:	d42d      	bmi.n	80050be <_printf_common+0xbe>
 8005062:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005066:	4639      	mov	r1, r7
 8005068:	4630      	mov	r0, r6
 800506a:	47c0      	blx	r8
 800506c:	3001      	adds	r0, #1
 800506e:	d020      	beq.n	80050b2 <_printf_common+0xb2>
 8005070:	6823      	ldr	r3, [r4, #0]
 8005072:	68e5      	ldr	r5, [r4, #12]
 8005074:	f8d9 2000 	ldr.w	r2, [r9]
 8005078:	f003 0306 	and.w	r3, r3, #6
 800507c:	2b04      	cmp	r3, #4
 800507e:	bf08      	it	eq
 8005080:	1aad      	subeq	r5, r5, r2
 8005082:	68a3      	ldr	r3, [r4, #8]
 8005084:	6922      	ldr	r2, [r4, #16]
 8005086:	bf0c      	ite	eq
 8005088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800508c:	2500      	movne	r5, #0
 800508e:	4293      	cmp	r3, r2
 8005090:	bfc4      	itt	gt
 8005092:	1a9b      	subgt	r3, r3, r2
 8005094:	18ed      	addgt	r5, r5, r3
 8005096:	f04f 0900 	mov.w	r9, #0
 800509a:	341a      	adds	r4, #26
 800509c:	454d      	cmp	r5, r9
 800509e:	d11a      	bne.n	80050d6 <_printf_common+0xd6>
 80050a0:	2000      	movs	r0, #0
 80050a2:	e008      	b.n	80050b6 <_printf_common+0xb6>
 80050a4:	2301      	movs	r3, #1
 80050a6:	4652      	mov	r2, sl
 80050a8:	4639      	mov	r1, r7
 80050aa:	4630      	mov	r0, r6
 80050ac:	47c0      	blx	r8
 80050ae:	3001      	adds	r0, #1
 80050b0:	d103      	bne.n	80050ba <_printf_common+0xba>
 80050b2:	f04f 30ff 	mov.w	r0, #4294967295
 80050b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ba:	3501      	adds	r5, #1
 80050bc:	e7c3      	b.n	8005046 <_printf_common+0x46>
 80050be:	18e1      	adds	r1, r4, r3
 80050c0:	1c5a      	adds	r2, r3, #1
 80050c2:	2030      	movs	r0, #48	; 0x30
 80050c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80050c8:	4422      	add	r2, r4
 80050ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80050ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80050d2:	3302      	adds	r3, #2
 80050d4:	e7c5      	b.n	8005062 <_printf_common+0x62>
 80050d6:	2301      	movs	r3, #1
 80050d8:	4622      	mov	r2, r4
 80050da:	4639      	mov	r1, r7
 80050dc:	4630      	mov	r0, r6
 80050de:	47c0      	blx	r8
 80050e0:	3001      	adds	r0, #1
 80050e2:	d0e6      	beq.n	80050b2 <_printf_common+0xb2>
 80050e4:	f109 0901 	add.w	r9, r9, #1
 80050e8:	e7d8      	b.n	800509c <_printf_common+0x9c>
	...

080050ec <_printf_i>:
 80050ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80050f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80050f4:	460c      	mov	r4, r1
 80050f6:	7e09      	ldrb	r1, [r1, #24]
 80050f8:	b085      	sub	sp, #20
 80050fa:	296e      	cmp	r1, #110	; 0x6e
 80050fc:	4617      	mov	r7, r2
 80050fe:	4606      	mov	r6, r0
 8005100:	4698      	mov	r8, r3
 8005102:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005104:	f000 80b3 	beq.w	800526e <_printf_i+0x182>
 8005108:	d822      	bhi.n	8005150 <_printf_i+0x64>
 800510a:	2963      	cmp	r1, #99	; 0x63
 800510c:	d036      	beq.n	800517c <_printf_i+0x90>
 800510e:	d80a      	bhi.n	8005126 <_printf_i+0x3a>
 8005110:	2900      	cmp	r1, #0
 8005112:	f000 80b9 	beq.w	8005288 <_printf_i+0x19c>
 8005116:	2958      	cmp	r1, #88	; 0x58
 8005118:	f000 8083 	beq.w	8005222 <_printf_i+0x136>
 800511c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005120:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005124:	e032      	b.n	800518c <_printf_i+0xa0>
 8005126:	2964      	cmp	r1, #100	; 0x64
 8005128:	d001      	beq.n	800512e <_printf_i+0x42>
 800512a:	2969      	cmp	r1, #105	; 0x69
 800512c:	d1f6      	bne.n	800511c <_printf_i+0x30>
 800512e:	6820      	ldr	r0, [r4, #0]
 8005130:	6813      	ldr	r3, [r2, #0]
 8005132:	0605      	lsls	r5, r0, #24
 8005134:	f103 0104 	add.w	r1, r3, #4
 8005138:	d52a      	bpl.n	8005190 <_printf_i+0xa4>
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6011      	str	r1, [r2, #0]
 800513e:	2b00      	cmp	r3, #0
 8005140:	da03      	bge.n	800514a <_printf_i+0x5e>
 8005142:	222d      	movs	r2, #45	; 0x2d
 8005144:	425b      	negs	r3, r3
 8005146:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800514a:	486f      	ldr	r0, [pc, #444]	; (8005308 <_printf_i+0x21c>)
 800514c:	220a      	movs	r2, #10
 800514e:	e039      	b.n	80051c4 <_printf_i+0xd8>
 8005150:	2973      	cmp	r1, #115	; 0x73
 8005152:	f000 809d 	beq.w	8005290 <_printf_i+0x1a4>
 8005156:	d808      	bhi.n	800516a <_printf_i+0x7e>
 8005158:	296f      	cmp	r1, #111	; 0x6f
 800515a:	d020      	beq.n	800519e <_printf_i+0xb2>
 800515c:	2970      	cmp	r1, #112	; 0x70
 800515e:	d1dd      	bne.n	800511c <_printf_i+0x30>
 8005160:	6823      	ldr	r3, [r4, #0]
 8005162:	f043 0320 	orr.w	r3, r3, #32
 8005166:	6023      	str	r3, [r4, #0]
 8005168:	e003      	b.n	8005172 <_printf_i+0x86>
 800516a:	2975      	cmp	r1, #117	; 0x75
 800516c:	d017      	beq.n	800519e <_printf_i+0xb2>
 800516e:	2978      	cmp	r1, #120	; 0x78
 8005170:	d1d4      	bne.n	800511c <_printf_i+0x30>
 8005172:	2378      	movs	r3, #120	; 0x78
 8005174:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005178:	4864      	ldr	r0, [pc, #400]	; (800530c <_printf_i+0x220>)
 800517a:	e055      	b.n	8005228 <_printf_i+0x13c>
 800517c:	6813      	ldr	r3, [r2, #0]
 800517e:	1d19      	adds	r1, r3, #4
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	6011      	str	r1, [r2, #0]
 8005184:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005188:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800518c:	2301      	movs	r3, #1
 800518e:	e08c      	b.n	80052aa <_printf_i+0x1be>
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6011      	str	r1, [r2, #0]
 8005194:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005198:	bf18      	it	ne
 800519a:	b21b      	sxthne	r3, r3
 800519c:	e7cf      	b.n	800513e <_printf_i+0x52>
 800519e:	6813      	ldr	r3, [r2, #0]
 80051a0:	6825      	ldr	r5, [r4, #0]
 80051a2:	1d18      	adds	r0, r3, #4
 80051a4:	6010      	str	r0, [r2, #0]
 80051a6:	0628      	lsls	r0, r5, #24
 80051a8:	d501      	bpl.n	80051ae <_printf_i+0xc2>
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	e002      	b.n	80051b4 <_printf_i+0xc8>
 80051ae:	0668      	lsls	r0, r5, #25
 80051b0:	d5fb      	bpl.n	80051aa <_printf_i+0xbe>
 80051b2:	881b      	ldrh	r3, [r3, #0]
 80051b4:	4854      	ldr	r0, [pc, #336]	; (8005308 <_printf_i+0x21c>)
 80051b6:	296f      	cmp	r1, #111	; 0x6f
 80051b8:	bf14      	ite	ne
 80051ba:	220a      	movne	r2, #10
 80051bc:	2208      	moveq	r2, #8
 80051be:	2100      	movs	r1, #0
 80051c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80051c4:	6865      	ldr	r5, [r4, #4]
 80051c6:	60a5      	str	r5, [r4, #8]
 80051c8:	2d00      	cmp	r5, #0
 80051ca:	f2c0 8095 	blt.w	80052f8 <_printf_i+0x20c>
 80051ce:	6821      	ldr	r1, [r4, #0]
 80051d0:	f021 0104 	bic.w	r1, r1, #4
 80051d4:	6021      	str	r1, [r4, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d13d      	bne.n	8005256 <_printf_i+0x16a>
 80051da:	2d00      	cmp	r5, #0
 80051dc:	f040 808e 	bne.w	80052fc <_printf_i+0x210>
 80051e0:	4665      	mov	r5, ip
 80051e2:	2a08      	cmp	r2, #8
 80051e4:	d10b      	bne.n	80051fe <_printf_i+0x112>
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	07db      	lsls	r3, r3, #31
 80051ea:	d508      	bpl.n	80051fe <_printf_i+0x112>
 80051ec:	6923      	ldr	r3, [r4, #16]
 80051ee:	6862      	ldr	r2, [r4, #4]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	bfde      	ittt	le
 80051f4:	2330      	movle	r3, #48	; 0x30
 80051f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80051fa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80051fe:	ebac 0305 	sub.w	r3, ip, r5
 8005202:	6123      	str	r3, [r4, #16]
 8005204:	f8cd 8000 	str.w	r8, [sp]
 8005208:	463b      	mov	r3, r7
 800520a:	aa03      	add	r2, sp, #12
 800520c:	4621      	mov	r1, r4
 800520e:	4630      	mov	r0, r6
 8005210:	f7ff fef6 	bl	8005000 <_printf_common>
 8005214:	3001      	adds	r0, #1
 8005216:	d14d      	bne.n	80052b4 <_printf_i+0x1c8>
 8005218:	f04f 30ff 	mov.w	r0, #4294967295
 800521c:	b005      	add	sp, #20
 800521e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005222:	4839      	ldr	r0, [pc, #228]	; (8005308 <_printf_i+0x21c>)
 8005224:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005228:	6813      	ldr	r3, [r2, #0]
 800522a:	6821      	ldr	r1, [r4, #0]
 800522c:	1d1d      	adds	r5, r3, #4
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6015      	str	r5, [r2, #0]
 8005232:	060a      	lsls	r2, r1, #24
 8005234:	d50b      	bpl.n	800524e <_printf_i+0x162>
 8005236:	07ca      	lsls	r2, r1, #31
 8005238:	bf44      	itt	mi
 800523a:	f041 0120 	orrmi.w	r1, r1, #32
 800523e:	6021      	strmi	r1, [r4, #0]
 8005240:	b91b      	cbnz	r3, 800524a <_printf_i+0x15e>
 8005242:	6822      	ldr	r2, [r4, #0]
 8005244:	f022 0220 	bic.w	r2, r2, #32
 8005248:	6022      	str	r2, [r4, #0]
 800524a:	2210      	movs	r2, #16
 800524c:	e7b7      	b.n	80051be <_printf_i+0xd2>
 800524e:	064d      	lsls	r5, r1, #25
 8005250:	bf48      	it	mi
 8005252:	b29b      	uxthmi	r3, r3
 8005254:	e7ef      	b.n	8005236 <_printf_i+0x14a>
 8005256:	4665      	mov	r5, ip
 8005258:	fbb3 f1f2 	udiv	r1, r3, r2
 800525c:	fb02 3311 	mls	r3, r2, r1, r3
 8005260:	5cc3      	ldrb	r3, [r0, r3]
 8005262:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005266:	460b      	mov	r3, r1
 8005268:	2900      	cmp	r1, #0
 800526a:	d1f5      	bne.n	8005258 <_printf_i+0x16c>
 800526c:	e7b9      	b.n	80051e2 <_printf_i+0xf6>
 800526e:	6813      	ldr	r3, [r2, #0]
 8005270:	6825      	ldr	r5, [r4, #0]
 8005272:	6961      	ldr	r1, [r4, #20]
 8005274:	1d18      	adds	r0, r3, #4
 8005276:	6010      	str	r0, [r2, #0]
 8005278:	0628      	lsls	r0, r5, #24
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	d501      	bpl.n	8005282 <_printf_i+0x196>
 800527e:	6019      	str	r1, [r3, #0]
 8005280:	e002      	b.n	8005288 <_printf_i+0x19c>
 8005282:	066a      	lsls	r2, r5, #25
 8005284:	d5fb      	bpl.n	800527e <_printf_i+0x192>
 8005286:	8019      	strh	r1, [r3, #0]
 8005288:	2300      	movs	r3, #0
 800528a:	6123      	str	r3, [r4, #16]
 800528c:	4665      	mov	r5, ip
 800528e:	e7b9      	b.n	8005204 <_printf_i+0x118>
 8005290:	6813      	ldr	r3, [r2, #0]
 8005292:	1d19      	adds	r1, r3, #4
 8005294:	6011      	str	r1, [r2, #0]
 8005296:	681d      	ldr	r5, [r3, #0]
 8005298:	6862      	ldr	r2, [r4, #4]
 800529a:	2100      	movs	r1, #0
 800529c:	4628      	mov	r0, r5
 800529e:	f7fa ff9f 	bl	80001e0 <memchr>
 80052a2:	b108      	cbz	r0, 80052a8 <_printf_i+0x1bc>
 80052a4:	1b40      	subs	r0, r0, r5
 80052a6:	6060      	str	r0, [r4, #4]
 80052a8:	6863      	ldr	r3, [r4, #4]
 80052aa:	6123      	str	r3, [r4, #16]
 80052ac:	2300      	movs	r3, #0
 80052ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052b2:	e7a7      	b.n	8005204 <_printf_i+0x118>
 80052b4:	6923      	ldr	r3, [r4, #16]
 80052b6:	462a      	mov	r2, r5
 80052b8:	4639      	mov	r1, r7
 80052ba:	4630      	mov	r0, r6
 80052bc:	47c0      	blx	r8
 80052be:	3001      	adds	r0, #1
 80052c0:	d0aa      	beq.n	8005218 <_printf_i+0x12c>
 80052c2:	6823      	ldr	r3, [r4, #0]
 80052c4:	079b      	lsls	r3, r3, #30
 80052c6:	d413      	bmi.n	80052f0 <_printf_i+0x204>
 80052c8:	68e0      	ldr	r0, [r4, #12]
 80052ca:	9b03      	ldr	r3, [sp, #12]
 80052cc:	4298      	cmp	r0, r3
 80052ce:	bfb8      	it	lt
 80052d0:	4618      	movlt	r0, r3
 80052d2:	e7a3      	b.n	800521c <_printf_i+0x130>
 80052d4:	2301      	movs	r3, #1
 80052d6:	464a      	mov	r2, r9
 80052d8:	4639      	mov	r1, r7
 80052da:	4630      	mov	r0, r6
 80052dc:	47c0      	blx	r8
 80052de:	3001      	adds	r0, #1
 80052e0:	d09a      	beq.n	8005218 <_printf_i+0x12c>
 80052e2:	3501      	adds	r5, #1
 80052e4:	68e3      	ldr	r3, [r4, #12]
 80052e6:	9a03      	ldr	r2, [sp, #12]
 80052e8:	1a9b      	subs	r3, r3, r2
 80052ea:	42ab      	cmp	r3, r5
 80052ec:	dcf2      	bgt.n	80052d4 <_printf_i+0x1e8>
 80052ee:	e7eb      	b.n	80052c8 <_printf_i+0x1dc>
 80052f0:	2500      	movs	r5, #0
 80052f2:	f104 0919 	add.w	r9, r4, #25
 80052f6:	e7f5      	b.n	80052e4 <_printf_i+0x1f8>
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1ac      	bne.n	8005256 <_printf_i+0x16a>
 80052fc:	7803      	ldrb	r3, [r0, #0]
 80052fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005302:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005306:	e76c      	b.n	80051e2 <_printf_i+0xf6>
 8005308:	08006e9f 	.word	0x08006e9f
 800530c:	08006eb0 	.word	0x08006eb0

08005310 <sniprintf>:
 8005310:	b40c      	push	{r2, r3}
 8005312:	b530      	push	{r4, r5, lr}
 8005314:	4b17      	ldr	r3, [pc, #92]	; (8005374 <sniprintf+0x64>)
 8005316:	1e0c      	subs	r4, r1, #0
 8005318:	b09d      	sub	sp, #116	; 0x74
 800531a:	681d      	ldr	r5, [r3, #0]
 800531c:	da08      	bge.n	8005330 <sniprintf+0x20>
 800531e:	238b      	movs	r3, #139	; 0x8b
 8005320:	602b      	str	r3, [r5, #0]
 8005322:	f04f 30ff 	mov.w	r0, #4294967295
 8005326:	b01d      	add	sp, #116	; 0x74
 8005328:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800532c:	b002      	add	sp, #8
 800532e:	4770      	bx	lr
 8005330:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005334:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005338:	bf14      	ite	ne
 800533a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800533e:	4623      	moveq	r3, r4
 8005340:	9304      	str	r3, [sp, #16]
 8005342:	9307      	str	r3, [sp, #28]
 8005344:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005348:	9002      	str	r0, [sp, #8]
 800534a:	9006      	str	r0, [sp, #24]
 800534c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005350:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005352:	ab21      	add	r3, sp, #132	; 0x84
 8005354:	a902      	add	r1, sp, #8
 8005356:	4628      	mov	r0, r5
 8005358:	9301      	str	r3, [sp, #4]
 800535a:	f001 fa5d 	bl	8006818 <_svfiprintf_r>
 800535e:	1c43      	adds	r3, r0, #1
 8005360:	bfbc      	itt	lt
 8005362:	238b      	movlt	r3, #139	; 0x8b
 8005364:	602b      	strlt	r3, [r5, #0]
 8005366:	2c00      	cmp	r4, #0
 8005368:	d0dd      	beq.n	8005326 <sniprintf+0x16>
 800536a:	9b02      	ldr	r3, [sp, #8]
 800536c:	2200      	movs	r2, #0
 800536e:	701a      	strb	r2, [r3, #0]
 8005370:	e7d9      	b.n	8005326 <sniprintf+0x16>
 8005372:	bf00      	nop
 8005374:	2000000c 	.word	0x2000000c

08005378 <quorem>:
 8005378:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800537c:	6903      	ldr	r3, [r0, #16]
 800537e:	690c      	ldr	r4, [r1, #16]
 8005380:	42a3      	cmp	r3, r4
 8005382:	4680      	mov	r8, r0
 8005384:	f2c0 8082 	blt.w	800548c <quorem+0x114>
 8005388:	3c01      	subs	r4, #1
 800538a:	f101 0714 	add.w	r7, r1, #20
 800538e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005392:	f100 0614 	add.w	r6, r0, #20
 8005396:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800539a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800539e:	eb06 030c 	add.w	r3, r6, ip
 80053a2:	3501      	adds	r5, #1
 80053a4:	eb07 090c 	add.w	r9, r7, ip
 80053a8:	9301      	str	r3, [sp, #4]
 80053aa:	fbb0 f5f5 	udiv	r5, r0, r5
 80053ae:	b395      	cbz	r5, 8005416 <quorem+0x9e>
 80053b0:	f04f 0a00 	mov.w	sl, #0
 80053b4:	4638      	mov	r0, r7
 80053b6:	46b6      	mov	lr, r6
 80053b8:	46d3      	mov	fp, sl
 80053ba:	f850 2b04 	ldr.w	r2, [r0], #4
 80053be:	b293      	uxth	r3, r2
 80053c0:	fb05 a303 	mla	r3, r5, r3, sl
 80053c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	ebab 0303 	sub.w	r3, fp, r3
 80053ce:	0c12      	lsrs	r2, r2, #16
 80053d0:	f8de b000 	ldr.w	fp, [lr]
 80053d4:	fb05 a202 	mla	r2, r5, r2, sl
 80053d8:	fa13 f38b 	uxtah	r3, r3, fp
 80053dc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80053e0:	fa1f fb82 	uxth.w	fp, r2
 80053e4:	f8de 2000 	ldr.w	r2, [lr]
 80053e8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80053ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053f6:	4581      	cmp	r9, r0
 80053f8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80053fc:	f84e 3b04 	str.w	r3, [lr], #4
 8005400:	d2db      	bcs.n	80053ba <quorem+0x42>
 8005402:	f856 300c 	ldr.w	r3, [r6, ip]
 8005406:	b933      	cbnz	r3, 8005416 <quorem+0x9e>
 8005408:	9b01      	ldr	r3, [sp, #4]
 800540a:	3b04      	subs	r3, #4
 800540c:	429e      	cmp	r6, r3
 800540e:	461a      	mov	r2, r3
 8005410:	d330      	bcc.n	8005474 <quorem+0xfc>
 8005412:	f8c8 4010 	str.w	r4, [r8, #16]
 8005416:	4640      	mov	r0, r8
 8005418:	f001 f828 	bl	800646c <__mcmp>
 800541c:	2800      	cmp	r0, #0
 800541e:	db25      	blt.n	800546c <quorem+0xf4>
 8005420:	3501      	adds	r5, #1
 8005422:	4630      	mov	r0, r6
 8005424:	f04f 0c00 	mov.w	ip, #0
 8005428:	f857 2b04 	ldr.w	r2, [r7], #4
 800542c:	f8d0 e000 	ldr.w	lr, [r0]
 8005430:	b293      	uxth	r3, r2
 8005432:	ebac 0303 	sub.w	r3, ip, r3
 8005436:	0c12      	lsrs	r2, r2, #16
 8005438:	fa13 f38e 	uxtah	r3, r3, lr
 800543c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005440:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005444:	b29b      	uxth	r3, r3
 8005446:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800544a:	45b9      	cmp	r9, r7
 800544c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005450:	f840 3b04 	str.w	r3, [r0], #4
 8005454:	d2e8      	bcs.n	8005428 <quorem+0xb0>
 8005456:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800545a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800545e:	b92a      	cbnz	r2, 800546c <quorem+0xf4>
 8005460:	3b04      	subs	r3, #4
 8005462:	429e      	cmp	r6, r3
 8005464:	461a      	mov	r2, r3
 8005466:	d30b      	bcc.n	8005480 <quorem+0x108>
 8005468:	f8c8 4010 	str.w	r4, [r8, #16]
 800546c:	4628      	mov	r0, r5
 800546e:	b003      	add	sp, #12
 8005470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005474:	6812      	ldr	r2, [r2, #0]
 8005476:	3b04      	subs	r3, #4
 8005478:	2a00      	cmp	r2, #0
 800547a:	d1ca      	bne.n	8005412 <quorem+0x9a>
 800547c:	3c01      	subs	r4, #1
 800547e:	e7c5      	b.n	800540c <quorem+0x94>
 8005480:	6812      	ldr	r2, [r2, #0]
 8005482:	3b04      	subs	r3, #4
 8005484:	2a00      	cmp	r2, #0
 8005486:	d1ef      	bne.n	8005468 <quorem+0xf0>
 8005488:	3c01      	subs	r4, #1
 800548a:	e7ea      	b.n	8005462 <quorem+0xea>
 800548c:	2000      	movs	r0, #0
 800548e:	e7ee      	b.n	800546e <quorem+0xf6>

08005490 <_dtoa_r>:
 8005490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005494:	ec57 6b10 	vmov	r6, r7, d0
 8005498:	b097      	sub	sp, #92	; 0x5c
 800549a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800549c:	9106      	str	r1, [sp, #24]
 800549e:	4604      	mov	r4, r0
 80054a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80054a2:	9312      	str	r3, [sp, #72]	; 0x48
 80054a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80054a8:	e9cd 6700 	strd	r6, r7, [sp]
 80054ac:	b93d      	cbnz	r5, 80054be <_dtoa_r+0x2e>
 80054ae:	2010      	movs	r0, #16
 80054b0:	f000 fdb4 	bl	800601c <malloc>
 80054b4:	6260      	str	r0, [r4, #36]	; 0x24
 80054b6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80054ba:	6005      	str	r5, [r0, #0]
 80054bc:	60c5      	str	r5, [r0, #12]
 80054be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054c0:	6819      	ldr	r1, [r3, #0]
 80054c2:	b151      	cbz	r1, 80054da <_dtoa_r+0x4a>
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	604a      	str	r2, [r1, #4]
 80054c8:	2301      	movs	r3, #1
 80054ca:	4093      	lsls	r3, r2
 80054cc:	608b      	str	r3, [r1, #8]
 80054ce:	4620      	mov	r0, r4
 80054d0:	f000 fdeb 	bl	80060aa <_Bfree>
 80054d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054d6:	2200      	movs	r2, #0
 80054d8:	601a      	str	r2, [r3, #0]
 80054da:	1e3b      	subs	r3, r7, #0
 80054dc:	bfbb      	ittet	lt
 80054de:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80054e2:	9301      	strlt	r3, [sp, #4]
 80054e4:	2300      	movge	r3, #0
 80054e6:	2201      	movlt	r2, #1
 80054e8:	bfac      	ite	ge
 80054ea:	f8c8 3000 	strge.w	r3, [r8]
 80054ee:	f8c8 2000 	strlt.w	r2, [r8]
 80054f2:	4baf      	ldr	r3, [pc, #700]	; (80057b0 <_dtoa_r+0x320>)
 80054f4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80054f8:	ea33 0308 	bics.w	r3, r3, r8
 80054fc:	d114      	bne.n	8005528 <_dtoa_r+0x98>
 80054fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005500:	f242 730f 	movw	r3, #9999	; 0x270f
 8005504:	6013      	str	r3, [r2, #0]
 8005506:	9b00      	ldr	r3, [sp, #0]
 8005508:	b923      	cbnz	r3, 8005514 <_dtoa_r+0x84>
 800550a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800550e:	2800      	cmp	r0, #0
 8005510:	f000 8542 	beq.w	8005f98 <_dtoa_r+0xb08>
 8005514:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005516:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80057c4 <_dtoa_r+0x334>
 800551a:	2b00      	cmp	r3, #0
 800551c:	f000 8544 	beq.w	8005fa8 <_dtoa_r+0xb18>
 8005520:	f10b 0303 	add.w	r3, fp, #3
 8005524:	f000 bd3e 	b.w	8005fa4 <_dtoa_r+0xb14>
 8005528:	e9dd 6700 	ldrd	r6, r7, [sp]
 800552c:	2200      	movs	r2, #0
 800552e:	2300      	movs	r3, #0
 8005530:	4630      	mov	r0, r6
 8005532:	4639      	mov	r1, r7
 8005534:	f7fb fac8 	bl	8000ac8 <__aeabi_dcmpeq>
 8005538:	4681      	mov	r9, r0
 800553a:	b168      	cbz	r0, 8005558 <_dtoa_r+0xc8>
 800553c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800553e:	2301      	movs	r3, #1
 8005540:	6013      	str	r3, [r2, #0]
 8005542:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 8524 	beq.w	8005f92 <_dtoa_r+0xb02>
 800554a:	4b9a      	ldr	r3, [pc, #616]	; (80057b4 <_dtoa_r+0x324>)
 800554c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800554e:	f103 3bff 	add.w	fp, r3, #4294967295
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	f000 bd28 	b.w	8005fa8 <_dtoa_r+0xb18>
 8005558:	aa14      	add	r2, sp, #80	; 0x50
 800555a:	a915      	add	r1, sp, #84	; 0x54
 800555c:	ec47 6b10 	vmov	d0, r6, r7
 8005560:	4620      	mov	r0, r4
 8005562:	f000 fffa 	bl	800655a <__d2b>
 8005566:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800556a:	9004      	str	r0, [sp, #16]
 800556c:	2d00      	cmp	r5, #0
 800556e:	d07c      	beq.n	800566a <_dtoa_r+0x1da>
 8005570:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005574:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005578:	46b2      	mov	sl, r6
 800557a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800557e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005582:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8005586:	2200      	movs	r2, #0
 8005588:	4b8b      	ldr	r3, [pc, #556]	; (80057b8 <_dtoa_r+0x328>)
 800558a:	4650      	mov	r0, sl
 800558c:	4659      	mov	r1, fp
 800558e:	f7fa fe7b 	bl	8000288 <__aeabi_dsub>
 8005592:	a381      	add	r3, pc, #516	; (adr r3, 8005798 <_dtoa_r+0x308>)
 8005594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005598:	f7fb f82e 	bl	80005f8 <__aeabi_dmul>
 800559c:	a380      	add	r3, pc, #512	; (adr r3, 80057a0 <_dtoa_r+0x310>)
 800559e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a2:	f7fa fe73 	bl	800028c <__adddf3>
 80055a6:	4606      	mov	r6, r0
 80055a8:	4628      	mov	r0, r5
 80055aa:	460f      	mov	r7, r1
 80055ac:	f7fa ffba 	bl	8000524 <__aeabi_i2d>
 80055b0:	a37d      	add	r3, pc, #500	; (adr r3, 80057a8 <_dtoa_r+0x318>)
 80055b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b6:	f7fb f81f 	bl	80005f8 <__aeabi_dmul>
 80055ba:	4602      	mov	r2, r0
 80055bc:	460b      	mov	r3, r1
 80055be:	4630      	mov	r0, r6
 80055c0:	4639      	mov	r1, r7
 80055c2:	f7fa fe63 	bl	800028c <__adddf3>
 80055c6:	4606      	mov	r6, r0
 80055c8:	460f      	mov	r7, r1
 80055ca:	f7fb fac5 	bl	8000b58 <__aeabi_d2iz>
 80055ce:	2200      	movs	r2, #0
 80055d0:	4682      	mov	sl, r0
 80055d2:	2300      	movs	r3, #0
 80055d4:	4630      	mov	r0, r6
 80055d6:	4639      	mov	r1, r7
 80055d8:	f7fb fa80 	bl	8000adc <__aeabi_dcmplt>
 80055dc:	b148      	cbz	r0, 80055f2 <_dtoa_r+0x162>
 80055de:	4650      	mov	r0, sl
 80055e0:	f7fa ffa0 	bl	8000524 <__aeabi_i2d>
 80055e4:	4632      	mov	r2, r6
 80055e6:	463b      	mov	r3, r7
 80055e8:	f7fb fa6e 	bl	8000ac8 <__aeabi_dcmpeq>
 80055ec:	b908      	cbnz	r0, 80055f2 <_dtoa_r+0x162>
 80055ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80055f2:	f1ba 0f16 	cmp.w	sl, #22
 80055f6:	d859      	bhi.n	80056ac <_dtoa_r+0x21c>
 80055f8:	4970      	ldr	r1, [pc, #448]	; (80057bc <_dtoa_r+0x32c>)
 80055fa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80055fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005602:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005606:	f7fb fa87 	bl	8000b18 <__aeabi_dcmpgt>
 800560a:	2800      	cmp	r0, #0
 800560c:	d050      	beq.n	80056b0 <_dtoa_r+0x220>
 800560e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005612:	2300      	movs	r3, #0
 8005614:	930f      	str	r3, [sp, #60]	; 0x3c
 8005616:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005618:	1b5d      	subs	r5, r3, r5
 800561a:	f1b5 0801 	subs.w	r8, r5, #1
 800561e:	bf49      	itett	mi
 8005620:	f1c5 0301 	rsbmi	r3, r5, #1
 8005624:	2300      	movpl	r3, #0
 8005626:	9305      	strmi	r3, [sp, #20]
 8005628:	f04f 0800 	movmi.w	r8, #0
 800562c:	bf58      	it	pl
 800562e:	9305      	strpl	r3, [sp, #20]
 8005630:	f1ba 0f00 	cmp.w	sl, #0
 8005634:	db3e      	blt.n	80056b4 <_dtoa_r+0x224>
 8005636:	2300      	movs	r3, #0
 8005638:	44d0      	add	r8, sl
 800563a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800563e:	9307      	str	r3, [sp, #28]
 8005640:	9b06      	ldr	r3, [sp, #24]
 8005642:	2b09      	cmp	r3, #9
 8005644:	f200 8090 	bhi.w	8005768 <_dtoa_r+0x2d8>
 8005648:	2b05      	cmp	r3, #5
 800564a:	bfc4      	itt	gt
 800564c:	3b04      	subgt	r3, #4
 800564e:	9306      	strgt	r3, [sp, #24]
 8005650:	9b06      	ldr	r3, [sp, #24]
 8005652:	f1a3 0302 	sub.w	r3, r3, #2
 8005656:	bfcc      	ite	gt
 8005658:	2500      	movgt	r5, #0
 800565a:	2501      	movle	r5, #1
 800565c:	2b03      	cmp	r3, #3
 800565e:	f200 808f 	bhi.w	8005780 <_dtoa_r+0x2f0>
 8005662:	e8df f003 	tbb	[pc, r3]
 8005666:	7f7d      	.short	0x7f7d
 8005668:	7131      	.short	0x7131
 800566a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800566e:	441d      	add	r5, r3
 8005670:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005674:	2820      	cmp	r0, #32
 8005676:	dd13      	ble.n	80056a0 <_dtoa_r+0x210>
 8005678:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800567c:	9b00      	ldr	r3, [sp, #0]
 800567e:	fa08 f800 	lsl.w	r8, r8, r0
 8005682:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005686:	fa23 f000 	lsr.w	r0, r3, r0
 800568a:	ea48 0000 	orr.w	r0, r8, r0
 800568e:	f7fa ff39 	bl	8000504 <__aeabi_ui2d>
 8005692:	2301      	movs	r3, #1
 8005694:	4682      	mov	sl, r0
 8005696:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800569a:	3d01      	subs	r5, #1
 800569c:	9313      	str	r3, [sp, #76]	; 0x4c
 800569e:	e772      	b.n	8005586 <_dtoa_r+0xf6>
 80056a0:	9b00      	ldr	r3, [sp, #0]
 80056a2:	f1c0 0020 	rsb	r0, r0, #32
 80056a6:	fa03 f000 	lsl.w	r0, r3, r0
 80056aa:	e7f0      	b.n	800568e <_dtoa_r+0x1fe>
 80056ac:	2301      	movs	r3, #1
 80056ae:	e7b1      	b.n	8005614 <_dtoa_r+0x184>
 80056b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80056b2:	e7b0      	b.n	8005616 <_dtoa_r+0x186>
 80056b4:	9b05      	ldr	r3, [sp, #20]
 80056b6:	eba3 030a 	sub.w	r3, r3, sl
 80056ba:	9305      	str	r3, [sp, #20]
 80056bc:	f1ca 0300 	rsb	r3, sl, #0
 80056c0:	9307      	str	r3, [sp, #28]
 80056c2:	2300      	movs	r3, #0
 80056c4:	930e      	str	r3, [sp, #56]	; 0x38
 80056c6:	e7bb      	b.n	8005640 <_dtoa_r+0x1b0>
 80056c8:	2301      	movs	r3, #1
 80056ca:	930a      	str	r3, [sp, #40]	; 0x28
 80056cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	dd59      	ble.n	8005786 <_dtoa_r+0x2f6>
 80056d2:	9302      	str	r3, [sp, #8]
 80056d4:	4699      	mov	r9, r3
 80056d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80056d8:	2200      	movs	r2, #0
 80056da:	6072      	str	r2, [r6, #4]
 80056dc:	2204      	movs	r2, #4
 80056de:	f102 0014 	add.w	r0, r2, #20
 80056e2:	4298      	cmp	r0, r3
 80056e4:	6871      	ldr	r1, [r6, #4]
 80056e6:	d953      	bls.n	8005790 <_dtoa_r+0x300>
 80056e8:	4620      	mov	r0, r4
 80056ea:	f000 fcaa 	bl	8006042 <_Balloc>
 80056ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056f0:	6030      	str	r0, [r6, #0]
 80056f2:	f1b9 0f0e 	cmp.w	r9, #14
 80056f6:	f8d3 b000 	ldr.w	fp, [r3]
 80056fa:	f200 80e6 	bhi.w	80058ca <_dtoa_r+0x43a>
 80056fe:	2d00      	cmp	r5, #0
 8005700:	f000 80e3 	beq.w	80058ca <_dtoa_r+0x43a>
 8005704:	ed9d 7b00 	vldr	d7, [sp]
 8005708:	f1ba 0f00 	cmp.w	sl, #0
 800570c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005710:	dd74      	ble.n	80057fc <_dtoa_r+0x36c>
 8005712:	4a2a      	ldr	r2, [pc, #168]	; (80057bc <_dtoa_r+0x32c>)
 8005714:	f00a 030f 	and.w	r3, sl, #15
 8005718:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800571c:	ed93 7b00 	vldr	d7, [r3]
 8005720:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005724:	06f0      	lsls	r0, r6, #27
 8005726:	ed8d 7b08 	vstr	d7, [sp, #32]
 800572a:	d565      	bpl.n	80057f8 <_dtoa_r+0x368>
 800572c:	4b24      	ldr	r3, [pc, #144]	; (80057c0 <_dtoa_r+0x330>)
 800572e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005732:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005736:	f7fb f889 	bl	800084c <__aeabi_ddiv>
 800573a:	e9cd 0100 	strd	r0, r1, [sp]
 800573e:	f006 060f 	and.w	r6, r6, #15
 8005742:	2503      	movs	r5, #3
 8005744:	4f1e      	ldr	r7, [pc, #120]	; (80057c0 <_dtoa_r+0x330>)
 8005746:	e04c      	b.n	80057e2 <_dtoa_r+0x352>
 8005748:	2301      	movs	r3, #1
 800574a:	930a      	str	r3, [sp, #40]	; 0x28
 800574c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800574e:	4453      	add	r3, sl
 8005750:	f103 0901 	add.w	r9, r3, #1
 8005754:	9302      	str	r3, [sp, #8]
 8005756:	464b      	mov	r3, r9
 8005758:	2b01      	cmp	r3, #1
 800575a:	bfb8      	it	lt
 800575c:	2301      	movlt	r3, #1
 800575e:	e7ba      	b.n	80056d6 <_dtoa_r+0x246>
 8005760:	2300      	movs	r3, #0
 8005762:	e7b2      	b.n	80056ca <_dtoa_r+0x23a>
 8005764:	2300      	movs	r3, #0
 8005766:	e7f0      	b.n	800574a <_dtoa_r+0x2ba>
 8005768:	2501      	movs	r5, #1
 800576a:	2300      	movs	r3, #0
 800576c:	9306      	str	r3, [sp, #24]
 800576e:	950a      	str	r5, [sp, #40]	; 0x28
 8005770:	f04f 33ff 	mov.w	r3, #4294967295
 8005774:	9302      	str	r3, [sp, #8]
 8005776:	4699      	mov	r9, r3
 8005778:	2200      	movs	r2, #0
 800577a:	2312      	movs	r3, #18
 800577c:	920b      	str	r2, [sp, #44]	; 0x2c
 800577e:	e7aa      	b.n	80056d6 <_dtoa_r+0x246>
 8005780:	2301      	movs	r3, #1
 8005782:	930a      	str	r3, [sp, #40]	; 0x28
 8005784:	e7f4      	b.n	8005770 <_dtoa_r+0x2e0>
 8005786:	2301      	movs	r3, #1
 8005788:	9302      	str	r3, [sp, #8]
 800578a:	4699      	mov	r9, r3
 800578c:	461a      	mov	r2, r3
 800578e:	e7f5      	b.n	800577c <_dtoa_r+0x2ec>
 8005790:	3101      	adds	r1, #1
 8005792:	6071      	str	r1, [r6, #4]
 8005794:	0052      	lsls	r2, r2, #1
 8005796:	e7a2      	b.n	80056de <_dtoa_r+0x24e>
 8005798:	636f4361 	.word	0x636f4361
 800579c:	3fd287a7 	.word	0x3fd287a7
 80057a0:	8b60c8b3 	.word	0x8b60c8b3
 80057a4:	3fc68a28 	.word	0x3fc68a28
 80057a8:	509f79fb 	.word	0x509f79fb
 80057ac:	3fd34413 	.word	0x3fd34413
 80057b0:	7ff00000 	.word	0x7ff00000
 80057b4:	08006e9e 	.word	0x08006e9e
 80057b8:	3ff80000 	.word	0x3ff80000
 80057bc:	08006ef8 	.word	0x08006ef8
 80057c0:	08006ed0 	.word	0x08006ed0
 80057c4:	08006eca 	.word	0x08006eca
 80057c8:	07f1      	lsls	r1, r6, #31
 80057ca:	d508      	bpl.n	80057de <_dtoa_r+0x34e>
 80057cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80057d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057d4:	f7fa ff10 	bl	80005f8 <__aeabi_dmul>
 80057d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80057dc:	3501      	adds	r5, #1
 80057de:	1076      	asrs	r6, r6, #1
 80057e0:	3708      	adds	r7, #8
 80057e2:	2e00      	cmp	r6, #0
 80057e4:	d1f0      	bne.n	80057c8 <_dtoa_r+0x338>
 80057e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80057ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057ee:	f7fb f82d 	bl	800084c <__aeabi_ddiv>
 80057f2:	e9cd 0100 	strd	r0, r1, [sp]
 80057f6:	e01a      	b.n	800582e <_dtoa_r+0x39e>
 80057f8:	2502      	movs	r5, #2
 80057fa:	e7a3      	b.n	8005744 <_dtoa_r+0x2b4>
 80057fc:	f000 80a0 	beq.w	8005940 <_dtoa_r+0x4b0>
 8005800:	f1ca 0600 	rsb	r6, sl, #0
 8005804:	4b9f      	ldr	r3, [pc, #636]	; (8005a84 <_dtoa_r+0x5f4>)
 8005806:	4fa0      	ldr	r7, [pc, #640]	; (8005a88 <_dtoa_r+0x5f8>)
 8005808:	f006 020f 	and.w	r2, r6, #15
 800580c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005814:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005818:	f7fa feee 	bl	80005f8 <__aeabi_dmul>
 800581c:	e9cd 0100 	strd	r0, r1, [sp]
 8005820:	1136      	asrs	r6, r6, #4
 8005822:	2300      	movs	r3, #0
 8005824:	2502      	movs	r5, #2
 8005826:	2e00      	cmp	r6, #0
 8005828:	d17f      	bne.n	800592a <_dtoa_r+0x49a>
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1e1      	bne.n	80057f2 <_dtoa_r+0x362>
 800582e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005830:	2b00      	cmp	r3, #0
 8005832:	f000 8087 	beq.w	8005944 <_dtoa_r+0x4b4>
 8005836:	e9dd 6700 	ldrd	r6, r7, [sp]
 800583a:	2200      	movs	r2, #0
 800583c:	4b93      	ldr	r3, [pc, #588]	; (8005a8c <_dtoa_r+0x5fc>)
 800583e:	4630      	mov	r0, r6
 8005840:	4639      	mov	r1, r7
 8005842:	f7fb f94b 	bl	8000adc <__aeabi_dcmplt>
 8005846:	2800      	cmp	r0, #0
 8005848:	d07c      	beq.n	8005944 <_dtoa_r+0x4b4>
 800584a:	f1b9 0f00 	cmp.w	r9, #0
 800584e:	d079      	beq.n	8005944 <_dtoa_r+0x4b4>
 8005850:	9b02      	ldr	r3, [sp, #8]
 8005852:	2b00      	cmp	r3, #0
 8005854:	dd35      	ble.n	80058c2 <_dtoa_r+0x432>
 8005856:	f10a 33ff 	add.w	r3, sl, #4294967295
 800585a:	9308      	str	r3, [sp, #32]
 800585c:	4639      	mov	r1, r7
 800585e:	2200      	movs	r2, #0
 8005860:	4b8b      	ldr	r3, [pc, #556]	; (8005a90 <_dtoa_r+0x600>)
 8005862:	4630      	mov	r0, r6
 8005864:	f7fa fec8 	bl	80005f8 <__aeabi_dmul>
 8005868:	e9cd 0100 	strd	r0, r1, [sp]
 800586c:	9f02      	ldr	r7, [sp, #8]
 800586e:	3501      	adds	r5, #1
 8005870:	4628      	mov	r0, r5
 8005872:	f7fa fe57 	bl	8000524 <__aeabi_i2d>
 8005876:	e9dd 2300 	ldrd	r2, r3, [sp]
 800587a:	f7fa febd 	bl	80005f8 <__aeabi_dmul>
 800587e:	2200      	movs	r2, #0
 8005880:	4b84      	ldr	r3, [pc, #528]	; (8005a94 <_dtoa_r+0x604>)
 8005882:	f7fa fd03 	bl	800028c <__adddf3>
 8005886:	4605      	mov	r5, r0
 8005888:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800588c:	2f00      	cmp	r7, #0
 800588e:	d15d      	bne.n	800594c <_dtoa_r+0x4bc>
 8005890:	2200      	movs	r2, #0
 8005892:	4b81      	ldr	r3, [pc, #516]	; (8005a98 <_dtoa_r+0x608>)
 8005894:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005898:	f7fa fcf6 	bl	8000288 <__aeabi_dsub>
 800589c:	462a      	mov	r2, r5
 800589e:	4633      	mov	r3, r6
 80058a0:	e9cd 0100 	strd	r0, r1, [sp]
 80058a4:	f7fb f938 	bl	8000b18 <__aeabi_dcmpgt>
 80058a8:	2800      	cmp	r0, #0
 80058aa:	f040 8288 	bne.w	8005dbe <_dtoa_r+0x92e>
 80058ae:	462a      	mov	r2, r5
 80058b0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80058b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058b8:	f7fb f910 	bl	8000adc <__aeabi_dcmplt>
 80058bc:	2800      	cmp	r0, #0
 80058be:	f040 827c 	bne.w	8005dba <_dtoa_r+0x92a>
 80058c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80058c6:	e9cd 2300 	strd	r2, r3, [sp]
 80058ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f2c0 8150 	blt.w	8005b72 <_dtoa_r+0x6e2>
 80058d2:	f1ba 0f0e 	cmp.w	sl, #14
 80058d6:	f300 814c 	bgt.w	8005b72 <_dtoa_r+0x6e2>
 80058da:	4b6a      	ldr	r3, [pc, #424]	; (8005a84 <_dtoa_r+0x5f4>)
 80058dc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80058e0:	ed93 7b00 	vldr	d7, [r3]
 80058e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80058ec:	f280 80d8 	bge.w	8005aa0 <_dtoa_r+0x610>
 80058f0:	f1b9 0f00 	cmp.w	r9, #0
 80058f4:	f300 80d4 	bgt.w	8005aa0 <_dtoa_r+0x610>
 80058f8:	f040 825e 	bne.w	8005db8 <_dtoa_r+0x928>
 80058fc:	2200      	movs	r2, #0
 80058fe:	4b66      	ldr	r3, [pc, #408]	; (8005a98 <_dtoa_r+0x608>)
 8005900:	ec51 0b17 	vmov	r0, r1, d7
 8005904:	f7fa fe78 	bl	80005f8 <__aeabi_dmul>
 8005908:	e9dd 2300 	ldrd	r2, r3, [sp]
 800590c:	f7fb f8fa 	bl	8000b04 <__aeabi_dcmpge>
 8005910:	464f      	mov	r7, r9
 8005912:	464e      	mov	r6, r9
 8005914:	2800      	cmp	r0, #0
 8005916:	f040 8234 	bne.w	8005d82 <_dtoa_r+0x8f2>
 800591a:	2331      	movs	r3, #49	; 0x31
 800591c:	f10b 0501 	add.w	r5, fp, #1
 8005920:	f88b 3000 	strb.w	r3, [fp]
 8005924:	f10a 0a01 	add.w	sl, sl, #1
 8005928:	e22f      	b.n	8005d8a <_dtoa_r+0x8fa>
 800592a:	07f2      	lsls	r2, r6, #31
 800592c:	d505      	bpl.n	800593a <_dtoa_r+0x4aa>
 800592e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005932:	f7fa fe61 	bl	80005f8 <__aeabi_dmul>
 8005936:	3501      	adds	r5, #1
 8005938:	2301      	movs	r3, #1
 800593a:	1076      	asrs	r6, r6, #1
 800593c:	3708      	adds	r7, #8
 800593e:	e772      	b.n	8005826 <_dtoa_r+0x396>
 8005940:	2502      	movs	r5, #2
 8005942:	e774      	b.n	800582e <_dtoa_r+0x39e>
 8005944:	f8cd a020 	str.w	sl, [sp, #32]
 8005948:	464f      	mov	r7, r9
 800594a:	e791      	b.n	8005870 <_dtoa_r+0x3e0>
 800594c:	4b4d      	ldr	r3, [pc, #308]	; (8005a84 <_dtoa_r+0x5f4>)
 800594e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005952:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005958:	2b00      	cmp	r3, #0
 800595a:	d047      	beq.n	80059ec <_dtoa_r+0x55c>
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	2000      	movs	r0, #0
 8005962:	494e      	ldr	r1, [pc, #312]	; (8005a9c <_dtoa_r+0x60c>)
 8005964:	f7fa ff72 	bl	800084c <__aeabi_ddiv>
 8005968:	462a      	mov	r2, r5
 800596a:	4633      	mov	r3, r6
 800596c:	f7fa fc8c 	bl	8000288 <__aeabi_dsub>
 8005970:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005974:	465d      	mov	r5, fp
 8005976:	e9dd 0100 	ldrd	r0, r1, [sp]
 800597a:	f7fb f8ed 	bl	8000b58 <__aeabi_d2iz>
 800597e:	4606      	mov	r6, r0
 8005980:	f7fa fdd0 	bl	8000524 <__aeabi_i2d>
 8005984:	4602      	mov	r2, r0
 8005986:	460b      	mov	r3, r1
 8005988:	e9dd 0100 	ldrd	r0, r1, [sp]
 800598c:	f7fa fc7c 	bl	8000288 <__aeabi_dsub>
 8005990:	3630      	adds	r6, #48	; 0x30
 8005992:	f805 6b01 	strb.w	r6, [r5], #1
 8005996:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800599a:	e9cd 0100 	strd	r0, r1, [sp]
 800599e:	f7fb f89d 	bl	8000adc <__aeabi_dcmplt>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	d163      	bne.n	8005a6e <_dtoa_r+0x5de>
 80059a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80059aa:	2000      	movs	r0, #0
 80059ac:	4937      	ldr	r1, [pc, #220]	; (8005a8c <_dtoa_r+0x5fc>)
 80059ae:	f7fa fc6b 	bl	8000288 <__aeabi_dsub>
 80059b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80059b6:	f7fb f891 	bl	8000adc <__aeabi_dcmplt>
 80059ba:	2800      	cmp	r0, #0
 80059bc:	f040 80b7 	bne.w	8005b2e <_dtoa_r+0x69e>
 80059c0:	eba5 030b 	sub.w	r3, r5, fp
 80059c4:	429f      	cmp	r7, r3
 80059c6:	f77f af7c 	ble.w	80058c2 <_dtoa_r+0x432>
 80059ca:	2200      	movs	r2, #0
 80059cc:	4b30      	ldr	r3, [pc, #192]	; (8005a90 <_dtoa_r+0x600>)
 80059ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80059d2:	f7fa fe11 	bl	80005f8 <__aeabi_dmul>
 80059d6:	2200      	movs	r2, #0
 80059d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80059dc:	4b2c      	ldr	r3, [pc, #176]	; (8005a90 <_dtoa_r+0x600>)
 80059de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059e2:	f7fa fe09 	bl	80005f8 <__aeabi_dmul>
 80059e6:	e9cd 0100 	strd	r0, r1, [sp]
 80059ea:	e7c4      	b.n	8005976 <_dtoa_r+0x4e6>
 80059ec:	462a      	mov	r2, r5
 80059ee:	4633      	mov	r3, r6
 80059f0:	f7fa fe02 	bl	80005f8 <__aeabi_dmul>
 80059f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80059f8:	eb0b 0507 	add.w	r5, fp, r7
 80059fc:	465e      	mov	r6, fp
 80059fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a02:	f7fb f8a9 	bl	8000b58 <__aeabi_d2iz>
 8005a06:	4607      	mov	r7, r0
 8005a08:	f7fa fd8c 	bl	8000524 <__aeabi_i2d>
 8005a0c:	3730      	adds	r7, #48	; 0x30
 8005a0e:	4602      	mov	r2, r0
 8005a10:	460b      	mov	r3, r1
 8005a12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a16:	f7fa fc37 	bl	8000288 <__aeabi_dsub>
 8005a1a:	f806 7b01 	strb.w	r7, [r6], #1
 8005a1e:	42ae      	cmp	r6, r5
 8005a20:	e9cd 0100 	strd	r0, r1, [sp]
 8005a24:	f04f 0200 	mov.w	r2, #0
 8005a28:	d126      	bne.n	8005a78 <_dtoa_r+0x5e8>
 8005a2a:	4b1c      	ldr	r3, [pc, #112]	; (8005a9c <_dtoa_r+0x60c>)
 8005a2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005a30:	f7fa fc2c 	bl	800028c <__adddf3>
 8005a34:	4602      	mov	r2, r0
 8005a36:	460b      	mov	r3, r1
 8005a38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a3c:	f7fb f86c 	bl	8000b18 <__aeabi_dcmpgt>
 8005a40:	2800      	cmp	r0, #0
 8005a42:	d174      	bne.n	8005b2e <_dtoa_r+0x69e>
 8005a44:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005a48:	2000      	movs	r0, #0
 8005a4a:	4914      	ldr	r1, [pc, #80]	; (8005a9c <_dtoa_r+0x60c>)
 8005a4c:	f7fa fc1c 	bl	8000288 <__aeabi_dsub>
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a58:	f7fb f840 	bl	8000adc <__aeabi_dcmplt>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	f43f af30 	beq.w	80058c2 <_dtoa_r+0x432>
 8005a62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005a66:	2b30      	cmp	r3, #48	; 0x30
 8005a68:	f105 32ff 	add.w	r2, r5, #4294967295
 8005a6c:	d002      	beq.n	8005a74 <_dtoa_r+0x5e4>
 8005a6e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005a72:	e04a      	b.n	8005b0a <_dtoa_r+0x67a>
 8005a74:	4615      	mov	r5, r2
 8005a76:	e7f4      	b.n	8005a62 <_dtoa_r+0x5d2>
 8005a78:	4b05      	ldr	r3, [pc, #20]	; (8005a90 <_dtoa_r+0x600>)
 8005a7a:	f7fa fdbd 	bl	80005f8 <__aeabi_dmul>
 8005a7e:	e9cd 0100 	strd	r0, r1, [sp]
 8005a82:	e7bc      	b.n	80059fe <_dtoa_r+0x56e>
 8005a84:	08006ef8 	.word	0x08006ef8
 8005a88:	08006ed0 	.word	0x08006ed0
 8005a8c:	3ff00000 	.word	0x3ff00000
 8005a90:	40240000 	.word	0x40240000
 8005a94:	401c0000 	.word	0x401c0000
 8005a98:	40140000 	.word	0x40140000
 8005a9c:	3fe00000 	.word	0x3fe00000
 8005aa0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005aa4:	465d      	mov	r5, fp
 8005aa6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005aaa:	4630      	mov	r0, r6
 8005aac:	4639      	mov	r1, r7
 8005aae:	f7fa fecd 	bl	800084c <__aeabi_ddiv>
 8005ab2:	f7fb f851 	bl	8000b58 <__aeabi_d2iz>
 8005ab6:	4680      	mov	r8, r0
 8005ab8:	f7fa fd34 	bl	8000524 <__aeabi_i2d>
 8005abc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ac0:	f7fa fd9a 	bl	80005f8 <__aeabi_dmul>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	4630      	mov	r0, r6
 8005aca:	4639      	mov	r1, r7
 8005acc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005ad0:	f7fa fbda 	bl	8000288 <__aeabi_dsub>
 8005ad4:	f805 6b01 	strb.w	r6, [r5], #1
 8005ad8:	eba5 060b 	sub.w	r6, r5, fp
 8005adc:	45b1      	cmp	r9, r6
 8005ade:	4602      	mov	r2, r0
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	d139      	bne.n	8005b58 <_dtoa_r+0x6c8>
 8005ae4:	f7fa fbd2 	bl	800028c <__adddf3>
 8005ae8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005aec:	4606      	mov	r6, r0
 8005aee:	460f      	mov	r7, r1
 8005af0:	f7fb f812 	bl	8000b18 <__aeabi_dcmpgt>
 8005af4:	b9c8      	cbnz	r0, 8005b2a <_dtoa_r+0x69a>
 8005af6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005afa:	4630      	mov	r0, r6
 8005afc:	4639      	mov	r1, r7
 8005afe:	f7fa ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b02:	b110      	cbz	r0, 8005b0a <_dtoa_r+0x67a>
 8005b04:	f018 0f01 	tst.w	r8, #1
 8005b08:	d10f      	bne.n	8005b2a <_dtoa_r+0x69a>
 8005b0a:	9904      	ldr	r1, [sp, #16]
 8005b0c:	4620      	mov	r0, r4
 8005b0e:	f000 facc 	bl	80060aa <_Bfree>
 8005b12:	2300      	movs	r3, #0
 8005b14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b16:	702b      	strb	r3, [r5, #0]
 8005b18:	f10a 0301 	add.w	r3, sl, #1
 8005b1c:	6013      	str	r3, [r2, #0]
 8005b1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f000 8241 	beq.w	8005fa8 <_dtoa_r+0xb18>
 8005b26:	601d      	str	r5, [r3, #0]
 8005b28:	e23e      	b.n	8005fa8 <_dtoa_r+0xb18>
 8005b2a:	f8cd a020 	str.w	sl, [sp, #32]
 8005b2e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005b32:	2a39      	cmp	r2, #57	; 0x39
 8005b34:	f105 33ff 	add.w	r3, r5, #4294967295
 8005b38:	d108      	bne.n	8005b4c <_dtoa_r+0x6bc>
 8005b3a:	459b      	cmp	fp, r3
 8005b3c:	d10a      	bne.n	8005b54 <_dtoa_r+0x6c4>
 8005b3e:	9b08      	ldr	r3, [sp, #32]
 8005b40:	3301      	adds	r3, #1
 8005b42:	9308      	str	r3, [sp, #32]
 8005b44:	2330      	movs	r3, #48	; 0x30
 8005b46:	f88b 3000 	strb.w	r3, [fp]
 8005b4a:	465b      	mov	r3, fp
 8005b4c:	781a      	ldrb	r2, [r3, #0]
 8005b4e:	3201      	adds	r2, #1
 8005b50:	701a      	strb	r2, [r3, #0]
 8005b52:	e78c      	b.n	8005a6e <_dtoa_r+0x5de>
 8005b54:	461d      	mov	r5, r3
 8005b56:	e7ea      	b.n	8005b2e <_dtoa_r+0x69e>
 8005b58:	2200      	movs	r2, #0
 8005b5a:	4b9b      	ldr	r3, [pc, #620]	; (8005dc8 <_dtoa_r+0x938>)
 8005b5c:	f7fa fd4c 	bl	80005f8 <__aeabi_dmul>
 8005b60:	2200      	movs	r2, #0
 8005b62:	2300      	movs	r3, #0
 8005b64:	4606      	mov	r6, r0
 8005b66:	460f      	mov	r7, r1
 8005b68:	f7fa ffae 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	d09a      	beq.n	8005aa6 <_dtoa_r+0x616>
 8005b70:	e7cb      	b.n	8005b0a <_dtoa_r+0x67a>
 8005b72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b74:	2a00      	cmp	r2, #0
 8005b76:	f000 808b 	beq.w	8005c90 <_dtoa_r+0x800>
 8005b7a:	9a06      	ldr	r2, [sp, #24]
 8005b7c:	2a01      	cmp	r2, #1
 8005b7e:	dc6e      	bgt.n	8005c5e <_dtoa_r+0x7ce>
 8005b80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005b82:	2a00      	cmp	r2, #0
 8005b84:	d067      	beq.n	8005c56 <_dtoa_r+0x7c6>
 8005b86:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005b8a:	9f07      	ldr	r7, [sp, #28]
 8005b8c:	9d05      	ldr	r5, [sp, #20]
 8005b8e:	9a05      	ldr	r2, [sp, #20]
 8005b90:	2101      	movs	r1, #1
 8005b92:	441a      	add	r2, r3
 8005b94:	4620      	mov	r0, r4
 8005b96:	9205      	str	r2, [sp, #20]
 8005b98:	4498      	add	r8, r3
 8005b9a:	f000 fb26 	bl	80061ea <__i2b>
 8005b9e:	4606      	mov	r6, r0
 8005ba0:	2d00      	cmp	r5, #0
 8005ba2:	dd0c      	ble.n	8005bbe <_dtoa_r+0x72e>
 8005ba4:	f1b8 0f00 	cmp.w	r8, #0
 8005ba8:	dd09      	ble.n	8005bbe <_dtoa_r+0x72e>
 8005baa:	4545      	cmp	r5, r8
 8005bac:	9a05      	ldr	r2, [sp, #20]
 8005bae:	462b      	mov	r3, r5
 8005bb0:	bfa8      	it	ge
 8005bb2:	4643      	movge	r3, r8
 8005bb4:	1ad2      	subs	r2, r2, r3
 8005bb6:	9205      	str	r2, [sp, #20]
 8005bb8:	1aed      	subs	r5, r5, r3
 8005bba:	eba8 0803 	sub.w	r8, r8, r3
 8005bbe:	9b07      	ldr	r3, [sp, #28]
 8005bc0:	b1eb      	cbz	r3, 8005bfe <_dtoa_r+0x76e>
 8005bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d067      	beq.n	8005c98 <_dtoa_r+0x808>
 8005bc8:	b18f      	cbz	r7, 8005bee <_dtoa_r+0x75e>
 8005bca:	4631      	mov	r1, r6
 8005bcc:	463a      	mov	r2, r7
 8005bce:	4620      	mov	r0, r4
 8005bd0:	f000 fbaa 	bl	8006328 <__pow5mult>
 8005bd4:	9a04      	ldr	r2, [sp, #16]
 8005bd6:	4601      	mov	r1, r0
 8005bd8:	4606      	mov	r6, r0
 8005bda:	4620      	mov	r0, r4
 8005bdc:	f000 fb0e 	bl	80061fc <__multiply>
 8005be0:	9904      	ldr	r1, [sp, #16]
 8005be2:	9008      	str	r0, [sp, #32]
 8005be4:	4620      	mov	r0, r4
 8005be6:	f000 fa60 	bl	80060aa <_Bfree>
 8005bea:	9b08      	ldr	r3, [sp, #32]
 8005bec:	9304      	str	r3, [sp, #16]
 8005bee:	9b07      	ldr	r3, [sp, #28]
 8005bf0:	1bda      	subs	r2, r3, r7
 8005bf2:	d004      	beq.n	8005bfe <_dtoa_r+0x76e>
 8005bf4:	9904      	ldr	r1, [sp, #16]
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	f000 fb96 	bl	8006328 <__pow5mult>
 8005bfc:	9004      	str	r0, [sp, #16]
 8005bfe:	2101      	movs	r1, #1
 8005c00:	4620      	mov	r0, r4
 8005c02:	f000 faf2 	bl	80061ea <__i2b>
 8005c06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c08:	4607      	mov	r7, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f000 81d0 	beq.w	8005fb0 <_dtoa_r+0xb20>
 8005c10:	461a      	mov	r2, r3
 8005c12:	4601      	mov	r1, r0
 8005c14:	4620      	mov	r0, r4
 8005c16:	f000 fb87 	bl	8006328 <__pow5mult>
 8005c1a:	9b06      	ldr	r3, [sp, #24]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	4607      	mov	r7, r0
 8005c20:	dc40      	bgt.n	8005ca4 <_dtoa_r+0x814>
 8005c22:	9b00      	ldr	r3, [sp, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d139      	bne.n	8005c9c <_dtoa_r+0x80c>
 8005c28:	9b01      	ldr	r3, [sp, #4]
 8005c2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d136      	bne.n	8005ca0 <_dtoa_r+0x810>
 8005c32:	9b01      	ldr	r3, [sp, #4]
 8005c34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c38:	0d1b      	lsrs	r3, r3, #20
 8005c3a:	051b      	lsls	r3, r3, #20
 8005c3c:	b12b      	cbz	r3, 8005c4a <_dtoa_r+0x7ba>
 8005c3e:	9b05      	ldr	r3, [sp, #20]
 8005c40:	3301      	adds	r3, #1
 8005c42:	9305      	str	r3, [sp, #20]
 8005c44:	f108 0801 	add.w	r8, r8, #1
 8005c48:	2301      	movs	r3, #1
 8005c4a:	9307      	str	r3, [sp, #28]
 8005c4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d12a      	bne.n	8005ca8 <_dtoa_r+0x818>
 8005c52:	2001      	movs	r0, #1
 8005c54:	e030      	b.n	8005cb8 <_dtoa_r+0x828>
 8005c56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c58:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005c5c:	e795      	b.n	8005b8a <_dtoa_r+0x6fa>
 8005c5e:	9b07      	ldr	r3, [sp, #28]
 8005c60:	f109 37ff 	add.w	r7, r9, #4294967295
 8005c64:	42bb      	cmp	r3, r7
 8005c66:	bfbf      	itttt	lt
 8005c68:	9b07      	ldrlt	r3, [sp, #28]
 8005c6a:	9707      	strlt	r7, [sp, #28]
 8005c6c:	1afa      	sublt	r2, r7, r3
 8005c6e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005c70:	bfbb      	ittet	lt
 8005c72:	189b      	addlt	r3, r3, r2
 8005c74:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005c76:	1bdf      	subge	r7, r3, r7
 8005c78:	2700      	movlt	r7, #0
 8005c7a:	f1b9 0f00 	cmp.w	r9, #0
 8005c7e:	bfb5      	itete	lt
 8005c80:	9b05      	ldrlt	r3, [sp, #20]
 8005c82:	9d05      	ldrge	r5, [sp, #20]
 8005c84:	eba3 0509 	sublt.w	r5, r3, r9
 8005c88:	464b      	movge	r3, r9
 8005c8a:	bfb8      	it	lt
 8005c8c:	2300      	movlt	r3, #0
 8005c8e:	e77e      	b.n	8005b8e <_dtoa_r+0x6fe>
 8005c90:	9f07      	ldr	r7, [sp, #28]
 8005c92:	9d05      	ldr	r5, [sp, #20]
 8005c94:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005c96:	e783      	b.n	8005ba0 <_dtoa_r+0x710>
 8005c98:	9a07      	ldr	r2, [sp, #28]
 8005c9a:	e7ab      	b.n	8005bf4 <_dtoa_r+0x764>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	e7d4      	b.n	8005c4a <_dtoa_r+0x7ba>
 8005ca0:	9b00      	ldr	r3, [sp, #0]
 8005ca2:	e7d2      	b.n	8005c4a <_dtoa_r+0x7ba>
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	9307      	str	r3, [sp, #28]
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005cae:	6918      	ldr	r0, [r3, #16]
 8005cb0:	f000 fa4d 	bl	800614e <__hi0bits>
 8005cb4:	f1c0 0020 	rsb	r0, r0, #32
 8005cb8:	4440      	add	r0, r8
 8005cba:	f010 001f 	ands.w	r0, r0, #31
 8005cbe:	d047      	beq.n	8005d50 <_dtoa_r+0x8c0>
 8005cc0:	f1c0 0320 	rsb	r3, r0, #32
 8005cc4:	2b04      	cmp	r3, #4
 8005cc6:	dd3b      	ble.n	8005d40 <_dtoa_r+0x8b0>
 8005cc8:	9b05      	ldr	r3, [sp, #20]
 8005cca:	f1c0 001c 	rsb	r0, r0, #28
 8005cce:	4403      	add	r3, r0
 8005cd0:	9305      	str	r3, [sp, #20]
 8005cd2:	4405      	add	r5, r0
 8005cd4:	4480      	add	r8, r0
 8005cd6:	9b05      	ldr	r3, [sp, #20]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	dd05      	ble.n	8005ce8 <_dtoa_r+0x858>
 8005cdc:	461a      	mov	r2, r3
 8005cde:	9904      	ldr	r1, [sp, #16]
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	f000 fb6f 	bl	80063c4 <__lshift>
 8005ce6:	9004      	str	r0, [sp, #16]
 8005ce8:	f1b8 0f00 	cmp.w	r8, #0
 8005cec:	dd05      	ble.n	8005cfa <_dtoa_r+0x86a>
 8005cee:	4639      	mov	r1, r7
 8005cf0:	4642      	mov	r2, r8
 8005cf2:	4620      	mov	r0, r4
 8005cf4:	f000 fb66 	bl	80063c4 <__lshift>
 8005cf8:	4607      	mov	r7, r0
 8005cfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005cfc:	b353      	cbz	r3, 8005d54 <_dtoa_r+0x8c4>
 8005cfe:	4639      	mov	r1, r7
 8005d00:	9804      	ldr	r0, [sp, #16]
 8005d02:	f000 fbb3 	bl	800646c <__mcmp>
 8005d06:	2800      	cmp	r0, #0
 8005d08:	da24      	bge.n	8005d54 <_dtoa_r+0x8c4>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	220a      	movs	r2, #10
 8005d0e:	9904      	ldr	r1, [sp, #16]
 8005d10:	4620      	mov	r0, r4
 8005d12:	f000 f9e1 	bl	80060d8 <__multadd>
 8005d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d18:	9004      	str	r0, [sp, #16]
 8005d1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f000 814d 	beq.w	8005fbe <_dtoa_r+0xb2e>
 8005d24:	2300      	movs	r3, #0
 8005d26:	4631      	mov	r1, r6
 8005d28:	220a      	movs	r2, #10
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	f000 f9d4 	bl	80060d8 <__multadd>
 8005d30:	9b02      	ldr	r3, [sp, #8]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	4606      	mov	r6, r0
 8005d36:	dc4f      	bgt.n	8005dd8 <_dtoa_r+0x948>
 8005d38:	9b06      	ldr	r3, [sp, #24]
 8005d3a:	2b02      	cmp	r3, #2
 8005d3c:	dd4c      	ble.n	8005dd8 <_dtoa_r+0x948>
 8005d3e:	e011      	b.n	8005d64 <_dtoa_r+0x8d4>
 8005d40:	d0c9      	beq.n	8005cd6 <_dtoa_r+0x846>
 8005d42:	9a05      	ldr	r2, [sp, #20]
 8005d44:	331c      	adds	r3, #28
 8005d46:	441a      	add	r2, r3
 8005d48:	9205      	str	r2, [sp, #20]
 8005d4a:	441d      	add	r5, r3
 8005d4c:	4498      	add	r8, r3
 8005d4e:	e7c2      	b.n	8005cd6 <_dtoa_r+0x846>
 8005d50:	4603      	mov	r3, r0
 8005d52:	e7f6      	b.n	8005d42 <_dtoa_r+0x8b2>
 8005d54:	f1b9 0f00 	cmp.w	r9, #0
 8005d58:	dc38      	bgt.n	8005dcc <_dtoa_r+0x93c>
 8005d5a:	9b06      	ldr	r3, [sp, #24]
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	dd35      	ble.n	8005dcc <_dtoa_r+0x93c>
 8005d60:	f8cd 9008 	str.w	r9, [sp, #8]
 8005d64:	9b02      	ldr	r3, [sp, #8]
 8005d66:	b963      	cbnz	r3, 8005d82 <_dtoa_r+0x8f2>
 8005d68:	4639      	mov	r1, r7
 8005d6a:	2205      	movs	r2, #5
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	f000 f9b3 	bl	80060d8 <__multadd>
 8005d72:	4601      	mov	r1, r0
 8005d74:	4607      	mov	r7, r0
 8005d76:	9804      	ldr	r0, [sp, #16]
 8005d78:	f000 fb78 	bl	800646c <__mcmp>
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	f73f adcc 	bgt.w	800591a <_dtoa_r+0x48a>
 8005d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d84:	465d      	mov	r5, fp
 8005d86:	ea6f 0a03 	mvn.w	sl, r3
 8005d8a:	f04f 0900 	mov.w	r9, #0
 8005d8e:	4639      	mov	r1, r7
 8005d90:	4620      	mov	r0, r4
 8005d92:	f000 f98a 	bl	80060aa <_Bfree>
 8005d96:	2e00      	cmp	r6, #0
 8005d98:	f43f aeb7 	beq.w	8005b0a <_dtoa_r+0x67a>
 8005d9c:	f1b9 0f00 	cmp.w	r9, #0
 8005da0:	d005      	beq.n	8005dae <_dtoa_r+0x91e>
 8005da2:	45b1      	cmp	r9, r6
 8005da4:	d003      	beq.n	8005dae <_dtoa_r+0x91e>
 8005da6:	4649      	mov	r1, r9
 8005da8:	4620      	mov	r0, r4
 8005daa:	f000 f97e 	bl	80060aa <_Bfree>
 8005dae:	4631      	mov	r1, r6
 8005db0:	4620      	mov	r0, r4
 8005db2:	f000 f97a 	bl	80060aa <_Bfree>
 8005db6:	e6a8      	b.n	8005b0a <_dtoa_r+0x67a>
 8005db8:	2700      	movs	r7, #0
 8005dba:	463e      	mov	r6, r7
 8005dbc:	e7e1      	b.n	8005d82 <_dtoa_r+0x8f2>
 8005dbe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005dc2:	463e      	mov	r6, r7
 8005dc4:	e5a9      	b.n	800591a <_dtoa_r+0x48a>
 8005dc6:	bf00      	nop
 8005dc8:	40240000 	.word	0x40240000
 8005dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dce:	f8cd 9008 	str.w	r9, [sp, #8]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 80fa 	beq.w	8005fcc <_dtoa_r+0xb3c>
 8005dd8:	2d00      	cmp	r5, #0
 8005dda:	dd05      	ble.n	8005de8 <_dtoa_r+0x958>
 8005ddc:	4631      	mov	r1, r6
 8005dde:	462a      	mov	r2, r5
 8005de0:	4620      	mov	r0, r4
 8005de2:	f000 faef 	bl	80063c4 <__lshift>
 8005de6:	4606      	mov	r6, r0
 8005de8:	9b07      	ldr	r3, [sp, #28]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d04c      	beq.n	8005e88 <_dtoa_r+0x9f8>
 8005dee:	6871      	ldr	r1, [r6, #4]
 8005df0:	4620      	mov	r0, r4
 8005df2:	f000 f926 	bl	8006042 <_Balloc>
 8005df6:	6932      	ldr	r2, [r6, #16]
 8005df8:	3202      	adds	r2, #2
 8005dfa:	4605      	mov	r5, r0
 8005dfc:	0092      	lsls	r2, r2, #2
 8005dfe:	f106 010c 	add.w	r1, r6, #12
 8005e02:	300c      	adds	r0, #12
 8005e04:	f000 f912 	bl	800602c <memcpy>
 8005e08:	2201      	movs	r2, #1
 8005e0a:	4629      	mov	r1, r5
 8005e0c:	4620      	mov	r0, r4
 8005e0e:	f000 fad9 	bl	80063c4 <__lshift>
 8005e12:	9b00      	ldr	r3, [sp, #0]
 8005e14:	f8cd b014 	str.w	fp, [sp, #20]
 8005e18:	f003 0301 	and.w	r3, r3, #1
 8005e1c:	46b1      	mov	r9, r6
 8005e1e:	9307      	str	r3, [sp, #28]
 8005e20:	4606      	mov	r6, r0
 8005e22:	4639      	mov	r1, r7
 8005e24:	9804      	ldr	r0, [sp, #16]
 8005e26:	f7ff faa7 	bl	8005378 <quorem>
 8005e2a:	4649      	mov	r1, r9
 8005e2c:	4605      	mov	r5, r0
 8005e2e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005e32:	9804      	ldr	r0, [sp, #16]
 8005e34:	f000 fb1a 	bl	800646c <__mcmp>
 8005e38:	4632      	mov	r2, r6
 8005e3a:	9000      	str	r0, [sp, #0]
 8005e3c:	4639      	mov	r1, r7
 8005e3e:	4620      	mov	r0, r4
 8005e40:	f000 fb2e 	bl	80064a0 <__mdiff>
 8005e44:	68c3      	ldr	r3, [r0, #12]
 8005e46:	4602      	mov	r2, r0
 8005e48:	bb03      	cbnz	r3, 8005e8c <_dtoa_r+0x9fc>
 8005e4a:	4601      	mov	r1, r0
 8005e4c:	9008      	str	r0, [sp, #32]
 8005e4e:	9804      	ldr	r0, [sp, #16]
 8005e50:	f000 fb0c 	bl	800646c <__mcmp>
 8005e54:	9a08      	ldr	r2, [sp, #32]
 8005e56:	4603      	mov	r3, r0
 8005e58:	4611      	mov	r1, r2
 8005e5a:	4620      	mov	r0, r4
 8005e5c:	9308      	str	r3, [sp, #32]
 8005e5e:	f000 f924 	bl	80060aa <_Bfree>
 8005e62:	9b08      	ldr	r3, [sp, #32]
 8005e64:	b9a3      	cbnz	r3, 8005e90 <_dtoa_r+0xa00>
 8005e66:	9a06      	ldr	r2, [sp, #24]
 8005e68:	b992      	cbnz	r2, 8005e90 <_dtoa_r+0xa00>
 8005e6a:	9a07      	ldr	r2, [sp, #28]
 8005e6c:	b982      	cbnz	r2, 8005e90 <_dtoa_r+0xa00>
 8005e6e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005e72:	d029      	beq.n	8005ec8 <_dtoa_r+0xa38>
 8005e74:	9b00      	ldr	r3, [sp, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	dd01      	ble.n	8005e7e <_dtoa_r+0x9ee>
 8005e7a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005e7e:	9b05      	ldr	r3, [sp, #20]
 8005e80:	1c5d      	adds	r5, r3, #1
 8005e82:	f883 8000 	strb.w	r8, [r3]
 8005e86:	e782      	b.n	8005d8e <_dtoa_r+0x8fe>
 8005e88:	4630      	mov	r0, r6
 8005e8a:	e7c2      	b.n	8005e12 <_dtoa_r+0x982>
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e7e3      	b.n	8005e58 <_dtoa_r+0x9c8>
 8005e90:	9a00      	ldr	r2, [sp, #0]
 8005e92:	2a00      	cmp	r2, #0
 8005e94:	db04      	blt.n	8005ea0 <_dtoa_r+0xa10>
 8005e96:	d125      	bne.n	8005ee4 <_dtoa_r+0xa54>
 8005e98:	9a06      	ldr	r2, [sp, #24]
 8005e9a:	bb1a      	cbnz	r2, 8005ee4 <_dtoa_r+0xa54>
 8005e9c:	9a07      	ldr	r2, [sp, #28]
 8005e9e:	bb0a      	cbnz	r2, 8005ee4 <_dtoa_r+0xa54>
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	ddec      	ble.n	8005e7e <_dtoa_r+0x9ee>
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	9904      	ldr	r1, [sp, #16]
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	f000 fa8b 	bl	80063c4 <__lshift>
 8005eae:	4639      	mov	r1, r7
 8005eb0:	9004      	str	r0, [sp, #16]
 8005eb2:	f000 fadb 	bl	800646c <__mcmp>
 8005eb6:	2800      	cmp	r0, #0
 8005eb8:	dc03      	bgt.n	8005ec2 <_dtoa_r+0xa32>
 8005eba:	d1e0      	bne.n	8005e7e <_dtoa_r+0x9ee>
 8005ebc:	f018 0f01 	tst.w	r8, #1
 8005ec0:	d0dd      	beq.n	8005e7e <_dtoa_r+0x9ee>
 8005ec2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005ec6:	d1d8      	bne.n	8005e7a <_dtoa_r+0x9ea>
 8005ec8:	9b05      	ldr	r3, [sp, #20]
 8005eca:	9a05      	ldr	r2, [sp, #20]
 8005ecc:	1c5d      	adds	r5, r3, #1
 8005ece:	2339      	movs	r3, #57	; 0x39
 8005ed0:	7013      	strb	r3, [r2, #0]
 8005ed2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005ed6:	2b39      	cmp	r3, #57	; 0x39
 8005ed8:	f105 32ff 	add.w	r2, r5, #4294967295
 8005edc:	d04f      	beq.n	8005f7e <_dtoa_r+0xaee>
 8005ede:	3301      	adds	r3, #1
 8005ee0:	7013      	strb	r3, [r2, #0]
 8005ee2:	e754      	b.n	8005d8e <_dtoa_r+0x8fe>
 8005ee4:	9a05      	ldr	r2, [sp, #20]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	f102 0501 	add.w	r5, r2, #1
 8005eec:	dd06      	ble.n	8005efc <_dtoa_r+0xa6c>
 8005eee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005ef2:	d0e9      	beq.n	8005ec8 <_dtoa_r+0xa38>
 8005ef4:	f108 0801 	add.w	r8, r8, #1
 8005ef8:	9b05      	ldr	r3, [sp, #20]
 8005efa:	e7c2      	b.n	8005e82 <_dtoa_r+0x9f2>
 8005efc:	9a02      	ldr	r2, [sp, #8]
 8005efe:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005f02:	eba5 030b 	sub.w	r3, r5, fp
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d021      	beq.n	8005f4e <_dtoa_r+0xabe>
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	220a      	movs	r2, #10
 8005f0e:	9904      	ldr	r1, [sp, #16]
 8005f10:	4620      	mov	r0, r4
 8005f12:	f000 f8e1 	bl	80060d8 <__multadd>
 8005f16:	45b1      	cmp	r9, r6
 8005f18:	9004      	str	r0, [sp, #16]
 8005f1a:	f04f 0300 	mov.w	r3, #0
 8005f1e:	f04f 020a 	mov.w	r2, #10
 8005f22:	4649      	mov	r1, r9
 8005f24:	4620      	mov	r0, r4
 8005f26:	d105      	bne.n	8005f34 <_dtoa_r+0xaa4>
 8005f28:	f000 f8d6 	bl	80060d8 <__multadd>
 8005f2c:	4681      	mov	r9, r0
 8005f2e:	4606      	mov	r6, r0
 8005f30:	9505      	str	r5, [sp, #20]
 8005f32:	e776      	b.n	8005e22 <_dtoa_r+0x992>
 8005f34:	f000 f8d0 	bl	80060d8 <__multadd>
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4681      	mov	r9, r0
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	220a      	movs	r2, #10
 8005f40:	4620      	mov	r0, r4
 8005f42:	f000 f8c9 	bl	80060d8 <__multadd>
 8005f46:	4606      	mov	r6, r0
 8005f48:	e7f2      	b.n	8005f30 <_dtoa_r+0xaa0>
 8005f4a:	f04f 0900 	mov.w	r9, #0
 8005f4e:	2201      	movs	r2, #1
 8005f50:	9904      	ldr	r1, [sp, #16]
 8005f52:	4620      	mov	r0, r4
 8005f54:	f000 fa36 	bl	80063c4 <__lshift>
 8005f58:	4639      	mov	r1, r7
 8005f5a:	9004      	str	r0, [sp, #16]
 8005f5c:	f000 fa86 	bl	800646c <__mcmp>
 8005f60:	2800      	cmp	r0, #0
 8005f62:	dcb6      	bgt.n	8005ed2 <_dtoa_r+0xa42>
 8005f64:	d102      	bne.n	8005f6c <_dtoa_r+0xadc>
 8005f66:	f018 0f01 	tst.w	r8, #1
 8005f6a:	d1b2      	bne.n	8005ed2 <_dtoa_r+0xa42>
 8005f6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005f70:	2b30      	cmp	r3, #48	; 0x30
 8005f72:	f105 32ff 	add.w	r2, r5, #4294967295
 8005f76:	f47f af0a 	bne.w	8005d8e <_dtoa_r+0x8fe>
 8005f7a:	4615      	mov	r5, r2
 8005f7c:	e7f6      	b.n	8005f6c <_dtoa_r+0xadc>
 8005f7e:	4593      	cmp	fp, r2
 8005f80:	d105      	bne.n	8005f8e <_dtoa_r+0xafe>
 8005f82:	2331      	movs	r3, #49	; 0x31
 8005f84:	f10a 0a01 	add.w	sl, sl, #1
 8005f88:	f88b 3000 	strb.w	r3, [fp]
 8005f8c:	e6ff      	b.n	8005d8e <_dtoa_r+0x8fe>
 8005f8e:	4615      	mov	r5, r2
 8005f90:	e79f      	b.n	8005ed2 <_dtoa_r+0xa42>
 8005f92:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005ff8 <_dtoa_r+0xb68>
 8005f96:	e007      	b.n	8005fa8 <_dtoa_r+0xb18>
 8005f98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f9a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005ffc <_dtoa_r+0xb6c>
 8005f9e:	b11b      	cbz	r3, 8005fa8 <_dtoa_r+0xb18>
 8005fa0:	f10b 0308 	add.w	r3, fp, #8
 8005fa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005fa6:	6013      	str	r3, [r2, #0]
 8005fa8:	4658      	mov	r0, fp
 8005faa:	b017      	add	sp, #92	; 0x5c
 8005fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fb0:	9b06      	ldr	r3, [sp, #24]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	f77f ae35 	ble.w	8005c22 <_dtoa_r+0x792>
 8005fb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fba:	9307      	str	r3, [sp, #28]
 8005fbc:	e649      	b.n	8005c52 <_dtoa_r+0x7c2>
 8005fbe:	9b02      	ldr	r3, [sp, #8]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	dc03      	bgt.n	8005fcc <_dtoa_r+0xb3c>
 8005fc4:	9b06      	ldr	r3, [sp, #24]
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	f73f aecc 	bgt.w	8005d64 <_dtoa_r+0x8d4>
 8005fcc:	465d      	mov	r5, fp
 8005fce:	4639      	mov	r1, r7
 8005fd0:	9804      	ldr	r0, [sp, #16]
 8005fd2:	f7ff f9d1 	bl	8005378 <quorem>
 8005fd6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005fda:	f805 8b01 	strb.w	r8, [r5], #1
 8005fde:	9a02      	ldr	r2, [sp, #8]
 8005fe0:	eba5 030b 	sub.w	r3, r5, fp
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	ddb0      	ble.n	8005f4a <_dtoa_r+0xaba>
 8005fe8:	2300      	movs	r3, #0
 8005fea:	220a      	movs	r2, #10
 8005fec:	9904      	ldr	r1, [sp, #16]
 8005fee:	4620      	mov	r0, r4
 8005ff0:	f000 f872 	bl	80060d8 <__multadd>
 8005ff4:	9004      	str	r0, [sp, #16]
 8005ff6:	e7ea      	b.n	8005fce <_dtoa_r+0xb3e>
 8005ff8:	08006e9d 	.word	0x08006e9d
 8005ffc:	08006ec1 	.word	0x08006ec1

08006000 <_localeconv_r>:
 8006000:	4b04      	ldr	r3, [pc, #16]	; (8006014 <_localeconv_r+0x14>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6a18      	ldr	r0, [r3, #32]
 8006006:	4b04      	ldr	r3, [pc, #16]	; (8006018 <_localeconv_r+0x18>)
 8006008:	2800      	cmp	r0, #0
 800600a:	bf08      	it	eq
 800600c:	4618      	moveq	r0, r3
 800600e:	30f0      	adds	r0, #240	; 0xf0
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	2000000c 	.word	0x2000000c
 8006018:	20000070 	.word	0x20000070

0800601c <malloc>:
 800601c:	4b02      	ldr	r3, [pc, #8]	; (8006028 <malloc+0xc>)
 800601e:	4601      	mov	r1, r0
 8006020:	6818      	ldr	r0, [r3, #0]
 8006022:	f000 bb45 	b.w	80066b0 <_malloc_r>
 8006026:	bf00      	nop
 8006028:	2000000c 	.word	0x2000000c

0800602c <memcpy>:
 800602c:	b510      	push	{r4, lr}
 800602e:	1e43      	subs	r3, r0, #1
 8006030:	440a      	add	r2, r1
 8006032:	4291      	cmp	r1, r2
 8006034:	d100      	bne.n	8006038 <memcpy+0xc>
 8006036:	bd10      	pop	{r4, pc}
 8006038:	f811 4b01 	ldrb.w	r4, [r1], #1
 800603c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006040:	e7f7      	b.n	8006032 <memcpy+0x6>

08006042 <_Balloc>:
 8006042:	b570      	push	{r4, r5, r6, lr}
 8006044:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006046:	4604      	mov	r4, r0
 8006048:	460e      	mov	r6, r1
 800604a:	b93d      	cbnz	r5, 800605c <_Balloc+0x1a>
 800604c:	2010      	movs	r0, #16
 800604e:	f7ff ffe5 	bl	800601c <malloc>
 8006052:	6260      	str	r0, [r4, #36]	; 0x24
 8006054:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006058:	6005      	str	r5, [r0, #0]
 800605a:	60c5      	str	r5, [r0, #12]
 800605c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800605e:	68eb      	ldr	r3, [r5, #12]
 8006060:	b183      	cbz	r3, 8006084 <_Balloc+0x42>
 8006062:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800606a:	b9b8      	cbnz	r0, 800609c <_Balloc+0x5a>
 800606c:	2101      	movs	r1, #1
 800606e:	fa01 f506 	lsl.w	r5, r1, r6
 8006072:	1d6a      	adds	r2, r5, #5
 8006074:	0092      	lsls	r2, r2, #2
 8006076:	4620      	mov	r0, r4
 8006078:	f000 fabe 	bl	80065f8 <_calloc_r>
 800607c:	b160      	cbz	r0, 8006098 <_Balloc+0x56>
 800607e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006082:	e00e      	b.n	80060a2 <_Balloc+0x60>
 8006084:	2221      	movs	r2, #33	; 0x21
 8006086:	2104      	movs	r1, #4
 8006088:	4620      	mov	r0, r4
 800608a:	f000 fab5 	bl	80065f8 <_calloc_r>
 800608e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006090:	60e8      	str	r0, [r5, #12]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1e4      	bne.n	8006062 <_Balloc+0x20>
 8006098:	2000      	movs	r0, #0
 800609a:	bd70      	pop	{r4, r5, r6, pc}
 800609c:	6802      	ldr	r2, [r0, #0]
 800609e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80060a2:	2300      	movs	r3, #0
 80060a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80060a8:	e7f7      	b.n	800609a <_Balloc+0x58>

080060aa <_Bfree>:
 80060aa:	b570      	push	{r4, r5, r6, lr}
 80060ac:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80060ae:	4606      	mov	r6, r0
 80060b0:	460d      	mov	r5, r1
 80060b2:	b93c      	cbnz	r4, 80060c4 <_Bfree+0x1a>
 80060b4:	2010      	movs	r0, #16
 80060b6:	f7ff ffb1 	bl	800601c <malloc>
 80060ba:	6270      	str	r0, [r6, #36]	; 0x24
 80060bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060c0:	6004      	str	r4, [r0, #0]
 80060c2:	60c4      	str	r4, [r0, #12]
 80060c4:	b13d      	cbz	r5, 80060d6 <_Bfree+0x2c>
 80060c6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80060c8:	686a      	ldr	r2, [r5, #4]
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060d0:	6029      	str	r1, [r5, #0]
 80060d2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80060d6:	bd70      	pop	{r4, r5, r6, pc}

080060d8 <__multadd>:
 80060d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060dc:	690d      	ldr	r5, [r1, #16]
 80060de:	461f      	mov	r7, r3
 80060e0:	4606      	mov	r6, r0
 80060e2:	460c      	mov	r4, r1
 80060e4:	f101 0c14 	add.w	ip, r1, #20
 80060e8:	2300      	movs	r3, #0
 80060ea:	f8dc 0000 	ldr.w	r0, [ip]
 80060ee:	b281      	uxth	r1, r0
 80060f0:	fb02 7101 	mla	r1, r2, r1, r7
 80060f4:	0c0f      	lsrs	r7, r1, #16
 80060f6:	0c00      	lsrs	r0, r0, #16
 80060f8:	fb02 7000 	mla	r0, r2, r0, r7
 80060fc:	b289      	uxth	r1, r1
 80060fe:	3301      	adds	r3, #1
 8006100:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006104:	429d      	cmp	r5, r3
 8006106:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800610a:	f84c 1b04 	str.w	r1, [ip], #4
 800610e:	dcec      	bgt.n	80060ea <__multadd+0x12>
 8006110:	b1d7      	cbz	r7, 8006148 <__multadd+0x70>
 8006112:	68a3      	ldr	r3, [r4, #8]
 8006114:	42ab      	cmp	r3, r5
 8006116:	dc12      	bgt.n	800613e <__multadd+0x66>
 8006118:	6861      	ldr	r1, [r4, #4]
 800611a:	4630      	mov	r0, r6
 800611c:	3101      	adds	r1, #1
 800611e:	f7ff ff90 	bl	8006042 <_Balloc>
 8006122:	6922      	ldr	r2, [r4, #16]
 8006124:	3202      	adds	r2, #2
 8006126:	f104 010c 	add.w	r1, r4, #12
 800612a:	4680      	mov	r8, r0
 800612c:	0092      	lsls	r2, r2, #2
 800612e:	300c      	adds	r0, #12
 8006130:	f7ff ff7c 	bl	800602c <memcpy>
 8006134:	4621      	mov	r1, r4
 8006136:	4630      	mov	r0, r6
 8006138:	f7ff ffb7 	bl	80060aa <_Bfree>
 800613c:	4644      	mov	r4, r8
 800613e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006142:	3501      	adds	r5, #1
 8006144:	615f      	str	r7, [r3, #20]
 8006146:	6125      	str	r5, [r4, #16]
 8006148:	4620      	mov	r0, r4
 800614a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800614e <__hi0bits>:
 800614e:	0c02      	lsrs	r2, r0, #16
 8006150:	0412      	lsls	r2, r2, #16
 8006152:	4603      	mov	r3, r0
 8006154:	b9b2      	cbnz	r2, 8006184 <__hi0bits+0x36>
 8006156:	0403      	lsls	r3, r0, #16
 8006158:	2010      	movs	r0, #16
 800615a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800615e:	bf04      	itt	eq
 8006160:	021b      	lsleq	r3, r3, #8
 8006162:	3008      	addeq	r0, #8
 8006164:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006168:	bf04      	itt	eq
 800616a:	011b      	lsleq	r3, r3, #4
 800616c:	3004      	addeq	r0, #4
 800616e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006172:	bf04      	itt	eq
 8006174:	009b      	lsleq	r3, r3, #2
 8006176:	3002      	addeq	r0, #2
 8006178:	2b00      	cmp	r3, #0
 800617a:	db06      	blt.n	800618a <__hi0bits+0x3c>
 800617c:	005b      	lsls	r3, r3, #1
 800617e:	d503      	bpl.n	8006188 <__hi0bits+0x3a>
 8006180:	3001      	adds	r0, #1
 8006182:	4770      	bx	lr
 8006184:	2000      	movs	r0, #0
 8006186:	e7e8      	b.n	800615a <__hi0bits+0xc>
 8006188:	2020      	movs	r0, #32
 800618a:	4770      	bx	lr

0800618c <__lo0bits>:
 800618c:	6803      	ldr	r3, [r0, #0]
 800618e:	f013 0207 	ands.w	r2, r3, #7
 8006192:	4601      	mov	r1, r0
 8006194:	d00b      	beq.n	80061ae <__lo0bits+0x22>
 8006196:	07da      	lsls	r2, r3, #31
 8006198:	d423      	bmi.n	80061e2 <__lo0bits+0x56>
 800619a:	0798      	lsls	r0, r3, #30
 800619c:	bf49      	itett	mi
 800619e:	085b      	lsrmi	r3, r3, #1
 80061a0:	089b      	lsrpl	r3, r3, #2
 80061a2:	2001      	movmi	r0, #1
 80061a4:	600b      	strmi	r3, [r1, #0]
 80061a6:	bf5c      	itt	pl
 80061a8:	600b      	strpl	r3, [r1, #0]
 80061aa:	2002      	movpl	r0, #2
 80061ac:	4770      	bx	lr
 80061ae:	b298      	uxth	r0, r3
 80061b0:	b9a8      	cbnz	r0, 80061de <__lo0bits+0x52>
 80061b2:	0c1b      	lsrs	r3, r3, #16
 80061b4:	2010      	movs	r0, #16
 80061b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80061ba:	bf04      	itt	eq
 80061bc:	0a1b      	lsreq	r3, r3, #8
 80061be:	3008      	addeq	r0, #8
 80061c0:	071a      	lsls	r2, r3, #28
 80061c2:	bf04      	itt	eq
 80061c4:	091b      	lsreq	r3, r3, #4
 80061c6:	3004      	addeq	r0, #4
 80061c8:	079a      	lsls	r2, r3, #30
 80061ca:	bf04      	itt	eq
 80061cc:	089b      	lsreq	r3, r3, #2
 80061ce:	3002      	addeq	r0, #2
 80061d0:	07da      	lsls	r2, r3, #31
 80061d2:	d402      	bmi.n	80061da <__lo0bits+0x4e>
 80061d4:	085b      	lsrs	r3, r3, #1
 80061d6:	d006      	beq.n	80061e6 <__lo0bits+0x5a>
 80061d8:	3001      	adds	r0, #1
 80061da:	600b      	str	r3, [r1, #0]
 80061dc:	4770      	bx	lr
 80061de:	4610      	mov	r0, r2
 80061e0:	e7e9      	b.n	80061b6 <__lo0bits+0x2a>
 80061e2:	2000      	movs	r0, #0
 80061e4:	4770      	bx	lr
 80061e6:	2020      	movs	r0, #32
 80061e8:	4770      	bx	lr

080061ea <__i2b>:
 80061ea:	b510      	push	{r4, lr}
 80061ec:	460c      	mov	r4, r1
 80061ee:	2101      	movs	r1, #1
 80061f0:	f7ff ff27 	bl	8006042 <_Balloc>
 80061f4:	2201      	movs	r2, #1
 80061f6:	6144      	str	r4, [r0, #20]
 80061f8:	6102      	str	r2, [r0, #16]
 80061fa:	bd10      	pop	{r4, pc}

080061fc <__multiply>:
 80061fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006200:	4614      	mov	r4, r2
 8006202:	690a      	ldr	r2, [r1, #16]
 8006204:	6923      	ldr	r3, [r4, #16]
 8006206:	429a      	cmp	r2, r3
 8006208:	bfb8      	it	lt
 800620a:	460b      	movlt	r3, r1
 800620c:	4688      	mov	r8, r1
 800620e:	bfbc      	itt	lt
 8006210:	46a0      	movlt	r8, r4
 8006212:	461c      	movlt	r4, r3
 8006214:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006218:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800621c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006220:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006224:	eb07 0609 	add.w	r6, r7, r9
 8006228:	42b3      	cmp	r3, r6
 800622a:	bfb8      	it	lt
 800622c:	3101      	addlt	r1, #1
 800622e:	f7ff ff08 	bl	8006042 <_Balloc>
 8006232:	f100 0514 	add.w	r5, r0, #20
 8006236:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800623a:	462b      	mov	r3, r5
 800623c:	2200      	movs	r2, #0
 800623e:	4573      	cmp	r3, lr
 8006240:	d316      	bcc.n	8006270 <__multiply+0x74>
 8006242:	f104 0214 	add.w	r2, r4, #20
 8006246:	f108 0114 	add.w	r1, r8, #20
 800624a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800624e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006252:	9300      	str	r3, [sp, #0]
 8006254:	9b00      	ldr	r3, [sp, #0]
 8006256:	9201      	str	r2, [sp, #4]
 8006258:	4293      	cmp	r3, r2
 800625a:	d80c      	bhi.n	8006276 <__multiply+0x7a>
 800625c:	2e00      	cmp	r6, #0
 800625e:	dd03      	ble.n	8006268 <__multiply+0x6c>
 8006260:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006264:	2b00      	cmp	r3, #0
 8006266:	d05d      	beq.n	8006324 <__multiply+0x128>
 8006268:	6106      	str	r6, [r0, #16]
 800626a:	b003      	add	sp, #12
 800626c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006270:	f843 2b04 	str.w	r2, [r3], #4
 8006274:	e7e3      	b.n	800623e <__multiply+0x42>
 8006276:	f8b2 b000 	ldrh.w	fp, [r2]
 800627a:	f1bb 0f00 	cmp.w	fp, #0
 800627e:	d023      	beq.n	80062c8 <__multiply+0xcc>
 8006280:	4689      	mov	r9, r1
 8006282:	46ac      	mov	ip, r5
 8006284:	f04f 0800 	mov.w	r8, #0
 8006288:	f859 4b04 	ldr.w	r4, [r9], #4
 800628c:	f8dc a000 	ldr.w	sl, [ip]
 8006290:	b2a3      	uxth	r3, r4
 8006292:	fa1f fa8a 	uxth.w	sl, sl
 8006296:	fb0b a303 	mla	r3, fp, r3, sl
 800629a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800629e:	f8dc 4000 	ldr.w	r4, [ip]
 80062a2:	4443      	add	r3, r8
 80062a4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80062a8:	fb0b 840a 	mla	r4, fp, sl, r8
 80062ac:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80062b0:	46e2      	mov	sl, ip
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80062b8:	454f      	cmp	r7, r9
 80062ba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80062be:	f84a 3b04 	str.w	r3, [sl], #4
 80062c2:	d82b      	bhi.n	800631c <__multiply+0x120>
 80062c4:	f8cc 8004 	str.w	r8, [ip, #4]
 80062c8:	9b01      	ldr	r3, [sp, #4]
 80062ca:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80062ce:	3204      	adds	r2, #4
 80062d0:	f1ba 0f00 	cmp.w	sl, #0
 80062d4:	d020      	beq.n	8006318 <__multiply+0x11c>
 80062d6:	682b      	ldr	r3, [r5, #0]
 80062d8:	4689      	mov	r9, r1
 80062da:	46a8      	mov	r8, r5
 80062dc:	f04f 0b00 	mov.w	fp, #0
 80062e0:	f8b9 c000 	ldrh.w	ip, [r9]
 80062e4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80062e8:	fb0a 440c 	mla	r4, sl, ip, r4
 80062ec:	445c      	add	r4, fp
 80062ee:	46c4      	mov	ip, r8
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80062f6:	f84c 3b04 	str.w	r3, [ip], #4
 80062fa:	f859 3b04 	ldr.w	r3, [r9], #4
 80062fe:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006302:	0c1b      	lsrs	r3, r3, #16
 8006304:	fb0a b303 	mla	r3, sl, r3, fp
 8006308:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800630c:	454f      	cmp	r7, r9
 800630e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006312:	d805      	bhi.n	8006320 <__multiply+0x124>
 8006314:	f8c8 3004 	str.w	r3, [r8, #4]
 8006318:	3504      	adds	r5, #4
 800631a:	e79b      	b.n	8006254 <__multiply+0x58>
 800631c:	46d4      	mov	ip, sl
 800631e:	e7b3      	b.n	8006288 <__multiply+0x8c>
 8006320:	46e0      	mov	r8, ip
 8006322:	e7dd      	b.n	80062e0 <__multiply+0xe4>
 8006324:	3e01      	subs	r6, #1
 8006326:	e799      	b.n	800625c <__multiply+0x60>

08006328 <__pow5mult>:
 8006328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800632c:	4615      	mov	r5, r2
 800632e:	f012 0203 	ands.w	r2, r2, #3
 8006332:	4606      	mov	r6, r0
 8006334:	460f      	mov	r7, r1
 8006336:	d007      	beq.n	8006348 <__pow5mult+0x20>
 8006338:	3a01      	subs	r2, #1
 800633a:	4c21      	ldr	r4, [pc, #132]	; (80063c0 <__pow5mult+0x98>)
 800633c:	2300      	movs	r3, #0
 800633e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006342:	f7ff fec9 	bl	80060d8 <__multadd>
 8006346:	4607      	mov	r7, r0
 8006348:	10ad      	asrs	r5, r5, #2
 800634a:	d035      	beq.n	80063b8 <__pow5mult+0x90>
 800634c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800634e:	b93c      	cbnz	r4, 8006360 <__pow5mult+0x38>
 8006350:	2010      	movs	r0, #16
 8006352:	f7ff fe63 	bl	800601c <malloc>
 8006356:	6270      	str	r0, [r6, #36]	; 0x24
 8006358:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800635c:	6004      	str	r4, [r0, #0]
 800635e:	60c4      	str	r4, [r0, #12]
 8006360:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006364:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006368:	b94c      	cbnz	r4, 800637e <__pow5mult+0x56>
 800636a:	f240 2171 	movw	r1, #625	; 0x271
 800636e:	4630      	mov	r0, r6
 8006370:	f7ff ff3b 	bl	80061ea <__i2b>
 8006374:	2300      	movs	r3, #0
 8006376:	f8c8 0008 	str.w	r0, [r8, #8]
 800637a:	4604      	mov	r4, r0
 800637c:	6003      	str	r3, [r0, #0]
 800637e:	f04f 0800 	mov.w	r8, #0
 8006382:	07eb      	lsls	r3, r5, #31
 8006384:	d50a      	bpl.n	800639c <__pow5mult+0x74>
 8006386:	4639      	mov	r1, r7
 8006388:	4622      	mov	r2, r4
 800638a:	4630      	mov	r0, r6
 800638c:	f7ff ff36 	bl	80061fc <__multiply>
 8006390:	4639      	mov	r1, r7
 8006392:	4681      	mov	r9, r0
 8006394:	4630      	mov	r0, r6
 8006396:	f7ff fe88 	bl	80060aa <_Bfree>
 800639a:	464f      	mov	r7, r9
 800639c:	106d      	asrs	r5, r5, #1
 800639e:	d00b      	beq.n	80063b8 <__pow5mult+0x90>
 80063a0:	6820      	ldr	r0, [r4, #0]
 80063a2:	b938      	cbnz	r0, 80063b4 <__pow5mult+0x8c>
 80063a4:	4622      	mov	r2, r4
 80063a6:	4621      	mov	r1, r4
 80063a8:	4630      	mov	r0, r6
 80063aa:	f7ff ff27 	bl	80061fc <__multiply>
 80063ae:	6020      	str	r0, [r4, #0]
 80063b0:	f8c0 8000 	str.w	r8, [r0]
 80063b4:	4604      	mov	r4, r0
 80063b6:	e7e4      	b.n	8006382 <__pow5mult+0x5a>
 80063b8:	4638      	mov	r0, r7
 80063ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063be:	bf00      	nop
 80063c0:	08006fc0 	.word	0x08006fc0

080063c4 <__lshift>:
 80063c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063c8:	460c      	mov	r4, r1
 80063ca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80063ce:	6923      	ldr	r3, [r4, #16]
 80063d0:	6849      	ldr	r1, [r1, #4]
 80063d2:	eb0a 0903 	add.w	r9, sl, r3
 80063d6:	68a3      	ldr	r3, [r4, #8]
 80063d8:	4607      	mov	r7, r0
 80063da:	4616      	mov	r6, r2
 80063dc:	f109 0501 	add.w	r5, r9, #1
 80063e0:	42ab      	cmp	r3, r5
 80063e2:	db32      	blt.n	800644a <__lshift+0x86>
 80063e4:	4638      	mov	r0, r7
 80063e6:	f7ff fe2c 	bl	8006042 <_Balloc>
 80063ea:	2300      	movs	r3, #0
 80063ec:	4680      	mov	r8, r0
 80063ee:	f100 0114 	add.w	r1, r0, #20
 80063f2:	461a      	mov	r2, r3
 80063f4:	4553      	cmp	r3, sl
 80063f6:	db2b      	blt.n	8006450 <__lshift+0x8c>
 80063f8:	6920      	ldr	r0, [r4, #16]
 80063fa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80063fe:	f104 0314 	add.w	r3, r4, #20
 8006402:	f016 021f 	ands.w	r2, r6, #31
 8006406:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800640a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800640e:	d025      	beq.n	800645c <__lshift+0x98>
 8006410:	f1c2 0e20 	rsb	lr, r2, #32
 8006414:	2000      	movs	r0, #0
 8006416:	681e      	ldr	r6, [r3, #0]
 8006418:	468a      	mov	sl, r1
 800641a:	4096      	lsls	r6, r2
 800641c:	4330      	orrs	r0, r6
 800641e:	f84a 0b04 	str.w	r0, [sl], #4
 8006422:	f853 0b04 	ldr.w	r0, [r3], #4
 8006426:	459c      	cmp	ip, r3
 8006428:	fa20 f00e 	lsr.w	r0, r0, lr
 800642c:	d814      	bhi.n	8006458 <__lshift+0x94>
 800642e:	6048      	str	r0, [r1, #4]
 8006430:	b108      	cbz	r0, 8006436 <__lshift+0x72>
 8006432:	f109 0502 	add.w	r5, r9, #2
 8006436:	3d01      	subs	r5, #1
 8006438:	4638      	mov	r0, r7
 800643a:	f8c8 5010 	str.w	r5, [r8, #16]
 800643e:	4621      	mov	r1, r4
 8006440:	f7ff fe33 	bl	80060aa <_Bfree>
 8006444:	4640      	mov	r0, r8
 8006446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800644a:	3101      	adds	r1, #1
 800644c:	005b      	lsls	r3, r3, #1
 800644e:	e7c7      	b.n	80063e0 <__lshift+0x1c>
 8006450:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006454:	3301      	adds	r3, #1
 8006456:	e7cd      	b.n	80063f4 <__lshift+0x30>
 8006458:	4651      	mov	r1, sl
 800645a:	e7dc      	b.n	8006416 <__lshift+0x52>
 800645c:	3904      	subs	r1, #4
 800645e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006462:	f841 2f04 	str.w	r2, [r1, #4]!
 8006466:	459c      	cmp	ip, r3
 8006468:	d8f9      	bhi.n	800645e <__lshift+0x9a>
 800646a:	e7e4      	b.n	8006436 <__lshift+0x72>

0800646c <__mcmp>:
 800646c:	6903      	ldr	r3, [r0, #16]
 800646e:	690a      	ldr	r2, [r1, #16]
 8006470:	1a9b      	subs	r3, r3, r2
 8006472:	b530      	push	{r4, r5, lr}
 8006474:	d10c      	bne.n	8006490 <__mcmp+0x24>
 8006476:	0092      	lsls	r2, r2, #2
 8006478:	3014      	adds	r0, #20
 800647a:	3114      	adds	r1, #20
 800647c:	1884      	adds	r4, r0, r2
 800647e:	4411      	add	r1, r2
 8006480:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006484:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006488:	4295      	cmp	r5, r2
 800648a:	d003      	beq.n	8006494 <__mcmp+0x28>
 800648c:	d305      	bcc.n	800649a <__mcmp+0x2e>
 800648e:	2301      	movs	r3, #1
 8006490:	4618      	mov	r0, r3
 8006492:	bd30      	pop	{r4, r5, pc}
 8006494:	42a0      	cmp	r0, r4
 8006496:	d3f3      	bcc.n	8006480 <__mcmp+0x14>
 8006498:	e7fa      	b.n	8006490 <__mcmp+0x24>
 800649a:	f04f 33ff 	mov.w	r3, #4294967295
 800649e:	e7f7      	b.n	8006490 <__mcmp+0x24>

080064a0 <__mdiff>:
 80064a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064a4:	460d      	mov	r5, r1
 80064a6:	4607      	mov	r7, r0
 80064a8:	4611      	mov	r1, r2
 80064aa:	4628      	mov	r0, r5
 80064ac:	4614      	mov	r4, r2
 80064ae:	f7ff ffdd 	bl	800646c <__mcmp>
 80064b2:	1e06      	subs	r6, r0, #0
 80064b4:	d108      	bne.n	80064c8 <__mdiff+0x28>
 80064b6:	4631      	mov	r1, r6
 80064b8:	4638      	mov	r0, r7
 80064ba:	f7ff fdc2 	bl	8006042 <_Balloc>
 80064be:	2301      	movs	r3, #1
 80064c0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80064c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064c8:	bfa4      	itt	ge
 80064ca:	4623      	movge	r3, r4
 80064cc:	462c      	movge	r4, r5
 80064ce:	4638      	mov	r0, r7
 80064d0:	6861      	ldr	r1, [r4, #4]
 80064d2:	bfa6      	itte	ge
 80064d4:	461d      	movge	r5, r3
 80064d6:	2600      	movge	r6, #0
 80064d8:	2601      	movlt	r6, #1
 80064da:	f7ff fdb2 	bl	8006042 <_Balloc>
 80064de:	692b      	ldr	r3, [r5, #16]
 80064e0:	60c6      	str	r6, [r0, #12]
 80064e2:	6926      	ldr	r6, [r4, #16]
 80064e4:	f105 0914 	add.w	r9, r5, #20
 80064e8:	f104 0214 	add.w	r2, r4, #20
 80064ec:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80064f0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80064f4:	f100 0514 	add.w	r5, r0, #20
 80064f8:	f04f 0e00 	mov.w	lr, #0
 80064fc:	f852 ab04 	ldr.w	sl, [r2], #4
 8006500:	f859 4b04 	ldr.w	r4, [r9], #4
 8006504:	fa1e f18a 	uxtah	r1, lr, sl
 8006508:	b2a3      	uxth	r3, r4
 800650a:	1ac9      	subs	r1, r1, r3
 800650c:	0c23      	lsrs	r3, r4, #16
 800650e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006512:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006516:	b289      	uxth	r1, r1
 8006518:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800651c:	45c8      	cmp	r8, r9
 800651e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006522:	4694      	mov	ip, r2
 8006524:	f845 3b04 	str.w	r3, [r5], #4
 8006528:	d8e8      	bhi.n	80064fc <__mdiff+0x5c>
 800652a:	45bc      	cmp	ip, r7
 800652c:	d304      	bcc.n	8006538 <__mdiff+0x98>
 800652e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006532:	b183      	cbz	r3, 8006556 <__mdiff+0xb6>
 8006534:	6106      	str	r6, [r0, #16]
 8006536:	e7c5      	b.n	80064c4 <__mdiff+0x24>
 8006538:	f85c 1b04 	ldr.w	r1, [ip], #4
 800653c:	fa1e f381 	uxtah	r3, lr, r1
 8006540:	141a      	asrs	r2, r3, #16
 8006542:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006546:	b29b      	uxth	r3, r3
 8006548:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800654c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006550:	f845 3b04 	str.w	r3, [r5], #4
 8006554:	e7e9      	b.n	800652a <__mdiff+0x8a>
 8006556:	3e01      	subs	r6, #1
 8006558:	e7e9      	b.n	800652e <__mdiff+0x8e>

0800655a <__d2b>:
 800655a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800655e:	460e      	mov	r6, r1
 8006560:	2101      	movs	r1, #1
 8006562:	ec59 8b10 	vmov	r8, r9, d0
 8006566:	4615      	mov	r5, r2
 8006568:	f7ff fd6b 	bl	8006042 <_Balloc>
 800656c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006570:	4607      	mov	r7, r0
 8006572:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006576:	bb34      	cbnz	r4, 80065c6 <__d2b+0x6c>
 8006578:	9301      	str	r3, [sp, #4]
 800657a:	f1b8 0300 	subs.w	r3, r8, #0
 800657e:	d027      	beq.n	80065d0 <__d2b+0x76>
 8006580:	a802      	add	r0, sp, #8
 8006582:	f840 3d08 	str.w	r3, [r0, #-8]!
 8006586:	f7ff fe01 	bl	800618c <__lo0bits>
 800658a:	9900      	ldr	r1, [sp, #0]
 800658c:	b1f0      	cbz	r0, 80065cc <__d2b+0x72>
 800658e:	9a01      	ldr	r2, [sp, #4]
 8006590:	f1c0 0320 	rsb	r3, r0, #32
 8006594:	fa02 f303 	lsl.w	r3, r2, r3
 8006598:	430b      	orrs	r3, r1
 800659a:	40c2      	lsrs	r2, r0
 800659c:	617b      	str	r3, [r7, #20]
 800659e:	9201      	str	r2, [sp, #4]
 80065a0:	9b01      	ldr	r3, [sp, #4]
 80065a2:	61bb      	str	r3, [r7, #24]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	bf14      	ite	ne
 80065a8:	2102      	movne	r1, #2
 80065aa:	2101      	moveq	r1, #1
 80065ac:	6139      	str	r1, [r7, #16]
 80065ae:	b1c4      	cbz	r4, 80065e2 <__d2b+0x88>
 80065b0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80065b4:	4404      	add	r4, r0
 80065b6:	6034      	str	r4, [r6, #0]
 80065b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80065bc:	6028      	str	r0, [r5, #0]
 80065be:	4638      	mov	r0, r7
 80065c0:	b003      	add	sp, #12
 80065c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065ca:	e7d5      	b.n	8006578 <__d2b+0x1e>
 80065cc:	6179      	str	r1, [r7, #20]
 80065ce:	e7e7      	b.n	80065a0 <__d2b+0x46>
 80065d0:	a801      	add	r0, sp, #4
 80065d2:	f7ff fddb 	bl	800618c <__lo0bits>
 80065d6:	9b01      	ldr	r3, [sp, #4]
 80065d8:	617b      	str	r3, [r7, #20]
 80065da:	2101      	movs	r1, #1
 80065dc:	6139      	str	r1, [r7, #16]
 80065de:	3020      	adds	r0, #32
 80065e0:	e7e5      	b.n	80065ae <__d2b+0x54>
 80065e2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80065e6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80065ea:	6030      	str	r0, [r6, #0]
 80065ec:	6918      	ldr	r0, [r3, #16]
 80065ee:	f7ff fdae 	bl	800614e <__hi0bits>
 80065f2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80065f6:	e7e1      	b.n	80065bc <__d2b+0x62>

080065f8 <_calloc_r>:
 80065f8:	b538      	push	{r3, r4, r5, lr}
 80065fa:	fb02 f401 	mul.w	r4, r2, r1
 80065fe:	4621      	mov	r1, r4
 8006600:	f000 f856 	bl	80066b0 <_malloc_r>
 8006604:	4605      	mov	r5, r0
 8006606:	b118      	cbz	r0, 8006610 <_calloc_r+0x18>
 8006608:	4622      	mov	r2, r4
 800660a:	2100      	movs	r1, #0
 800660c:	f7fe fa1c 	bl	8004a48 <memset>
 8006610:	4628      	mov	r0, r5
 8006612:	bd38      	pop	{r3, r4, r5, pc}

08006614 <_free_r>:
 8006614:	b538      	push	{r3, r4, r5, lr}
 8006616:	4605      	mov	r5, r0
 8006618:	2900      	cmp	r1, #0
 800661a:	d045      	beq.n	80066a8 <_free_r+0x94>
 800661c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006620:	1f0c      	subs	r4, r1, #4
 8006622:	2b00      	cmp	r3, #0
 8006624:	bfb8      	it	lt
 8006626:	18e4      	addlt	r4, r4, r3
 8006628:	f000 fa29 	bl	8006a7e <__malloc_lock>
 800662c:	4a1f      	ldr	r2, [pc, #124]	; (80066ac <_free_r+0x98>)
 800662e:	6813      	ldr	r3, [r2, #0]
 8006630:	4610      	mov	r0, r2
 8006632:	b933      	cbnz	r3, 8006642 <_free_r+0x2e>
 8006634:	6063      	str	r3, [r4, #4]
 8006636:	6014      	str	r4, [r2, #0]
 8006638:	4628      	mov	r0, r5
 800663a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800663e:	f000 ba1f 	b.w	8006a80 <__malloc_unlock>
 8006642:	42a3      	cmp	r3, r4
 8006644:	d90c      	bls.n	8006660 <_free_r+0x4c>
 8006646:	6821      	ldr	r1, [r4, #0]
 8006648:	1862      	adds	r2, r4, r1
 800664a:	4293      	cmp	r3, r2
 800664c:	bf04      	itt	eq
 800664e:	681a      	ldreq	r2, [r3, #0]
 8006650:	685b      	ldreq	r3, [r3, #4]
 8006652:	6063      	str	r3, [r4, #4]
 8006654:	bf04      	itt	eq
 8006656:	1852      	addeq	r2, r2, r1
 8006658:	6022      	streq	r2, [r4, #0]
 800665a:	6004      	str	r4, [r0, #0]
 800665c:	e7ec      	b.n	8006638 <_free_r+0x24>
 800665e:	4613      	mov	r3, r2
 8006660:	685a      	ldr	r2, [r3, #4]
 8006662:	b10a      	cbz	r2, 8006668 <_free_r+0x54>
 8006664:	42a2      	cmp	r2, r4
 8006666:	d9fa      	bls.n	800665e <_free_r+0x4a>
 8006668:	6819      	ldr	r1, [r3, #0]
 800666a:	1858      	adds	r0, r3, r1
 800666c:	42a0      	cmp	r0, r4
 800666e:	d10b      	bne.n	8006688 <_free_r+0x74>
 8006670:	6820      	ldr	r0, [r4, #0]
 8006672:	4401      	add	r1, r0
 8006674:	1858      	adds	r0, r3, r1
 8006676:	4282      	cmp	r2, r0
 8006678:	6019      	str	r1, [r3, #0]
 800667a:	d1dd      	bne.n	8006638 <_free_r+0x24>
 800667c:	6810      	ldr	r0, [r2, #0]
 800667e:	6852      	ldr	r2, [r2, #4]
 8006680:	605a      	str	r2, [r3, #4]
 8006682:	4401      	add	r1, r0
 8006684:	6019      	str	r1, [r3, #0]
 8006686:	e7d7      	b.n	8006638 <_free_r+0x24>
 8006688:	d902      	bls.n	8006690 <_free_r+0x7c>
 800668a:	230c      	movs	r3, #12
 800668c:	602b      	str	r3, [r5, #0]
 800668e:	e7d3      	b.n	8006638 <_free_r+0x24>
 8006690:	6820      	ldr	r0, [r4, #0]
 8006692:	1821      	adds	r1, r4, r0
 8006694:	428a      	cmp	r2, r1
 8006696:	bf04      	itt	eq
 8006698:	6811      	ldreq	r1, [r2, #0]
 800669a:	6852      	ldreq	r2, [r2, #4]
 800669c:	6062      	str	r2, [r4, #4]
 800669e:	bf04      	itt	eq
 80066a0:	1809      	addeq	r1, r1, r0
 80066a2:	6021      	streq	r1, [r4, #0]
 80066a4:	605c      	str	r4, [r3, #4]
 80066a6:	e7c7      	b.n	8006638 <_free_r+0x24>
 80066a8:	bd38      	pop	{r3, r4, r5, pc}
 80066aa:	bf00      	nop
 80066ac:	20000220 	.word	0x20000220

080066b0 <_malloc_r>:
 80066b0:	b570      	push	{r4, r5, r6, lr}
 80066b2:	1ccd      	adds	r5, r1, #3
 80066b4:	f025 0503 	bic.w	r5, r5, #3
 80066b8:	3508      	adds	r5, #8
 80066ba:	2d0c      	cmp	r5, #12
 80066bc:	bf38      	it	cc
 80066be:	250c      	movcc	r5, #12
 80066c0:	2d00      	cmp	r5, #0
 80066c2:	4606      	mov	r6, r0
 80066c4:	db01      	blt.n	80066ca <_malloc_r+0x1a>
 80066c6:	42a9      	cmp	r1, r5
 80066c8:	d903      	bls.n	80066d2 <_malloc_r+0x22>
 80066ca:	230c      	movs	r3, #12
 80066cc:	6033      	str	r3, [r6, #0]
 80066ce:	2000      	movs	r0, #0
 80066d0:	bd70      	pop	{r4, r5, r6, pc}
 80066d2:	f000 f9d4 	bl	8006a7e <__malloc_lock>
 80066d6:	4a21      	ldr	r2, [pc, #132]	; (800675c <_malloc_r+0xac>)
 80066d8:	6814      	ldr	r4, [r2, #0]
 80066da:	4621      	mov	r1, r4
 80066dc:	b991      	cbnz	r1, 8006704 <_malloc_r+0x54>
 80066de:	4c20      	ldr	r4, [pc, #128]	; (8006760 <_malloc_r+0xb0>)
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	b91b      	cbnz	r3, 80066ec <_malloc_r+0x3c>
 80066e4:	4630      	mov	r0, r6
 80066e6:	f000 f98f 	bl	8006a08 <_sbrk_r>
 80066ea:	6020      	str	r0, [r4, #0]
 80066ec:	4629      	mov	r1, r5
 80066ee:	4630      	mov	r0, r6
 80066f0:	f000 f98a 	bl	8006a08 <_sbrk_r>
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	d124      	bne.n	8006742 <_malloc_r+0x92>
 80066f8:	230c      	movs	r3, #12
 80066fa:	6033      	str	r3, [r6, #0]
 80066fc:	4630      	mov	r0, r6
 80066fe:	f000 f9bf 	bl	8006a80 <__malloc_unlock>
 8006702:	e7e4      	b.n	80066ce <_malloc_r+0x1e>
 8006704:	680b      	ldr	r3, [r1, #0]
 8006706:	1b5b      	subs	r3, r3, r5
 8006708:	d418      	bmi.n	800673c <_malloc_r+0x8c>
 800670a:	2b0b      	cmp	r3, #11
 800670c:	d90f      	bls.n	800672e <_malloc_r+0x7e>
 800670e:	600b      	str	r3, [r1, #0]
 8006710:	50cd      	str	r5, [r1, r3]
 8006712:	18cc      	adds	r4, r1, r3
 8006714:	4630      	mov	r0, r6
 8006716:	f000 f9b3 	bl	8006a80 <__malloc_unlock>
 800671a:	f104 000b 	add.w	r0, r4, #11
 800671e:	1d23      	adds	r3, r4, #4
 8006720:	f020 0007 	bic.w	r0, r0, #7
 8006724:	1ac3      	subs	r3, r0, r3
 8006726:	d0d3      	beq.n	80066d0 <_malloc_r+0x20>
 8006728:	425a      	negs	r2, r3
 800672a:	50e2      	str	r2, [r4, r3]
 800672c:	e7d0      	b.n	80066d0 <_malloc_r+0x20>
 800672e:	428c      	cmp	r4, r1
 8006730:	684b      	ldr	r3, [r1, #4]
 8006732:	bf16      	itet	ne
 8006734:	6063      	strne	r3, [r4, #4]
 8006736:	6013      	streq	r3, [r2, #0]
 8006738:	460c      	movne	r4, r1
 800673a:	e7eb      	b.n	8006714 <_malloc_r+0x64>
 800673c:	460c      	mov	r4, r1
 800673e:	6849      	ldr	r1, [r1, #4]
 8006740:	e7cc      	b.n	80066dc <_malloc_r+0x2c>
 8006742:	1cc4      	adds	r4, r0, #3
 8006744:	f024 0403 	bic.w	r4, r4, #3
 8006748:	42a0      	cmp	r0, r4
 800674a:	d005      	beq.n	8006758 <_malloc_r+0xa8>
 800674c:	1a21      	subs	r1, r4, r0
 800674e:	4630      	mov	r0, r6
 8006750:	f000 f95a 	bl	8006a08 <_sbrk_r>
 8006754:	3001      	adds	r0, #1
 8006756:	d0cf      	beq.n	80066f8 <_malloc_r+0x48>
 8006758:	6025      	str	r5, [r4, #0]
 800675a:	e7db      	b.n	8006714 <_malloc_r+0x64>
 800675c:	20000220 	.word	0x20000220
 8006760:	20000224 	.word	0x20000224

08006764 <__ssputs_r>:
 8006764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006768:	688e      	ldr	r6, [r1, #8]
 800676a:	429e      	cmp	r6, r3
 800676c:	4682      	mov	sl, r0
 800676e:	460c      	mov	r4, r1
 8006770:	4690      	mov	r8, r2
 8006772:	4699      	mov	r9, r3
 8006774:	d837      	bhi.n	80067e6 <__ssputs_r+0x82>
 8006776:	898a      	ldrh	r2, [r1, #12]
 8006778:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800677c:	d031      	beq.n	80067e2 <__ssputs_r+0x7e>
 800677e:	6825      	ldr	r5, [r4, #0]
 8006780:	6909      	ldr	r1, [r1, #16]
 8006782:	1a6f      	subs	r7, r5, r1
 8006784:	6965      	ldr	r5, [r4, #20]
 8006786:	2302      	movs	r3, #2
 8006788:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800678c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006790:	f109 0301 	add.w	r3, r9, #1
 8006794:	443b      	add	r3, r7
 8006796:	429d      	cmp	r5, r3
 8006798:	bf38      	it	cc
 800679a:	461d      	movcc	r5, r3
 800679c:	0553      	lsls	r3, r2, #21
 800679e:	d530      	bpl.n	8006802 <__ssputs_r+0x9e>
 80067a0:	4629      	mov	r1, r5
 80067a2:	f7ff ff85 	bl	80066b0 <_malloc_r>
 80067a6:	4606      	mov	r6, r0
 80067a8:	b950      	cbnz	r0, 80067c0 <__ssputs_r+0x5c>
 80067aa:	230c      	movs	r3, #12
 80067ac:	f8ca 3000 	str.w	r3, [sl]
 80067b0:	89a3      	ldrh	r3, [r4, #12]
 80067b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067b6:	81a3      	strh	r3, [r4, #12]
 80067b8:	f04f 30ff 	mov.w	r0, #4294967295
 80067bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c0:	463a      	mov	r2, r7
 80067c2:	6921      	ldr	r1, [r4, #16]
 80067c4:	f7ff fc32 	bl	800602c <memcpy>
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80067ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067d2:	81a3      	strh	r3, [r4, #12]
 80067d4:	6126      	str	r6, [r4, #16]
 80067d6:	6165      	str	r5, [r4, #20]
 80067d8:	443e      	add	r6, r7
 80067da:	1bed      	subs	r5, r5, r7
 80067dc:	6026      	str	r6, [r4, #0]
 80067de:	60a5      	str	r5, [r4, #8]
 80067e0:	464e      	mov	r6, r9
 80067e2:	454e      	cmp	r6, r9
 80067e4:	d900      	bls.n	80067e8 <__ssputs_r+0x84>
 80067e6:	464e      	mov	r6, r9
 80067e8:	4632      	mov	r2, r6
 80067ea:	4641      	mov	r1, r8
 80067ec:	6820      	ldr	r0, [r4, #0]
 80067ee:	f000 f92d 	bl	8006a4c <memmove>
 80067f2:	68a3      	ldr	r3, [r4, #8]
 80067f4:	1b9b      	subs	r3, r3, r6
 80067f6:	60a3      	str	r3, [r4, #8]
 80067f8:	6823      	ldr	r3, [r4, #0]
 80067fa:	441e      	add	r6, r3
 80067fc:	6026      	str	r6, [r4, #0]
 80067fe:	2000      	movs	r0, #0
 8006800:	e7dc      	b.n	80067bc <__ssputs_r+0x58>
 8006802:	462a      	mov	r2, r5
 8006804:	f000 f93d 	bl	8006a82 <_realloc_r>
 8006808:	4606      	mov	r6, r0
 800680a:	2800      	cmp	r0, #0
 800680c:	d1e2      	bne.n	80067d4 <__ssputs_r+0x70>
 800680e:	6921      	ldr	r1, [r4, #16]
 8006810:	4650      	mov	r0, sl
 8006812:	f7ff feff 	bl	8006614 <_free_r>
 8006816:	e7c8      	b.n	80067aa <__ssputs_r+0x46>

08006818 <_svfiprintf_r>:
 8006818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800681c:	461d      	mov	r5, r3
 800681e:	898b      	ldrh	r3, [r1, #12]
 8006820:	061f      	lsls	r7, r3, #24
 8006822:	b09d      	sub	sp, #116	; 0x74
 8006824:	4680      	mov	r8, r0
 8006826:	460c      	mov	r4, r1
 8006828:	4616      	mov	r6, r2
 800682a:	d50f      	bpl.n	800684c <_svfiprintf_r+0x34>
 800682c:	690b      	ldr	r3, [r1, #16]
 800682e:	b96b      	cbnz	r3, 800684c <_svfiprintf_r+0x34>
 8006830:	2140      	movs	r1, #64	; 0x40
 8006832:	f7ff ff3d 	bl	80066b0 <_malloc_r>
 8006836:	6020      	str	r0, [r4, #0]
 8006838:	6120      	str	r0, [r4, #16]
 800683a:	b928      	cbnz	r0, 8006848 <_svfiprintf_r+0x30>
 800683c:	230c      	movs	r3, #12
 800683e:	f8c8 3000 	str.w	r3, [r8]
 8006842:	f04f 30ff 	mov.w	r0, #4294967295
 8006846:	e0c8      	b.n	80069da <_svfiprintf_r+0x1c2>
 8006848:	2340      	movs	r3, #64	; 0x40
 800684a:	6163      	str	r3, [r4, #20]
 800684c:	2300      	movs	r3, #0
 800684e:	9309      	str	r3, [sp, #36]	; 0x24
 8006850:	2320      	movs	r3, #32
 8006852:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006856:	2330      	movs	r3, #48	; 0x30
 8006858:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800685c:	9503      	str	r5, [sp, #12]
 800685e:	f04f 0b01 	mov.w	fp, #1
 8006862:	4637      	mov	r7, r6
 8006864:	463d      	mov	r5, r7
 8006866:	f815 3b01 	ldrb.w	r3, [r5], #1
 800686a:	b10b      	cbz	r3, 8006870 <_svfiprintf_r+0x58>
 800686c:	2b25      	cmp	r3, #37	; 0x25
 800686e:	d13e      	bne.n	80068ee <_svfiprintf_r+0xd6>
 8006870:	ebb7 0a06 	subs.w	sl, r7, r6
 8006874:	d00b      	beq.n	800688e <_svfiprintf_r+0x76>
 8006876:	4653      	mov	r3, sl
 8006878:	4632      	mov	r2, r6
 800687a:	4621      	mov	r1, r4
 800687c:	4640      	mov	r0, r8
 800687e:	f7ff ff71 	bl	8006764 <__ssputs_r>
 8006882:	3001      	adds	r0, #1
 8006884:	f000 80a4 	beq.w	80069d0 <_svfiprintf_r+0x1b8>
 8006888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800688a:	4453      	add	r3, sl
 800688c:	9309      	str	r3, [sp, #36]	; 0x24
 800688e:	783b      	ldrb	r3, [r7, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	f000 809d 	beq.w	80069d0 <_svfiprintf_r+0x1b8>
 8006896:	2300      	movs	r3, #0
 8006898:	f04f 32ff 	mov.w	r2, #4294967295
 800689c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068a0:	9304      	str	r3, [sp, #16]
 80068a2:	9307      	str	r3, [sp, #28]
 80068a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068a8:	931a      	str	r3, [sp, #104]	; 0x68
 80068aa:	462f      	mov	r7, r5
 80068ac:	2205      	movs	r2, #5
 80068ae:	f817 1b01 	ldrb.w	r1, [r7], #1
 80068b2:	4850      	ldr	r0, [pc, #320]	; (80069f4 <_svfiprintf_r+0x1dc>)
 80068b4:	f7f9 fc94 	bl	80001e0 <memchr>
 80068b8:	9b04      	ldr	r3, [sp, #16]
 80068ba:	b9d0      	cbnz	r0, 80068f2 <_svfiprintf_r+0xda>
 80068bc:	06d9      	lsls	r1, r3, #27
 80068be:	bf44      	itt	mi
 80068c0:	2220      	movmi	r2, #32
 80068c2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80068c6:	071a      	lsls	r2, r3, #28
 80068c8:	bf44      	itt	mi
 80068ca:	222b      	movmi	r2, #43	; 0x2b
 80068cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80068d0:	782a      	ldrb	r2, [r5, #0]
 80068d2:	2a2a      	cmp	r2, #42	; 0x2a
 80068d4:	d015      	beq.n	8006902 <_svfiprintf_r+0xea>
 80068d6:	9a07      	ldr	r2, [sp, #28]
 80068d8:	462f      	mov	r7, r5
 80068da:	2000      	movs	r0, #0
 80068dc:	250a      	movs	r5, #10
 80068de:	4639      	mov	r1, r7
 80068e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068e4:	3b30      	subs	r3, #48	; 0x30
 80068e6:	2b09      	cmp	r3, #9
 80068e8:	d94d      	bls.n	8006986 <_svfiprintf_r+0x16e>
 80068ea:	b1b8      	cbz	r0, 800691c <_svfiprintf_r+0x104>
 80068ec:	e00f      	b.n	800690e <_svfiprintf_r+0xf6>
 80068ee:	462f      	mov	r7, r5
 80068f0:	e7b8      	b.n	8006864 <_svfiprintf_r+0x4c>
 80068f2:	4a40      	ldr	r2, [pc, #256]	; (80069f4 <_svfiprintf_r+0x1dc>)
 80068f4:	1a80      	subs	r0, r0, r2
 80068f6:	fa0b f000 	lsl.w	r0, fp, r0
 80068fa:	4318      	orrs	r0, r3
 80068fc:	9004      	str	r0, [sp, #16]
 80068fe:	463d      	mov	r5, r7
 8006900:	e7d3      	b.n	80068aa <_svfiprintf_r+0x92>
 8006902:	9a03      	ldr	r2, [sp, #12]
 8006904:	1d11      	adds	r1, r2, #4
 8006906:	6812      	ldr	r2, [r2, #0]
 8006908:	9103      	str	r1, [sp, #12]
 800690a:	2a00      	cmp	r2, #0
 800690c:	db01      	blt.n	8006912 <_svfiprintf_r+0xfa>
 800690e:	9207      	str	r2, [sp, #28]
 8006910:	e004      	b.n	800691c <_svfiprintf_r+0x104>
 8006912:	4252      	negs	r2, r2
 8006914:	f043 0302 	orr.w	r3, r3, #2
 8006918:	9207      	str	r2, [sp, #28]
 800691a:	9304      	str	r3, [sp, #16]
 800691c:	783b      	ldrb	r3, [r7, #0]
 800691e:	2b2e      	cmp	r3, #46	; 0x2e
 8006920:	d10c      	bne.n	800693c <_svfiprintf_r+0x124>
 8006922:	787b      	ldrb	r3, [r7, #1]
 8006924:	2b2a      	cmp	r3, #42	; 0x2a
 8006926:	d133      	bne.n	8006990 <_svfiprintf_r+0x178>
 8006928:	9b03      	ldr	r3, [sp, #12]
 800692a:	1d1a      	adds	r2, r3, #4
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	9203      	str	r2, [sp, #12]
 8006930:	2b00      	cmp	r3, #0
 8006932:	bfb8      	it	lt
 8006934:	f04f 33ff 	movlt.w	r3, #4294967295
 8006938:	3702      	adds	r7, #2
 800693a:	9305      	str	r3, [sp, #20]
 800693c:	4d2e      	ldr	r5, [pc, #184]	; (80069f8 <_svfiprintf_r+0x1e0>)
 800693e:	7839      	ldrb	r1, [r7, #0]
 8006940:	2203      	movs	r2, #3
 8006942:	4628      	mov	r0, r5
 8006944:	f7f9 fc4c 	bl	80001e0 <memchr>
 8006948:	b138      	cbz	r0, 800695a <_svfiprintf_r+0x142>
 800694a:	2340      	movs	r3, #64	; 0x40
 800694c:	1b40      	subs	r0, r0, r5
 800694e:	fa03 f000 	lsl.w	r0, r3, r0
 8006952:	9b04      	ldr	r3, [sp, #16]
 8006954:	4303      	orrs	r3, r0
 8006956:	3701      	adds	r7, #1
 8006958:	9304      	str	r3, [sp, #16]
 800695a:	7839      	ldrb	r1, [r7, #0]
 800695c:	4827      	ldr	r0, [pc, #156]	; (80069fc <_svfiprintf_r+0x1e4>)
 800695e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006962:	2206      	movs	r2, #6
 8006964:	1c7e      	adds	r6, r7, #1
 8006966:	f7f9 fc3b 	bl	80001e0 <memchr>
 800696a:	2800      	cmp	r0, #0
 800696c:	d038      	beq.n	80069e0 <_svfiprintf_r+0x1c8>
 800696e:	4b24      	ldr	r3, [pc, #144]	; (8006a00 <_svfiprintf_r+0x1e8>)
 8006970:	bb13      	cbnz	r3, 80069b8 <_svfiprintf_r+0x1a0>
 8006972:	9b03      	ldr	r3, [sp, #12]
 8006974:	3307      	adds	r3, #7
 8006976:	f023 0307 	bic.w	r3, r3, #7
 800697a:	3308      	adds	r3, #8
 800697c:	9303      	str	r3, [sp, #12]
 800697e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006980:	444b      	add	r3, r9
 8006982:	9309      	str	r3, [sp, #36]	; 0x24
 8006984:	e76d      	b.n	8006862 <_svfiprintf_r+0x4a>
 8006986:	fb05 3202 	mla	r2, r5, r2, r3
 800698a:	2001      	movs	r0, #1
 800698c:	460f      	mov	r7, r1
 800698e:	e7a6      	b.n	80068de <_svfiprintf_r+0xc6>
 8006990:	2300      	movs	r3, #0
 8006992:	3701      	adds	r7, #1
 8006994:	9305      	str	r3, [sp, #20]
 8006996:	4619      	mov	r1, r3
 8006998:	250a      	movs	r5, #10
 800699a:	4638      	mov	r0, r7
 800699c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069a0:	3a30      	subs	r2, #48	; 0x30
 80069a2:	2a09      	cmp	r2, #9
 80069a4:	d903      	bls.n	80069ae <_svfiprintf_r+0x196>
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d0c8      	beq.n	800693c <_svfiprintf_r+0x124>
 80069aa:	9105      	str	r1, [sp, #20]
 80069ac:	e7c6      	b.n	800693c <_svfiprintf_r+0x124>
 80069ae:	fb05 2101 	mla	r1, r5, r1, r2
 80069b2:	2301      	movs	r3, #1
 80069b4:	4607      	mov	r7, r0
 80069b6:	e7f0      	b.n	800699a <_svfiprintf_r+0x182>
 80069b8:	ab03      	add	r3, sp, #12
 80069ba:	9300      	str	r3, [sp, #0]
 80069bc:	4622      	mov	r2, r4
 80069be:	4b11      	ldr	r3, [pc, #68]	; (8006a04 <_svfiprintf_r+0x1ec>)
 80069c0:	a904      	add	r1, sp, #16
 80069c2:	4640      	mov	r0, r8
 80069c4:	f7fe f8dc 	bl	8004b80 <_printf_float>
 80069c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80069cc:	4681      	mov	r9, r0
 80069ce:	d1d6      	bne.n	800697e <_svfiprintf_r+0x166>
 80069d0:	89a3      	ldrh	r3, [r4, #12]
 80069d2:	065b      	lsls	r3, r3, #25
 80069d4:	f53f af35 	bmi.w	8006842 <_svfiprintf_r+0x2a>
 80069d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069da:	b01d      	add	sp, #116	; 0x74
 80069dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e0:	ab03      	add	r3, sp, #12
 80069e2:	9300      	str	r3, [sp, #0]
 80069e4:	4622      	mov	r2, r4
 80069e6:	4b07      	ldr	r3, [pc, #28]	; (8006a04 <_svfiprintf_r+0x1ec>)
 80069e8:	a904      	add	r1, sp, #16
 80069ea:	4640      	mov	r0, r8
 80069ec:	f7fe fb7e 	bl	80050ec <_printf_i>
 80069f0:	e7ea      	b.n	80069c8 <_svfiprintf_r+0x1b0>
 80069f2:	bf00      	nop
 80069f4:	08006fcc 	.word	0x08006fcc
 80069f8:	08006fd2 	.word	0x08006fd2
 80069fc:	08006fd6 	.word	0x08006fd6
 8006a00:	08004b81 	.word	0x08004b81
 8006a04:	08006765 	.word	0x08006765

08006a08 <_sbrk_r>:
 8006a08:	b538      	push	{r3, r4, r5, lr}
 8006a0a:	4c06      	ldr	r4, [pc, #24]	; (8006a24 <_sbrk_r+0x1c>)
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	4605      	mov	r5, r0
 8006a10:	4608      	mov	r0, r1
 8006a12:	6023      	str	r3, [r4, #0]
 8006a14:	f7fd fb78 	bl	8004108 <_sbrk>
 8006a18:	1c43      	adds	r3, r0, #1
 8006a1a:	d102      	bne.n	8006a22 <_sbrk_r+0x1a>
 8006a1c:	6823      	ldr	r3, [r4, #0]
 8006a1e:	b103      	cbz	r3, 8006a22 <_sbrk_r+0x1a>
 8006a20:	602b      	str	r3, [r5, #0]
 8006a22:	bd38      	pop	{r3, r4, r5, pc}
 8006a24:	2000029c 	.word	0x2000029c

08006a28 <__ascii_mbtowc>:
 8006a28:	b082      	sub	sp, #8
 8006a2a:	b901      	cbnz	r1, 8006a2e <__ascii_mbtowc+0x6>
 8006a2c:	a901      	add	r1, sp, #4
 8006a2e:	b142      	cbz	r2, 8006a42 <__ascii_mbtowc+0x1a>
 8006a30:	b14b      	cbz	r3, 8006a46 <__ascii_mbtowc+0x1e>
 8006a32:	7813      	ldrb	r3, [r2, #0]
 8006a34:	600b      	str	r3, [r1, #0]
 8006a36:	7812      	ldrb	r2, [r2, #0]
 8006a38:	1c10      	adds	r0, r2, #0
 8006a3a:	bf18      	it	ne
 8006a3c:	2001      	movne	r0, #1
 8006a3e:	b002      	add	sp, #8
 8006a40:	4770      	bx	lr
 8006a42:	4610      	mov	r0, r2
 8006a44:	e7fb      	b.n	8006a3e <__ascii_mbtowc+0x16>
 8006a46:	f06f 0001 	mvn.w	r0, #1
 8006a4a:	e7f8      	b.n	8006a3e <__ascii_mbtowc+0x16>

08006a4c <memmove>:
 8006a4c:	4288      	cmp	r0, r1
 8006a4e:	b510      	push	{r4, lr}
 8006a50:	eb01 0302 	add.w	r3, r1, r2
 8006a54:	d807      	bhi.n	8006a66 <memmove+0x1a>
 8006a56:	1e42      	subs	r2, r0, #1
 8006a58:	4299      	cmp	r1, r3
 8006a5a:	d00a      	beq.n	8006a72 <memmove+0x26>
 8006a5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a60:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006a64:	e7f8      	b.n	8006a58 <memmove+0xc>
 8006a66:	4283      	cmp	r3, r0
 8006a68:	d9f5      	bls.n	8006a56 <memmove+0xa>
 8006a6a:	1881      	adds	r1, r0, r2
 8006a6c:	1ad2      	subs	r2, r2, r3
 8006a6e:	42d3      	cmn	r3, r2
 8006a70:	d100      	bne.n	8006a74 <memmove+0x28>
 8006a72:	bd10      	pop	{r4, pc}
 8006a74:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a78:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006a7c:	e7f7      	b.n	8006a6e <memmove+0x22>

08006a7e <__malloc_lock>:
 8006a7e:	4770      	bx	lr

08006a80 <__malloc_unlock>:
 8006a80:	4770      	bx	lr

08006a82 <_realloc_r>:
 8006a82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a84:	4607      	mov	r7, r0
 8006a86:	4614      	mov	r4, r2
 8006a88:	460e      	mov	r6, r1
 8006a8a:	b921      	cbnz	r1, 8006a96 <_realloc_r+0x14>
 8006a8c:	4611      	mov	r1, r2
 8006a8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006a92:	f7ff be0d 	b.w	80066b0 <_malloc_r>
 8006a96:	b922      	cbnz	r2, 8006aa2 <_realloc_r+0x20>
 8006a98:	f7ff fdbc 	bl	8006614 <_free_r>
 8006a9c:	4625      	mov	r5, r4
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aa2:	f000 f821 	bl	8006ae8 <_malloc_usable_size_r>
 8006aa6:	42a0      	cmp	r0, r4
 8006aa8:	d20f      	bcs.n	8006aca <_realloc_r+0x48>
 8006aaa:	4621      	mov	r1, r4
 8006aac:	4638      	mov	r0, r7
 8006aae:	f7ff fdff 	bl	80066b0 <_malloc_r>
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	2800      	cmp	r0, #0
 8006ab6:	d0f2      	beq.n	8006a9e <_realloc_r+0x1c>
 8006ab8:	4631      	mov	r1, r6
 8006aba:	4622      	mov	r2, r4
 8006abc:	f7ff fab6 	bl	800602c <memcpy>
 8006ac0:	4631      	mov	r1, r6
 8006ac2:	4638      	mov	r0, r7
 8006ac4:	f7ff fda6 	bl	8006614 <_free_r>
 8006ac8:	e7e9      	b.n	8006a9e <_realloc_r+0x1c>
 8006aca:	4635      	mov	r5, r6
 8006acc:	e7e7      	b.n	8006a9e <_realloc_r+0x1c>

08006ace <__ascii_wctomb>:
 8006ace:	b149      	cbz	r1, 8006ae4 <__ascii_wctomb+0x16>
 8006ad0:	2aff      	cmp	r2, #255	; 0xff
 8006ad2:	bf85      	ittet	hi
 8006ad4:	238a      	movhi	r3, #138	; 0x8a
 8006ad6:	6003      	strhi	r3, [r0, #0]
 8006ad8:	700a      	strbls	r2, [r1, #0]
 8006ada:	f04f 30ff 	movhi.w	r0, #4294967295
 8006ade:	bf98      	it	ls
 8006ae0:	2001      	movls	r0, #1
 8006ae2:	4770      	bx	lr
 8006ae4:	4608      	mov	r0, r1
 8006ae6:	4770      	bx	lr

08006ae8 <_malloc_usable_size_r>:
 8006ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aec:	1f18      	subs	r0, r3, #4
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	bfbc      	itt	lt
 8006af2:	580b      	ldrlt	r3, [r1, r0]
 8006af4:	18c0      	addlt	r0, r0, r3
 8006af6:	4770      	bx	lr

08006af8 <atan>:
 8006af8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006afc:	ec55 4b10 	vmov	r4, r5, d0
 8006b00:	4bc3      	ldr	r3, [pc, #780]	; (8006e10 <atan+0x318>)
 8006b02:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006b06:	429e      	cmp	r6, r3
 8006b08:	46ab      	mov	fp, r5
 8006b0a:	dd18      	ble.n	8006b3e <atan+0x46>
 8006b0c:	4bc1      	ldr	r3, [pc, #772]	; (8006e14 <atan+0x31c>)
 8006b0e:	429e      	cmp	r6, r3
 8006b10:	dc01      	bgt.n	8006b16 <atan+0x1e>
 8006b12:	d109      	bne.n	8006b28 <atan+0x30>
 8006b14:	b144      	cbz	r4, 8006b28 <atan+0x30>
 8006b16:	4622      	mov	r2, r4
 8006b18:	462b      	mov	r3, r5
 8006b1a:	4620      	mov	r0, r4
 8006b1c:	4629      	mov	r1, r5
 8006b1e:	f7f9 fbb5 	bl	800028c <__adddf3>
 8006b22:	4604      	mov	r4, r0
 8006b24:	460d      	mov	r5, r1
 8006b26:	e006      	b.n	8006b36 <atan+0x3e>
 8006b28:	f1bb 0f00 	cmp.w	fp, #0
 8006b2c:	f340 8131 	ble.w	8006d92 <atan+0x29a>
 8006b30:	a59b      	add	r5, pc, #620	; (adr r5, 8006da0 <atan+0x2a8>)
 8006b32:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006b36:	ec45 4b10 	vmov	d0, r4, r5
 8006b3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b3e:	4bb6      	ldr	r3, [pc, #728]	; (8006e18 <atan+0x320>)
 8006b40:	429e      	cmp	r6, r3
 8006b42:	dc14      	bgt.n	8006b6e <atan+0x76>
 8006b44:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006b48:	429e      	cmp	r6, r3
 8006b4a:	dc0d      	bgt.n	8006b68 <atan+0x70>
 8006b4c:	a396      	add	r3, pc, #600	; (adr r3, 8006da8 <atan+0x2b0>)
 8006b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b52:	ee10 0a10 	vmov	r0, s0
 8006b56:	4629      	mov	r1, r5
 8006b58:	f7f9 fb98 	bl	800028c <__adddf3>
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	4baf      	ldr	r3, [pc, #700]	; (8006e1c <atan+0x324>)
 8006b60:	f7f9 ffda 	bl	8000b18 <__aeabi_dcmpgt>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	d1e6      	bne.n	8006b36 <atan+0x3e>
 8006b68:	f04f 3aff 	mov.w	sl, #4294967295
 8006b6c:	e02b      	b.n	8006bc6 <atan+0xce>
 8006b6e:	f000 f963 	bl	8006e38 <fabs>
 8006b72:	4bab      	ldr	r3, [pc, #684]	; (8006e20 <atan+0x328>)
 8006b74:	429e      	cmp	r6, r3
 8006b76:	ec55 4b10 	vmov	r4, r5, d0
 8006b7a:	f300 80bf 	bgt.w	8006cfc <atan+0x204>
 8006b7e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8006b82:	429e      	cmp	r6, r3
 8006b84:	f300 80a0 	bgt.w	8006cc8 <atan+0x1d0>
 8006b88:	ee10 2a10 	vmov	r2, s0
 8006b8c:	ee10 0a10 	vmov	r0, s0
 8006b90:	462b      	mov	r3, r5
 8006b92:	4629      	mov	r1, r5
 8006b94:	f7f9 fb7a 	bl	800028c <__adddf3>
 8006b98:	2200      	movs	r2, #0
 8006b9a:	4ba0      	ldr	r3, [pc, #640]	; (8006e1c <atan+0x324>)
 8006b9c:	f7f9 fb74 	bl	8000288 <__aeabi_dsub>
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	4606      	mov	r6, r0
 8006ba4:	460f      	mov	r7, r1
 8006ba6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006baa:	4620      	mov	r0, r4
 8006bac:	4629      	mov	r1, r5
 8006bae:	f7f9 fb6d 	bl	800028c <__adddf3>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	4639      	mov	r1, r7
 8006bba:	f7f9 fe47 	bl	800084c <__aeabi_ddiv>
 8006bbe:	f04f 0a00 	mov.w	sl, #0
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	460d      	mov	r5, r1
 8006bc6:	4622      	mov	r2, r4
 8006bc8:	462b      	mov	r3, r5
 8006bca:	4620      	mov	r0, r4
 8006bcc:	4629      	mov	r1, r5
 8006bce:	f7f9 fd13 	bl	80005f8 <__aeabi_dmul>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	4680      	mov	r8, r0
 8006bd8:	4689      	mov	r9, r1
 8006bda:	f7f9 fd0d 	bl	80005f8 <__aeabi_dmul>
 8006bde:	a374      	add	r3, pc, #464	; (adr r3, 8006db0 <atan+0x2b8>)
 8006be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be4:	4606      	mov	r6, r0
 8006be6:	460f      	mov	r7, r1
 8006be8:	f7f9 fd06 	bl	80005f8 <__aeabi_dmul>
 8006bec:	a372      	add	r3, pc, #456	; (adr r3, 8006db8 <atan+0x2c0>)
 8006bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf2:	f7f9 fb4b 	bl	800028c <__adddf3>
 8006bf6:	4632      	mov	r2, r6
 8006bf8:	463b      	mov	r3, r7
 8006bfa:	f7f9 fcfd 	bl	80005f8 <__aeabi_dmul>
 8006bfe:	a370      	add	r3, pc, #448	; (adr r3, 8006dc0 <atan+0x2c8>)
 8006c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c04:	f7f9 fb42 	bl	800028c <__adddf3>
 8006c08:	4632      	mov	r2, r6
 8006c0a:	463b      	mov	r3, r7
 8006c0c:	f7f9 fcf4 	bl	80005f8 <__aeabi_dmul>
 8006c10:	a36d      	add	r3, pc, #436	; (adr r3, 8006dc8 <atan+0x2d0>)
 8006c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c16:	f7f9 fb39 	bl	800028c <__adddf3>
 8006c1a:	4632      	mov	r2, r6
 8006c1c:	463b      	mov	r3, r7
 8006c1e:	f7f9 fceb 	bl	80005f8 <__aeabi_dmul>
 8006c22:	a36b      	add	r3, pc, #428	; (adr r3, 8006dd0 <atan+0x2d8>)
 8006c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c28:	f7f9 fb30 	bl	800028c <__adddf3>
 8006c2c:	4632      	mov	r2, r6
 8006c2e:	463b      	mov	r3, r7
 8006c30:	f7f9 fce2 	bl	80005f8 <__aeabi_dmul>
 8006c34:	a368      	add	r3, pc, #416	; (adr r3, 8006dd8 <atan+0x2e0>)
 8006c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c3a:	f7f9 fb27 	bl	800028c <__adddf3>
 8006c3e:	4642      	mov	r2, r8
 8006c40:	464b      	mov	r3, r9
 8006c42:	f7f9 fcd9 	bl	80005f8 <__aeabi_dmul>
 8006c46:	a366      	add	r3, pc, #408	; (adr r3, 8006de0 <atan+0x2e8>)
 8006c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4c:	4680      	mov	r8, r0
 8006c4e:	4689      	mov	r9, r1
 8006c50:	4630      	mov	r0, r6
 8006c52:	4639      	mov	r1, r7
 8006c54:	f7f9 fcd0 	bl	80005f8 <__aeabi_dmul>
 8006c58:	a363      	add	r3, pc, #396	; (adr r3, 8006de8 <atan+0x2f0>)
 8006c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5e:	f7f9 fb13 	bl	8000288 <__aeabi_dsub>
 8006c62:	4632      	mov	r2, r6
 8006c64:	463b      	mov	r3, r7
 8006c66:	f7f9 fcc7 	bl	80005f8 <__aeabi_dmul>
 8006c6a:	a361      	add	r3, pc, #388	; (adr r3, 8006df0 <atan+0x2f8>)
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	f7f9 fb0a 	bl	8000288 <__aeabi_dsub>
 8006c74:	4632      	mov	r2, r6
 8006c76:	463b      	mov	r3, r7
 8006c78:	f7f9 fcbe 	bl	80005f8 <__aeabi_dmul>
 8006c7c:	a35e      	add	r3, pc, #376	; (adr r3, 8006df8 <atan+0x300>)
 8006c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c82:	f7f9 fb01 	bl	8000288 <__aeabi_dsub>
 8006c86:	4632      	mov	r2, r6
 8006c88:	463b      	mov	r3, r7
 8006c8a:	f7f9 fcb5 	bl	80005f8 <__aeabi_dmul>
 8006c8e:	a35c      	add	r3, pc, #368	; (adr r3, 8006e00 <atan+0x308>)
 8006c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c94:	f7f9 faf8 	bl	8000288 <__aeabi_dsub>
 8006c98:	4632      	mov	r2, r6
 8006c9a:	463b      	mov	r3, r7
 8006c9c:	f7f9 fcac 	bl	80005f8 <__aeabi_dmul>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	4640      	mov	r0, r8
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	f7f9 faf0 	bl	800028c <__adddf3>
 8006cac:	4622      	mov	r2, r4
 8006cae:	462b      	mov	r3, r5
 8006cb0:	f7f9 fca2 	bl	80005f8 <__aeabi_dmul>
 8006cb4:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006cb8:	4602      	mov	r2, r0
 8006cba:	460b      	mov	r3, r1
 8006cbc:	d14b      	bne.n	8006d56 <atan+0x25e>
 8006cbe:	4620      	mov	r0, r4
 8006cc0:	4629      	mov	r1, r5
 8006cc2:	f7f9 fae1 	bl	8000288 <__aeabi_dsub>
 8006cc6:	e72c      	b.n	8006b22 <atan+0x2a>
 8006cc8:	ee10 0a10 	vmov	r0, s0
 8006ccc:	2200      	movs	r2, #0
 8006cce:	4b53      	ldr	r3, [pc, #332]	; (8006e1c <atan+0x324>)
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	f7f9 fad9 	bl	8000288 <__aeabi_dsub>
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	4606      	mov	r6, r0
 8006cda:	460f      	mov	r7, r1
 8006cdc:	4b4f      	ldr	r3, [pc, #316]	; (8006e1c <atan+0x324>)
 8006cde:	4620      	mov	r0, r4
 8006ce0:	4629      	mov	r1, r5
 8006ce2:	f7f9 fad3 	bl	800028c <__adddf3>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	460b      	mov	r3, r1
 8006cea:	4630      	mov	r0, r6
 8006cec:	4639      	mov	r1, r7
 8006cee:	f7f9 fdad 	bl	800084c <__aeabi_ddiv>
 8006cf2:	f04f 0a01 	mov.w	sl, #1
 8006cf6:	4604      	mov	r4, r0
 8006cf8:	460d      	mov	r5, r1
 8006cfa:	e764      	b.n	8006bc6 <atan+0xce>
 8006cfc:	4b49      	ldr	r3, [pc, #292]	; (8006e24 <atan+0x32c>)
 8006cfe:	429e      	cmp	r6, r3
 8006d00:	dc1d      	bgt.n	8006d3e <atan+0x246>
 8006d02:	ee10 0a10 	vmov	r0, s0
 8006d06:	2200      	movs	r2, #0
 8006d08:	4b47      	ldr	r3, [pc, #284]	; (8006e28 <atan+0x330>)
 8006d0a:	4629      	mov	r1, r5
 8006d0c:	f7f9 fabc 	bl	8000288 <__aeabi_dsub>
 8006d10:	2200      	movs	r2, #0
 8006d12:	4606      	mov	r6, r0
 8006d14:	460f      	mov	r7, r1
 8006d16:	4b44      	ldr	r3, [pc, #272]	; (8006e28 <atan+0x330>)
 8006d18:	4620      	mov	r0, r4
 8006d1a:	4629      	mov	r1, r5
 8006d1c:	f7f9 fc6c 	bl	80005f8 <__aeabi_dmul>
 8006d20:	2200      	movs	r2, #0
 8006d22:	4b3e      	ldr	r3, [pc, #248]	; (8006e1c <atan+0x324>)
 8006d24:	f7f9 fab2 	bl	800028c <__adddf3>
 8006d28:	4602      	mov	r2, r0
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	4630      	mov	r0, r6
 8006d2e:	4639      	mov	r1, r7
 8006d30:	f7f9 fd8c 	bl	800084c <__aeabi_ddiv>
 8006d34:	f04f 0a02 	mov.w	sl, #2
 8006d38:	4604      	mov	r4, r0
 8006d3a:	460d      	mov	r5, r1
 8006d3c:	e743      	b.n	8006bc6 <atan+0xce>
 8006d3e:	462b      	mov	r3, r5
 8006d40:	ee10 2a10 	vmov	r2, s0
 8006d44:	2000      	movs	r0, #0
 8006d46:	4939      	ldr	r1, [pc, #228]	; (8006e2c <atan+0x334>)
 8006d48:	f7f9 fd80 	bl	800084c <__aeabi_ddiv>
 8006d4c:	f04f 0a03 	mov.w	sl, #3
 8006d50:	4604      	mov	r4, r0
 8006d52:	460d      	mov	r5, r1
 8006d54:	e737      	b.n	8006bc6 <atan+0xce>
 8006d56:	4b36      	ldr	r3, [pc, #216]	; (8006e30 <atan+0x338>)
 8006d58:	4e36      	ldr	r6, [pc, #216]	; (8006e34 <atan+0x33c>)
 8006d5a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8006d5e:	4456      	add	r6, sl
 8006d60:	449a      	add	sl, r3
 8006d62:	e9da 2300 	ldrd	r2, r3, [sl]
 8006d66:	f7f9 fa8f 	bl	8000288 <__aeabi_dsub>
 8006d6a:	4622      	mov	r2, r4
 8006d6c:	462b      	mov	r3, r5
 8006d6e:	f7f9 fa8b 	bl	8000288 <__aeabi_dsub>
 8006d72:	4602      	mov	r2, r0
 8006d74:	460b      	mov	r3, r1
 8006d76:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006d7a:	f7f9 fa85 	bl	8000288 <__aeabi_dsub>
 8006d7e:	f1bb 0f00 	cmp.w	fp, #0
 8006d82:	4604      	mov	r4, r0
 8006d84:	460d      	mov	r5, r1
 8006d86:	f6bf aed6 	bge.w	8006b36 <atan+0x3e>
 8006d8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d8e:	461d      	mov	r5, r3
 8006d90:	e6d1      	b.n	8006b36 <atan+0x3e>
 8006d92:	a51d      	add	r5, pc, #116	; (adr r5, 8006e08 <atan+0x310>)
 8006d94:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006d98:	e6cd      	b.n	8006b36 <atan+0x3e>
 8006d9a:	bf00      	nop
 8006d9c:	f3af 8000 	nop.w
 8006da0:	54442d18 	.word	0x54442d18
 8006da4:	3ff921fb 	.word	0x3ff921fb
 8006da8:	8800759c 	.word	0x8800759c
 8006dac:	7e37e43c 	.word	0x7e37e43c
 8006db0:	e322da11 	.word	0xe322da11
 8006db4:	3f90ad3a 	.word	0x3f90ad3a
 8006db8:	24760deb 	.word	0x24760deb
 8006dbc:	3fa97b4b 	.word	0x3fa97b4b
 8006dc0:	a0d03d51 	.word	0xa0d03d51
 8006dc4:	3fb10d66 	.word	0x3fb10d66
 8006dc8:	c54c206e 	.word	0xc54c206e
 8006dcc:	3fb745cd 	.word	0x3fb745cd
 8006dd0:	920083ff 	.word	0x920083ff
 8006dd4:	3fc24924 	.word	0x3fc24924
 8006dd8:	5555550d 	.word	0x5555550d
 8006ddc:	3fd55555 	.word	0x3fd55555
 8006de0:	2c6a6c2f 	.word	0x2c6a6c2f
 8006de4:	bfa2b444 	.word	0xbfa2b444
 8006de8:	52defd9a 	.word	0x52defd9a
 8006dec:	3fadde2d 	.word	0x3fadde2d
 8006df0:	af749a6d 	.word	0xaf749a6d
 8006df4:	3fb3b0f2 	.word	0x3fb3b0f2
 8006df8:	fe231671 	.word	0xfe231671
 8006dfc:	3fbc71c6 	.word	0x3fbc71c6
 8006e00:	9998ebc4 	.word	0x9998ebc4
 8006e04:	3fc99999 	.word	0x3fc99999
 8006e08:	54442d18 	.word	0x54442d18
 8006e0c:	bff921fb 	.word	0xbff921fb
 8006e10:	440fffff 	.word	0x440fffff
 8006e14:	7ff00000 	.word	0x7ff00000
 8006e18:	3fdbffff 	.word	0x3fdbffff
 8006e1c:	3ff00000 	.word	0x3ff00000
 8006e20:	3ff2ffff 	.word	0x3ff2ffff
 8006e24:	40037fff 	.word	0x40037fff
 8006e28:	3ff80000 	.word	0x3ff80000
 8006e2c:	bff00000 	.word	0xbff00000
 8006e30:	08007108 	.word	0x08007108
 8006e34:	080070e8 	.word	0x080070e8

08006e38 <fabs>:
 8006e38:	ec51 0b10 	vmov	r0, r1, d0
 8006e3c:	ee10 2a10 	vmov	r2, s0
 8006e40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006e44:	ec43 2b10 	vmov	d0, r2, r3
 8006e48:	4770      	bx	lr
	...

08006e4c <_init>:
 8006e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4e:	bf00      	nop
 8006e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e52:	bc08      	pop	{r3}
 8006e54:	469e      	mov	lr, r3
 8006e56:	4770      	bx	lr

08006e58 <_fini>:
 8006e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e5a:	bf00      	nop
 8006e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e5e:	bc08      	pop	{r3}
 8006e60:	469e      	mov	lr, r3
 8006e62:	4770      	bx	lr
