<stg><name>shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config6></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:0  %kernel_window_15_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_15_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_15_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:1  %kernel_window_14_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_14_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_14_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:2  %kernel_window_13_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_13_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_13_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:3  %kernel_window_12_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_12_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_12_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:4  %kernel_window_7_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_7_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_7_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:5  %kernel_window_5_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_5_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_5_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:6  %kernel_window_4_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_4_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_4_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:7  %in_elem_data_3_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_3_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_3_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:8  %in_elem_data_2_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_2_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_2_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:9  %in_elem_data_1_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_1_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_1_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:10  %in_elem_data_0_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_0_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_0_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln221"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
.preheader.preheader:12  %DataOut_V_4 = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_0, i64 0, i64 32), i4 %in_elem_data_0_V_read_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
.preheader.preheader:13  %DataOut_V_5 = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_1, i64 0, i64 32), i4 %in_elem_data_1_V_read_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
.preheader.preheader:14  %DataOut_V_2 = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_2, i64 0, i64 32), i4 %in_elem_data_2_V_read_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
.preheader.preheader:15  %DataOut_V = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_3, i64 0, i64 32), i4 %in_elem_data_3_V_read_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:16  %newret = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } undef, i4 %kernel_window_4_V_read_1, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:17  %newret1 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret, i4 %kernel_window_5_V_read_1, 1

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:18  %newret2 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret1, i4 %kernel_window_7_V_read_1, 2

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:19  %newret3 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret2, i4 %kernel_window_12_V_read_1, 3

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:20  %newret4 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret3, i4 %kernel_window_13_V_read_1, 4

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:21  %newret5 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret4, i4 %kernel_window_14_V_read_1, 5

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:22  %newret6 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret5, i4 %kernel_window_15_V_read_1, 6

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:23  %newret7 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret6, i4 %DataOut_V_4, 7

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:24  %newret8 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret7, i4 %DataOut_V_5, 8

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:25  %newret9 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret8, i4 %DataOut_V, 9

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:26  %newret10 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret9, i4 %in_elem_data_0_V_read_1, 10

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:27  %newret11 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret10, i4 %in_elem_data_1_V_read_1, 11

]]></Node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:28  %newret12 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret11, i4 %in_elem_data_2_V_read_1, 12

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="56" op_0_bw="56" op_1_bw="4">
<![CDATA[
.preheader.preheader:29  %newret13 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret12, i4 %in_elem_data_3_V_read_1, 13

]]></Node>
<StgValue><ssdm name="newret13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="56">
<![CDATA[
.preheader.preheader:30  ret { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret13

]]></Node>
<StgValue><ssdm name="ret_ln216"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="in_elem_data_0_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</port>
<port id="35" name="in_elem_data_1_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</port>
<port id="36" name="in_elem_data_2_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</port>
<port id="37" name="in_elem_data_3_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</port>
<port id="38" name="kernel_window_4_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_4_V_read"/></StgValue>
</port>
<port id="39" name="kernel_window_5_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_5_V_read"/></StgValue>
</port>
<port id="40" name="kernel_window_7_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</port>
<port id="41" name="kernel_window_12_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_12_V_read"/></StgValue>
</port>
<port id="42" name="kernel_window_13_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_13_V_read"/></StgValue>
</port>
<port id="43" name="kernel_window_14_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_14_V_read"/></StgValue>
</port>
<port id="44" name="kernel_window_15_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_15_V_read"/></StgValue>
</port>
<port id="45" name="line_buffer_Array_V_1_0_0" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="line_buffer_Array_V_1_0_1" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="line_buffer_Array_V_1_0_2" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="line_buffer_Array_V_1_0_3" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i4" to="kernel_window_15_V_read_1" fromId="49" toId="2">
</dataflow>
<dataflow id="51" from="kernel_window_15_V_read" to="kernel_window_15_V_read_1" fromId="44" toId="2">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i4" to="kernel_window_14_V_read_1" fromId="49" toId="3">
</dataflow>
<dataflow id="53" from="kernel_window_14_V_read" to="kernel_window_14_V_read_1" fromId="43" toId="3">
</dataflow>
<dataflow id="54" from="_ssdm_op_Read.ap_auto.i4" to="kernel_window_13_V_read_1" fromId="49" toId="4">
</dataflow>
<dataflow id="55" from="kernel_window_13_V_read" to="kernel_window_13_V_read_1" fromId="42" toId="4">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i4" to="kernel_window_12_V_read_1" fromId="49" toId="5">
</dataflow>
<dataflow id="57" from="kernel_window_12_V_read" to="kernel_window_12_V_read_1" fromId="41" toId="5">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i4" to="kernel_window_7_V_read_1" fromId="49" toId="6">
</dataflow>
<dataflow id="59" from="kernel_window_7_V_read" to="kernel_window_7_V_read_1" fromId="40" toId="6">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i4" to="kernel_window_5_V_read_1" fromId="49" toId="7">
</dataflow>
<dataflow id="61" from="kernel_window_5_V_read" to="kernel_window_5_V_read_1" fromId="39" toId="7">
</dataflow>
<dataflow id="62" from="_ssdm_op_Read.ap_auto.i4" to="kernel_window_4_V_read_1" fromId="49" toId="8">
</dataflow>
<dataflow id="63" from="kernel_window_4_V_read" to="kernel_window_4_V_read_1" fromId="38" toId="8">
</dataflow>
<dataflow id="64" from="_ssdm_op_Read.ap_auto.i4" to="in_elem_data_3_V_read_1" fromId="49" toId="9">
</dataflow>
<dataflow id="65" from="in_elem_data_3_V_read" to="in_elem_data_3_V_read_1" fromId="37" toId="9">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i4" to="in_elem_data_2_V_read_1" fromId="49" toId="10">
</dataflow>
<dataflow id="67" from="in_elem_data_2_V_read" to="in_elem_data_2_V_read_1" fromId="36" toId="10">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i4" to="in_elem_data_1_V_read_1" fromId="49" toId="11">
</dataflow>
<dataflow id="69" from="in_elem_data_1_V_read" to="in_elem_data_1_V_read_1" fromId="35" toId="11">
</dataflow>
<dataflow id="70" from="_ssdm_op_Read.ap_auto.i4" to="in_elem_data_0_V_read_1" fromId="49" toId="12">
</dataflow>
<dataflow id="71" from="in_elem_data_0_V_read" to="in_elem_data_0_V_read_1" fromId="34" toId="12">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecPipeline" to="specpipeline_ln221" fromId="72" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specpipeline_ln221" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specpipeline_ln221" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specpipeline_ln221" fromId="76" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specpipeline_ln221" fromId="79" toId="13">
</dataflow>
<dataflow id="82" from="p_str11" to="specpipeline_ln221" fromId="81" toId="13">
</dataflow>
<dataflow id="84" from="_ssdm_op_MemShiftRead.[33 x i4]P" to="DataOut_V_4" fromId="83" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_85" to="DataOut_V_4" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="in_elem_data_0_V_read_1" to="DataOut_V_4" fromId="12" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_88" to="DataOut_V_4" fromId="88" toId="14">
</dataflow>
<dataflow id="90" from="_ssdm_op_MemShiftRead.[33 x i4]P" to="DataOut_V_5" fromId="83" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="DataOut_V_5" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="in_elem_data_1_V_read_1" to="DataOut_V_5" fromId="11" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_88" to="DataOut_V_5" fromId="88" toId="15">
</dataflow>
<dataflow id="95" from="_ssdm_op_MemShiftRead.[33 x i4]P" to="DataOut_V_2" fromId="83" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="DataOut_V_2" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="in_elem_data_2_V_read_1" to="DataOut_V_2" fromId="10" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_88" to="DataOut_V_2" fromId="88" toId="16">
</dataflow>
<dataflow id="100" from="_ssdm_op_MemShiftRead.[33 x i4]P" to="DataOut_V" fromId="83" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_101" to="DataOut_V" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="in_elem_data_3_V_read_1" to="DataOut_V" fromId="9" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_88" to="DataOut_V" fromId="88" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="newret" fromId="105" toId="18">
</dataflow>
<dataflow id="107" from="kernel_window_4_V_read_1" to="newret" fromId="8" toId="18">
</dataflow>
<dataflow id="108" from="newret" to="newret1" fromId="18" toId="19">
</dataflow>
<dataflow id="109" from="kernel_window_5_V_read_1" to="newret1" fromId="7" toId="19">
</dataflow>
<dataflow id="110" from="newret1" to="newret2" fromId="19" toId="20">
</dataflow>
<dataflow id="111" from="kernel_window_7_V_read_1" to="newret2" fromId="6" toId="20">
</dataflow>
<dataflow id="112" from="newret2" to="newret3" fromId="20" toId="21">
</dataflow>
<dataflow id="113" from="kernel_window_12_V_read_1" to="newret3" fromId="5" toId="21">
</dataflow>
<dataflow id="114" from="newret3" to="newret4" fromId="21" toId="22">
</dataflow>
<dataflow id="115" from="kernel_window_13_V_read_1" to="newret4" fromId="4" toId="22">
</dataflow>
<dataflow id="116" from="newret4" to="newret5" fromId="22" toId="23">
</dataflow>
<dataflow id="117" from="kernel_window_14_V_read_1" to="newret5" fromId="3" toId="23">
</dataflow>
<dataflow id="118" from="newret5" to="newret6" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="kernel_window_15_V_read_1" to="newret6" fromId="2" toId="24">
</dataflow>
<dataflow id="120" from="newret6" to="newret7" fromId="24" toId="25">
</dataflow>
<dataflow id="121" from="DataOut_V_4" to="newret7" fromId="14" toId="25">
</dataflow>
<dataflow id="122" from="newret7" to="newret8" fromId="25" toId="26">
</dataflow>
<dataflow id="123" from="DataOut_V_5" to="newret8" fromId="15" toId="26">
</dataflow>
<dataflow id="124" from="newret8" to="newret9" fromId="26" toId="27">
</dataflow>
<dataflow id="125" from="DataOut_V" to="newret9" fromId="17" toId="27">
</dataflow>
<dataflow id="126" from="newret9" to="newret10" fromId="27" toId="28">
</dataflow>
<dataflow id="127" from="in_elem_data_0_V_read_1" to="newret10" fromId="12" toId="28">
</dataflow>
<dataflow id="128" from="newret10" to="newret11" fromId="28" toId="29">
</dataflow>
<dataflow id="129" from="in_elem_data_1_V_read_1" to="newret11" fromId="11" toId="29">
</dataflow>
<dataflow id="130" from="newret11" to="newret12" fromId="29" toId="30">
</dataflow>
<dataflow id="131" from="in_elem_data_2_V_read_1" to="newret12" fromId="10" toId="30">
</dataflow>
<dataflow id="132" from="newret12" to="newret13" fromId="30" toId="31">
</dataflow>
<dataflow id="133" from="in_elem_data_3_V_read_1" to="newret13" fromId="9" toId="31">
</dataflow>
<dataflow id="134" from="newret13" to="ret_ln216" fromId="31" toId="32">
</dataflow>
</dataflows>


</stg>
