<stg><name>kernel6</name>


<trans_list>

<trans id="20" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel6_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %loop_begin

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop_begin:0  %i_0 = phi i32 [ 0, %0 ], [ %i, %loop_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_begin:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_begin:4  %mul_ln8 = mul nsw i32 %i_0, %i_0

]]></Node>
<StgValue><ssdm name="mul_ln8"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_begin:5  %icmp_ln8 = icmp slt i32 %mul_ln8, %x_read

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_begin:6  %i = add nsw i32 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_begin:7  br i1 %icmp_ln8, label %loop_end, label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
loop_end:1  br label %loop_begin

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %i_0

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="29" from="x" to="specbitsmap_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="30" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="27" toId="5">
</dataflow>
<dataflow id="32" from="StgValue_31" to="specbitsmap_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="34" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="36" from="kernel6_str" to="spectopmodule_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="38" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="37" toId="7">
</dataflow>
<dataflow id="39" from="x" to="x_read" fromId="26" toId="7">
</dataflow>
<dataflow id="40" from="StgValue_31" to="i_0" fromId="31" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="41" from="br_ln6" to="i_0" fromId="8" toId="9">
</dataflow>
<dataflow id="42" from="i" to="i_0" fromId="15" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="43" from="br_ln6" to="i_0" fromId="18" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="44" toId="10">
</dataflow>
<dataflow id="47" from="p_str" to="specloopname_ln7" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="48" toId="11">
</dataflow>
<dataflow id="50" from="p_str" to="tmp" fromId="46" toId="11">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="specpipeline_ln8" fromId="51" toId="12">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specpipeline_ln8" fromId="53" toId="12">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln8" fromId="55" toId="12">
</dataflow>
<dataflow id="57" from="StgValue_55" to="specpipeline_ln8" fromId="55" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_31" to="specpipeline_ln8" fromId="31" toId="12">
</dataflow>
<dataflow id="60" from="p_str1" to="specpipeline_ln8" fromId="59" toId="12">
</dataflow>
<dataflow id="61" from="i_0" to="mul_ln8" fromId="9" toId="13">
</dataflow>
<dataflow id="62" from="i_0" to="mul_ln8" fromId="9" toId="13">
</dataflow>
<dataflow id="63" from="mul_ln8" to="icmp_ln8" fromId="13" toId="14">
</dataflow>
<dataflow id="64" from="x_read" to="icmp_ln8" fromId="7" toId="14">
</dataflow>
<dataflow id="65" from="i_0" to="i" fromId="9" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_55" to="i" fromId="55" toId="15">
</dataflow>
<dataflow id="67" from="icmp_ln8" to="br_ln8" fromId="14" toId="16">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="68" toId="17">
</dataflow>
<dataflow id="70" from="p_str" to="empty" fromId="46" toId="17">
</dataflow>
<dataflow id="71" from="tmp" to="empty" fromId="11" toId="17">
</dataflow>
<dataflow id="72" from="i_0" to="ret_ln12" fromId="9" toId="19">
</dataflow>
<dataflow id="73" from="icmp_ln8" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
