/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [2:0] _04_;
  wire [5:0] _05_;
  wire [14:0] _06_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_46z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(in_data[179] & celloutsig_1_4z);
  assign celloutsig_1_12z = ~(celloutsig_1_3z & _00_);
  assign celloutsig_1_15z = ~(celloutsig_1_8z & in_data[134]);
  assign celloutsig_1_19z = ~(celloutsig_1_17z & celloutsig_1_0z);
  assign celloutsig_0_28z = ~celloutsig_0_12z;
  assign celloutsig_0_8z = ~((celloutsig_0_0z[0] | celloutsig_0_0z[10]) & celloutsig_0_7z[7]);
  assign celloutsig_0_5z = in_data[7] | ~(in_data[44]);
  assign celloutsig_1_0z = in_data[129] | ~(in_data[130]);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z ^ celloutsig_1_5z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_11z[4] ^ _02_);
  assign celloutsig_0_4z = { in_data[95:92], celloutsig_0_1z } + { celloutsig_0_0z[3:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_46z = { celloutsig_0_14z[8:5], celloutsig_0_33z } + celloutsig_0_25z[6:2];
  assign celloutsig_0_25z = { celloutsig_0_14z[16:12], celloutsig_0_10z, celloutsig_0_2z } + { celloutsig_0_0z[7:2], celloutsig_0_3z };
  reg [5:0] _21_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _21_ <= 6'h00;
    else _21_ <= { celloutsig_0_0z[9:6], celloutsig_0_1z, celloutsig_0_2z };
  assign { _05_[5:3], _03_[5:4], _02_ } = _21_;
  reg [2:0] _22_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 3'h0;
    else _22_ <= { celloutsig_1_6z[2], celloutsig_1_3z, celloutsig_1_3z };
  assign { _00_, _04_[1:0] } = _22_;
  reg [14:0] _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _23_ <= 15'h0000;
    else _23_ <= { in_data[23:10], celloutsig_0_9z };
  assign { _06_[14:2], _01_, _06_[0] } = _23_;
  assign celloutsig_0_14z = { _05_[4:3], _03_[5:4], _02_, celloutsig_0_0z, celloutsig_0_12z } / { 1'h1, in_data[29:17], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_16z = { celloutsig_1_9z[6:4], celloutsig_1_12z } == { _00_, _04_[1:0], celloutsig_1_2z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } >= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_8z } >= { _05_[3], _03_[5:4], _02_ };
  assign celloutsig_0_22z = - { celloutsig_0_0z[1], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_17z = { celloutsig_1_6z[1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_16z } !== { celloutsig_1_6z[0], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_0z = ~ in_data[70:58];
  assign celloutsig_1_5z = ~ { in_data[117:110], celloutsig_1_2z };
  assign celloutsig_1_9z = ~ celloutsig_1_5z[7:0];
  assign celloutsig_0_19z = ~ { in_data[95:85], celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_0_1z = & in_data[23:10];
  assign celloutsig_0_3z = & in_data[25:4];
  assign celloutsig_1_1z = | in_data[143:139];
  assign celloutsig_0_10z = | { celloutsig_0_0z[11:2], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[28] & celloutsig_0_0z[8];
  assign celloutsig_0_29z = celloutsig_0_19z[7] & celloutsig_0_2z;
  assign celloutsig_0_33z = celloutsig_0_10z & celloutsig_0_28z;
  assign celloutsig_1_2z = | in_data[108:103];
  assign celloutsig_0_55z = ~^ celloutsig_0_4z[4:1];
  assign celloutsig_0_56z = ~^ { _06_[12:5], celloutsig_0_46z, celloutsig_0_29z, celloutsig_0_22z };
  assign celloutsig_1_6z = { in_data[164:162], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } >> { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z[12:6], celloutsig_0_3z, celloutsig_0_1z, _05_[5:3], _03_[5:4], _02_ } >> { in_data[74:61], celloutsig_0_5z };
  assign celloutsig_0_17z = ~((celloutsig_0_11z[3] & celloutsig_0_2z) | _05_[5]);
  assign { celloutsig_0_11z[1], celloutsig_0_11z[5:2] } = ~ { celloutsig_0_8z, celloutsig_0_4z[3:0] };
  assign { out_data[128], out_data[139], out_data[137:130], out_data[138], out_data[145:140], out_data[146] } = ~ { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z };
  assign { _03_[3:2], _03_[0] } = { _02_, celloutsig_0_10z, celloutsig_0_3z };
  assign _04_[2] = _00_;
  assign _05_[2:0] = { _03_[5:4], _02_ };
  assign _06_[1] = _01_;
  assign celloutsig_0_11z[0] = celloutsig_0_11z[1];
  assign { out_data[129], out_data[96], out_data[32], out_data[0] } = { out_data[146], celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
