/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ss */
#define ss__0__INTTYPE CYREG_PICU0_INTTYPE5
#define ss__0__MASK 0x20u
#define ss__0__PC CYREG_PRT0_PC5
#define ss__0__PORT 0u
#define ss__0__SHIFT 5u
#define ss__AG CYREG_PRT0_AG
#define ss__AMUX CYREG_PRT0_AMUX
#define ss__BIE CYREG_PRT0_BIE
#define ss__BIT_MASK CYREG_PRT0_BIT_MASK
#define ss__BYP CYREG_PRT0_BYP
#define ss__CTL CYREG_PRT0_CTL
#define ss__DM0 CYREG_PRT0_DM0
#define ss__DM1 CYREG_PRT0_DM1
#define ss__DM2 CYREG_PRT0_DM2
#define ss__DR CYREG_PRT0_DR
#define ss__INP_DIS CYREG_PRT0_INP_DIS
#define ss__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ss__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ss__LCD_EN CYREG_PRT0_LCD_EN
#define ss__MASK 0x20u
#define ss__PORT 0u
#define ss__PRT CYREG_PRT0_PRT
#define ss__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ss__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ss__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ss__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ss__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ss__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ss__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ss__PS CYREG_PRT0_PS
#define ss__SHIFT 5u
#define ss__SLW CYREG_PRT0_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Pin_1__0__MASK 0x80u
#define Pin_1__0__PC CYREG_PRT1_PC7
#define Pin_1__0__PORT 1u
#define Pin_1__0__SHIFT 7u
#define Pin_1__AG CYREG_PRT1_AG
#define Pin_1__AMUX CYREG_PRT1_AMUX
#define Pin_1__BIE CYREG_PRT1_BIE
#define Pin_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_1__BYP CYREG_PRT1_BYP
#define Pin_1__CTL CYREG_PRT1_CTL
#define Pin_1__DM0 CYREG_PRT1_DM0
#define Pin_1__DM1 CYREG_PRT1_DM1
#define Pin_1__DM2 CYREG_PRT1_DM2
#define Pin_1__DR CYREG_PRT1_DR
#define Pin_1__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_1__MASK 0x80u
#define Pin_1__PORT 1u
#define Pin_1__PRT CYREG_PRT1_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_1__PS CYREG_PRT1_PS
#define Pin_1__SHIFT 7u
#define Pin_1__SLW CYREG_PRT1_SLW

/* SPI_1 */
#define SPI_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPI_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define SPI_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define SPI_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define SPI_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define SPI_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define SPI_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define SPI_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define SPI_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define SPI_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPI_1_BSPIS_BitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define SPI_1_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define SPI_1_BSPIS_BitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define SPI_1_BSPIS_BitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define SPI_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_1_BSPIS_BitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define SPI_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPI_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPI_1_BSPIS_BitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define SPI_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPI_1_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define SPI_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define SPI_1_BSPIS_BitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define SPI_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPI_1_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPI_1_BSPIS_RxStsReg__3__MASK 0x08u
#define SPI_1_BSPIS_RxStsReg__3__POS 3
#define SPI_1_BSPIS_RxStsReg__4__MASK 0x10u
#define SPI_1_BSPIS_RxStsReg__4__POS 4
#define SPI_1_BSPIS_RxStsReg__5__MASK 0x20u
#define SPI_1_BSPIS_RxStsReg__5__POS 5
#define SPI_1_BSPIS_RxStsReg__6__MASK 0x40u
#define SPI_1_BSPIS_RxStsReg__6__POS 6
#define SPI_1_BSPIS_RxStsReg__MASK 0x78u
#define SPI_1_BSPIS_RxStsReg__MASK_REG CYREG_B1_UDB05_MSK
#define SPI_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPI_1_BSPIS_RxStsReg__STATUS_REG CYREG_B1_UDB05_ST
#define SPI_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define SPI_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define SPI_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define SPI_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define SPI_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPI_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define SPI_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define SPI_1_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define SPI_1_BSPIS_sR8_Dp_u0__A0_REG CYREG_B0_UDB03_A0
#define SPI_1_BSPIS_sR8_Dp_u0__A1_REG CYREG_B0_UDB03_A1
#define SPI_1_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define SPI_1_BSPIS_sR8_Dp_u0__D0_REG CYREG_B0_UDB03_D0
#define SPI_1_BSPIS_sR8_Dp_u0__D1_REG CYREG_B0_UDB03_D1
#define SPI_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPI_1_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define SPI_1_BSPIS_sR8_Dp_u0__F0_REG CYREG_B0_UDB03_F0
#define SPI_1_BSPIS_sR8_Dp_u0__F1_REG CYREG_B0_UDB03_F1
#define SPI_1_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_1_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_1_BSPIS_TxStsReg__0__MASK 0x01u
#define SPI_1_BSPIS_TxStsReg__0__POS 0
#define SPI_1_BSPIS_TxStsReg__1__MASK 0x02u
#define SPI_1_BSPIS_TxStsReg__1__POS 1
#define SPI_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_1_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPI_1_BSPIS_TxStsReg__2__MASK 0x04u
#define SPI_1_BSPIS_TxStsReg__2__POS 2
#define SPI_1_BSPIS_TxStsReg__6__MASK 0x40u
#define SPI_1_BSPIS_TxStsReg__6__POS 6
#define SPI_1_BSPIS_TxStsReg__MASK 0x47u
#define SPI_1_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPI_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_1_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB07_ST
#define SPI_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPI_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPI_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPI_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_1_IntClock__INDEX 0x00u
#define SPI_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_1_IntClock__PM_ACT_MSK 0x01u
#define SPI_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_1_IntClock__PM_STBY_MSK 0x01u
#define SPI_1_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPI_1_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPI_1_RxInternalInterrupt__INTC_MASK 0x100u
#define SPI_1_RxInternalInterrupt__INTC_NUMBER 8u
#define SPI_1_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPI_1_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define SPI_1_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPI_1_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Echo_1 */
#define Echo_1__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Echo_1__0__MASK 0x20u
#define Echo_1__0__PC CYREG_PRT1_PC5
#define Echo_1__0__PORT 1u
#define Echo_1__0__SHIFT 5u
#define Echo_1__AG CYREG_PRT1_AG
#define Echo_1__AMUX CYREG_PRT1_AMUX
#define Echo_1__BIE CYREG_PRT1_BIE
#define Echo_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Echo_1__BYP CYREG_PRT1_BYP
#define Echo_1__CTL CYREG_PRT1_CTL
#define Echo_1__DM0 CYREG_PRT1_DM0
#define Echo_1__DM1 CYREG_PRT1_DM1
#define Echo_1__DM2 CYREG_PRT1_DM2
#define Echo_1__DR CYREG_PRT1_DR
#define Echo_1__INP_DIS CYREG_PRT1_INP_DIS
#define Echo_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Echo_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Echo_1__LCD_EN CYREG_PRT1_LCD_EN
#define Echo_1__MASK 0x20u
#define Echo_1__PORT 1u
#define Echo_1__PRT CYREG_PRT1_PRT
#define Echo_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Echo_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Echo_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Echo_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Echo_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Echo_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Echo_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Echo_1__PS CYREG_PRT1_PS
#define Echo_1__SHIFT 5u
#define Echo_1__SLW CYREG_PRT1_SLW

/* Echo_2 */
#define Echo_2__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Echo_2__0__MASK 0x80u
#define Echo_2__0__PC CYREG_PRT0_PC7
#define Echo_2__0__PORT 0u
#define Echo_2__0__SHIFT 7u
#define Echo_2__AG CYREG_PRT0_AG
#define Echo_2__AMUX CYREG_PRT0_AMUX
#define Echo_2__BIE CYREG_PRT0_BIE
#define Echo_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Echo_2__BYP CYREG_PRT0_BYP
#define Echo_2__CTL CYREG_PRT0_CTL
#define Echo_2__DM0 CYREG_PRT0_DM0
#define Echo_2__DM1 CYREG_PRT0_DM1
#define Echo_2__DM2 CYREG_PRT0_DM2
#define Echo_2__DR CYREG_PRT0_DR
#define Echo_2__INP_DIS CYREG_PRT0_INP_DIS
#define Echo_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Echo_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Echo_2__LCD_EN CYREG_PRT0_LCD_EN
#define Echo_2__MASK 0x80u
#define Echo_2__PORT 0u
#define Echo_2__PRT CYREG_PRT0_PRT
#define Echo_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Echo_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Echo_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Echo_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Echo_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Echo_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Echo_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Echo_2__PS CYREG_PRT0_PS
#define Echo_2__SHIFT 7u
#define Echo_2__SLW CYREG_PRT0_SLW

/* Pin_X1 */
#define Pin_X1__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_X1__0__MASK 0x20u
#define Pin_X1__0__PC CYREG_PRT2_PC5
#define Pin_X1__0__PORT 2u
#define Pin_X1__0__SHIFT 5u
#define Pin_X1__AG CYREG_PRT2_AG
#define Pin_X1__AMUX CYREG_PRT2_AMUX
#define Pin_X1__BIE CYREG_PRT2_BIE
#define Pin_X1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_X1__BYP CYREG_PRT2_BYP
#define Pin_X1__CTL CYREG_PRT2_CTL
#define Pin_X1__DM0 CYREG_PRT2_DM0
#define Pin_X1__DM1 CYREG_PRT2_DM1
#define Pin_X1__DM2 CYREG_PRT2_DM2
#define Pin_X1__DR CYREG_PRT2_DR
#define Pin_X1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_X1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_X1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_X1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_X1__MASK 0x20u
#define Pin_X1__PORT 2u
#define Pin_X1__PRT CYREG_PRT2_PRT
#define Pin_X1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_X1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_X1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_X1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_X1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_X1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_X1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_X1__PS CYREG_PRT2_PS
#define Pin_X1__SHIFT 5u
#define Pin_X1__SLW CYREG_PRT2_SLW

/* Pin_X2 */
#define Pin_X2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_X2__0__MASK 0x10u
#define Pin_X2__0__PC CYREG_PRT2_PC4
#define Pin_X2__0__PORT 2u
#define Pin_X2__0__SHIFT 4u
#define Pin_X2__AG CYREG_PRT2_AG
#define Pin_X2__AMUX CYREG_PRT2_AMUX
#define Pin_X2__BIE CYREG_PRT2_BIE
#define Pin_X2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_X2__BYP CYREG_PRT2_BYP
#define Pin_X2__CTL CYREG_PRT2_CTL
#define Pin_X2__DM0 CYREG_PRT2_DM0
#define Pin_X2__DM1 CYREG_PRT2_DM1
#define Pin_X2__DM2 CYREG_PRT2_DM2
#define Pin_X2__DR CYREG_PRT2_DR
#define Pin_X2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_X2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_X2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_X2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_X2__MASK 0x10u
#define Pin_X2__PORT 2u
#define Pin_X2__PRT CYREG_PRT2_PRT
#define Pin_X2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_X2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_X2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_X2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_X2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_X2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_X2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_X2__PS CYREG_PRT2_PS
#define Pin_X2__SHIFT 4u
#define Pin_X2__SLW CYREG_PRT2_SLW

/* Pin_X3 */
#define Pin_X3__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_X3__0__MASK 0x08u
#define Pin_X3__0__PC CYREG_PRT2_PC3
#define Pin_X3__0__PORT 2u
#define Pin_X3__0__SHIFT 3u
#define Pin_X3__AG CYREG_PRT2_AG
#define Pin_X3__AMUX CYREG_PRT2_AMUX
#define Pin_X3__BIE CYREG_PRT2_BIE
#define Pin_X3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_X3__BYP CYREG_PRT2_BYP
#define Pin_X3__CTL CYREG_PRT2_CTL
#define Pin_X3__DM0 CYREG_PRT2_DM0
#define Pin_X3__DM1 CYREG_PRT2_DM1
#define Pin_X3__DM2 CYREG_PRT2_DM2
#define Pin_X3__DR CYREG_PRT2_DR
#define Pin_X3__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_X3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_X3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_X3__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_X3__MASK 0x08u
#define Pin_X3__PORT 2u
#define Pin_X3__PRT CYREG_PRT2_PRT
#define Pin_X3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_X3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_X3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_X3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_X3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_X3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_X3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_X3__PS CYREG_PRT2_PS
#define Pin_X3__SHIFT 3u
#define Pin_X3__SLW CYREG_PRT2_SLW

/* Pin_Y1 */
#define Pin_Y1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_Y1__0__MASK 0x04u
#define Pin_Y1__0__PC CYREG_PRT2_PC2
#define Pin_Y1__0__PORT 2u
#define Pin_Y1__0__SHIFT 2u
#define Pin_Y1__AG CYREG_PRT2_AG
#define Pin_Y1__AMUX CYREG_PRT2_AMUX
#define Pin_Y1__BIE CYREG_PRT2_BIE
#define Pin_Y1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Y1__BYP CYREG_PRT2_BYP
#define Pin_Y1__CTL CYREG_PRT2_CTL
#define Pin_Y1__DM0 CYREG_PRT2_DM0
#define Pin_Y1__DM1 CYREG_PRT2_DM1
#define Pin_Y1__DM2 CYREG_PRT2_DM2
#define Pin_Y1__DR CYREG_PRT2_DR
#define Pin_Y1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Y1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Y1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Y1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Y1__MASK 0x04u
#define Pin_Y1__PORT 2u
#define Pin_Y1__PRT CYREG_PRT2_PRT
#define Pin_Y1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Y1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Y1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Y1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Y1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Y1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Y1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Y1__PS CYREG_PRT2_PS
#define Pin_Y1__SHIFT 2u
#define Pin_Y1__SLW CYREG_PRT2_SLW

/* Pin_Y2 */
#define Pin_Y2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_Y2__0__MASK 0x02u
#define Pin_Y2__0__PC CYREG_PRT2_PC1
#define Pin_Y2__0__PORT 2u
#define Pin_Y2__0__SHIFT 1u
#define Pin_Y2__AG CYREG_PRT2_AG
#define Pin_Y2__AMUX CYREG_PRT2_AMUX
#define Pin_Y2__BIE CYREG_PRT2_BIE
#define Pin_Y2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Y2__BYP CYREG_PRT2_BYP
#define Pin_Y2__CTL CYREG_PRT2_CTL
#define Pin_Y2__DM0 CYREG_PRT2_DM0
#define Pin_Y2__DM1 CYREG_PRT2_DM1
#define Pin_Y2__DM2 CYREG_PRT2_DM2
#define Pin_Y2__DR CYREG_PRT2_DR
#define Pin_Y2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Y2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Y2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Y2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Y2__MASK 0x02u
#define Pin_Y2__PORT 2u
#define Pin_Y2__PRT CYREG_PRT2_PRT
#define Pin_Y2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Y2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Y2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Y2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Y2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Y2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Y2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Y2__PS CYREG_PRT2_PS
#define Pin_Y2__SHIFT 1u
#define Pin_Y2__SLW CYREG_PRT2_SLW

/* Pin_Y3 */
#define Pin_Y3__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_Y3__0__MASK 0x01u
#define Pin_Y3__0__PC CYREG_PRT2_PC0
#define Pin_Y3__0__PORT 2u
#define Pin_Y3__0__SHIFT 0u
#define Pin_Y3__AG CYREG_PRT2_AG
#define Pin_Y3__AMUX CYREG_PRT2_AMUX
#define Pin_Y3__BIE CYREG_PRT2_BIE
#define Pin_Y3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Y3__BYP CYREG_PRT2_BYP
#define Pin_Y3__CTL CYREG_PRT2_CTL
#define Pin_Y3__DM0 CYREG_PRT2_DM0
#define Pin_Y3__DM1 CYREG_PRT2_DM1
#define Pin_Y3__DM2 CYREG_PRT2_DM2
#define Pin_Y3__DR CYREG_PRT2_DR
#define Pin_Y3__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Y3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Y3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Y3__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Y3__MASK 0x01u
#define Pin_Y3__PORT 2u
#define Pin_Y3__PRT CYREG_PRT2_PRT
#define Pin_Y3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Y3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Y3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Y3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Y3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Y3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Y3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Y3__PS CYREG_PRT2_PS
#define Pin_Y3__SHIFT 0u
#define Pin_Y3__SLW CYREG_PRT2_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB07_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB07_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB07_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB07_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB07_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB07_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x03u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x08u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x08u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x04u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x10u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x10u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x01u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x02u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x02u

/* SPI_ISR */
#define SPI_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPI_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPI_ISR__INTC_MASK 0x20u
#define SPI_ISR__INTC_NUMBER 5u
#define SPI_ISR__INTC_PRIOR_NUM 7u
#define SPI_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define SPI_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPI_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_uart */
#define ISR_uart__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_uart__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_uart__INTC_MASK 0x10u
#define ISR_uart__INTC_NUMBER 4u
#define ISR_uart__INTC_PRIOR_NUM 6u
#define ISR_uart__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define ISR_uart__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_uart__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_delay */
#define ISR_delay__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_delay__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_delay__INTC_MASK 0x02u
#define ISR_delay__INTC_NUMBER 1u
#define ISR_delay__INTC_PRIOR_NUM 5u
#define ISR_delay__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR_delay__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_delay__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Slave_clk */
#define Slave_clk__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Slave_clk__0__MASK 0x02u
#define Slave_clk__0__PC CYREG_PRT0_PC1
#define Slave_clk__0__PORT 0u
#define Slave_clk__0__SHIFT 1u
#define Slave_clk__AG CYREG_PRT0_AG
#define Slave_clk__AMUX CYREG_PRT0_AMUX
#define Slave_clk__BIE CYREG_PRT0_BIE
#define Slave_clk__BIT_MASK CYREG_PRT0_BIT_MASK
#define Slave_clk__BYP CYREG_PRT0_BYP
#define Slave_clk__CTL CYREG_PRT0_CTL
#define Slave_clk__DM0 CYREG_PRT0_DM0
#define Slave_clk__DM1 CYREG_PRT0_DM1
#define Slave_clk__DM2 CYREG_PRT0_DM2
#define Slave_clk__DR CYREG_PRT0_DR
#define Slave_clk__INP_DIS CYREG_PRT0_INP_DIS
#define Slave_clk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Slave_clk__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Slave_clk__LCD_EN CYREG_PRT0_LCD_EN
#define Slave_clk__MASK 0x02u
#define Slave_clk__PORT 0u
#define Slave_clk__PRT CYREG_PRT0_PRT
#define Slave_clk__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Slave_clk__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Slave_clk__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Slave_clk__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Slave_clk__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Slave_clk__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Slave_clk__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Slave_clk__PS CYREG_PRT0_PS
#define Slave_clk__SHIFT 1u
#define Slave_clk__SLW CYREG_PRT0_SLW

/* Trigger_1 */
#define Trigger_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Trigger_1__0__MASK 0x40u
#define Trigger_1__0__PC CYREG_PRT1_PC6
#define Trigger_1__0__PORT 1u
#define Trigger_1__0__SHIFT 6u
#define Trigger_1__AG CYREG_PRT1_AG
#define Trigger_1__AMUX CYREG_PRT1_AMUX
#define Trigger_1__BIE CYREG_PRT1_BIE
#define Trigger_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Trigger_1__BYP CYREG_PRT1_BYP
#define Trigger_1__CTL CYREG_PRT1_CTL
#define Trigger_1__DM0 CYREG_PRT1_DM0
#define Trigger_1__DM1 CYREG_PRT1_DM1
#define Trigger_1__DM2 CYREG_PRT1_DM2
#define Trigger_1__DR CYREG_PRT1_DR
#define Trigger_1__INP_DIS CYREG_PRT1_INP_DIS
#define Trigger_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Trigger_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Trigger_1__LCD_EN CYREG_PRT1_LCD_EN
#define Trigger_1__MASK 0x40u
#define Trigger_1__PORT 1u
#define Trigger_1__PRT CYREG_PRT1_PRT
#define Trigger_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Trigger_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Trigger_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Trigger_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Trigger_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Trigger_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Trigger_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Trigger_1__PS CYREG_PRT1_PS
#define Trigger_1__SHIFT 6u
#define Trigger_1__SLW CYREG_PRT1_SLW

/* Trigger_2 */
#define Trigger_2__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Trigger_2__0__MASK 0x40u
#define Trigger_2__0__PC CYREG_PRT2_PC6
#define Trigger_2__0__PORT 2u
#define Trigger_2__0__SHIFT 6u
#define Trigger_2__AG CYREG_PRT2_AG
#define Trigger_2__AMUX CYREG_PRT2_AMUX
#define Trigger_2__BIE CYREG_PRT2_BIE
#define Trigger_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Trigger_2__BYP CYREG_PRT2_BYP
#define Trigger_2__CTL CYREG_PRT2_CTL
#define Trigger_2__DM0 CYREG_PRT2_DM0
#define Trigger_2__DM1 CYREG_PRT2_DM1
#define Trigger_2__DM2 CYREG_PRT2_DM2
#define Trigger_2__DR CYREG_PRT2_DR
#define Trigger_2__INP_DIS CYREG_PRT2_INP_DIS
#define Trigger_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Trigger_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Trigger_2__LCD_EN CYREG_PRT2_LCD_EN
#define Trigger_2__MASK 0x40u
#define Trigger_2__PORT 2u
#define Trigger_2__PRT CYREG_PRT2_PRT
#define Trigger_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Trigger_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Trigger_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Trigger_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Trigger_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Trigger_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Trigger_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Trigger_2__PS CYREG_PRT2_PS
#define Trigger_2__SHIFT 6u
#define Trigger_2__SLW CYREG_PRT2_SLW

/* PWM_WaSens */
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_WaSens_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_WaSens_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_WaSens_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_WaSens_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_WaSens_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define PWM_WaSens_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_WaSens_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_WaSens_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_WaSens_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_WaSens_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_WaSens_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define PWM_WaSens_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_WaSens_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_WaSens_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_WaSens_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define PWM_WaSens_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define PWM_WaSens_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_WaSens_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL

/* Pin_Low_WL */
#define Pin_Low_WL__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_Low_WL__0__MASK 0x80u
#define Pin_Low_WL__0__PC CYREG_PRT2_PC7
#define Pin_Low_WL__0__PORT 2u
#define Pin_Low_WL__0__SHIFT 7u
#define Pin_Low_WL__AG CYREG_PRT2_AG
#define Pin_Low_WL__AMUX CYREG_PRT2_AMUX
#define Pin_Low_WL__BIE CYREG_PRT2_BIE
#define Pin_Low_WL__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Low_WL__BYP CYREG_PRT2_BYP
#define Pin_Low_WL__CTL CYREG_PRT2_CTL
#define Pin_Low_WL__DM0 CYREG_PRT2_DM0
#define Pin_Low_WL__DM1 CYREG_PRT2_DM1
#define Pin_Low_WL__DM2 CYREG_PRT2_DM2
#define Pin_Low_WL__DR CYREG_PRT2_DR
#define Pin_Low_WL__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Low_WL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Low_WL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Low_WL__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Low_WL__MASK 0x80u
#define Pin_Low_WL__PORT 2u
#define Pin_Low_WL__PRT CYREG_PRT2_PRT
#define Pin_Low_WL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Low_WL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Low_WL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Low_WL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Low_WL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Low_WL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Low_WL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Low_WL__PS CYREG_PRT2_PS
#define Pin_Low_WL__SHIFT 7u
#define Pin_Low_WL__SLW CYREG_PRT2_SLW

/* Slave_Miso */
#define Slave_Miso__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Slave_Miso__0__MASK 0x10u
#define Slave_Miso__0__PC CYREG_PRT1_PC4
#define Slave_Miso__0__PORT 1u
#define Slave_Miso__0__SHIFT 4u
#define Slave_Miso__AG CYREG_PRT1_AG
#define Slave_Miso__AMUX CYREG_PRT1_AMUX
#define Slave_Miso__BIE CYREG_PRT1_BIE
#define Slave_Miso__BIT_MASK CYREG_PRT1_BIT_MASK
#define Slave_Miso__BYP CYREG_PRT1_BYP
#define Slave_Miso__CTL CYREG_PRT1_CTL
#define Slave_Miso__DM0 CYREG_PRT1_DM0
#define Slave_Miso__DM1 CYREG_PRT1_DM1
#define Slave_Miso__DM2 CYREG_PRT1_DM2
#define Slave_Miso__DR CYREG_PRT1_DR
#define Slave_Miso__INP_DIS CYREG_PRT1_INP_DIS
#define Slave_Miso__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Slave_Miso__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Slave_Miso__LCD_EN CYREG_PRT1_LCD_EN
#define Slave_Miso__MASK 0x10u
#define Slave_Miso__PORT 1u
#define Slave_Miso__PRT CYREG_PRT1_PRT
#define Slave_Miso__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Slave_Miso__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Slave_Miso__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Slave_Miso__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Slave_Miso__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Slave_Miso__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Slave_Miso__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Slave_Miso__PS CYREG_PRT1_PS
#define Slave_Miso__SHIFT 4u
#define Slave_Miso__SLW CYREG_PRT1_SLW

/* Slave_mosi */
#define Slave_mosi__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Slave_mosi__0__MASK 0x01u
#define Slave_mosi__0__PC CYREG_PRT0_PC0
#define Slave_mosi__0__PORT 0u
#define Slave_mosi__0__SHIFT 0u
#define Slave_mosi__AG CYREG_PRT0_AG
#define Slave_mosi__AMUX CYREG_PRT0_AMUX
#define Slave_mosi__BIE CYREG_PRT0_BIE
#define Slave_mosi__BIT_MASK CYREG_PRT0_BIT_MASK
#define Slave_mosi__BYP CYREG_PRT0_BYP
#define Slave_mosi__CTL CYREG_PRT0_CTL
#define Slave_mosi__DM0 CYREG_PRT0_DM0
#define Slave_mosi__DM1 CYREG_PRT0_DM1
#define Slave_mosi__DM2 CYREG_PRT0_DM2
#define Slave_mosi__DR CYREG_PRT0_DR
#define Slave_mosi__INP_DIS CYREG_PRT0_INP_DIS
#define Slave_mosi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Slave_mosi__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Slave_mosi__LCD_EN CYREG_PRT0_LCD_EN
#define Slave_mosi__MASK 0x01u
#define Slave_mosi__PORT 0u
#define Slave_mosi__PRT CYREG_PRT0_PRT
#define Slave_mosi__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Slave_mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Slave_mosi__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Slave_mosi__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Slave_mosi__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Slave_mosi__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Slave_mosi__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Slave_mosi__PS CYREG_PRT0_PS
#define Slave_mosi__SHIFT 0u
#define Slave_mosi__SLW CYREG_PRT0_SLW

/* Delay_Timer */
#define Delay_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Delay_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Delay_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Delay_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Delay_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Delay_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Delay_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Delay_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Delay_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Delay_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define Delay_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Delay_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB08_ST
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB07_A0
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB07_A1
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB07_D0
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB07_D1
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB07_F0
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB07_F1
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Delay_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB08_A0
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB08_A1
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB08_D0
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB08_D1
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB08_F0
#define Delay_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB08_F1

/* Timer_Sonar */
#define Timer_Sonar_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Sonar_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Sonar_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_Sonar_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Timer_Sonar_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Sonar_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Sonar_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Sonar_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Sonar_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_Sonar_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Timer_Sonar_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_Sonar_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_Sonar_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Timer_Sonar_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB06_F1

/* ADC_Moisture */
#define ADC_Moisture_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_Moisture_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_Moisture_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_Moisture_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_Moisture_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_Moisture_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_Moisture_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_Moisture_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_Moisture_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_Moisture_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_Moisture_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_Moisture_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_Moisture_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_Moisture_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_Moisture_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_Moisture_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_Moisture_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_Moisture_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_Moisture_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_Moisture_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_Moisture_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_Moisture_Bypass__0__MASK 0x10u
#define ADC_Moisture_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_Moisture_Bypass__0__PORT 0u
#define ADC_Moisture_Bypass__0__SHIFT 4u
#define ADC_Moisture_Bypass__AG CYREG_PRT0_AG
#define ADC_Moisture_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_Moisture_Bypass__BIE CYREG_PRT0_BIE
#define ADC_Moisture_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_Moisture_Bypass__BYP CYREG_PRT0_BYP
#define ADC_Moisture_Bypass__CTL CYREG_PRT0_CTL
#define ADC_Moisture_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_Moisture_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_Moisture_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_Moisture_Bypass__DR CYREG_PRT0_DR
#define ADC_Moisture_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_Moisture_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_Moisture_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_Moisture_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_Moisture_Bypass__MASK 0x10u
#define ADC_Moisture_Bypass__PORT 0u
#define ADC_Moisture_Bypass__PRT CYREG_PRT0_PRT
#define ADC_Moisture_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_Moisture_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_Moisture_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_Moisture_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_Moisture_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_Moisture_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_Moisture_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_Moisture_Bypass__PS CYREG_PRT0_PS
#define ADC_Moisture_Bypass__SHIFT 4u
#define ADC_Moisture_Bypass__SLW CYREG_PRT0_SLW
#define ADC_Moisture_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_Moisture_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_Moisture_IRQ__INTC_MASK 0x40u
#define ADC_Moisture_IRQ__INTC_NUMBER 6u
#define ADC_Moisture_IRQ__INTC_PRIOR_NUM 7u
#define ADC_Moisture_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define ADC_Moisture_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_Moisture_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_Moisture_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_Moisture_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_Moisture_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_Moisture_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Moisture_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_Moisture_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_Moisture_theACLK__INDEX 0x00u
#define ADC_Moisture_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_Moisture_theACLK__PM_ACT_MSK 0x01u
#define ADC_Moisture_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_Moisture_theACLK__PM_STBY_MSK 0x01u

/* ISR_stepperX */
#define ISR_stepperX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_stepperX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_stepperX__INTC_MASK 0x04u
#define ISR_stepperX__INTC_NUMBER 2u
#define ISR_stepperX__INTC_PRIOR_NUM 7u
#define ISR_stepperX__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ISR_stepperX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_stepperX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_stepperY */
#define ISR_stepperY__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_stepperY__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_stepperY__INTC_MASK 0x08u
#define ISR_stepperY__INTC_NUMBER 3u
#define ISR_stepperY__INTC_PRIOR_NUM 7u
#define ISR_stepperY__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ISR_stepperY__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_stepperY__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPI_read_req */
#define SPI_read_req__0__INTTYPE CYREG_PICU3_INTTYPE1
#define SPI_read_req__0__MASK 0x02u
#define SPI_read_req__0__PC CYREG_PRT3_PC1
#define SPI_read_req__0__PORT 3u
#define SPI_read_req__0__SHIFT 1u
#define SPI_read_req__AG CYREG_PRT3_AG
#define SPI_read_req__AMUX CYREG_PRT3_AMUX
#define SPI_read_req__BIE CYREG_PRT3_BIE
#define SPI_read_req__BIT_MASK CYREG_PRT3_BIT_MASK
#define SPI_read_req__BYP CYREG_PRT3_BYP
#define SPI_read_req__CTL CYREG_PRT3_CTL
#define SPI_read_req__DM0 CYREG_PRT3_DM0
#define SPI_read_req__DM1 CYREG_PRT3_DM1
#define SPI_read_req__DM2 CYREG_PRT3_DM2
#define SPI_read_req__DR CYREG_PRT3_DR
#define SPI_read_req__INP_DIS CYREG_PRT3_INP_DIS
#define SPI_read_req__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SPI_read_req__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SPI_read_req__LCD_EN CYREG_PRT3_LCD_EN
#define SPI_read_req__MASK 0x02u
#define SPI_read_req__PORT 3u
#define SPI_read_req__PRT CYREG_PRT3_PRT
#define SPI_read_req__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SPI_read_req__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SPI_read_req__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SPI_read_req__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SPI_read_req__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SPI_read_req__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SPI_read_req__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SPI_read_req__PS CYREG_PRT3_PS
#define SPI_read_req__SHIFT 1u
#define SPI_read_req__SLW CYREG_PRT3_SLW

/* Pin_WaterPump */
#define Pin_WaterPump__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_WaterPump__0__MASK 0x01u
#define Pin_WaterPump__0__PC CYREG_PRT3_PC0
#define Pin_WaterPump__0__PORT 3u
#define Pin_WaterPump__0__SHIFT 0u
#define Pin_WaterPump__AG CYREG_PRT3_AG
#define Pin_WaterPump__AMUX CYREG_PRT3_AMUX
#define Pin_WaterPump__BIE CYREG_PRT3_BIE
#define Pin_WaterPump__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_WaterPump__BYP CYREG_PRT3_BYP
#define Pin_WaterPump__CTL CYREG_PRT3_CTL
#define Pin_WaterPump__DM0 CYREG_PRT3_DM0
#define Pin_WaterPump__DM1 CYREG_PRT3_DM1
#define Pin_WaterPump__DM2 CYREG_PRT3_DM2
#define Pin_WaterPump__DR CYREG_PRT3_DR
#define Pin_WaterPump__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_WaterPump__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_WaterPump__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_WaterPump__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_WaterPump__MASK 0x01u
#define Pin_WaterPump__PORT 3u
#define Pin_WaterPump__PRT CYREG_PRT3_PRT
#define Pin_WaterPump__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_WaterPump__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_WaterPump__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_WaterPump__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_WaterPump__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_WaterPump__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_WaterPump__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_WaterPump__PS CYREG_PRT3_PS
#define Pin_WaterPump__SHIFT 0u
#define Pin_WaterPump__SLW CYREG_PRT3_SLW

/* ADC_SAR_WaSens */
#define ADC_SAR_WaSens_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_WaSens_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_WaSens_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_WaSens_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_WaSens_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_WaSens_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_WaSens_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_WaSens_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_WaSens_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_WaSens_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_WaSens_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_WaSens_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_WaSens_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_WaSens_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_WaSens_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_WaSens_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_WaSens_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_WaSens_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_WaSens_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_WaSens_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_WaSens_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_SAR_WaSens_Bypass__0__MASK 0x04u
#define ADC_SAR_WaSens_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_SAR_WaSens_Bypass__0__PORT 0u
#define ADC_SAR_WaSens_Bypass__0__SHIFT 2u
#define ADC_SAR_WaSens_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_WaSens_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_WaSens_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_WaSens_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_WaSens_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_WaSens_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_WaSens_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_WaSens_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_WaSens_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_WaSens_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_WaSens_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_WaSens_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_WaSens_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_WaSens_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_WaSens_Bypass__MASK 0x04u
#define ADC_SAR_WaSens_Bypass__PORT 0u
#define ADC_SAR_WaSens_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_WaSens_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_WaSens_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_WaSens_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_WaSens_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_WaSens_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_WaSens_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_WaSens_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_WaSens_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_WaSens_Bypass__SHIFT 2u
#define ADC_SAR_WaSens_Bypass__SLW CYREG_PRT0_SLW
#define ADC_SAR_WaSens_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_WaSens_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_WaSens_IRQ__INTC_MASK 0x80u
#define ADC_SAR_WaSens_IRQ__INTC_NUMBER 7u
#define ADC_SAR_WaSens_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_WaSens_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define ADC_SAR_WaSens_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_WaSens_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_WaSens_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_SAR_WaSens_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_SAR_WaSens_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_SAR_WaSens_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_WaSens_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_SAR_WaSens_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_WaSens_theACLK__INDEX 0x01u
#define ADC_SAR_WaSens_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_WaSens_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_WaSens_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_WaSens_theACLK__PM_STBY_MSK 0x02u

/* ISR_WaterLevel */
#define ISR_WaterLevel__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_WaterLevel__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_WaterLevel__INTC_MASK 0x01u
#define ISR_WaterLevel__INTC_NUMBER 0u
#define ISR_WaterLevel__INTC_PRIOR_NUM 7u
#define ISR_WaterLevel__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_WaterLevel__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_WaterLevel__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_ADC_WaSens */
#define Pin_ADC_WaSens__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Pin_ADC_WaSens__0__MASK 0x02u
#define Pin_ADC_WaSens__0__PC CYREG_IO_PC_PRT15_PC1
#define Pin_ADC_WaSens__0__PORT 15u
#define Pin_ADC_WaSens__0__SHIFT 1u
#define Pin_ADC_WaSens__AG CYREG_PRT15_AG
#define Pin_ADC_WaSens__AMUX CYREG_PRT15_AMUX
#define Pin_ADC_WaSens__BIE CYREG_PRT15_BIE
#define Pin_ADC_WaSens__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_ADC_WaSens__BYP CYREG_PRT15_BYP
#define Pin_ADC_WaSens__CTL CYREG_PRT15_CTL
#define Pin_ADC_WaSens__DM0 CYREG_PRT15_DM0
#define Pin_ADC_WaSens__DM1 CYREG_PRT15_DM1
#define Pin_ADC_WaSens__DM2 CYREG_PRT15_DM2
#define Pin_ADC_WaSens__DR CYREG_PRT15_DR
#define Pin_ADC_WaSens__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_ADC_WaSens__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_ADC_WaSens__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_ADC_WaSens__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_ADC_WaSens__MASK 0x02u
#define Pin_ADC_WaSens__PORT 15u
#define Pin_ADC_WaSens__PRT CYREG_PRT15_PRT
#define Pin_ADC_WaSens__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_ADC_WaSens__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_ADC_WaSens__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_ADC_WaSens__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_ADC_WaSens__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_ADC_WaSens__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_ADC_WaSens__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_ADC_WaSens__PS CYREG_PRT15_PS
#define Pin_ADC_WaSens__SHIFT 1u
#define Pin_ADC_WaSens__SLW CYREG_PRT15_SLW

/* Pin_ISR_WaSens */
#define Pin_ISR_WaSens__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_ISR_WaSens__0__MASK 0x40u
#define Pin_ISR_WaSens__0__PC CYREG_PRT0_PC6
#define Pin_ISR_WaSens__0__PORT 0u
#define Pin_ISR_WaSens__0__SHIFT 6u
#define Pin_ISR_WaSens__AG CYREG_PRT0_AG
#define Pin_ISR_WaSens__AMUX CYREG_PRT0_AMUX
#define Pin_ISR_WaSens__BIE CYREG_PRT0_BIE
#define Pin_ISR_WaSens__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_ISR_WaSens__BYP CYREG_PRT0_BYP
#define Pin_ISR_WaSens__CTL CYREG_PRT0_CTL
#define Pin_ISR_WaSens__DM0 CYREG_PRT0_DM0
#define Pin_ISR_WaSens__DM1 CYREG_PRT0_DM1
#define Pin_ISR_WaSens__DM2 CYREG_PRT0_DM2
#define Pin_ISR_WaSens__DR CYREG_PRT0_DR
#define Pin_ISR_WaSens__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_ISR_WaSens__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_ISR_WaSens__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_ISR_WaSens__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_ISR_WaSens__MASK 0x40u
#define Pin_ISR_WaSens__PORT 0u
#define Pin_ISR_WaSens__PRT CYREG_PRT0_PRT
#define Pin_ISR_WaSens__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_ISR_WaSens__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_ISR_WaSens__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_ISR_WaSens__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_ISR_WaSens__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_ISR_WaSens__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_ISR_WaSens__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_ISR_WaSens__PS CYREG_PRT0_PS
#define Pin_ISR_WaSens__SHIFT 6u
#define Pin_ISR_WaSens__SLW CYREG_PRT0_SLW

/* Pin_PWM_WaSens */
#define Pin_PWM_WaSens__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Pin_PWM_WaSens__0__MASK 0x04u
#define Pin_PWM_WaSens__0__PC CYREG_PRT1_PC2
#define Pin_PWM_WaSens__0__PORT 1u
#define Pin_PWM_WaSens__0__SHIFT 2u
#define Pin_PWM_WaSens__AG CYREG_PRT1_AG
#define Pin_PWM_WaSens__AMUX CYREG_PRT1_AMUX
#define Pin_PWM_WaSens__BIE CYREG_PRT1_BIE
#define Pin_PWM_WaSens__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_PWM_WaSens__BYP CYREG_PRT1_BYP
#define Pin_PWM_WaSens__CTL CYREG_PRT1_CTL
#define Pin_PWM_WaSens__DM0 CYREG_PRT1_DM0
#define Pin_PWM_WaSens__DM1 CYREG_PRT1_DM1
#define Pin_PWM_WaSens__DM2 CYREG_PRT1_DM2
#define Pin_PWM_WaSens__DR CYREG_PRT1_DR
#define Pin_PWM_WaSens__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_PWM_WaSens__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_PWM_WaSens__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_PWM_WaSens__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_PWM_WaSens__MASK 0x04u
#define Pin_PWM_WaSens__PORT 1u
#define Pin_PWM_WaSens__PRT CYREG_PRT1_PRT
#define Pin_PWM_WaSens__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_PWM_WaSens__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_PWM_WaSens__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_PWM_WaSens__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_PWM_WaSens__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_PWM_WaSens__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_PWM_WaSens__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_PWM_WaSens__PS CYREG_PRT1_PS
#define Pin_PWM_WaSens__SHIFT 2u
#define Pin_PWM_WaSens__SLW CYREG_PRT1_SLW

/* Timer_StepperX */
#define Timer_StepperX_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_StepperX_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_StepperX_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_StepperX_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_StepperX_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_StepperX_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_StepperX_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_StepperX_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_StepperX_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_StepperX_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_StepperX_TimerHW__PM_ACT_MSK 0x01u
#define Timer_StepperX_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_StepperX_TimerHW__PM_STBY_MSK 0x01u
#define Timer_StepperX_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_StepperX_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_StepperX_TimerHW__SR0 CYREG_TMR0_SR0

/* Timer_StepperY */
#define Timer_StepperY_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_StepperY_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_StepperY_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_StepperY_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_StepperY_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_StepperY_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_StepperY_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_StepperY_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_StepperY_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_StepperY_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_StepperY_TimerHW__PM_ACT_MSK 0x02u
#define Timer_StepperY_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_StepperY_TimerHW__PM_STBY_MSK 0x02u
#define Timer_StepperY_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_StepperY_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_StepperY_TimerHW__SR0 CYREG_TMR1_SR0

/* Moisture_Analog_Input */
#define Moisture_Analog_Input__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Moisture_Analog_Input__0__MASK 0x08u
#define Moisture_Analog_Input__0__PC CYREG_PRT0_PC3
#define Moisture_Analog_Input__0__PORT 0u
#define Moisture_Analog_Input__0__SHIFT 3u
#define Moisture_Analog_Input__AG CYREG_PRT0_AG
#define Moisture_Analog_Input__AMUX CYREG_PRT0_AMUX
#define Moisture_Analog_Input__BIE CYREG_PRT0_BIE
#define Moisture_Analog_Input__BIT_MASK CYREG_PRT0_BIT_MASK
#define Moisture_Analog_Input__BYP CYREG_PRT0_BYP
#define Moisture_Analog_Input__CTL CYREG_PRT0_CTL
#define Moisture_Analog_Input__DM0 CYREG_PRT0_DM0
#define Moisture_Analog_Input__DM1 CYREG_PRT0_DM1
#define Moisture_Analog_Input__DM2 CYREG_PRT0_DM2
#define Moisture_Analog_Input__DR CYREG_PRT0_DR
#define Moisture_Analog_Input__INP_DIS CYREG_PRT0_INP_DIS
#define Moisture_Analog_Input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Moisture_Analog_Input__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Moisture_Analog_Input__LCD_EN CYREG_PRT0_LCD_EN
#define Moisture_Analog_Input__MASK 0x08u
#define Moisture_Analog_Input__PORT 0u
#define Moisture_Analog_Input__PRT CYREG_PRT0_PRT
#define Moisture_Analog_Input__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Moisture_Analog_Input__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Moisture_Analog_Input__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Moisture_Analog_Input__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Moisture_Analog_Input__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Moisture_Analog_Input__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Moisture_Analog_Input__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Moisture_Analog_Input__PS CYREG_PRT0_PS
#define Moisture_Analog_Input__SHIFT 3u
#define Moisture_Analog_Input__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "PSoCcontroller"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000001F3u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
