INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/c3_biTo_hex/c3_biTo_hex.srcs/sources_1/new/B_H_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_H_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/c3_biTo_hex/c3_biTo_hex.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
