// Seed: 1492828493
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2 = 1;
  logic id_3;
  type_7 id_4 (
      1 - 1,
      1,
      1,
      !id_0,
      1'b0 < id_3
  );
endmodule
