Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Jun 29 11:19:22 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file AES_AXIS_top_timing_summary_routed.rpt -pb AES_AXIS_top_timing_summary_routed.pb -rpx AES_AXIS_top_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_AXIS_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.675        0.000                      0                 1269        0.109        0.000                      0                 1269        3.500        0.000                       0                   696  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.675        0.000                      0                 1265        0.109        0.000                      0                 1265        3.500        0.000                       0                   696  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.407        0.000                      0                    4        0.802        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 1.138ns (18.181%)  route 5.121ns (81.819%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.730     4.953    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     5.471 r  AES/INST_IS_REG/Q_reg[65]/Q
                         net (fo=34, routed)          1.671     7.142    AES/INST_IS_REG/ciphertext_buf_reg[0][17]
    SLICE_X26Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  AES/INST_IS_REG/g0_b2__7/O
                         net (fo=1, routed)           0.635     7.901    AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q_reg[64]_10
    SLICE_X26Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q[75]_i_4/O
                         net (fo=6, routed)           1.164     9.189    AES/INST_IS_REG/subbytes_out[66]
    SLICE_X26Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  AES/INST_IS_REG/Q[106]_i_3/O
                         net (fo=1, routed)           0.645     9.958    AES/INST_IS_REG/Q[106]_i_3_n_0
    SLICE_X26Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.082 r  AES/INST_IS_REG/Q[106]_i_2/O
                         net (fo=1, routed)           1.006    11.088    AES/INST_KEY_REG/addRoundKey_in[106]
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.212 r  AES/INST_KEY_REG/Q[106]_i_1__0/O
                         net (fo=1, routed)           0.000    11.212    AES/INST_IS_REG/IS_IN[106]
    SLICE_X43Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.555    12.437    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[106]/C
                         clock pessimism              0.455    12.892    
                         clock uncertainty           -0.035    12.857    
    SLICE_X43Y79         FDRE (Setup_fdre_C_D)        0.031    12.888    AES/INST_IS_REG/Q_reg[106]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.138ns (18.626%)  route 4.972ns (81.374%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 12.355 - 8.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.730     4.953    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     5.471 r  AES/INST_IS_REG/Q_reg[64]/Q
                         net (fo=34, routed)          1.697     7.168    AES/INST_IS_REG/ciphertext_buf_reg[0][16]
    SLICE_X26Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.292 r  AES/INST_IS_REG/g0_b5__7/O
                         net (fo=1, routed)           0.670     7.962    AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q_reg[64]_22
    SLICE_X26Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.086 r  AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q[77]_i_3/O
                         net (fo=6, routed)           1.372     9.459    AES/INST_IS_REG/subbytes_out[69]
    SLICE_X26Y72         LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  AES/INST_IS_REG/Q[13]_i_4/O
                         net (fo=1, routed)           0.517    10.100    AES/INST_IS_REG/Q[13]_i_4_n_0
    SLICE_X26Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.224 r  AES/INST_IS_REG/Q[13]_i_2/O
                         net (fo=1, routed)           0.715    10.939    AES/INST_KEY_REG/addRoundKey_in[13]
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.124    11.063 r  AES/INST_KEY_REG/Q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    11.063    AES/INST_IS_REG/IS_IN[13]
    SLICE_X33Y74         FDRE                                         r  AES/INST_IS_REG/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.473    12.355    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  AES/INST_IS_REG/Q_reg[13]/C
                         clock pessimism              0.455    12.810    
                         clock uncertainty           -0.035    12.775    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.031    12.806    AES/INST_IS_REG/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.138ns (18.646%)  route 4.965ns (81.354%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 12.361 - 8.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.730     4.953    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     5.471 r  AES/INST_IS_REG/Q_reg[64]/Q
                         net (fo=34, routed)          1.551     7.022    AES/INST_IS_REG/ciphertext_buf_reg[0][16]
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.146 r  AES/INST_IS_REG/g2_b7__7/O
                         net (fo=1, routed)           0.635     7.781    AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q_reg[64]_28
    SLICE_X29Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.905 r  AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q[79]_i_3/O
                         net (fo=12, routed)          1.355     9.260    AES/INST_IS_REG/subbytes_out[71]
    SLICE_X26Y69         LUT6 (Prop_lut6_I1_O)        0.124     9.384 r  AES/INST_IS_REG/Q[104]_i_3/O
                         net (fo=1, routed)           0.670    10.054    AES/INST_IS_REG/Q[104]_i_3_n_0
    SLICE_X26Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.178 r  AES/INST_IS_REG/Q[104]_i_2/O
                         net (fo=1, routed)           0.755    10.932    AES/INST_KEY_REG/addRoundKey_in[104]
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.056 r  AES/INST_KEY_REG/Q[104]_i_1__0/O
                         net (fo=1, routed)           0.000    11.056    AES/INST_IS_REG/IS_IN[104]
    SLICE_X35Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.479    12.361    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[104]/C
                         clock pessimism              0.455    12.816    
                         clock uncertainty           -0.035    12.781    
    SLICE_X35Y79         FDRE (Setup_fdre_C_D)        0.029    12.810    AES/INST_IS_REG/Q_reg[104]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.138ns (18.570%)  route 4.990ns (81.430%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 12.358 - 8.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.730     4.953    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     5.471 r  AES/INST_IS_REG/Q_reg[64]/Q
                         net (fo=34, routed)          1.697     7.168    AES/INST_IS_REG/ciphertext_buf_reg[0][16]
    SLICE_X26Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.292 r  AES/INST_IS_REG/g0_b5__7/O
                         net (fo=1, routed)           0.670     7.962    AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q_reg[64]_22
    SLICE_X26Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.086 r  AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q[77]_i_3/O
                         net (fo=6, routed)           1.365     9.451    AES/INST_IS_REG/subbytes_out[69]
    SLICE_X27Y72         LUT6 (Prop_lut6_I1_O)        0.124     9.575 r  AES/INST_IS_REG/Q[110]_i_4/O
                         net (fo=1, routed)           0.669    10.245    AES/INST_IS_REG/Q[110]_i_4_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.369 r  AES/INST_IS_REG/Q[110]_i_2/O
                         net (fo=1, routed)           0.588    10.957    AES/INST_KEY_REG/addRoundKey_in[110]
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124    11.081 r  AES/INST_KEY_REG/Q[110]_i_1__0/O
                         net (fo=1, routed)           0.000    11.081    AES/INST_IS_REG/IS_IN[110]
    SLICE_X32Y77         FDRE                                         r  AES/INST_IS_REG/Q_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.476    12.358    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  AES/INST_IS_REG/Q_reg[110]/C
                         clock pessimism              0.455    12.813    
                         clock uncertainty           -0.035    12.778    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.077    12.855    AES/INST_IS_REG/Q_reg[110]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.076ns (17.606%)  route 5.036ns (82.394%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 12.436 - 8.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.736     4.959    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  AES/INST_IS_REG/Q_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  AES/INST_IS_REG/Q_reg[89]/Q
                         net (fo=34, routed)          1.565     6.980    AES/INST_IS_REG/ciphertext_buf_reg[3][17]
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.104 r  AES/INST_IS_REG/g0_b7__10/O
                         net (fo=1, routed)           0.689     7.793    AES/INST_SBOX_LAYER/subbytes_gen[11].inst_subbytes/Q_reg[88]_30
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.917 r  AES/INST_SBOX_LAYER/subbytes_gen[11].inst_subbytes/Q[71]_i_3/O
                         net (fo=12, routed)          1.482     9.399    AES/INST_IS_REG/subbytes_out[95]
    SLICE_X30Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.523 r  AES/INST_IS_REG/Q[97]_i_5/O
                         net (fo=1, routed)           0.646    10.169    AES/INST_IS_REG/Q[97]_i_5_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I3_O)        0.124    10.293 r  AES/INST_IS_REG/Q[97]_i_2/O
                         net (fo=1, routed)           0.653    10.947    AES/INST_KEY_REG/addRoundKey_in[97]
    SLICE_X36Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.071 r  AES/INST_KEY_REG/Q[97]_i_1__0/O
                         net (fo=1, routed)           0.000    11.071    AES/INST_IS_REG/IS_IN[97]
    SLICE_X36Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.554    12.436    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[97]/C
                         clock pessimism              0.455    12.891    
                         clock uncertainty           -0.035    12.856    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.031    12.887    AES/INST_IS_REG/Q_reg[97]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 1.138ns (18.643%)  route 4.966ns (81.357%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 12.434 - 8.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.730     4.953    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     5.471 r  AES/INST_IS_REG/Q_reg[65]/Q
                         net (fo=34, routed)          1.671     7.142    AES/INST_IS_REG/ciphertext_buf_reg[0][17]
    SLICE_X26Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  AES/INST_IS_REG/g0_b2__7/O
                         net (fo=1, routed)           0.635     7.901    AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q_reg[64]_10
    SLICE_X26Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q[75]_i_4/O
                         net (fo=6, routed)           1.319     9.344    AES/INST_IS_REG/subbytes_out[66]
    SLICE_X28Y73         LUT5 (Prop_lut5_I1_O)        0.124     9.468 r  AES/INST_IS_REG/Q[107]_i_5/O
                         net (fo=1, routed)           0.617    10.085    AES/INST_IS_REG/Q[107]_i_5_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I3_O)        0.124    10.209 r  AES/INST_IS_REG/Q[107]_i_2/O
                         net (fo=1, routed)           0.724    10.933    AES/INST_KEY_REG/addRoundKey_in[107]
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.124    11.057 r  AES/INST_KEY_REG/Q[107]_i_1__0/O
                         net (fo=1, routed)           0.000    11.057    AES/INST_IS_REG/IS_IN[107]
    SLICE_X40Y77         FDRE                                         r  AES/INST_IS_REG/Q_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.552    12.434    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  AES/INST_IS_REG/Q_reg[107]/C
                         clock pessimism              0.455    12.889    
                         clock uncertainty           -0.035    12.854    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029    12.883    AES/INST_IS_REG/Q_reg[107]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.138ns (18.794%)  route 4.917ns (81.206%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 12.434 - 8.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.730     4.953    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     5.471 r  AES/INST_IS_REG/Q_reg[64]/Q
                         net (fo=34, routed)          1.565     7.036    AES/INST_IS_REG/ciphertext_buf_reg[0][16]
    SLICE_X27Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.160 r  AES/INST_IS_REG/g2_b6__7/O
                         net (fo=1, routed)           0.635     7.795    AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q_reg[64]_24
    SLICE_X27Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.919 r  AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q[78]_i_3/O
                         net (fo=6, routed)           1.430     9.349    AES/INST_IS_REG/subbytes_out[70]
    SLICE_X30Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.473 r  AES/INST_IS_REG/Q[111]_i_4/O
                         net (fo=1, routed)           0.451     9.925    AES/INST_IS_REG/Q[111]_i_4_n_0
    SLICE_X32Y75         LUT5 (Prop_lut5_I4_O)        0.124    10.049 r  AES/INST_IS_REG/Q[111]_i_2/O
                         net (fo=1, routed)           0.836    10.884    AES/INST_KEY_REG/addRoundKey_in[111]
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.124    11.008 r  AES/INST_KEY_REG/Q[111]_i_1__0/O
                         net (fo=1, routed)           0.000    11.008    AES/INST_IS_REG/IS_IN[111]
    SLICE_X40Y77         FDRE                                         r  AES/INST_IS_REG/Q_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.552    12.434    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  AES/INST_IS_REG/Q_reg[111]/C
                         clock pessimism              0.455    12.889    
                         clock uncertainty           -0.035    12.854    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031    12.885    AES/INST_IS_REG/Q_reg[111]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.138ns (18.707%)  route 4.945ns (81.293%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 12.436 - 8.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.730     4.953    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     5.471 r  AES/INST_IS_REG/Q_reg[64]/Q
                         net (fo=34, routed)          1.417     6.888    AES/INST_IS_REG/ciphertext_buf_reg[0][16]
    SLICE_X28Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  AES/INST_IS_REG/g2_b0__7/O
                         net (fo=1, routed)           0.833     7.845    AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q_reg[64]_0
    SLICE_X27Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  AES/INST_SBOX_LAYER/subbytes_gen[8].inst_subbytes/Q[73]_i_4/O
                         net (fo=6, routed)           1.283     9.252    AES/INST_IS_REG/subbytes_out[64]
    SLICE_X26Y70         LUT5 (Prop_lut5_I1_O)        0.124     9.376 r  AES/INST_IS_REG/Q[105]_i_5/O
                         net (fo=1, routed)           0.556     9.932    AES/INST_IS_REG/Q[105]_i_5_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I3_O)        0.124    10.056 r  AES/INST_IS_REG/Q[105]_i_2/O
                         net (fo=1, routed)           0.857    10.912    AES/INST_KEY_REG/addRoundKey_in[105]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.036 r  AES/INST_KEY_REG/Q[105]_i_1__0/O
                         net (fo=1, routed)           0.000    11.036    AES/INST_IS_REG/IS_IN[105]
    SLICE_X38Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.554    12.436    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[105]/C
                         clock pessimism              0.455    12.891    
                         clock uncertainty           -0.035    12.856    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)        0.079    12.935    AES/INST_IS_REG/Q_reg[105]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 1.138ns (18.933%)  route 4.873ns (81.067%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 12.430 - 8.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.733     4.956    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  AES/INST_IS_REG/Q_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.518     5.474 r  AES/INST_IS_REG/Q_reg[72]/Q
                         net (fo=34, routed)          1.609     7.083    AES/INST_IS_REG/ciphertext_buf_reg[1][16]
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  AES/INST_IS_REG/g2_b0__8/O
                         net (fo=1, routed)           0.635     7.842    AES/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/Q_reg[72]_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.966 r  AES/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/Q[81]_i_4/O
                         net (fo=6, routed)           1.225     9.191    AES/INST_IS_REG/subbytes_out[72]
    SLICE_X35Y69         LUT5 (Prop_lut5_I1_O)        0.124     9.315 r  AES/INST_IS_REG/Q[113]_i_5/O
                         net (fo=1, routed)           0.938    10.253    AES/INST_IS_REG/Q[113]_i_5_n_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.377 r  AES/INST_IS_REG/Q[113]_i_2/O
                         net (fo=1, routed)           0.465    10.843    AES/INST_KEY_REG/addRoundKey_in[113]
    SLICE_X39Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.967 r  AES/INST_KEY_REG/Q[113]_i_1__0/O
                         net (fo=1, routed)           0.000    10.967    AES/INST_IS_REG/IS_IN[113]
    SLICE_X39Y75         FDRE                                         r  AES/INST_IS_REG/Q_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.548    12.430    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  AES/INST_IS_REG/Q_reg[113]/C
                         clock pessimism              0.455    12.885    
                         clock uncertainty           -0.035    12.850    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)        0.029    12.879    AES/INST_IS_REG/Q_reg[113]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 AES/INST_CNT/cnt_internal_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 1.324ns (22.026%)  route 4.687ns (77.974%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.741     4.964    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.419     5.383 r  AES/INST_CNT/cnt_internal_value_reg[2]/Q
                         net (fo=5, routed)           0.877     6.260    AES/INST_CNT/cnt_out[2]
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.325     6.585 r  AES/INST_CNT/Q[124]_i_6/O
                         net (fo=128, routed)         2.231     8.816    AES/INST_IS_REG/cnt_internal_value_reg[3]_1
    SLICE_X27Y72         LUT6 (Prop_lut6_I0_O)        0.332     9.148 r  AES/INST_IS_REG/Q[109]_i_4/O
                         net (fo=1, routed)           0.685     9.833    AES/INST_IS_REG/Q[109]_i_4_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     9.957 r  AES/INST_IS_REG/Q[109]_i_2/O
                         net (fo=1, routed)           0.894    10.851    AES/INST_KEY_REG/addRoundKey_in[109]
    SLICE_X40Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.975 r  AES/INST_KEY_REG/Q[109]_i_1__0/O
                         net (fo=1, routed)           0.000    10.975    AES/INST_IS_REG/IS_IN[109]
    SLICE_X40Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.555    12.437    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[109]/C
                         clock pessimism              0.455    12.892    
                         clock uncertainty           -0.035    12.857    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.031    12.888    AES/INST_IS_REG/Q_reg[109]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  1.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 key_buf_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_KEY_REG/Q_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.584     1.511    ACLK_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  key_buf_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  key_buf_reg[0][18]/Q
                         net (fo=1, routed)           0.056     1.708    AES/INST_KEY_REG/key_in[18]
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  AES/INST_KEY_REG/Q[66]_i_1/O
                         net (fo=1, routed)           0.000     1.753    AES/INST_KEY_REG/KEY_REG_IN[66]
    SLICE_X42Y67         FDRE                                         r  AES/INST_KEY_REG/Q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.852     2.028    AES/INST_KEY_REG/ACLK_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  AES/INST_KEY_REG/Q_reg[66]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120     1.644    AES/INST_KEY_REG/Q_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ciphertext_buf_reg[3][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M_AXIS_TDATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.588     1.515    ACLK_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  ciphertext_buf_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ciphertext_buf_reg[3][25]/Q
                         net (fo=1, routed)           0.051     1.707    ciphertext_buf_reg[3]__0[25]
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.752 r  M_AXIS_TDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     1.752    M_AXIS_TDATA[25]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  M_AXIS_TDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.858     2.034    ACLK_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  M_AXIS_TDATA_reg[25]/C
                         clock pessimism             -0.506     1.528    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.092     1.620    M_AXIS_TDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ciphertext_buf_reg[3][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M_AXIS_TDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.589     1.516    ACLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  ciphertext_buf_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ciphertext_buf_reg[3][24]/Q
                         net (fo=1, routed)           0.087     1.744    ciphertext_buf_reg[3]__0[24]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.789 r  M_AXIS_TDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     1.789    M_AXIS_TDATA[24]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  M_AXIS_TDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.859     2.035    ACLK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  M_AXIS_TDATA_reg[24]/C
                         clock pessimism             -0.506     1.529    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.120     1.649    M_AXIS_TDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ciphertext_buf_reg[3][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M_AXIS_TDATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.586     1.513    ACLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  ciphertext_buf_reg[3][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ciphertext_buf_reg[3][29]/Q
                         net (fo=1, routed)           0.087     1.741    ciphertext_buf_reg[3]__0[29]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.786 r  M_AXIS_TDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     1.786    M_AXIS_TDATA[29]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  M_AXIS_TDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.855     2.031    ACLK_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  M_AXIS_TDATA_reg[29]/C
                         clock pessimism             -0.505     1.526    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.120     1.646    M_AXIS_TDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 key_buf_reg[2][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_KEY_REG/Q_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.581     1.508    ACLK_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  key_buf_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  key_buf_reg[2][23]/Q
                         net (fo=1, routed)           0.089     1.738    AES/INST_KEY_REG/key_in[87]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.783 r  AES/INST_KEY_REG/Q[87]_i_1/O
                         net (fo=1, routed)           0.000     1.783    AES/INST_KEY_REG/KEY_REG_IN[87]
    SLICE_X42Y70         FDRE                                         r  AES/INST_KEY_REG/Q_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.849     2.025    AES/INST_KEY_REG/ACLK_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  AES/INST_KEY_REG/Q_reg[87]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.121     1.642    AES/INST_KEY_REG/Q_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 key_buf_reg[2][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_KEY_REG/Q_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.585     1.512    ACLK_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  key_buf_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  key_buf_reg[2][20]/Q
                         net (fo=1, routed)           0.089     1.742    AES/INST_KEY_REG/key_in[84]
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.045     1.787 r  AES/INST_KEY_REG/Q[84]_i_1/O
                         net (fo=1, routed)           0.000     1.787    AES/INST_KEY_REG/KEY_REG_IN[84]
    SLICE_X42Y66         FDRE                                         r  AES/INST_KEY_REG/Q_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.853     2.029    AES/INST_KEY_REG/ACLK_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  AES/INST_KEY_REG/Q_reg[84]/C
                         clock pessimism             -0.504     1.525    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.121     1.646    AES/INST_KEY_REG/Q_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 plaintext_buf_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.584     1.511    ACLK_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  plaintext_buf_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  plaintext_buf_reg[2][16]/Q
                         net (fo=1, routed)           0.091     1.743    AES/INST_KEY_REG/plaintext_in[80]
    SLICE_X38Y64         LUT4 (Prop_lut4_I2_O)        0.045     1.788 r  AES/INST_KEY_REG/Q[80]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    AES/INST_IS_REG/IS_IN[80]
    SLICE_X38Y64         FDRE                                         r  AES/INST_IS_REG/Q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.853     2.029    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  AES/INST_IS_REG/Q_reg[80]/C
                         clock pessimism             -0.505     1.524    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.121     1.645    AES/INST_IS_REG/Q_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 plaintext_buf_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.649%)  route 0.116ns (38.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     1.478    ACLK_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  plaintext_buf_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  plaintext_buf_reg[1][30]/Q
                         net (fo=1, routed)           0.116     1.735    AES/INST_KEY_REG/plaintext_in[62]
    SLICE_X32Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.780 r  AES/INST_KEY_REG/Q[110]_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    AES/INST_IS_REG/IS_IN[110]
    SLICE_X32Y77         FDRE                                         r  AES/INST_IS_REG/Q_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.817     1.993    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  AES/INST_IS_REG/Q_reg[110]/C
                         clock pessimism             -0.483     1.510    
    SLICE_X32Y77         FDRE (Hold_fdre_C_D)         0.120     1.630    AES/INST_IS_REG/Q_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 plaintext_buf_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.581     1.508    ACLK_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  plaintext_buf_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  plaintext_buf_reg[1][26]/Q
                         net (fo=1, routed)           0.050     1.722    AES/INST_KEY_REG/plaintext_in[58]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.767 r  AES/INST_KEY_REG/Q[106]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    AES/INST_IS_REG/IS_IN[106]
    SLICE_X43Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.849     2.025    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  AES/INST_IS_REG/Q_reg[106]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.092     1.613    AES/INST_IS_REG/Q_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ciphertext_buf_reg[3][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M_AXIS_TDATA_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.588     1.515    ACLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  ciphertext_buf_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  ciphertext_buf_reg[3][31]/Q
                         net (fo=1, routed)           0.051     1.730    ciphertext_buf_reg[3]__0[31]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.775 r  M_AXIS_TDATA[31]_i_2/O
                         net (fo=1, routed)           0.000     1.775    M_AXIS_TDATA[31]_i_2_n_0
    SLICE_X43Y60         FDRE                                         r  M_AXIS_TDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.858     2.034    ACLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  M_AXIS_TDATA_reg[31]/C
                         clock pessimism             -0.506     1.528    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.091     1.619    M_AXIS_TDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ACLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  ACLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y57   AES/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y57   AES/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y74   AES/INST_IS_REG/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y78   AES/INST_IS_REG/Q_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y79   AES/INST_IS_REG/Q_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y78   AES/INST_IS_REG/Q_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y79   AES/INST_IS_REG/Q_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y79   AES/INST_IS_REG/Q_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y77   AES/INST_IS_REG/Q_reg[103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y79   AES/INST_IS_REG/Q_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y77   AES/INST_IS_REG/Q_reg[107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y73   AES/INST_IS_REG/Q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y77   AES/INST_IS_REG/Q_reg[110]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y77   AES/INST_IS_REG/Q_reg[111]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y75   AES/INST_IS_REG/Q_reg[112]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57   AES/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57   AES/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59   AES/INST_CNT/cnt_internal_value_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.642ns (30.195%)  route 1.484ns (69.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.742     4.965    AES/ACLK_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.339    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.463 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.628     7.091    AES/INST_CNT/AR[0]
    SLICE_X40Y59         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.564    12.446    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.493    12.939    
                         clock uncertainty           -0.035    12.904    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.499    AES/INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.642ns (30.195%)  route 1.484ns (69.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.742     4.965    AES/ACLK_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.339    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.463 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.628     7.091    AES/INST_CNT/AR[0]
    SLICE_X40Y59         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.564    12.446    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.493    12.939    
                         clock uncertainty           -0.035    12.904    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.499    AES/INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.642ns (30.195%)  route 1.484ns (69.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.742     4.965    AES/ACLK_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.339    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.463 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.628     7.091    AES/INST_CNT/AR[0]
    SLICE_X40Y59         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.564    12.446    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.493    12.939    
                         clock uncertainty           -0.035    12.904    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.499    AES/INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.642ns (30.195%)  route 1.484ns (69.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.742     4.965    AES/ACLK_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.339    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.463 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.628     7.091    AES/INST_CNT/AR[0]
    SLICE_X40Y59         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.564    12.446    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.493    12.939    
                         clock uncertainty           -0.035    12.904    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.499    AES/INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  5.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.781%)  route 0.517ns (71.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.589     1.516    AES/ACLK_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.290     1.969    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.227     2.242    AES/INST_CNT/AR[0]
    SLICE_X40Y59         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.859     2.035    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X40Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    AES/INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.781%)  route 0.517ns (71.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.589     1.516    AES/ACLK_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.290     1.969    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.227     2.242    AES/INST_CNT/AR[0]
    SLICE_X40Y59         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.859     2.035    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X40Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    AES/INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.781%)  route 0.517ns (71.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.589     1.516    AES/ACLK_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.290     1.969    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.227     2.242    AES/INST_CNT/AR[0]
    SLICE_X40Y59         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.859     2.035    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X40Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    AES/INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.781%)  route 0.517ns (71.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.589     1.516    AES/ACLK_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.290     1.969    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.014 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.227     2.242    AES/INST_CNT/AR[0]
    SLICE_X40Y59         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.859     2.035    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X40Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    AES/INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.802    





