

================================================================
== Vitis HLS Report for 'VecReader1'
================================================================
* Date:           Tue Sep 14 14:04:47 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MBKM-Tutorial5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?| 10.000 ns |         ?|    1|    ?|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_4_1  |        2|        ?|         3|          1|          1| 1 ~ ? |    yes   |
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ddr0, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifoA21, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%readRep_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %readRep" [MBKM-Tutorial5/InterfaceModule.cpp:3]   --->   Operation 16 'read' 'readRep_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%ddr_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %ddr" [MBKM-Tutorial5/InterfaceModule.cpp:3]   --->   Operation 17 'read' 'ddr_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %readRep, void"   --->   Operation 18 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %readRep, void"   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifoA21, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ddr0, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%icmp_ln4 = icmp_sgt  i32 %readRep_read, i32" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 22 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %.exit, void %.lr.ph.i" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 23 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln4_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %ddr_1, i32, i32" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 24 'partselect' 'trunc_ln4_1' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln4 = trunc i32 %readRep_read" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 25 'trunc' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i60 %trunc_ln4_1" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 26 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ddr0_addr = getelementptr i128 %ddr0, i64 %sext_ln4" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 27 'getelementptr' 'ddr0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 29 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 30 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 31 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 32 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 33 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 34 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 35 [1/1] (0.65ns)   --->   "%br_ln4 = br void %bb.i" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 35 'br' 'br_ln4' <Predicate = true> <Delay = 0.65>

State 9 <SV = 8> <Delay = 1.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln4, void %bb.split.i, i31, void %.lr.ph.i" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.99ns)   --->   "%icmp_ln4_1 = icmp_eq  i31 %i, i31 %trunc_ln4" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 37 'icmp' 'icmp_ln4_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 38 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (1.00ns)   --->   "%add_ln4 = add i31 %i, i31" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 39 'add' 'add_ln4' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4_1, void %bb.split.i, void %.exit.loopexit" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 40 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 41 [1/1] (7.30ns)   --->   "%ddr0_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ddr0_addr, i1 %empty" [D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 41 'read' 'ddr0_addr_read' <Predicate = (!icmp_ln4_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.62>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 42 'specpipeline' 'specpipeline_ln4' <Predicate = (!icmp_ln4_1)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [MBKM-Tutorial5/InterfaceModule.cpp:4->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 43 'specloopname' 'specloopname_ln4' <Predicate = (!icmp_ln4_1)> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (1.62ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %fifoA21, i128 %ddr0_addr_read" [D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 44 'write' 'write_ln167' <Predicate = (!icmp_ln4_1)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln4_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln3 = ret" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 47 'ret' 'ret_ln3' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ddr0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fifoA21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ readRep]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
readRep_read          (read             ) [ 0011111110000]
ddr_1                 (read             ) [ 0000000000000]
specshared_ln0        (specshared       ) [ 0000000000000]
specstablecontent_ln0 (specstablecontent) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
icmp_ln4              (icmp             ) [ 0111111111111]
br_ln4                (br               ) [ 0000000000000]
trunc_ln4_1           (partselect       ) [ 0010000000000]
trunc_ln4             (trunc            ) [ 0001111111110]
sext_ln4              (sext             ) [ 0000000000000]
ddr0_addr             (getelementptr    ) [ 0001111111110]
empty                 (readreq          ) [ 0000000000000]
br_ln4                (br               ) [ 0000000011110]
i                     (phi              ) [ 0000000001000]
icmp_ln4_1            (icmp             ) [ 0000000001110]
empty_91              (speclooptripcount) [ 0000000000000]
add_ln4               (add              ) [ 0000000011110]
br_ln4                (br               ) [ 0000000000000]
ddr0_addr_read        (read             ) [ 0000000001010]
specpipeline_ln4      (specpipeline     ) [ 0000000000000]
specloopname_ln4      (specloopname     ) [ 0000000000000]
write_ln167           (write            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000011110]
br_ln0                (br               ) [ 0000000000000]
ret_ln3               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ddr0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifoA21">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoA21"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="readRep">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readRep"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="readRep_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="readRep_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ddr_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_readreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ddr0_addr_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="8"/>
<pin id="95" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr0_addr_read/10 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln167_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="128" slack="0"/>
<pin id="100" dir="0" index="2" bw="128" slack="1"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/11 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="1"/>
<pin id="106" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln4_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln4_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="60" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="0" index="3" bw="7" slack="0"/>
<pin id="126" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln4_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="60" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="ddr0_addr_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="128" slack="0"/>
<pin id="139" dir="0" index="1" bw="60" slack="0"/>
<pin id="140" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ddr0_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln4_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="31" slack="7"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4_1/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln4_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/9 "/>
</bind>
</comp>

<comp id="155" class="1005" name="readRep_read_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readRep_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="icmp_ln4_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="9"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="trunc_ln4_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="60" slack="1"/>
<pin id="167" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="trunc_ln4_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="7"/>
<pin id="172" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="ddr0_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="128" slack="1"/>
<pin id="177" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ddr0_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln4_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4_1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="add_ln4_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="0"/>
<pin id="187" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="ddr0_addr_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="1"/>
<pin id="192" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ddr0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="60" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="72" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="74" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="80" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="148"><net_src comp="108" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="108" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="74" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="164"><net_src comp="115" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="121" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="173"><net_src comp="131" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="178"><net_src comp="137" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="184"><net_src comp="144" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="149" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="193"><net_src comp="92" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="97" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifoA21 | {11 }
 - Input state : 
	Port: VecReader1 : ddr0 | {2 3 4 5 6 7 8 10 }
	Port: VecReader1 : ddr | {1 }
	Port: VecReader1 : readRep | {1 }
  - Chain level:
	State 1
		br_ln4 : 1
	State 2
		ddr0_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln4_1 : 1
		add_ln4 : 1
		br_ln4 : 2
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln4_fu_115      |    0    |    20   |
|          |     icmp_ln4_1_fu_144     |    0    |    20   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln4_fu_149      |    0    |    38   |
|----------|---------------------------|---------|---------|
|          |  readRep_read_read_fu_74  |    0    |    0    |
|   read   |      ddr_1_read_fu_80     |    0    |    0    |
|          | ddr0_addr_read_read_fu_92 |    0    |    0    |
|----------|---------------------------|---------|---------|
|  readreq |     grp_readreq_fu_86     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln167_write_fu_97  |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|     trunc_ln4_1_fu_121    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      trunc_ln4_fu_131     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln4_fu_134      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    78   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    add_ln4_reg_185   |   31   |
|ddr0_addr_read_reg_190|   128  |
|   ddr0_addr_reg_175  |   128  |
|       i_reg_104      |   31   |
|  icmp_ln4_1_reg_181  |    1   |
|   icmp_ln4_reg_161   |    1   |
| readRep_read_reg_155 |   32   |
|  trunc_ln4_1_reg_165 |   60   |
|   trunc_ln4_reg_170  |   31   |
+----------------------+--------+
|         Total        |   443  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_86 |  p1  |   2  |  128 |   256  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  0.656  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   78   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   443  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   443  |   87   |
+-----------+--------+--------+--------+
