Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_methodology_drc_routed.rpt
| Date         : Thu Mar 14 17:13:55 2024
=======
| Date         : Wed Mar 13 15:00:56 2024
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_methodology_drc_routed.rpt
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_methodology -file PROC_methodology_drc_routed.rpt -pb PROC_methodology_drc_routed.pb -rpx PROC_methodology_drc_routed.rpx
| Design       : PROC
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_wiz_dut/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clk_wiz_dut/inst/clk_in1 is created on an inappropriate internal pin clk_wiz_dut/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


