# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/COM_Module_v2/Development/Testbench/comm_v2_testbench.mpf
# Loading project comm_v2_testbench
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_crc_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of testbench_top.vhd failed with 9 errors.
# 63 compiles, 1 failed with 9 errors.
# Compile of testbench_top.vhd was successful.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_crc_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 63 compiles, 0 failed with no errors.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
vsim work.testbench_top
# vsim work.testbench_top 
# Start time: 13:20:54 on Jul 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rmap_target_pkg(body)
# Loading work.rmap_mem_area_nfee_pkg(body)
# Loading work.spwpkg
# Loading work.avalon_mm_spacewire_registers_pkg(body)
# Loading work.fee_data_controller_pkg(body)
# Loading work.avalon_mm_spacewire_pkg
# Loading work.comm_avm_buffers_pkg(body)
# Loading work.spw_codec_pkg
# Loading work.windowing_dataset_pkg(body)
# Loading work.comm_irq_manager_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.config_avalon_stimuli(rtl)
# Loading work.avalon_buffer_r_stimuli(rtl)
# Loading work.avalon_buffer_l_stimuli(rtl)
# Loading work.windowing_fifo_pkg(body)
# Loading work.comm_v2_top(rtl)
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_avm_buffers_reader_ent(rtl)
# Loading work.comm_avm_buffers_controller_ent(rtl)
# Loading work.windowing_buffer_ent(rtl)
# Loading work.windowing_avsbuff_sc_fifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.windowing_data_fifo_ent(rtl)
# Loading work.windowing_data_sc_fifo(syn)
# Loading work.windowing_mask_fifo_ent(rtl)
# Loading work.windowing_mask_sc_fifo(syn)
# Loading work.comm_data_transmitter_pkg(body)
# Loading work.fee_data_controller_top(rtl)
# Loading work.fee_data_manager_ent(rtl)
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.fee_hkdata_manager_ent(rtl)
# Loading work.data_packet_header_gen_ent(rtl)
# Loading work.data_packet_hk_writer_ent(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.send_buffer_sc_1k_fifo(syn)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# Loading work.masking_machine_sc_fifo(syn)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# Loading work.send_buffer_0_sc_fifo(syn)
# Loading work.send_buffer_1_sc_fifo(syn)
# Loading work.rmap_target_crc_pkg(body)
# Loading work.comm_data_transmitter_top(rtl)
# Loading work.comm_data_transmitter_manager_ent(rtl)
# Loading work.comm_data_transmitter_housekeep_ent(rtl)
# Loading work.comm_data_transmitter_fullimage_ent(rtl)
# Loading work.comm_data_transmitter_windowing_ent(rtl)
# Loading work.comm_data_transmitter_crc_ent(rtl)
# Loading work.error_injection_ent(rtl)
# Loading work.rmap_target_top(rtl)
# Loading work.rmap_target_user_ent(rtl)
# Loading work.rmap_target_command_ent(rtl)
# Loading work.rmap_target_write_ent(rtl)
# Loading work.rmap_target_read_ent(rtl)
# Loading work.rmap_target_reply_ent(rtl)
# Loading work.spw_mux_ent(rtl)
# Loading work.comm_rmap_rw_manager_ent(rtl)
# Loading work.comm_timecode_manager_ent(rtl)
# Loading work.comm_feeb_irq_manager_ent(rtl)
# Loading work.comm_rmap_irq_manager_ent(rtl)
# Loading work.comm_sync_manager_ent(rtl)
# Loading work.comm_statistics_manager_ent(rtl)
# Loading work.delay_block_ent(rtl)
# ** Warning: Design size of 20809 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.rmap_codec_config_reg.rmap_target_enable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.rmap_codec_config_reg.rmap_target_enable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.data_packet_deb_config_reg.deb_data_pkt_ccd_x_size(15 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.data_packet_deb_config_reg.deb_data_pkt_ccd_x_size(15 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.data_packet_deb_config_reg.deb_data_pkt_ccd_y_size(15 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.data_packet_deb_config_reg.deb_data_pkt_ccd_y_size(15 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.data_packet_deb_config_reg.deb_data_pkt_data_y_size(15 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.data_packet_deb_config_reg.deb_data_pkt_data_y_size(15 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.data_packet_deb_config_reg.deb_data_pkt_overscan_y_size(15 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.data_packet_deb_config_reg.deb_data_pkt_overscan_y_size(15 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.data_packet_aeb_config_reg.aeb_data_pkt_ccd_x_size(15 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.data_packet_aeb_config_reg.aeb_data_pkt_ccd_x_size(15 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.data_packet_aeb_config_reg.aeb_data_pkt_ccd_y_size(15 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.data_packet_aeb_config_reg.aeb_data_pkt_ccd_y_size(15 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.data_packet_aeb_config_reg.aeb_data_pkt_data_y_size(15 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.data_packet_aeb_config_reg.aeb_data_pkt_data_y_size(15 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.data_packet_aeb_config_reg.aeb_data_pkt_overscan_y_size(15 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.data_packet_aeb_config_reg.aeb_data_pkt_overscan_y_size(15 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.data_packet_aeb_config_reg.aeb_data_pkt_ccd_id(1 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.data_packet_aeb_config_reg.aeb_data_pkt_ccd_id(1 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.preset_frame_counter_reg.preset_frame_counter_set, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.preset_frame_counter_reg.preset_frame_counter_set.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/avs_config_wr_regs_o.preset_frame_counter_reg.preset_frame_counter_value(15 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench_top/comm_v2_top_inst/s_spacewire_write_registers.preset_frame_counter_reg.preset_frame_counter_value(15 downto 0).
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
vsim work.testbench_top
# End time: 13:22:45 on Jul 20,2020, Elapsed time: 0:01:51
# Errors: 0, Warnings: 13
# vsim work.testbench_top 
# Start time: 13:22:45 on Jul 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rmap_target_pkg(body)
# Loading work.rmap_mem_area_nfee_pkg(body)
# Loading work.spwpkg
# Loading work.avalon_mm_spacewire_registers_pkg(body)
# Loading work.fee_data_controller_pkg(body)
# Loading work.avalon_mm_spacewire_pkg
# Loading work.comm_avm_buffers_pkg(body)
# Loading work.spw_codec_pkg
# Loading work.windowing_dataset_pkg(body)
# Loading work.comm_irq_manager_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.config_avalon_stimuli(rtl)
# Loading work.avalon_buffer_r_stimuli(rtl)
# Loading work.avalon_buffer_l_stimuli(rtl)
# Loading work.windowing_fifo_pkg(body)
# Loading work.comm_v2_top(rtl)
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_avm_buffers_reader_ent(rtl)
# Loading work.comm_avm_buffers_controller_ent(rtl)
# Loading work.windowing_buffer_ent(rtl)
# Loading work.windowing_avsbuff_sc_fifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.windowing_data_fifo_ent(rtl)
# Loading work.windowing_data_sc_fifo(syn)
# Loading work.windowing_mask_fifo_ent(rtl)
# Loading work.windowing_mask_sc_fifo(syn)
# Loading work.comm_data_transmitter_pkg(body)
# Loading work.fee_data_controller_top(rtl)
# Loading work.fee_data_manager_ent(rtl)
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.fee_hkdata_manager_ent(rtl)
# Loading work.data_packet_header_gen_ent(rtl)
# Loading work.data_packet_hk_writer_ent(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.send_buffer_sc_1k_fifo(syn)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# Loading work.masking_machine_sc_fifo(syn)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# Loading work.send_buffer_0_sc_fifo(syn)
# Loading work.send_buffer_1_sc_fifo(syn)
# Loading work.rmap_target_crc_pkg(body)
# Loading work.comm_data_transmitter_top(rtl)
# Loading work.comm_data_transmitter_manager_ent(rtl)
# Loading work.comm_data_transmitter_housekeep_ent(rtl)
# Loading work.comm_data_transmitter_fullimage_ent(rtl)
# Loading work.comm_data_transmitter_windowing_ent(rtl)
# Loading work.comm_data_transmitter_crc_ent(rtl)
# Loading work.error_injection_ent(rtl)
# Loading work.rmap_target_top(rtl)
# Loading work.rmap_target_user_ent(rtl)
# Loading work.rmap_target_command_ent(rtl)
# Loading work.rmap_target_write_ent(rtl)
# Loading work.rmap_target_read_ent(rtl)
# Loading work.rmap_target_reply_ent(rtl)
# Loading work.spw_mux_ent(rtl)
# Loading work.comm_rmap_rw_manager_ent(rtl)
# Loading work.comm_timecode_manager_ent(rtl)
# Loading work.comm_feeb_irq_manager_ent(rtl)
# Loading work.comm_rmap_irq_manager_ent(rtl)
# Loading work.comm_sync_manager_ent(rtl)
# Loading work.comm_statistics_manager_ent(rtl)
# Loading work.delay_block_ent(rtl)
# ** Warning: Design size of 20859 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_data_manager_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_data_transmitter_top_inst/*
restart
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_data_transmitter_top_inst/comm_data_transmitter_manager_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/*
restart
run
run
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/masking_machine_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/fee_imgdata_manager_ent_inst/*
restart
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 14884 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 14884 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/comm_left_avm_buffers_controller_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/left_windowing_buffer_ent_inst/*
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 14884 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of windowing_buffer_ent.vhd was successful.
restart
# Loading work.windowing_buffer_ent(rtl)
# ** Warning: Design size of 14753 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_data_transmitter_top_inst/comm_data_transmitter_fullimage_ent_inst/*
restart
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 14878 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 14884 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 14884 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 14881 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of fee_data_controller_top.vhd was successful.
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/data_packet_header_gen_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/data_packet_data_writer_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/send_buffer_ent_inst/*
restart
# Loading work.fee_data_controller_top(rtl)
# ** Warning: Design size of 14856 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# ** Warning: Design size of 14923 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
run
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_crc_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# WARNING: No extended dataflow license exists
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 63 compiles, 0 failed with no errors.
restart
# Loading work.rmap_target_pkg(body)
# Loading work.avalon_mm_spacewire_registers_pkg(body)
# Loading work.fee_data_controller_pkg(body)
# Loading work.avalon_mm_spacewire_pkg
# Loading work.comm_avm_buffers_pkg(body)
# Loading work.spw_codec_pkg
# Loading work.windowing_dataset_pkg(body)
# Loading work.comm_irq_manager_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.config_avalon_stimuli(rtl)
# Loading work.avalon_buffer_r_stimuli(rtl)
# Loading work.avalon_buffer_l_stimuli(rtl)
# Loading work.windowing_fifo_pkg(body)
# Loading work.comm_v2_top(rtl)
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_avm_buffers_reader_ent(rtl)
# Loading work.comm_avm_buffers_controller_ent(rtl)
# Loading work.windowing_buffer_ent(rtl)
# Loading work.windowing_avsbuff_sc_fifo(syn)
# Loading work.windowing_data_fifo_ent(rtl)
# Loading work.windowing_data_sc_fifo(syn)
# Loading work.windowing_mask_fifo_ent(rtl)
# Loading work.windowing_mask_sc_fifo(syn)
# Loading work.comm_data_transmitter_pkg(body)
# Loading work.fee_data_controller_top(rtl)
# Loading work.fee_data_manager_ent(rtl)
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.fee_hkdata_manager_ent(rtl)
# Loading work.data_packet_header_gen_ent(rtl)
# Loading work.data_packet_hk_writer_ent(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.send_buffer_sc_1k_fifo(syn)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# Loading work.masking_machine_sc_fifo(syn)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# Loading work.send_buffer_0_sc_fifo(syn)
# Loading work.send_buffer_1_sc_fifo(syn)
# Loading work.rmap_target_crc_pkg(body)
# Loading work.comm_data_transmitter_top(rtl)
# Loading work.comm_data_transmitter_manager_ent(rtl)
# Loading work.comm_data_transmitter_housekeep_ent(rtl)
# Loading work.comm_data_transmitter_fullimage_ent(rtl)
# Loading work.comm_data_transmitter_windowing_ent(rtl)
# Loading work.comm_data_transmitter_crc_ent(rtl)
# Loading work.error_injection_ent(rtl)
# Loading work.rmap_target_top(rtl)
# Loading work.rmap_target_user_ent(rtl)
# Loading work.rmap_target_command_ent(rtl)
# Loading work.rmap_target_write_ent(rtl)
# Loading work.rmap_target_read_ent(rtl)
# Loading work.rmap_target_reply_ent(rtl)
# Loading work.spw_mux_ent(rtl)
# Loading work.comm_rmap_rw_manager_ent(rtl)
# Loading work.comm_timecode_manager_ent(rtl)
# Loading work.comm_feeb_irq_manager_ent(rtl)
# Loading work.comm_rmap_irq_manager_ent(rtl)
# Loading work.comm_sync_manager_ent(rtl)
# Loading work.comm_statistics_manager_ent(rtl)
# ** Warning: Design size of 20516 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart
run
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/send_buffer_ent_inst/buffer_flush_i
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/data_packet_data_writer_ent_inst/send_buffer_flush_o
restart
run
# Compile of fee_imgdata_manager_ent.vhd was successful.
restart
# Loading work.fee_imgdata_manager_ent(rtl)
# ** Warning: Design size of 14738 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# ** Warning: Design size of 14884 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# ** Warning: Design size of 14926 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/data_packet_data_writer_ent_inst/data_wr_data_flushed_o
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_left_imgdata_controller_top_inst/fee_imgdata_manager_ent_inst/data_wr_data_flushed_i
restart
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of data_packet_data_writer_ent.vhd was successful.
restart
# Loading work.data_packet_data_writer_ent(rtl)
# ** Warning: Design size of 14791 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
restart
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of send_buffer_ent.vhd was successful.
restart
# Loading work.send_buffer_ent(rtl)
# ** Warning: Design size of 14807 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
run
# Compile of fee_imgdata_manager_ent.vhd was successful.
restart
# Loading work.fee_imgdata_manager_ent(rtl)
# ** Warning: Design size of 14777 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 14964 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 14964 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/COM_Module_v2/Development/Testbench/left_data_transmissiomn
