{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695108602646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695108602646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 15:30:02 2023 " "Processing started: Tue Sep 19 15:30:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695108602646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108602646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Week_8_Lab_Part_1 -c Week_8_Lab_Part_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108602647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695108603126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695108603126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week_8_lab_part_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file week_8_lab_part_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Week_8_Lab_Part_1-Behavioural " "Found design unit 1: Week_8_Lab_Part_1-Behavioural" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695108609960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Week_8_Lab_Part_1 " "Found entity 1: Week_8_Lab_Part_1" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695108609960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108609960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-Behavioral " "Found design unit 1: flip_flop-Behavioral" {  } { { "flip_flop.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/flip_flop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695108609963 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/flip_flop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695108609963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108609963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Week_8_Lab_Part_1 " "Elaborating entity \"Week_8_Lab_Part_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695108609992 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR9 Week_8_Lab_Part_1.vhd(12) " "VHDL Signal Declaration warning at Week_8_Lab_Part_1.vhd(12): used implicit default value for signal \"LEDR9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695108609993 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(42) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(42): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609993 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(66) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(66): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609995 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(90) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(90): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609996 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(91) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(91): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609996 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(92) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(92): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609996 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(93) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(93): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609996 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(94) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(94): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609996 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(95) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(95): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609996 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(96) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(96): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609996 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(97) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(97): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609996 "|Week_8_Lab_Part_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_state Week_8_Lab_Part_1.vhd(98) " "VHDL Process Statement warning at Week_8_Lab_Part_1.vhd(98): signal \"Y_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695108609996 "|Week_8_Lab_Part_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9 GND " "Pin \"LEDR9\" is stuck at GND" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695108610355 "|Week_8_Lab_Part_1|LEDR9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695108610355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695108610408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695108610843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695108610843 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "Week_8_Lab_Part_1.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Week_5/Week_8_Lab_Part_1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695108610909 "|Week_8_Lab_Part_1|KEY0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695108610909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695108610909 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695108610909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695108610909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695108610909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695108610925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 15:30:10 2023 " "Processing ended: Tue Sep 19 15:30:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695108610925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695108610925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695108610925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695108610925 ""}
