// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        thresh_data_dout,
        thresh_data_num_data_valid,
        thresh_data_fifo_cap,
        thresh_data_empty_n,
        thresh_data_read,
        out_mat_data_din,
        out_mat_data_num_data_valid,
        out_mat_data_fifo_cap,
        out_mat_data_full_n,
        out_mat_data_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] thresh_data_dout;
input  [1:0] thresh_data_num_data_valid;
input  [1:0] thresh_data_fifo_cap;
input   thresh_data_empty_n;
output   thresh_data_read;
output  [7:0] out_mat_data_din;
input  [1:0] out_mat_data_num_data_valid;
input  [1:0] out_mat_data_fifo_cap;
input   out_mat_data_full_n;
output   out_mat_data_write;
input  [15:0] img_height;
input  [15:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg thresh_data_read;
reg[7:0] out_mat_data_din;
reg out_mat_data_write;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    out_mat_data_blk_n;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg   [0:0] icmp_ln586_reg_2201;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg   [31:0] reg_552;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state19;
reg   [31:0] reg_557;
reg   [31:0] reg_564;
reg   [31:0] reg_572;
reg   [31:0] reg_580;
reg   [31:0] reg_585;
reg   [31:0] reg_591;
reg   [31:0] reg_597;
reg   [31:0] reg_603;
reg   [31:0] reg_608;
reg   [31:0] reg_614;
reg   [31:0] reg_620;
reg   [31:0] reg_625;
reg   [31:0] reg_630;
wire   [16:0] read_pointer_2_fu_660_p3;
reg   [16:0] read_pointer_2_reg_1894;
wire    ap_CS_fsm_state5;
reg   [12:0] row_ind_5_reg_1899;
wire    ap_CS_fsm_state8;
wire   [2:0] trunc_ln480_fu_744_p1;
reg   [2:0] trunc_ln480_reg_1953;
wire   [0:0] grp_fu_463_p2;
reg   [0:0] icmp_ln543_1_reg_1961;
wire   [0:0] icmp_ln538_fu_752_p2;
wire   [0:0] grp_fu_468_p2;
reg   [0:0] icmp_ln543_2_reg_1966;
wire   [0:0] grp_fu_473_p2;
reg   [0:0] icmp_ln543_3_reg_1976;
wire   [0:0] grp_fu_478_p2;
reg   [0:0] icmp_ln543_4_reg_1981;
wire   [7:0] tp1_5_fu_894_p3;
reg   [7:0] tp1_5_reg_2131;
wire    ap_CS_fsm_state9;
wire   [7:0] tp2_5_fu_931_p3;
reg   [7:0] tp2_5_reg_2136;
wire   [7:0] mid_6_fu_964_p3;
reg   [7:0] mid_6_reg_2141;
wire   [7:0] bottom1_5_fu_1001_p3;
reg   [7:0] bottom1_5_reg_2146;
wire   [7:0] bottom2_5_fu_1034_p3;
reg   [7:0] bottom2_5_reg_2151;
wire   [2:0] trunc_ln584_fu_1042_p1;
reg   [2:0] trunc_ln584_reg_2156;
wire   [2:0] trunc_ln584_1_fu_1047_p1;
reg   [2:0] trunc_ln584_1_reg_2161;
wire   [2:0] trunc_ln584_2_fu_1052_p1;
reg   [2:0] trunc_ln584_2_reg_2166;
wire   [2:0] trunc_ln584_3_fu_1057_p1;
reg   [2:0] trunc_ln584_3_reg_2171;
wire   [2:0] trunc_ln584_4_fu_1062_p1;
reg   [2:0] trunc_ln584_4_reg_2176;
reg   [15:0] shift_reg_2191;
reg   [31:0] read_pointer_3_reg_2196;
wire   [0:0] icmp_ln586_fu_1112_p2;
wire   [0:0] grp_xFFindMaxRad2_ap_int_32_s_fu_413_ap_return;
reg   [0:0] tmp_reg_2205;
wire    ap_CS_fsm_state11;
wire   [0:0] grp_xFFindMaxRad2_ap_int_32_s_fu_431_ap_return;
reg   [0:0] Array_5_reg_2210;
wire   [7:0] zext_ln644_fu_1168_p1;
wire   [0:0] grp_fu_483_p2;
reg   [0:0] icmp_ln662_reg_2223;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln658_fu_1292_p2;
reg   [0:0] icmp_ln662_1_reg_2231;
reg   [0:0] icmp_ln662_2_reg_2239;
reg   [0:0] icmp_ln662_3_reg_2251;
reg   [0:0] icmp_ln662_4_reg_2259;
wire   [2:0] trunc_ln480_1_fu_1355_p1;
reg   [2:0] trunc_ln480_1_reg_2271;
wire   [2:0] trunc_ln710_fu_1613_p1;
reg   [2:0] trunc_ln710_reg_2319;
wire    ap_CS_fsm_state18;
wire   [2:0] trunc_ln710_1_fu_1618_p1;
reg   [2:0] trunc_ln710_1_reg_2324;
wire   [2:0] trunc_ln710_2_fu_1623_p1;
reg   [2:0] trunc_ln710_2_reg_2329;
wire   [2:0] trunc_ln710_3_fu_1628_p1;
reg   [2:0] trunc_ln710_3_reg_2334;
reg   [0:0] tmp_7_reg_2339;
wire    ap_CS_fsm_state20;
reg   [0:0] Array_6_reg_2344;
reg    buf_ce0;
wire   [31:0] buf_q0;
reg   [11:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [31:0] buf_d1;
reg    buf_1_ce0;
wire   [31:0] buf_1_q0;
reg   [11:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [31:0] buf_1_d1;
reg    buf_2_ce0;
wire   [31:0] buf_2_q0;
reg   [11:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [31:0] buf_2_d1;
reg    buf_3_ce0;
wire   [31:0] buf_3_q0;
reg   [11:0] buf_3_address1;
reg    buf_3_ce1;
reg    buf_3_we1;
reg   [31:0] buf_3_d1;
reg    buf_4_ce0;
wire   [31:0] buf_4_q0;
reg   [11:0] buf_4_address1;
reg    buf_4_ce1;
reg    buf_4_we1;
reg   [31:0] buf_4_d1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_start;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_done;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_idle;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_ready;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_thresh_data_read;
wire   [11:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_address1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_ce1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_we1;
wire   [31:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_d1;
wire   [11:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_address1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_ce1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_we1;
wire   [31:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_d1;
wire   [11:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_address1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_ce1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_we1;
wire   [31:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_d1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_start;
wire    grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_done;
wire    grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_idle;
wire    grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_ready;
wire    grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_thresh_data_read;
wire   [11:0] grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_address1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_ce1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_we1;
wire   [31:0] grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_d1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_start;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_idle;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_ready;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_thresh_data_read;
wire   [7:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_out_mat_data_din;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_out_mat_data_write;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_d1;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_d1;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_d1;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_d1;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_address0;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_ce0;
wire   [11:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_address1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_ce1;
wire    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_we1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_d1;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read3;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read10;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read11;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read12;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read13;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read5;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read6;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read7;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read14;
reg   [7:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read19;
reg   [7:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read36;
reg   [15:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read37;
reg   [2:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp1_val;
reg   [2:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp2_val;
reg   [2:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_mid_val;
reg   [2:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom1_val;
reg   [2:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom2_val;
reg   [0:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_flag;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read38;
reg   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read39;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_0;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_1;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_2;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_3;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_4;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_5;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_6;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_7;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_8;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_9;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_10;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_11;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_12;
wire   [7:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_13;
wire   [15:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_14;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_15;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_16;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_17;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_18;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_19;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_20;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_21;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_22;
wire   [31:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_23;
wire   [7:0] grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_24;
wire    grp_xFFindMaxRad2_ap_int_32_s_fu_413_ap_ready;
wire    grp_xFFindMaxRad2_ap_int_32_s_fu_431_ap_ready;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_start;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_done;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_idle;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_ready;
wire   [11:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_address1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_ce1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_we1;
wire   [31:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_d1;
wire   [11:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_address1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_ce1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_we1;
wire   [31:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_d1;
wire   [11:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_address1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_ce1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_we1;
wire   [31:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_d1;
wire   [11:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_address1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_ce1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_we1;
wire   [31:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_d1;
wire   [11:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_address1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_ce1;
wire    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_we1;
wire   [31:0] grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_d1;
reg   [7:0] inter_valx_1_reg_305;
reg    ap_block_state13;
reg   [31:0] l10_buf_3_1_reg_314;
reg   [31:0] l10_buf_2_1_reg_325;
reg   [31:0] l10_buf_1_1_reg_334;
reg   [31:0] l10_buf_1105_reg_343;
reg    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_start_reg;
reg    grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg   [12:0] row_ind_fu_102;
wire   [12:0] row_ind_7_fu_1213_p3;
reg   [12:0] row_fu_106;
wire   [12:0] row_12_fu_1221_p2;
reg   [7:0] tp1_fu_110;
reg   [7:0] tp2_fu_114;
reg   [7:0] mid_fu_118;
reg   [7:0] bottom1_fu_122;
reg   [7:0] bottom2_fu_126;
reg   [31:0] read_pointer_fu_130;
wire   [31:0] zext_ln516_fu_668_p1;
reg   [31:0] write_pointer_4_fu_134;
wire   [31:0] write_pointer_6_fu_1118_p2;
reg   [7:0] Array_1_fu_138;
reg   [31:0] l00_buf_5_fu_142;
reg   [31:0] l10_buf_8_fu_146;
wire    ap_CS_fsm_state14;
reg   [31:0] l10_buf_9_fu_150;
reg   [31:0] l10_buf_10_fu_154;
reg   [31:0] l10_buf_11_fu_158;
reg   [31:0] l10_buf_12_fu_162;
reg   [31:0] l20_buf_9_fu_166;
reg   [31:0] l30_buf_7_fu_170;
reg   [31:0] l40_buf_5_fu_174;
reg   [15:0] shift_3_fu_178;
reg   [7:0] inter_valx_3_fu_182;
reg   [1:0] row_7_fu_206;
wire   [1:0] row_14_fu_1298_p2;
reg   [7:0] tp1_1_fu_210;
wire   [7:0] tp1_3_fu_1605_p3;
reg   [7:0] tp2_1_fu_214;
wire   [7:0] tp2_3_fu_1560_p3;
reg   [7:0] mid_3_fu_218;
wire   [7:0] mid_4_fu_1515_p3;
reg   [7:0] bottom1_1_fu_222;
wire   [7:0] bottom1_3_fu_1474_p3;
reg   [7:0] bottom2_1_fu_226;
wire   [7:0] bottom2_3_fu_1347_p3;
reg   [31:0] read_pointer_5_fu_230;
reg   [31:0] write_pointer_5_fu_234;
wire   [31:0] write_pointer_7_fu_1657_p2;
reg   [7:0] Array_2_fu_238;
wire   [7:0] zext_ln753_fu_1697_p1;
reg   [31:0] l00_buf_4_2_fu_242;
reg   [31:0] l10_buf_13_fu_246;
reg   [31:0] l10_buf_14_fu_250;
reg   [31:0] l10_buf_15_fu_254;
reg   [31:0] l10_buf_3_2_fu_258;
reg   [31:0] l10_buf_4_2_fu_262;
reg   [31:0] l20_buf_4_2_fu_266;
reg   [31:0] l30_buf_4_2_fu_270;
reg   [31:0] l40_buf_4_2_fu_274;
reg   [15:0] shift_1_fu_278;
reg   [7:0] inter_valx_2_fu_282;
wire   [7:0] zext_ln619_fu_1164_p1;
wire   [7:0] zext_ln730_fu_1693_p1;
reg   [12:0] grp_fu_463_p0;
reg   [12:0] grp_fu_468_p0;
reg   [12:0] grp_fu_473_p0;
reg   [12:0] grp_fu_478_p0;
reg   [12:0] grp_fu_483_p0;
wire   [15:0] zext_ln538_fu_748_p1;
wire   [0:0] or_ln543_fu_871_p2;
wire   [7:0] select_ln543_1_fu_864_p3;
wire   [7:0] select_ln543_fu_857_p3;
wire   [0:0] or_ln543_1_fu_890_p2;
wire   [7:0] select_ln543_3_fu_883_p3;
wire   [7:0] select_ln543_2_fu_875_p3;
wire   [7:0] select_ln543_6_fu_909_p3;
wire   [7:0] select_ln543_5_fu_902_p3;
wire   [7:0] select_ln543_8_fu_924_p3;
wire   [7:0] select_ln543_7_fu_916_p3;
wire   [7:0] select_ln543_11_fu_946_p3;
wire   [7:0] select_ln543_10_fu_939_p3;
wire   [7:0] zext_ln543_fu_961_p1;
wire   [7:0] select_ln543_12_fu_953_p3;
wire   [7:0] select_ln543_15_fu_979_p3;
wire   [7:0] select_ln543_14_fu_972_p3;
wire   [7:0] select_ln543_17_fu_994_p3;
wire   [7:0] select_ln543_16_fu_986_p3;
wire   [7:0] zext_ln543_1_fu_1016_p1;
wire   [7:0] select_ln543_19_fu_1009_p3;
wire   [7:0] select_ln543_21_fu_1027_p3;
wire   [7:0] select_ln543_20_fu_1019_p3;
wire   [11:0] tmp_1_fu_1103_p4;
wire   [12:0] row_ind_6_fu_1202_p2;
wire   [0:0] icmp_ln652_fu_1207_p2;
wire   [0:0] or_ln662_fu_1319_p2;
wire   [7:0] zext_ln662_fu_1315_p1;
wire   [7:0] select_ln662_fu_1307_p3;
wire   [0:0] empty_65_fu_1341_p2;
wire   [7:0] empty_64_fu_1333_p3;
wire   [7:0] select_ln662_1_fu_1325_p3;
wire   [0:0] or_ln662_1_fu_1451_p2;
wire   [7:0] select_ln662_3_fu_1444_p3;
wire   [7:0] select_ln662_2_fu_1437_p3;
wire   [0:0] empty_67_fu_1470_p2;
wire   [7:0] empty_66_fu_1463_p3;
wire   [7:0] select_ln662_4_fu_1455_p3;
wire   [0:0] or_ln662_2_fu_1496_p2;
wire   [7:0] select_ln662_6_fu_1489_p3;
wire   [7:0] select_ln662_5_fu_1482_p3;
wire   [0:0] empty_69_fu_1511_p2;
wire   [7:0] empty_68_fu_1508_p1;
wire   [7:0] select_ln662_7_fu_1500_p3;
wire   [0:0] or_ln662_3_fu_1537_p2;
wire   [7:0] select_ln662_9_fu_1530_p3;
wire   [7:0] select_ln662_8_fu_1523_p3;
wire   [0:0] empty_71_fu_1556_p2;
wire   [7:0] empty_70_fu_1549_p3;
wire   [7:0] select_ln662_10_fu_1541_p3;
wire   [0:0] or_ln662_4_fu_1582_p2;
wire   [7:0] select_ln662_12_fu_1575_p3;
wire   [7:0] select_ln662_11_fu_1568_p3;
wire   [0:0] empty_73_fu_1601_p2;
wire   [7:0] empty_72_fu_1594_p3;
wire   [7:0] select_ln662_13_fu_1586_p3;
reg   [21:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_start_reg = 1'b0;
#0 grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_start_reg = 1'b0;
#0 grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_start_reg = 1'b0;
#0 grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_start_reg = 1'b0;
end

cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_address0),
    .ce0(buf_3_ce0),
    .q0(buf_3_q0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .we1(buf_3_we1),
    .d1(buf_3_d1)
);

cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_address0),
    .ce0(buf_4_ce0),
    .q0(buf_4_q0),
    .address1(buf_4_address1),
    .ce1(buf_4_ce1),
    .we1(buf_4_we1),
    .d1(buf_4_d1)
);

cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_start),
    .ap_done(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_done),
    .ap_idle(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_idle),
    .ap_ready(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_ready),
    .thresh_data_dout(thresh_data_dout),
    .thresh_data_num_data_valid(2'd0),
    .thresh_data_fifo_cap(2'd0),
    .thresh_data_empty_n(thresh_data_empty_n),
    .thresh_data_read(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_thresh_data_read),
    .img_width(img_width),
    .buf_2_address1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_address1),
    .buf_2_ce1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_ce1),
    .buf_2_we1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_we1),
    .buf_2_d1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_d1),
    .buf_1_address1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_address1),
    .buf_1_ce1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_ce1),
    .buf_1_we1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_we1),
    .buf_1_d1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_d1),
    .buf_r_address1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_address1),
    .buf_r_ce1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_ce1),
    .buf_r_we1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_we1),
    .buf_r_d1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_d1)
);

cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_start),
    .ap_done(grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_done),
    .ap_idle(grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_idle),
    .ap_ready(grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_ready),
    .thresh_data_dout(thresh_data_dout),
    .thresh_data_num_data_valid(2'd0),
    .thresh_data_fifo_cap(2'd0),
    .thresh_data_empty_n(thresh_data_empty_n),
    .thresh_data_read(grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_thresh_data_read),
    .zext_ln516(img_width),
    .read_pointer_2(read_pointer_2_reg_1894),
    .buf_3_address1(grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_address1),
    .buf_3_ce1(grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_ce1),
    .buf_3_we1(grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_we1),
    .buf_3_d1(grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_d1)
);

cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_start),
    .ap_done(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done),
    .ap_idle(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_idle),
    .ap_ready(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_ready),
    .thresh_data_dout(thresh_data_dout),
    .thresh_data_num_data_valid(2'd0),
    .thresh_data_fifo_cap(2'd0),
    .thresh_data_empty_n(thresh_data_empty_n),
    .thresh_data_read(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_thresh_data_read),
    .out_mat_data_din(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_out_mat_data_din),
    .out_mat_data_num_data_valid(2'd0),
    .out_mat_data_fifo_cap(2'd0),
    .out_mat_data_full_n(out_mat_data_full_n),
    .out_mat_data_write(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_out_mat_data_write),
    .buf_0_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_address0),
    .buf_0_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_ce0),
    .buf_0_q0(buf_q0),
    .buf_0_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_address1),
    .buf_0_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_ce1),
    .buf_0_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_we1),
    .buf_0_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_d1),
    .buf_1_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_address0),
    .buf_1_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_address1),
    .buf_1_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_ce1),
    .buf_1_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_we1),
    .buf_1_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_d1),
    .buf_2_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_address0),
    .buf_2_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_address1),
    .buf_2_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_ce1),
    .buf_2_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_we1),
    .buf_2_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_d1),
    .buf_3_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_address0),
    .buf_3_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_address1),
    .buf_3_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_ce1),
    .buf_3_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_we1),
    .buf_3_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_d1),
    .buf_4_address0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_address0),
    .buf_4_ce0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_address1),
    .buf_4_ce1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_ce1),
    .buf_4_we1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_we1),
    .buf_4_d1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_d1),
    .p_read3(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read3),
    .p_read10(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read10),
    .p_read11(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read11),
    .p_read12(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read12),
    .p_read13(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read13),
    .p_read5(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read5),
    .p_read6(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read6),
    .p_read7(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read7),
    .p_read14(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read14),
    .p_read19(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read19),
    .p_read36(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read36),
    .img_width(img_width),
    .row_ind_val(trunc_ln480_reg_1953),
    .p_read37(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read37),
    .tp1_val(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp1_val),
    .tp2_val(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp2_val),
    .mid_val(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_mid_val),
    .bottom1_val(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom1_val),
    .bottom2_val(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom2_val),
    .flag(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_flag),
    .p_read38(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read38),
    .p_read39(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read39),
    .ap_return_0(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_0),
    .ap_return_1(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_1),
    .ap_return_2(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_2),
    .ap_return_3(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_3),
    .ap_return_4(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_4),
    .ap_return_5(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_5),
    .ap_return_6(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_6),
    .ap_return_7(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_7),
    .ap_return_8(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_8),
    .ap_return_9(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_9),
    .ap_return_10(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_10),
    .ap_return_11(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_11),
    .ap_return_12(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_12),
    .ap_return_13(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_13),
    .ap_return_14(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_14),
    .ap_return_15(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_15),
    .ap_return_16(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_16),
    .ap_return_17(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_17),
    .ap_return_18(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_18),
    .ap_return_19(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_19),
    .ap_return_20(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_20),
    .ap_return_21(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_21),
    .ap_return_22(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_22),
    .ap_return_23(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_23),
    .ap_return_24(grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_24)
);

cornerHarris_accel_xFFindMaxRad2_ap_int_32_s grp_xFFindMaxRad2_ap_int_32_s_fu_413(
    .ap_ready(grp_xFFindMaxRad2_ap_int_32_s_fu_413_ap_ready),
    .l22_val(reg_591),
    .l02_val(reg_552),
    .l11_val(reg_557),
    .l12_val(reg_564),
    .l13_val(reg_572),
    .l20_val(reg_580),
    .l21_val(reg_585),
    .l23_val(reg_597),
    .l24_val(32'd0),
    .l31_val(reg_603),
    .l32_val(reg_608),
    .l33_val(reg_614),
    .l42_val(reg_620),
    .ap_return(grp_xFFindMaxRad2_ap_int_32_s_fu_413_ap_return)
);

cornerHarris_accel_xFFindMaxRad2_ap_int_32_s grp_xFFindMaxRad2_ap_int_32_s_fu_431(
    .ap_ready(grp_xFFindMaxRad2_ap_int_32_s_fu_431_ap_ready),
    .l22_val(reg_597),
    .l02_val(reg_625),
    .l11_val(reg_564),
    .l12_val(reg_572),
    .l13_val(32'd0),
    .l20_val(reg_585),
    .l21_val(reg_591),
    .l23_val(32'd0),
    .l24_val(32'd0),
    .l31_val(reg_608),
    .l32_val(reg_614),
    .l33_val(32'd0),
    .l42_val(reg_630),
    .ap_return(grp_xFFindMaxRad2_ap_int_32_s_fu_431_ap_return)
);

cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1 grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_start),
    .ap_done(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_done),
    .ap_idle(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_idle),
    .ap_ready(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_ready),
    .img_width(img_width),
    .buf_4_address1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_address1),
    .buf_4_ce1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_ce1),
    .buf_4_we1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_we1),
    .buf_4_d1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_d1),
    .buf_3_address1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_address1),
    .buf_3_ce1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_ce1),
    .buf_3_we1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_we1),
    .buf_3_d1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_d1),
    .buf_2_address1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_address1),
    .buf_2_ce1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_ce1),
    .buf_2_we1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_we1),
    .buf_2_d1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_d1),
    .buf_1_address1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_address1),
    .buf_1_ce1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_ce1),
    .buf_1_we1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_we1),
    .buf_1_d1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_d1),
    .buf_r_address1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_address1),
    .buf_r_ce1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_ce1),
    .buf_r_we1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_we1),
    .buf_r_d1(grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_d1),
    .trunc_ln1(trunc_ln480_1_reg_2271)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state9))) begin
            grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_start_reg <= 1'b1;
        end else if ((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_ready == 1'b1)) begin
            grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_start_reg <= 1'b1;
        end else if ((grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_ready == 1'b1)) begin
            grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_start_reg <= 1'b1;
        end else if ((grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_ready == 1'b1)) begin
            grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_start_reg <= 1'b1;
        end else if ((grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_ready == 1'b1)) begin
            grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        Array_1_fu_138 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_24;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        Array_1_fu_138 <= zext_ln644_fu_1168_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        Array_2_fu_238 <= Array_1_fu_138;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        Array_2_fu_238 <= zext_ln753_fu_1697_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        bottom1_1_fu_222 <= bottom1_fu_122;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        bottom1_1_fu_222 <= bottom1_3_fu_1474_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        bottom2_1_fu_226 <= bottom2_fu_126;
    end else if (((icmp_ln658_fu_1292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        bottom2_1_fu_226 <= bottom2_3_fu_1347_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        inter_valx_1_reg_305 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_13;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        inter_valx_1_reg_305 <= zext_ln644_fu_1168_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        inter_valx_2_fu_282 <= inter_valx_3_fu_182;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        inter_valx_2_fu_282 <= zext_ln753_fu_1697_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inter_valx_3_fu_182 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inter_valx_3_fu_182 <= inter_valx_1_reg_305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        l00_buf_4_2_fu_242 <= l00_buf_5_fu_142;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        l00_buf_4_2_fu_242 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        l00_buf_5_fu_142 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_18;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        l00_buf_5_fu_142 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        l10_buf_1105_reg_343 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_1;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        l10_buf_1105_reg_343 <= reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        l10_buf_12_fu_162 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_19;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        l10_buf_12_fu_162 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        l10_buf_13_fu_246 <= l10_buf_8_fu_146;
    end else if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        l10_buf_13_fu_246 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        l10_buf_14_fu_250 <= l10_buf_9_fu_150;
    end else if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        l10_buf_14_fu_250 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        l10_buf_15_fu_254 <= l10_buf_10_fu_154;
    end else if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        l10_buf_15_fu_254 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        l10_buf_1_1_reg_334 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_2;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        l10_buf_1_1_reg_334 <= reg_564;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        l10_buf_2_1_reg_325 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_3;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        l10_buf_2_1_reg_325 <= reg_572;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        l10_buf_3_1_reg_314 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_4;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        l10_buf_3_1_reg_314 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        l10_buf_3_2_fu_258 <= l10_buf_11_fu_158;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        l10_buf_3_2_fu_258 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        l10_buf_4_2_fu_262 <= l10_buf_12_fu_162;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        l10_buf_4_2_fu_262 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        l20_buf_4_2_fu_266 <= l20_buf_9_fu_166;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        l20_buf_4_2_fu_266 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        l20_buf_9_fu_166 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_20;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        l20_buf_9_fu_166 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        l30_buf_4_2_fu_270 <= l30_buf_7_fu_170;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        l30_buf_4_2_fu_270 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        l30_buf_7_fu_170 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_21;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        l30_buf_7_fu_170 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        l40_buf_4_2_fu_274 <= l40_buf_5_fu_174;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        l40_buf_4_2_fu_274 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        l40_buf_5_fu_174 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_23;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        l40_buf_5_fu_174 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        mid_3_fu_218 <= mid_fu_118;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        mid_3_fu_218 <= mid_4_fu_1515_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        read_pointer_5_fu_230 <= read_pointer_fu_130;
    end else if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        read_pointer_5_fu_230 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_15;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        read_pointer_fu_130 <= zext_ln516_fu_668_p1;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        read_pointer_fu_130 <= read_pointer_3_reg_2196;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        row_7_fu_206 <= 2'd0;
    end else if (((icmp_ln658_fu_1292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        row_7_fu_206 <= row_14_fu_1298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_fu_106 <= 13'd2;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        row_fu_106 <= row_12_fu_1221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_ind_fu_102 <= 13'd4;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        row_ind_fu_102 <= row_ind_7_fu_1213_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        shift_1_fu_278 <= shift_3_fu_178;
    end else if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        shift_1_fu_278 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        shift_3_fu_178 <= 16'd0;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        shift_3_fu_178 <= shift_reg_2191;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        tp1_1_fu_210 <= tp1_fu_110;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        tp1_1_fu_210 <= tp1_3_fu_1605_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        tp2_1_fu_214 <= tp2_fu_114;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        tp2_1_fu_214 <= tp2_3_fu_1560_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_pointer_4_fu_134 <= 32'd0;
    end else if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
        write_pointer_4_fu_134 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_16;
    end else if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd0))) begin
        write_pointer_4_fu_134 <= write_pointer_6_fu_1118_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
        write_pointer_5_fu_234 <= write_pointer_4_fu_134;
    end else if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        write_pointer_5_fu_234 <= write_pointer_7_fu_1657_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Array_5_reg_2210 <= grp_xFFindMaxRad2_ap_int_32_s_fu_431_ap_return;
        tmp_reg_2205 <= grp_xFFindMaxRad2_ap_int_32_s_fu_413_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        Array_6_reg_2344 <= grp_xFFindMaxRad2_ap_int_32_s_fu_431_ap_return;
        tmp_7_reg_2339 <= grp_xFFindMaxRad2_ap_int_32_s_fu_413_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        bottom1_5_reg_2146 <= bottom1_5_fu_1001_p3;
        bottom2_5_reg_2151 <= bottom2_5_fu_1034_p3;
        mid_6_reg_2141 <= mid_6_fu_964_p3;
        tp1_5_reg_2131 <= tp1_5_fu_894_p3;
        tp2_5_reg_2136 <= tp2_5_fu_931_p3;
        trunc_ln584_1_reg_2161 <= trunc_ln584_1_fu_1047_p1;
        trunc_ln584_2_reg_2166 <= trunc_ln584_2_fu_1052_p1;
        trunc_ln584_3_reg_2171 <= trunc_ln584_3_fu_1057_p1;
        trunc_ln584_4_reg_2176 <= trunc_ln584_4_fu_1062_p1;
        trunc_ln584_reg_2156 <= trunc_ln584_fu_1042_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        bottom1_fu_122 <= bottom1_5_reg_2146;
        bottom2_fu_126 <= bottom2_5_reg_2151;
        mid_fu_118 <= mid_6_reg_2141;
        tp1_fu_110 <= tp1_5_reg_2131;
        tp2_fu_114 <= tp2_5_reg_2136;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd1))) begin
        icmp_ln543_1_reg_1961 <= grp_fu_463_p2;
        icmp_ln543_2_reg_1966 <= grp_fu_468_p2;
        icmp_ln543_3_reg_1976 <= grp_fu_473_p2;
        icmp_ln543_4_reg_1981 <= grp_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln586_reg_2201 <= icmp_ln586_fu_1112_p2;
        read_pointer_3_reg_2196 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_15;
        shift_reg_2191 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_14;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln658_fu_1292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln662_1_reg_2231 <= grp_fu_463_p2;
        icmp_ln662_2_reg_2239 <= grp_fu_468_p2;
        icmp_ln662_3_reg_2251 <= grp_fu_473_p2;
        icmp_ln662_4_reg_2259 <= grp_fu_478_p2;
        icmp_ln662_reg_2223 <= grp_fu_483_p2;
        trunc_ln480_1_reg_2271 <= trunc_ln480_1_fu_1355_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        l10_buf_10_fu_154 <= l10_buf_2_1_reg_325;
        l10_buf_11_fu_158 <= l10_buf_3_1_reg_314;
        l10_buf_8_fu_146 <= l10_buf_1105_reg_343;
        l10_buf_9_fu_150 <= l10_buf_1_1_reg_334;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        read_pointer_2_reg_1894[16 : 1] <= read_pointer_2_fu_660_p3[16 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_552 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_0;
        reg_557 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_2;
        reg_564 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_3;
        reg_572 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_4;
        reg_580 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_5;
        reg_585 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_6;
        reg_591 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_7;
        reg_597 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_8;
        reg_603 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_9;
        reg_608 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_10;
        reg_614 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_11;
        reg_620 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_12;
        reg_625 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_17;
        reg_630 <= grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_22;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        row_ind_5_reg_1899 <= row_ind_fu_102;
        trunc_ln480_reg_1953 <= trunc_ln480_fu_744_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        trunc_ln710_1_reg_2324 <= trunc_ln710_1_fu_1618_p1;
        trunc_ln710_2_reg_2329 <= trunc_ln710_2_fu_1623_p1;
        trunc_ln710_3_reg_2334 <= trunc_ln710_3_fu_1628_p1;
        trunc_ln710_reg_2319 <= trunc_ln710_fu_1613_p1;
    end
end

always @ (*) begin
    if ((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((out_mat_data_full_n == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((out_mat_data_full_n == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_mat_data_full_n == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln658_fu_1292_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln658_fu_1292_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_1_address1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_1_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_address1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_1_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_1_ce1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_1_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_ce1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_1_d1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_d1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_1_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_d1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_1_we1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_1_we1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_1_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_we1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_2_address1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_2_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2_address1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_2_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_2_ce1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_2_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2_ce1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_2_d1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_d1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_2_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2_d1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_2_we1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_2_we1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_2_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2_we1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_3_address1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_3_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_3_address1 = grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_address1;
    end else begin
        buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_3_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_ce0;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_3_ce1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_3_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_3_ce1 = grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_ce1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_3_d1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_d1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_3_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_3_d1 = grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_d1;
    end else begin
        buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_3_we1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_3_we1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_3_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_3_we1 = grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_buf_3_we1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_4_address1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_4_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_address1;
    end else begin
        buf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_4_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_ce0;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_4_ce1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_4_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_ce1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_4_d1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_d1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_4_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_d1;
    end else begin
        buf_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_4_we1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_4_we1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_4_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_4_we1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_address1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_address1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_address1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_address1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_ce0 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_ce1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_ce1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_ce1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_ce1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_d1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_d1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_d1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_d1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_we1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_buf_r_we1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        buf_we1 = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_buf_0_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_we1 = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom1_val = trunc_ln710_3_reg_2334;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom1_val = trunc_ln584_3_reg_2171;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom2_val = trunc_ln480_1_reg_2271;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom2_val = trunc_ln584_4_reg_2176;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_bottom2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_flag = 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_flag = 1'd1;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_flag = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_mid_val = trunc_ln710_2_reg_2329;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_mid_val = trunc_ln584_2_reg_2166;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_mid_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read10 = l10_buf_13_fu_246;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read10 = 32'd0;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read11 = l10_buf_14_fu_250;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read11 = 32'd0;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read12 = l10_buf_15_fu_254;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read12 = 32'd0;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read13 = l10_buf_3_2_fu_258;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read13 = 32'd0;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read14 = l40_buf_4_2_fu_274;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read14 = l40_buf_5_fu_174;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read19 = Array_2_fu_238;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read19 = Array_1_fu_138;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read19 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read3 = l00_buf_4_2_fu_242;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read3 = l00_buf_5_fu_142;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read36 = inter_valx_2_fu_282;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read36 = 8'd0;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read36 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read37 = shift_1_fu_278;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read37 = shift_3_fu_178;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read37 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read38 = read_pointer_5_fu_230;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read38 = read_pointer_fu_130;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read38 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read39 = write_pointer_5_fu_234;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read39 = write_pointer_4_fu_134;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read39 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read5 = l10_buf_4_2_fu_262;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read5 = l10_buf_12_fu_162;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read6 = l20_buf_4_2_fu_266;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read6 = l20_buf_9_fu_166;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read7 = l30_buf_4_2_fu_270;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read7 = l30_buf_7_fu_170;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_p_read7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp1_val = trunc_ln710_reg_2319;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp1_val = trunc_ln584_reg_2156;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp2_val = trunc_ln710_1_reg_2324;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp2_val = trunc_ln584_1_reg_2161;
    end else begin
        grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_tp2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_463_p0 = row_ind_5_reg_1899;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_463_p0 = row_ind_fu_102;
    end else begin
        grp_fu_463_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_468_p0 = row_ind_5_reg_1899;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_468_p0 = row_ind_fu_102;
    end else begin
        grp_fu_468_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_473_p0 = row_ind_5_reg_1899;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_473_p0 = row_ind_fu_102;
    end else begin
        grp_fu_473_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_478_p0 = row_ind_5_reg_1899;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_478_p0 = row_ind_fu_102;
    end else begin
        grp_fu_478_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_483_p0 = row_ind_5_reg_1899;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_483_p0 = row_ind_fu_102;
    end else begin
        grp_fu_483_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12) | ((icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        out_mat_data_blk_n = out_mat_data_full_n;
    end else begin
        out_mat_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        out_mat_data_din = zext_ln753_fu_1697_p1;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        out_mat_data_din = zext_ln730_fu_1693_p1;
    end else if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        out_mat_data_din = zext_ln644_fu_1168_p1;
    end else if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        out_mat_data_din = zext_ln619_fu_1164_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        out_mat_data_din = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_out_mat_data_din;
    end else begin
        out_mat_data_din = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_out_mat_data_din;
    end
end

always @ (*) begin
    if ((((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | ((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | (~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (icmp_ln586_reg_2201 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        out_mat_data_write = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        out_mat_data_write = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_out_mat_data_write;
    end else begin
        out_mat_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        thresh_data_read = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_thresh_data_read;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        thresh_data_read = grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_thresh_data_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        thresh_data_read = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_thresh_data_read;
    end else begin
        thresh_data_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln538_fu_752_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln586_fu_1112_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln658_fu_1292_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((out_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state13 = ((icmp_ln586_reg_2201 == 1'd0) & (out_mat_data_full_n == 1'b0));
end

assign bottom1_3_fu_1474_p3 = ((empty_67_fu_1470_p2[0:0] == 1'b1) ? empty_66_fu_1463_p3 : select_ln662_4_fu_1455_p3);

assign bottom1_5_fu_1001_p3 = ((or_ln543_1_fu_890_p2[0:0] == 1'b1) ? select_ln543_17_fu_994_p3 : select_ln543_16_fu_986_p3);

assign bottom2_3_fu_1347_p3 = ((empty_65_fu_1341_p2[0:0] == 1'b1) ? empty_64_fu_1333_p3 : select_ln662_1_fu_1325_p3);

assign bottom2_5_fu_1034_p3 = ((or_ln543_1_fu_890_p2[0:0] == 1'b1) ? select_ln543_21_fu_1027_p3 : select_ln543_20_fu_1019_p3);

assign empty_64_fu_1333_p3 = ((grp_fu_478_p2[0:0] == 1'b1) ? 8'd3 : 8'd2);

assign empty_65_fu_1341_p2 = (grp_fu_478_p2 | grp_fu_473_p2);

assign empty_66_fu_1463_p3 = ((icmp_ln662_4_reg_2259[0:0] == 1'b1) ? 8'd2 : 8'd1);

assign empty_67_fu_1470_p2 = (icmp_ln662_4_reg_2259 | icmp_ln662_3_reg_2251);

assign empty_68_fu_1508_p1 = icmp_ln662_4_reg_2259;

assign empty_69_fu_1511_p2 = (icmp_ln662_4_reg_2259 | icmp_ln662_3_reg_2251);

assign empty_70_fu_1549_p3 = ((icmp_ln662_4_reg_2259[0:0] == 1'b1) ? 8'd0 : 8'd4);

assign empty_71_fu_1556_p2 = (icmp_ln662_4_reg_2259 | icmp_ln662_3_reg_2251);

assign empty_72_fu_1594_p3 = ((icmp_ln662_4_reg_2259[0:0] == 1'b1) ? 8'd4 : 8'd3);

assign empty_73_fu_1601_p2 = (icmp_ln662_4_reg_2259 | icmp_ln662_3_reg_2251);

assign grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_start = grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_start_reg;

assign grp_fu_463_p2 = ((grp_fu_463_p0 == 13'd0) ? 1'b1 : 1'b0);

assign grp_fu_468_p2 = ((grp_fu_468_p0 == 13'd1) ? 1'b1 : 1'b0);

assign grp_fu_473_p2 = ((grp_fu_473_p0 == 13'd2) ? 1'b1 : 1'b0);

assign grp_fu_478_p2 = ((grp_fu_478_p0 == 13'd3) ? 1'b1 : 1'b0);

assign grp_fu_483_p2 = ((grp_fu_483_p0 == 13'd4) ? 1'b1 : 1'b0);

assign grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_start = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1_fu_452_ap_start_reg;

assign grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_start = grp_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop_fu_352_ap_start_reg;

assign grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_start = grp_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop_fu_362_ap_start_reg;

assign icmp_ln538_fu_752_p2 = ((zext_ln538_fu_748_p1 < img_height) ? 1'b1 : 1'b0);

assign icmp_ln586_fu_1112_p2 = ((tmp_1_fu_1103_p4 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln652_fu_1207_p2 = ((row_ind_6_fu_1202_p2 == 13'd5) ? 1'b1 : 1'b0);

assign icmp_ln658_fu_1292_p2 = ((row_7_fu_206 == 2'd2) ? 1'b1 : 1'b0);

assign mid_4_fu_1515_p3 = ((empty_69_fu_1511_p2[0:0] == 1'b1) ? empty_68_fu_1508_p1 : select_ln662_7_fu_1500_p3);

assign mid_6_fu_964_p3 = ((or_ln543_1_fu_890_p2[0:0] == 1'b1) ? zext_ln543_fu_961_p1 : select_ln543_12_fu_953_p3);

assign or_ln543_1_fu_890_p2 = (icmp_ln543_4_reg_1981 | icmp_ln543_3_reg_1976);

assign or_ln543_fu_871_p2 = (icmp_ln543_2_reg_1966 | icmp_ln543_1_reg_1961);

assign or_ln662_1_fu_1451_p2 = (icmp_ln662_2_reg_2239 | icmp_ln662_1_reg_2231);

assign or_ln662_2_fu_1496_p2 = (icmp_ln662_2_reg_2239 | icmp_ln662_1_reg_2231);

assign or_ln662_3_fu_1537_p2 = (icmp_ln662_2_reg_2239 | icmp_ln662_1_reg_2231);

assign or_ln662_4_fu_1582_p2 = (icmp_ln662_2_reg_2239 | icmp_ln662_1_reg_2231);

assign or_ln662_fu_1319_p2 = (grp_fu_468_p2 | grp_fu_463_p2);

assign read_pointer_2_fu_660_p3 = {{img_width}, {1'd0}};

assign row_12_fu_1221_p2 = (row_fu_106 + 13'd1);

assign row_14_fu_1298_p2 = (row_7_fu_206 + 2'd1);

assign row_ind_6_fu_1202_p2 = (row_ind_fu_102 + 13'd1);

assign row_ind_7_fu_1213_p3 = ((icmp_ln652_fu_1207_p2[0:0] == 1'b1) ? 13'd0 : row_ind_6_fu_1202_p2);

assign select_ln543_10_fu_939_p3 = ((grp_fu_483_p2[0:0] == 1'b1) ? 8'd2 : mid_fu_118);

assign select_ln543_11_fu_946_p3 = ((icmp_ln543_2_reg_1966[0:0] == 1'b1) ? 8'd4 : 8'd3);

assign select_ln543_12_fu_953_p3 = ((or_ln543_fu_871_p2[0:0] == 1'b1) ? select_ln543_11_fu_946_p3 : select_ln543_10_fu_939_p3);

assign select_ln543_14_fu_972_p3 = ((grp_fu_483_p2[0:0] == 1'b1) ? 8'd3 : bottom1_fu_122);

assign select_ln543_15_fu_979_p3 = ((icmp_ln543_2_reg_1966[0:0] == 1'b1) ? 8'd0 : 8'd4);

assign select_ln543_16_fu_986_p3 = ((or_ln543_fu_871_p2[0:0] == 1'b1) ? select_ln543_15_fu_979_p3 : select_ln543_14_fu_972_p3);

assign select_ln543_17_fu_994_p3 = ((icmp_ln543_4_reg_1981[0:0] == 1'b1) ? 8'd2 : 8'd1);

assign select_ln543_19_fu_1009_p3 = ((grp_fu_483_p2[0:0] == 1'b1) ? 8'd4 : bottom2_fu_126);

assign select_ln543_1_fu_864_p3 = ((icmp_ln543_2_reg_1966[0:0] == 1'b1) ? 8'd2 : 8'd1);

assign select_ln543_20_fu_1019_p3 = ((or_ln543_fu_871_p2[0:0] == 1'b1) ? zext_ln543_1_fu_1016_p1 : select_ln543_19_fu_1009_p3);

assign select_ln543_21_fu_1027_p3 = ((icmp_ln543_4_reg_1981[0:0] == 1'b1) ? 8'd3 : 8'd2);

assign select_ln543_2_fu_875_p3 = ((or_ln543_fu_871_p2[0:0] == 1'b1) ? select_ln543_1_fu_864_p3 : select_ln543_fu_857_p3);

assign select_ln543_3_fu_883_p3 = ((icmp_ln543_4_reg_1981[0:0] == 1'b1) ? 8'd4 : 8'd3);

assign select_ln543_5_fu_902_p3 = ((grp_fu_483_p2[0:0] == 1'b1) ? 8'd1 : tp2_fu_114);

assign select_ln543_6_fu_909_p3 = ((icmp_ln543_2_reg_1966[0:0] == 1'b1) ? 8'd3 : 8'd2);

assign select_ln543_7_fu_916_p3 = ((or_ln543_fu_871_p2[0:0] == 1'b1) ? select_ln543_6_fu_909_p3 : select_ln543_5_fu_902_p3);

assign select_ln543_8_fu_924_p3 = ((icmp_ln543_4_reg_1981[0:0] == 1'b1) ? 8'd0 : 8'd4);

assign select_ln543_fu_857_p3 = ((grp_fu_483_p2[0:0] == 1'b1) ? 8'd0 : tp1_fu_110);

assign select_ln662_10_fu_1541_p3 = ((or_ln662_3_fu_1537_p2[0:0] == 1'b1) ? select_ln662_9_fu_1530_p3 : select_ln662_8_fu_1523_p3);

assign select_ln662_11_fu_1568_p3 = ((icmp_ln662_reg_2223[0:0] == 1'b1) ? 8'd0 : tp1_1_fu_210);

assign select_ln662_12_fu_1575_p3 = ((icmp_ln662_2_reg_2239[0:0] == 1'b1) ? 8'd2 : 8'd1);

assign select_ln662_13_fu_1586_p3 = ((or_ln662_4_fu_1582_p2[0:0] == 1'b1) ? select_ln662_12_fu_1575_p3 : select_ln662_11_fu_1568_p3);

assign select_ln662_1_fu_1325_p3 = ((or_ln662_fu_1319_p2[0:0] == 1'b1) ? zext_ln662_fu_1315_p1 : select_ln662_fu_1307_p3);

assign select_ln662_2_fu_1437_p3 = ((icmp_ln662_reg_2223[0:0] == 1'b1) ? 8'd3 : bottom1_1_fu_222);

assign select_ln662_3_fu_1444_p3 = ((icmp_ln662_2_reg_2239[0:0] == 1'b1) ? 8'd0 : 8'd4);

assign select_ln662_4_fu_1455_p3 = ((or_ln662_1_fu_1451_p2[0:0] == 1'b1) ? select_ln662_3_fu_1444_p3 : select_ln662_2_fu_1437_p3);

assign select_ln662_5_fu_1482_p3 = ((icmp_ln662_reg_2223[0:0] == 1'b1) ? 8'd2 : mid_3_fu_218);

assign select_ln662_6_fu_1489_p3 = ((icmp_ln662_2_reg_2239[0:0] == 1'b1) ? 8'd4 : 8'd3);

assign select_ln662_7_fu_1500_p3 = ((or_ln662_2_fu_1496_p2[0:0] == 1'b1) ? select_ln662_6_fu_1489_p3 : select_ln662_5_fu_1482_p3);

assign select_ln662_8_fu_1523_p3 = ((icmp_ln662_reg_2223[0:0] == 1'b1) ? 8'd1 : tp2_1_fu_214);

assign select_ln662_9_fu_1530_p3 = ((icmp_ln662_2_reg_2239[0:0] == 1'b1) ? 8'd3 : 8'd2);

assign select_ln662_fu_1307_p3 = ((grp_fu_483_p2[0:0] == 1'b1) ? 8'd4 : bottom2_1_fu_226);

assign tmp_1_fu_1103_p4 = {{row_fu_106[12:1]}};

assign tp1_3_fu_1605_p3 = ((empty_73_fu_1601_p2[0:0] == 1'b1) ? empty_72_fu_1594_p3 : select_ln662_13_fu_1586_p3);

assign tp1_5_fu_894_p3 = ((or_ln543_1_fu_890_p2[0:0] == 1'b1) ? select_ln543_3_fu_883_p3 : select_ln543_2_fu_875_p3);

assign tp2_3_fu_1560_p3 = ((empty_71_fu_1556_p2[0:0] == 1'b1) ? empty_70_fu_1549_p3 : select_ln662_10_fu_1541_p3);

assign tp2_5_fu_931_p3 = ((or_ln543_1_fu_890_p2[0:0] == 1'b1) ? select_ln543_8_fu_924_p3 : select_ln543_7_fu_916_p3);

assign trunc_ln480_1_fu_1355_p1 = bottom2_3_fu_1347_p3[2:0];

assign trunc_ln480_fu_744_p1 = row_ind_fu_102[2:0];

assign trunc_ln584_1_fu_1047_p1 = tp2_5_fu_931_p3[2:0];

assign trunc_ln584_2_fu_1052_p1 = mid_6_fu_964_p3[2:0];

assign trunc_ln584_3_fu_1057_p1 = bottom1_5_fu_1001_p3[2:0];

assign trunc_ln584_4_fu_1062_p1 = bottom2_5_fu_1034_p3[2:0];

assign trunc_ln584_fu_1042_p1 = tp1_5_fu_894_p3[2:0];

assign trunc_ln710_1_fu_1618_p1 = tp2_3_fu_1560_p3[2:0];

assign trunc_ln710_2_fu_1623_p1 = mid_4_fu_1515_p3[2:0];

assign trunc_ln710_3_fu_1628_p1 = bottom1_3_fu_1474_p3[2:0];

assign trunc_ln710_fu_1613_p1 = tp1_3_fu_1605_p3[2:0];

assign write_pointer_6_fu_1118_p2 = (grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_16 + 32'd2);

assign write_pointer_7_fu_1657_p2 = (grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371_ap_return_16 + 32'd2);

assign zext_ln516_fu_668_p1 = read_pointer_2_fu_660_p3;

assign zext_ln538_fu_748_p1 = row_fu_106;

assign zext_ln543_1_fu_1016_p1 = icmp_ln543_2_reg_1966;

assign zext_ln543_fu_961_p1 = icmp_ln543_4_reg_1981;

assign zext_ln619_fu_1164_p1 = tmp_reg_2205;

assign zext_ln644_fu_1168_p1 = Array_5_reg_2210;

assign zext_ln662_fu_1315_p1 = grp_fu_468_p2;

assign zext_ln730_fu_1693_p1 = tmp_7_reg_2339;

assign zext_ln753_fu_1697_p1 = Array_6_reg_2344;

always @ (posedge ap_clk) begin
    read_pointer_2_reg_1894[0] <= 1'b0;
end

endmodule //cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s
