#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5577cd32afd0 .scope module, "cyclic_tb" "cyclic_tb" 2 1;
 .timescale 0 0;
v0x5577cd35f850_0 .var "clock", 0 0;
v0x5577cd35f920_0 .net "light", 2 0, v0x5577cd35f650_0;  1 drivers
S_0x5577cd32b150 .scope module, "DUT" "cyclic_lamp" 2 4, 3 1 0, S_0x5577cd32afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /OUTPUT 3 "light"
P_0x5577cd34d7d0 .param/l "GREEN" 0 3 5, C4<010>;
P_0x5577cd34d810 .param/l "RED" 0 3 5, C4<100>;
P_0x5577cd34d850 .param/l "YELLOW" 0 3 5, C4<001>;
P_0x5577cd34d890 .param/l "s0" 0 3 4, C4<00>;
P_0x5577cd34d8d0 .param/l "s1" 0 3 4, C4<01>;
P_0x5577cd34d910 .param/l "s2" 0 3 4, C4<10>;
v0x5577cd32b2d0_0 .net "clock", 0 0, v0x5577cd35f850_0;  1 drivers
v0x5577cd35f650_0 .var "light", 2 0;
v0x5577cd35f730_0 .var "state", 1 0;
E_0x5577cd3167c0 .event edge, v0x5577cd35f730_0;
E_0x5577cd316ae0 .event posedge, v0x5577cd32b2d0_0;
    .scope S_0x5577cd32b150;
T_0 ;
    %wait E_0x5577cd316ae0;
    %load/vec4 v0x5577cd35f730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577cd35f730_0, 0;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5577cd35f730_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5577cd35f730_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577cd35f730_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5577cd32b150;
T_1 ;
    %wait E_0x5577cd3167c0;
    %load/vec4 v0x5577cd35f730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5577cd35f650_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5577cd35f650_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5577cd35f650_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5577cd35f650_0, 0, 3;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5577cd32afd0;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x5577cd35f850_0;
    %inv;
    %store/vec4 v0x5577cd35f850_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5577cd32afd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577cd35f850_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5577cd32afd0;
T_4 ;
    %vpi_call 2 12 "$dumpfile", "sim_rtl/cyclic_lamp_rtl_1.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5577cd32afd0 {0 0 0};
    %vpi_call 2 14 "$monitor", $time, "RGY=%b", v0x5577cd35f920_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/cyclic_lamp_tb1.v";
    "rtl/cyclic_lamp.v";
