

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Aug 13 14:55:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Calc_distance
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.418|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1229|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     11|     559|     618|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     115|    -|
|Register         |        -|      -|     209|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     11|     768|    1962|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |top_dmul_64ns_64ns_64_5_max_dsp_1_U1  |top_dmul_64ns_64ns_64_5_max_dsp_1  |        0|     11|  299|  203|    0|
    |top_sitodp_32ns_64_4_1_U2             |top_sitodp_32ns_64_4_1             |        0|      0|  260|  415|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                   |        0|     11|  559|  618|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln502_fu_183_p2      |     +    |      0|  0|   19|          11|          12|
    |result_V_1_fu_269_p2     |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_197_p2     |     -    |      0|  0|   18|          10|          11|
    |and_ln12_1_fu_379_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln12_2_fu_385_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln12_fu_342_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln14_1_fu_360_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln14_2_fu_366_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln14_fu_354_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln16_fu_329_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln8_fu_399_p2        |    and   |      0|  0|    2|           1|           1|
    |icmp_ln12_1_fu_304_p2    |   icmp   |      0|  0|   18|          32|           7|
    |icmp_ln12_fu_299_p2      |   icmp   |      0|  0|   18|          30|           1|
    |icmp_ln14_1_fu_314_p2    |   icmp   |      0|  0|   18|          32|           8|
    |icmp_ln14_fu_309_p2      |   icmp   |      0|  0|   18|          32|           7|
    |icmp_ln16_1_fu_324_p2    |   icmp   |      0|  0|   18|          32|           9|
    |icmp_ln16_fu_319_p2      |   icmp   |      0|  0|   18|          32|           8|
    |icmp_ln8_fu_293_p2       |   icmp   |      0|  0|   18|          32|           1|
    |r_V_fu_227_p2            |   lshr   |      0|  0|  162|          54|          54|
    |or_ln12_fu_421_p2        |    or    |      0|  0|    2|           1|           1|
    |calc_voltage             |  select  |      0|  0|   64|           1|          64|
    |dist_cm                  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_261_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_275_p3       |  select  |      0|  0|   32|           1|          32|
    |select_ln12_2_fu_413_p3  |  select  |      0|  0|    3|           1|           1|
    |select_ln12_3_fu_427_p3  |  select  |      0|  0|    2|           1|           2|
    |select_ln14_1_fu_447_p3  |  select  |      0|  0|   64|           1|          64|
    |select_ln14_fu_372_p3    |  select  |      0|  0|   32|           1|          32|
    |select_ln8_1_fu_440_p3   |  select  |      0|  0|   64|           1|          64|
    |select_ln8_2_fu_405_p3   |  select  |      0|  0|    2|           1|           2|
    |select_ln8_fu_335_p3     |  select  |      0|  0|   32|           1|          32|
    |ush_fu_207_p3            |  select  |      0|  0|   12|           1|          12|
    |r_V_1_fu_233_p2          |    shl   |      0|  0|  474|         137|         137|
    |xor_ln12_fu_348_p2       |    xor   |      0|  0|    2|           2|           1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 1229|         458|         666|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  85|         17|    1|         17|
    |grp_fu_125_p0  |  15|          3|   64|        192|
    |grp_fu_125_p1  |  15|          3|   64|        192|
    +---------------+----+-----------+-----+-----------+
    |Total          | 115|         23|  129|        401|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |and_ln12_2_reg_495  |   1|   0|    1|          0|
    |and_ln14_2_reg_490  |   1|   0|    1|          0|
    |ap_CS_fsm           |  16|   0|   16|          0|
    |icmp_ln8_reg_485    |   1|   0|    1|          0|
    |p_Val2_6_reg_467    |  32|   0|   32|          0|
    |reg_135             |  64|   0|   64|          0|
    |tmp_2_reg_500       |  64|   0|   64|          0|
    |tmp_4_reg_480       |  30|   0|   30|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 209|   0|  209|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_start             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_done              | out |    1| ap_ctrl_hs |       top      | return value |
|ap_idle              | out |    1| ap_ctrl_hs |       top      | return value |
|ap_ready             | out |    1| ap_ctrl_hs |       top      | return value |
|trigger              |  in |   32|   ap_none  |     trigger    |    scalar    |
|simulated_time       |  in |   64|   ap_none  | simulated_time |    scalar    |
|dist_cm              | out |   32|   ap_vld   |     dist_cm    |    pointer   |
|dist_cm_ap_vld       | out |    1|   ap_vld   |     dist_cm    |    pointer   |
|calc_voltage         | out |   64|   ap_vld   |  calc_voltage  |    pointer   |
|calc_voltage_ap_vld  | out |    1|   ap_vld   |  calc_voltage  |    pointer   |
|sens_range           | out |   32|   ap_vld   |   sens_range   |    pointer   |
|sens_range_ap_vld    | out |    1|   ap_vld   |   sens_range   |    pointer   |
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.41>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%simulated_time_read = call double @_ssdm_op_Read.ap_auto.double(double %simulated_time) nounwind" [../files/CalsDis.cpp:3]   --->   Operation 17 'read' 'simulated_time_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [5/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 18 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.41>
ST_2 : Operation 19 [4/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 19 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.41>
ST_3 : Operation 20 [3/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 20 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 21 [2/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 21 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 22 [1/5] (8.41ns)   --->   "%x_assign = fmul double %simulated_time_read, 3.400000e-02" [../files/CalsDis.cpp:9]   --->   Operation 22 'dmul' 'x_assign' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.33>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 23 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 24 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 25 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 26 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 27 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 28 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 29 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (1.46ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 30 'add' 'add_ln502' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 31 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (1.46ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 32 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 33 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.76ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 34 'select' 'ush' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 35 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 36 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 37 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 38 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 39 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 40 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 41 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 42 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (2.86ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 43 'select' 'p_Val2_5' <Predicate = true> <Delay = 2.86> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (1.63ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 44 'sub' 'result_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.61ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../files/CalsDis.cpp:9]   --->   Operation 45 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_Val2_6, i32 2, i32 31)" [../files/CalsDis.cpp:12]   --->   Operation 46 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.85>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%trigger_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %trigger) nounwind" [../files/CalsDis.cpp:3]   --->   Operation 47 'read' 'trigger_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.57ns)   --->   "%icmp_ln8 = icmp eq i32 %trigger_read, 1" [../files/CalsDis.cpp:8]   --->   Operation 48 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [4/4] (6.85ns)   --->   "%tmp_2 = sitofp i32 %p_Val2_6 to double" [../files/CalsDis.cpp:10]   --->   Operation 49 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.85> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln12 = icmp sgt i30 %tmp_4, 0" [../files/CalsDis.cpp:12]   --->   Operation 50 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (1.57ns)   --->   "%icmp_ln12_1 = icmp slt i32 %p_Val2_6, 101" [../files/CalsDis.cpp:12]   --->   Operation 51 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (1.57ns)   --->   "%icmp_ln14 = icmp sgt i32 %p_Val2_6, 100" [../files/CalsDis.cpp:14]   --->   Operation 52 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (1.57ns)   --->   "%icmp_ln14_1 = icmp slt i32 %p_Val2_6, 201" [../files/CalsDis.cpp:14]   --->   Operation 53 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (1.57ns)   --->   "%icmp_ln16 = icmp sgt i32 %p_Val2_6, 200" [../files/CalsDis.cpp:16]   --->   Operation 54 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (1.57ns)   --->   "%icmp_ln16_1 = icmp slt i32 %p_Val2_6, 301" [../files/CalsDis.cpp:16]   --->   Operation 55 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%and_ln16 = and i1 %icmp_ln16, %icmp_ln16_1" [../files/CalsDis.cpp:16]   --->   Operation 56 'and' 'and_ln16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %p_Val2_6, i32 0" [../files/CalsDis.cpp:8]   --->   Operation 57 'select' 'select_ln8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%and_ln12 = and i1 %icmp_ln12, %icmp_ln12_1" [../files/CalsDis.cpp:12]   --->   Operation 58 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%xor_ln12 = xor i1 %and_ln12, true" [../files/CalsDis.cpp:12]   --->   Operation 59 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%and_ln14 = and i1 %icmp_ln8, %xor_ln12" [../files/CalsDis.cpp:14]   --->   Operation 60 'and' 'and_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%and_ln14_1 = and i1 %icmp_ln14_1, %icmp_ln14" [../files/CalsDis.cpp:14]   --->   Operation 61 'and' 'and_ln14_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln14_2 = and i1 %and_ln14_1, %and_ln14" [../files/CalsDis.cpp:14]   --->   Operation 62 'and' 'and_ln14_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%select_ln14 = select i1 %and_ln14_2, i32 %p_Val2_6, i32 %select_ln8" [../files/CalsDis.cpp:14]   --->   Operation 63 'select' 'select_ln14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_2)   --->   "%and_ln12_1 = and i1 %icmp_ln12_1, %icmp_ln8" [../files/CalsDis.cpp:12]   --->   Operation 64 'and' 'and_ln12_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln12_2 = and i1 %and_ln12_1, %icmp_ln12" [../files/CalsDis.cpp:12]   --->   Operation 65 'and' 'and_ln12_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln12 = select i1 %and_ln12_2, i32 %p_Val2_6, i32 %select_ln14" [../files/CalsDis.cpp:12]   --->   Operation 66 'select' 'select_ln12' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%and_ln8 = and i1 %icmp_ln8, %and_ln16" [../files/CalsDis.cpp:8]   --->   Operation 67 'and' 'and_ln8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%select_ln8_2 = select i1 %and_ln8, i2 -1, i2 0" [../files/CalsDis.cpp:8]   --->   Operation 68 'select' 'select_ln8_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%select_ln12_2 = select i1 %and_ln12_2, i2 1, i2 -2" [../files/CalsDis.cpp:12]   --->   Operation 69 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_3)   --->   "%or_ln12 = or i1 %and_ln12_2, %and_ln14_2" [../files/CalsDis.cpp:12]   --->   Operation 70 'or' 'or_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln12_3 = select i1 %or_ln12, i2 %select_ln12_2, i2 %select_ln8_2" [../files/CalsDis.cpp:12]   --->   Operation 71 'select' 'select_ln12_3' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i2 %select_ln12_3 to i32" [../files/CalsDis.cpp:12]   --->   Operation 72 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %sens_range, i32 %zext_ln12) nounwind" [../files/CalsDis.cpp:6]   --->   Operation 73 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dist_cm, i32 %select_ln12) nounwind" [../files/CalsDis.cpp:4]   --->   Operation 74 'write' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.85>
ST_8 : Operation 75 [3/4] (6.85ns)   --->   "%tmp_2 = sitofp i32 %p_Val2_6 to double" [../files/CalsDis.cpp:10]   --->   Operation 75 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.85> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.85>
ST_9 : Operation 76 [2/4] (6.85ns)   --->   "%tmp_2 = sitofp i32 %p_Val2_6 to double" [../files/CalsDis.cpp:10]   --->   Operation 76 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.85> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.85>
ST_10 : Operation 77 [1/4] (6.85ns)   --->   "%tmp_2 = sitofp i32 %p_Val2_6 to double" [../files/CalsDis.cpp:10]   --->   Operation 77 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.85> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 78 [5/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 78 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 79 [4/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 79 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.41>
ST_13 : Operation 80 [3/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 80 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.41>
ST_14 : Operation 81 [2/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 81 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 82 [1/5] (8.41ns)   --->   "%tmp_3 = fmul double %tmp_2, 1.600000e-03" [../files/CalsDis.cpp:10]   --->   Operation 82 'dmul' 'tmp_3' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.76>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %trigger) nounwind, !map !7"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %simulated_time) nounwind, !map !13"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dist_cm) nounwind, !map !17"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %calc_voltage) nounwind, !map !23"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sens_range) nounwind, !map !27"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 88 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_1)   --->   "%select_ln8_1 = select i1 %icmp_ln8, double %tmp_3, double 0.000000e+00" [../files/CalsDis.cpp:8]   --->   Operation 89 'select' 'select_ln8_1' <Predicate = (!and_ln14_2 & !and_ln12_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_1)   --->   "%select_ln14_1 = select i1 %and_ln14_2, double %tmp_3, double %select_ln8_1" [../files/CalsDis.cpp:14]   --->   Operation 90 'select' 'select_ln14_1' <Predicate = (!and_ln12_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln12_1 = select i1 %and_ln12_2, double %tmp_3, double %select_ln14_1" [../files/CalsDis.cpp:12]   --->   Operation 91 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.doubleP(double* %calc_voltage, double %select_ln12_1) nounwind" [../files/CalsDis.cpp:5]   --->   Operation 92 'write' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [../files/CalsDis.cpp:22]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trigger]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ simulated_time]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dist_cm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ calc_voltage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sens_range]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
simulated_time_read (read          ) [ 00111100000000000]
x_assign            (dmul          ) [ 00000010000000000]
p_Val2_s            (bitcast       ) [ 00000000000000000]
p_Result_s          (bitselect     ) [ 00000000000000000]
tmp_V               (partselect    ) [ 00000000000000000]
tmp_V_1             (trunc         ) [ 00000000000000000]
mantissa_V          (bitconcatenate) [ 00000000000000000]
zext_ln682          (zext          ) [ 00000000000000000]
zext_ln502          (zext          ) [ 00000000000000000]
add_ln502           (add           ) [ 00000000000000000]
isNeg               (bitselect     ) [ 00000000000000000]
sub_ln1311          (sub           ) [ 00000000000000000]
sext_ln1311         (sext          ) [ 00000000000000000]
ush                 (select        ) [ 00000000000000000]
sext_ln1311_1       (sext          ) [ 00000000000000000]
zext_ln1287         (zext          ) [ 00000000000000000]
zext_ln1285         (zext          ) [ 00000000000000000]
r_V                 (lshr          ) [ 00000000000000000]
r_V_1               (shl           ) [ 00000000000000000]
tmp                 (bitselect     ) [ 00000000000000000]
zext_ln662          (zext          ) [ 00000000000000000]
tmp_1               (partselect    ) [ 00000000000000000]
p_Val2_5            (select        ) [ 00000000000000000]
result_V_1          (sub           ) [ 00000000000000000]
p_Val2_6            (select        ) [ 00000001111000000]
tmp_4               (partselect    ) [ 00000001000000000]
trigger_read        (read          ) [ 00000000000000000]
icmp_ln8            (icmp          ) [ 00000000111111111]
icmp_ln12           (icmp          ) [ 00000000000000000]
icmp_ln12_1         (icmp          ) [ 00000000000000000]
icmp_ln14           (icmp          ) [ 00000000000000000]
icmp_ln14_1         (icmp          ) [ 00000000000000000]
icmp_ln16           (icmp          ) [ 00000000000000000]
icmp_ln16_1         (icmp          ) [ 00000000000000000]
and_ln16            (and           ) [ 00000000000000000]
select_ln8          (select        ) [ 00000000000000000]
and_ln12            (and           ) [ 00000000000000000]
xor_ln12            (xor           ) [ 00000000000000000]
and_ln14            (and           ) [ 00000000000000000]
and_ln14_1          (and           ) [ 00000000000000000]
and_ln14_2          (and           ) [ 00000000111111111]
select_ln14         (select        ) [ 00000000000000000]
and_ln12_1          (and           ) [ 00000000000000000]
and_ln12_2          (and           ) [ 00000000111111111]
select_ln12         (select        ) [ 00000000000000000]
and_ln8             (and           ) [ 00000000000000000]
select_ln8_2        (select        ) [ 00000000000000000]
select_ln12_2       (select        ) [ 00000000000000000]
or_ln12             (or            ) [ 00000000000000000]
select_ln12_3       (select        ) [ 00000000000000000]
zext_ln12           (zext          ) [ 00000000000000000]
write_ln6           (write         ) [ 00000000000000000]
write_ln4           (write         ) [ 00000000000000000]
tmp_2               (sitodp        ) [ 00000000000111110]
tmp_3               (dmul          ) [ 00000000000000001]
specbitsmap_ln0     (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 00000000000000000]
spectopmodule_ln0   (spectopmodule ) [ 00000000000000000]
select_ln8_1        (select        ) [ 00000000000000000]
select_ln14_1       (select        ) [ 00000000000000000]
select_ln12_1       (select        ) [ 00000000000000000]
write_ln5           (write         ) [ 00000000000000000]
ret_ln22            (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trigger">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trigger"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simulated_time">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simulated_time"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dist_cm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dist_cm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="calc_voltage">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calc_voltage"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sens_range">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sens_range"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="simulated_time_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simulated_time_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trigger_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trigger_read/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln6_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln6/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln4_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln4/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln5_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln5/16 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/1 tmp_3/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign tmp_3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_Val2_s_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_Result_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="0" index="3" bw="7" slack="0"/>
<pin id="156" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_V_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="mantissa_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="54" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="52" slack="0"/>
<pin id="169" dir="0" index="3" bw="1" slack="0"/>
<pin id="170" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln682_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="54" slack="0"/>
<pin id="177" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln502_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln502_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="11" slack="0"/>
<pin id="186" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="isNeg_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="12" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sub_ln1311_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="0"/>
<pin id="200" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln1311_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="ush_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="12" slack="0"/>
<pin id="210" dir="0" index="2" bw="12" slack="0"/>
<pin id="211" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln1311_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln1287_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln1285_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="r_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="54" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_V_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="54" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="54" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln662_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="137" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="0" index="3" bw="8" slack="0"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Val2_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="result_V_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Val2_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="30" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="3" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln8_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln12_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="30" slack="1"/>
<pin id="301" dir="0" index="1" bw="30" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln12_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln14_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln14_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln16_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln16_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="and_ln16_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln8_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln12_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln12_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln14_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln14_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_1/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="and_ln14_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_2/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln14_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="0" index="2" bw="32" slack="0"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln12_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_1/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln12_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_2/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln12_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="and_ln8_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln8_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="0" index="2" bw="2" slack="0"/>
<pin id="409" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_2/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln12_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="0" index="2" bw="2" slack="0"/>
<pin id="417" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_2/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln12_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln12_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="2" slack="0"/>
<pin id="430" dir="0" index="2" bw="2" slack="0"/>
<pin id="431" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_3/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln12_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln8_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="9"/>
<pin id="442" dir="0" index="1" bw="64" slack="1"/>
<pin id="443" dir="0" index="2" bw="64" slack="0"/>
<pin id="444" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/16 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln14_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="9"/>
<pin id="449" dir="0" index="1" bw="64" slack="1"/>
<pin id="450" dir="0" index="2" bw="64" slack="0"/>
<pin id="451" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/16 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln12_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="9"/>
<pin id="456" dir="0" index="1" bw="64" slack="1"/>
<pin id="457" dir="0" index="2" bw="64" slack="0"/>
<pin id="458" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/16 "/>
</bind>
</comp>

<comp id="462" class="1005" name="simulated_time_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="simulated_time_read "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_Val2_6_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_4_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="30" slack="1"/>
<pin id="482" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln8_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="9"/>
<pin id="487" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="490" class="1005" name="and_ln14_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="9"/>
<pin id="492" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln14_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="and_ln12_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="9"/>
<pin id="497" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln12_2 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="78" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="78" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="90" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="92" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="138"><net_src comp="125" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="139" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="164"><net_src comp="139" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="151" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="183" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="151" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="189" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="183" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="215" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="165" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="175" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="219" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="227" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="233" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="44" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="266"><net_src comp="189" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="247" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="251" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="261" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="143" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="261" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="275" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="297"><net_src comp="98" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="319" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="293" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="299" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="304" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="293" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="314" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="309" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="354" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="335" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="304" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="293" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="299" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="372" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="398"><net_src comp="391" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="403"><net_src comp="293" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="329" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="418"><net_src comp="385" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="385" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="366" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="413" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="405" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="445"><net_src comp="135" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="88" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="135" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="440" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="135" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="447" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="465"><net_src comp="92" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="470"><net_src comp="275" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="478"><net_src comp="467" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="479"><net_src comp="467" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="483"><net_src comp="283" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="488"><net_src comp="293" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="493"><net_src comp="366" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="498"><net_src comp="385" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="503"><net_src comp="132" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dist_cm | {7 }
	Port: calc_voltage | {16 }
	Port: sens_range | {7 }
 - Input state : 
	Port: top : trigger | {7 }
	Port: top : simulated_time | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		p_Result_s : 1
		tmp_V : 1
		tmp_V_1 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln502 : 2
		add_ln502 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_1 : 6
		zext_ln1287 : 7
		zext_ln1285 : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_1 : 9
		p_Val2_5 : 11
		result_V_1 : 12
		p_Val2_6 : 13
		tmp_4 : 14
	State 7
		and_ln16 : 1
		select_ln8 : 1
		and_ln12 : 1
		xor_ln12 : 1
		and_ln14 : 1
		and_ln14_1 : 1
		and_ln14_2 : 1
		select_ln14 : 1
		and_ln12_1 : 1
		and_ln12_2 : 1
		select_ln12 : 2
		and_ln8 : 1
		select_ln8_2 : 1
		select_ln12_2 : 1
		or_ln12 : 1
		select_ln12_3 : 1
		zext_ln12 : 2
		write_ln6 : 3
		write_ln4 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		select_ln14_1 : 1
		select_ln12_1 : 2
		write_ln5 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|  sitodp  |           grp_fu_132           |    0    |   260   |   415   |
|----------|--------------------------------|---------|---------|---------|
|   dmul   |           grp_fu_125           |    11   |   299   |   203   |
|----------|--------------------------------|---------|---------|---------|
|          |           ush_fu_207           |    0    |    0    |    12   |
|          |         p_Val2_5_fu_261        |    0    |    0    |    32   |
|          |         p_Val2_6_fu_275        |    0    |    0    |    32   |
|          |        select_ln8_fu_335       |    0    |    0    |    32   |
|          |       select_ln14_fu_372       |    0    |    0    |    32   |
|  select  |       select_ln12_fu_391       |    0    |    0    |    32   |
|          |       select_ln8_2_fu_405      |    0    |    0    |    2    |
|          |      select_ln12_2_fu_413      |    0    |    0    |    2    |
|          |      select_ln12_3_fu_427      |    0    |    0    |    2    |
|          |       select_ln8_1_fu_440      |    0    |    0    |    64   |
|          |      select_ln14_1_fu_447      |    0    |    0    |    64   |
|          |      select_ln12_1_fu_454      |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|   lshr   |           r_V_fu_227           |    0    |    0    |   162   |
|----------|--------------------------------|---------|---------|---------|
|    shl   |          r_V_1_fu_233          |    0    |    0    |   162   |
|----------|--------------------------------|---------|---------|---------|
|          |         icmp_ln8_fu_293        |    0    |    0    |    18   |
|          |        icmp_ln12_fu_299        |    0    |    0    |    18   |
|          |       icmp_ln12_1_fu_304       |    0    |    0    |    18   |
|   icmp   |        icmp_ln14_fu_309        |    0    |    0    |    18   |
|          |       icmp_ln14_1_fu_314       |    0    |    0    |    18   |
|          |        icmp_ln16_fu_319        |    0    |    0    |    18   |
|          |       icmp_ln16_1_fu_324       |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |        sub_ln1311_fu_197       |    0    |    0    |    18   |
|          |        result_V_1_fu_269       |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|    add   |        add_ln502_fu_183        |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|          |         and_ln16_fu_329        |    0    |    0    |    2    |
|          |         and_ln12_fu_342        |    0    |    0    |    2    |
|          |         and_ln14_fu_354        |    0    |    0    |    2    |
|    and   |        and_ln14_1_fu_360       |    0    |    0    |    2    |
|          |        and_ln14_2_fu_366       |    0    |    0    |    2    |
|          |        and_ln12_1_fu_379       |    0    |    0    |    2    |
|          |        and_ln12_2_fu_385       |    0    |    0    |    2    |
|          |         and_ln8_fu_399         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |         xor_ln12_fu_348        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln12_fu_421         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   read   | simulated_time_read_read_fu_92 |    0    |    0    |    0    |
|          |     trigger_read_read_fu_98    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     write_ln6_write_fu_104     |    0    |    0    |    0    |
|   write  |     write_ln4_write_fu_111     |    0    |    0    |    0    |
|          |     write_ln5_write_fu_118     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        p_Result_s_fu_143       |    0    |    0    |    0    |
| bitselect|          isNeg_fu_189          |    0    |    0    |    0    |
|          |           tmp_fu_239           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_V_fu_151          |    0    |    0    |    0    |
|partselect|          tmp_1_fu_251          |    0    |    0    |    0    |
|          |          tmp_4_fu_283          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |         tmp_V_1_fu_161         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|        mantissa_V_fu_165       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln682_fu_175       |    0    |    0    |    0    |
|          |        zext_ln502_fu_179       |    0    |    0    |    0    |
|   zext   |       zext_ln1287_fu_219       |    0    |    0    |    0    |
|          |       zext_ln1285_fu_223       |    0    |    0    |    0    |
|          |        zext_ln662_fu_247       |    0    |    0    |    0    |
|          |        zext_ln12_fu_435        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |       sext_ln1311_fu_203       |    0    |    0    |    0    |
|          |      sext_ln1311_1_fu_215      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    11   |   559   |   1533  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     and_ln12_2_reg_495    |    1   |
|     and_ln14_2_reg_490    |    1   |
|      icmp_ln8_reg_485     |    1   |
|      p_Val2_6_reg_467     |   32   |
|          reg_135          |   64   |
|simulated_time_read_reg_462|   64   |
|       tmp_2_reg_500       |   64   |
|       tmp_4_reg_480       |   30   |
+---------------------------+--------+
|           Total           |   257  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_125 |  p0  |   3  |  64  |   192  ||    15   |
| grp_fu_125 |  p1  |   2  |  64  |   128  |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   320  ||  2.4225 ||    15   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   559  |  1533  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   15   |
|  Register |    -   |    -   |   257  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |   816  |  1548  |
+-----------+--------+--------+--------+--------+
