<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">
<HTML>
<HEAD>
 <META NAME="GENERATOR" CONTENT="SGML-Tools 1.0.9">
 <TITLE>CPU Design HOW-TO: CPU Design and Architecture </TITLE>
 <LINK HREF="CPU-Design-HOWTO-5.html" REL=next>
 <LINK HREF="CPU-Design-HOWTO-3.html" REL=previous>
 <LINK HREF="CPU-Design-HOWTO.html#toc4" REL=contents>
<SCRIPT src="../menu.js"> function BeginPage() {} function EndPage() {} </SCRIPT> </HEAD> <BODY bgcolor=#EEEEFF MARGINHEIGHT=0 MARGINWIDTH=0> <SCRIPT>BeginPage(1, 8, 1);</SCRIPT>
<A HREF="CPU-Design-HOWTO-5.html"><IMG SRC="../img/next.gif" ALT="Next"></A>
<A HREF="CPU-Design-HOWTO-3.html"><IMG SRC="../img/prev.gif" ALT="Previous"></A>
<A HREF="CPU-Design-HOWTO.html#toc4"><IMG SRC="../img/toc.gif" ALT="Contents"></A>
<HR>
<H2><A NAME="cpudesign"></A> <A NAME="s4">4. CPU Design and Architecture </A></H2>

<P>
<H2><A NAME="cpudesign"></A> <A NAME="ss4.1">4.1 CPU Design </A>
</H2>

<P>Visit the following links for information on CPU Design.
<UL>
<LI> Hamburg University VHDL archive 
<A HREF="http://tech-www.informatik.uni-hamburg.de/vhdl">http://tech-www.informatik.uni-hamburg.de/vhdl</A></LI>
<LI> Kachina Design tools 
<A HREF="http://SAL.KachinaTech.COM/Z/1/index.shtml">http://SAL.KachinaTech.COM/Z/1/index.shtml</A></LI>
<LI> List of FPGA-based Computing Machines 
<A HREF="http://www.io.com/~guccione/HW_list.html">http://www.io.com/~guccione/HW_list.html</A></LI>
<LI> SPARC International 
<A HREF="http://www.sparc.com">http://www.sparc.com</A></LI>
<LI> Design your own processor 
<A HREF="http://www.spacetimepro.com">http://www.spacetimepro.com</A></LI>
<LI> Teaching Computer Design with FPGAs 
<A HREF="http://www.fpgacpu.org">http://www.fpgacpu.org</A></LI>
<LI> Technical Committee on Computer Architecture 
<A HREF="http://www.computer.org/tab/tcca">http://www.computer.org/tab/tcca</A>
<P>
</LI>
<LI> Frequently Asked Questions FAQ on VHDL 
<A HREF="http://www.vhdl.org/vi/comp.lang.vhdl">http://www.vhdl.org/vi/comp.lang.vhdl</A>
or it is at 
<A HREF="http://www.vhdl.org/comp.lang.vhdl">http://www.vhdl.org/comp.lang.vhdl</A></LI>
<LI> Comp arch FAQ 
<A HREF="http://www.esacademy.com/automation/faq.htm">http://www.esacademy.com/automation/faq.htm</A></LI>
<LI> Comp arch FAQ 
<A HREF="ftp://rtfm.mit.edu/pub/usenet-by-hierarchy/comp/arch">ftp://rtfm.mit.edu/pub/usenet-by-hierarchy/comp/arch</A></LI>
<LI> VME Bus FAQ 
<A HREF="http://www.hitex.com/automation/FAQ/vmefaq">http://www.hitex.com/automation/FAQ/vmefaq</A>
<P>
</LI>
<LI> Homepage of SPEC 
<A HREF="http://performance.netlib.org/performance/html/spec.html">http://performance.netlib.org/performance/html/spec.html</A></LI>
<LI> Linux benchmarks 
<A HREF="http://www.silkroad.com/linux-bm.html">http://www.silkroad.com/linux-bm.html</A></LI>
</UL>
<H2><A NAME="books"></A> <A NAME="ss4.2">4.2 Online Textbooks on CPU Architecture </A>
</H2>

<P>
<UL>
<LI> Online HTML book 
<A HREF="http://odin.ee.uwa.edu.au/~morris/CA406/CA_ToC.html">http://odin.ee.uwa.edu.au/~morris/CA406/CA_ToC.html</A></LI>
<LI> Univ of Texas Comp arch : 
<A HREF="http://www.cs.panam.edu/~meng/Course/CS4335/Notes/master/master.html">http://www.cs.panam.edu/~meng/Course/CS4335/Notes/master/master.html</A></LI>
<LI> Number systems and Logic circuits : 
<A HREF="http://www.tpub.com/neets/book13/index.htm">http://www.tpub.com/neets/book13/index.htm</A></LI>
<LI> Digital Logic: 
<A HREF="http://www.play-hookey.com/digital">http://www.play-hookey.com/digital</A></LI>
<LI> FlipFlops: 
<A HREF="http://www.ece.utexas.edu/~cjackson/FlipFlops/web_pages/Publish/FlipFlops.html">http://www.ece.utexas.edu/~cjackson/FlipFlops/web_pages/Publish/FlipFlops.html</A></LI>
<LI> Instruction Execution cycle: 
<A HREF="http://cq-pan.cqu.edu.au/students/timp1/exec.html">http://cq-pan.cqu.edu.au/students/timp1/exec.html</A></LI>
<LI> Truth Table constructor: 
<A HREF="http://pirate.shu.edu/~borowsbr/Truth/Truth.html">http://pirate.shu.edu/~borowsbr/Truth/Truth.html</A></LI>
<LI> Overview of Shared Memory: 
<A HREF="http://www.sics.se/cna/mp_overview.html">http://www.sics.se/cna/mp_overview.html</A></LI>
<LI> Simulaneous Multi-threading in processors : 
<A HREF="http://www.cs.washington.edu/research/smt">http://www.cs.washington.edu/research/smt</A></LI>
<LI> Study Web : 
<A HREF="http://www.studyweb.com/links/277.html">http://www.studyweb.com/links/277.html</A></LI>
<LI> Univ notes: 
<A HREF="http://www.ece.msstate.edu/~linder/Courses/EE4713/notes">http://www.ece.msstate.edu/~linder/Courses/EE4713/notes</A></LI>
<LI> Advice: An Adaptable and Extensible Distributed Virtual Memory Architecture 
<A HREF="http://www.gsyc.inf.uc3m.es/~nemo/export/adv-pdcs96/adv-pdcs96.html">http://www.gsyc.inf.uc3m.es/~nemo/export/adv-pdcs96/adv-pdcs96.html</A></LI>
<LI> Univ of Utah Avalanche Scalable Parallel Processor Project 
<A HREF="http://www.cs.utah.edu/avalanche/avalanche-publications.html">http://www.cs.utah.edu/avalanche/avalanche-publications.html</A></LI>
<LI> Distributed computing : 
<A HREF="http://www.geocities.com/SiliconValley/Vista/4015/pdcindex.html">http://www.geocities.com/SiliconValley/Vista/4015/pdcindex.html</A></LI>
<LI> Pisma Memory architecture: 
<A HREF="http://aiolos.cti.gr/en/pisma/pisma.html">http://aiolos.cti.gr/en/pisma/pisma.html</A></LI>
<LI> Shared Mem Arch: 
<A HREF="http://www.ncsa.uiuc.edu/General/Exemplar/ARPA">http://www.ncsa.uiuc.edu/General/Exemplar/ARPA</A></LI>
<LI> Textbooks on Comp Arch: 
<A HREF="http://www.rdrop.com/~cary/html/computer_architecture.html#book">http://www.rdrop.com/~cary/html/computer_architecture.html#book</A>
and VLSI design 
<A HREF="http://www.rdrop.com/~cary/html/vlsi.html">http://www.rdrop.com/~cary/html/vlsi.html</A>
<P>
</LI>
<LI> Comp Arch Conference and Journals 
<A HREF="http://www.handshake.de/user/kroening/conferences.html">http://www.handshake.de/user/kroening/conferences.html</A></LI>
<LI> WWW Comp arch page 
<A HREF="http://www.cs.wisc.edu/~arch/www">http://www.cs.wisc.edu/~arch/www</A></LI>
</UL>
<H2><A NAME="univlectures"></A> <A NAME="ss4.3">4.3 University Lecture notes on CPU Architecture </A>
</H2>

<P>
<UL>
<LI> Advanced Computer Architecture 
<A HREF="http://www.cs.utexas.edu/users/dahlin/Classes/GradArch">http://www.cs.utexas.edu/users/dahlin/Classes/GradArch</A></LI>
<LI> Computer architecture - Course level 415 
<A HREF="http://www.diku.dk/teaching/2000f/f00.415">http://www.diku.dk/teaching/2000f/f00.415</A></LI>
<LI> MIT: 
<A HREF="http://www.csg.lcs.mit.edu/6.823">http://www.csg.lcs.mit.edu/6.823</A></LI>
<LI> UBC CPU slides : 
<A HREF="http://www.cs.ubc.ca/spider/neufeld/courses/cs218/chapter8/index.htm">http://www.cs.ubc.ca/spider/neufeld/courses/cs218/chapter8/index.htm</A></LI>
<LI> Purdue Univ slides: 
<A HREF="http://www.ece.purdue.edu/~gba/ee565/Sessions/S03HTML/index.htm">http://www.ece.purdue.edu/~gba/ee565/Sessions/S03HTML/index.htm</A></LI>
<LI> Rutgers Univ - Principles of Comp Arch : 
<A HREF="http://www.cs.rutgers.edu/~murdocca/POCA/Chapter02.html">http://www.cs.rutgers.edu/~murdocca/POCA/Chapter02.html</A></LI>
<LI> Brown Univ - 
<A HREF="http://www.engin.brown.edu/faculty/daniels/DDZO/cmparc.html">http://www.engin.brown.edu/faculty/daniels/DDZO/cmparc.html</A></LI>
<LI> Univ of Sydney - Intro Digital Systems : 
<A HREF="http://www.eelab.usyd.edu.au/digital_tutorial/part3">http://www.eelab.usyd.edu.au/digital_tutorial/part3</A></LI>
<LI> Bournemouth Univ, UK Principles of Computer Systems : 
<A HREF="http://ncca.bournemouth.ac.uk/CourseInfo/BAVisAn/Year1/CompSys">http://ncca.bournemouth.ac.uk/CourseInfo/BAVisAn/Year1/CompSys</A></LI>
<LI> Parallel Virtual machine: 
<A HREF="http://www.netlib.org/pvm3/book/node1.html">http://www.netlib.org/pvm3/book/node1.html</A></LI>
<LI> univ center: 
<A HREF="http://www.eecs.lehigh.edu/~mschulte/ece401-99">http://www.eecs.lehigh.edu/~mschulte/ece401-99</A></LI>
<LI> univ course: 
<A HREF="http://www.cs.utexas.edu/users/fussell/cs352">http://www.cs.utexas.edu/users/fussell/cs352</A></LI>
<LI> Examples of working VLSI circuits(in Greek) 
<A HREF="http://students.ceid.upatras.gr/~gef/projects/vlsi">http://students.ceid.upatras.gr/~gef/projects/vlsi</A></LI>
</UL>
<H2><A NAME="cpuarch"></A> <A NAME="ss4.4">4.4 CPU Architecture </A>
</H2>

<P>Visit the following links for information on CPU architecture
<UL>
<LI> Comp architecture: 
<A HREF="http://www.rdrop.com/~cary/html/computer_architecture.html">http://www.rdrop.com/~cary/html/computer_architecture.html</A>
and VLSI design 
<A HREF="http://www.rdrop.com/~cary/html/vlsi.html">http://www.rdrop.com/~cary/html/vlsi.html</A></LI>
<LI> Beyond RISC - The Post-RISC Architecture 
<A HREF="http://www.cps.msu.edu/~crs/cps920">http://www.cps.msu.edu/~crs/cps920</A></LI>
<LI> Beyond RISC - PostRISC : 
<A HREF="http://www.ceng.metu.edu.tr/~e106170/postrisc.html">http://www.ceng.metu.edu.tr/~e106170/postrisc.html</A></LI>
<LI> List of CPUS 
<A HREF="http://einstein.et.tudelft.nl/~offerman/cl.contents2.html">http://einstein.et.tudelft.nl/~offerman/cl.contents2.html</A></LI>
<LI> PowerPC Arch 
<A HREF="http://www.mactech.com/articles/mactech/Vol.10/10.08/PowerPcArchitecture">http://www.mactech.com/articles/mactech/Vol.10/10.08/PowerPcArchitecture</A></LI>
<LI> CPU Info center - List of CPUs sparc, arm etc.. 
<A HREF="http://bwrc.eecs.berkeley.edu/CIC/tech">http://bwrc.eecs.berkeley.edu/CIC/tech</A></LI>
<LI> cpu arch intel IA 64 
<A HREF="http://developer.intel.com/design/ia-64">http://developer.intel.com/design/ia-64</A></LI>
<LI> Intel 386 CPU architecture 
<A HREF="http://www.delorie.com/djgpp/doc/ug/asm/about-386.html">http://www.delorie.com/djgpp/doc/ug/asm/about-386.html</A></LI>
<LI> Freedom CPU architecture 
<A HREF="http://f-cpu.tux.org/original/Freedom.php3">http://f-cpu.tux.org/original/Freedom.php3</A></LI>
<LI> Z80 CPU architecture 
<A HREF="http://www.geocities.com/SiliconValley/Peaks/3938/z80arki.htm">http://www.geocities.com/SiliconValley/Peaks/3938/z80arki.htm</A></LI>
<LI> CRIMSEN OS and teaching-aid CPU
<A HREF="http://www.dcs.gla.ac.uk/~ian/project3/node1.html">http://www.dcs.gla.ac.uk/~ian/project3/node1.html</A></LI>
<LI> Assembly Language concepts 
<A HREF="http://www.cs.uaf.edu/~cs301/notes/Chapter1/node1.html">http://www.cs.uaf.edu/~cs301/notes/Chapter1/node1.html</A></LI>
<LI> Alpha CPU architecture 
<A HREF="http://www.linux3d.net/cpu/CPU/alpha/index.shtml">http://www.linux3d.net/cpu/CPU/alpha/index.shtml</A></LI>
<LI> 
<A HREF="http://hugsvr.kaist.ac.kr/~exit/cpu.html">http://hugsvr.kaist.ac.kr/~exit/cpu.html</A></LI>
<LI> Tron CPU architecture 
<A HREF="http://tronweb.super-nova.co.jp/tronvlsicpu.html">http://tronweb.super-nova.co.jp/tronvlsicpu.html</A></LI>
</UL>
<H2><A NAME="newsgroups"></A> <A NAME="ss4.5">4.5 Usenet Newsgroups for CPU design </A>
</H2>

<P>
<UL>
<LI> Newsgroup computer architecture 
<A HREF="news:comp.arch">news:comp.arch</A></LI>
<LI> Newsgroup FPGA 
<A HREF="news:comp.arch.fpga">news:comp.arch.fpga</A></LI>
<LI> Newsgroup Arithmetic 
<A HREF="news:comp.arch.arithmetic">news:comp.arch.arithmetic</A></LI>
<LI> Newsgroup Bus 
<A HREF="news:comp.arch.bus">news:comp.arch.bus</A></LI>
<LI> Newsgroup VME Bus 
<A HREF="news:comp.arch.vmebus">news:comp.arch.vmebus</A></LI>
<LI> Newsgroup embedded 
<A HREF="news:comp.arch.embedded">news:comp.arch.embedded</A></LI>
<LI> Newsgroup embedded piclist 
<A HREF="news:comp.arch.embedded.piclist">news:comp.arch.embedded.piclist</A></LI>
<LI> Newsgroup storage 
<A HREF="news:comp.arch.storage">news:comp.arch.storage</A></LI>
<LI> Newsgroup VHDL 
<A HREF="news:comp.lang.vhdl">news:comp.lang.vhdl</A></LI>
<LI> Newsgroup Computer Benchmarks 
<A HREF="news:comp.benchmarks">news:comp.benchmarks</A></LI>
</UL>
<HR>
<A HREF="CPU-Design-HOWTO-5.html"><IMG SRC="../img/next.gif" ALT="Next"></A>
<A HREF="CPU-Design-HOWTO-3.html"><IMG SRC="../img/prev.gif" ALT="Previous"></A>
<A HREF="CPU-Design-HOWTO.html#toc4"><IMG SRC="../img/toc.gif" ALT="Contents"></A>
<SCRIPT>EndPage();</SCRIPT>  </BODY>
</HTML>
