HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Toplevel
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit i2c_repeat_start to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/118||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/119||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/120||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/121||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/129||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/130||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 2 of num_bytes(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/131||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register i2c_repeat_start. Make sure that there are no unused intermediate registers.||Toplevel.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/132||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of data_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/161||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/162||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/163||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 4 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/189||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/190||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CD638 ||@W:Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/207||ADC_READ.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/65
Implementation;Synthesis|| CD638 ||@W:Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/208||ADC_READ.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/65
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ACC_chan5_5(21 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/210||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ACC_chan1_5(21 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/211||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 5 of cnt1up_7(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/212||ADC_READ.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/218
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 5 of cnt2up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/213||ADC_READ.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/218
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/226||GS_Readout.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\GS_Readout.vhd'/linenumber/237
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_points_per_step is floating; a simulation mismatch is possible.||Toplevel.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/234||General_Controller.vhd(106);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/106
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_skiped_samples is floating; a simulation mismatch is possible.||Toplevel.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/235||General_Controller.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_samples_per_point is floating; a simulation mismatch is possible.||Toplevel.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/236||General_Controller.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/104
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_samples_per_step is floating; a simulation mismatch is possible.||Toplevel.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/237||General_Controller.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/103
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_no_steps is floating; a simulation mismatch is possible.||Toplevel.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/238||General_Controller.vhd(102);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/102
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_enabled is floating; a simulation mismatch is possible.||Toplevel.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/239||General_Controller.vhd(101);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/101
Implementation;Synthesis|| CL240 ||@W:Signal C_bias_V1 is floating; a simulation mismatch is possible.||Toplevel.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/240||General_Controller.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal C_bias_V0 is floating; a simulation mismatch is possible.||Toplevel.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/241||General_Controller.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/98
Implementation;Synthesis|| CL240 ||@W:Signal Bias_enabled is floating; a simulation mismatch is possible.||Toplevel.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/242||General_Controller.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_flight_state_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/243||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_telemetry_request_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/244||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led4_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/245||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led3_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/246||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_console_enable_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/247||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sweep_table_activate_sweep_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/248||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register constant_bias_mode_6. Make sure that there are no unused intermediate registers.||Toplevel.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/249||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/256||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/257||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/258||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/259||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/260||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/261||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/262||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/263||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/264||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/265||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/266||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/267||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/268||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/269||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/270||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/271||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/272||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/273||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/274||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/275||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/276||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/277||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/278||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/279||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/280||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/281||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/282||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/283||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/284||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/285||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/286||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/287||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/288||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register state_2. Make sure that there are no unused intermediate registers.||Toplevel.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/303||Interrupt_Generator.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Interrupt_Generator.vhd'/linenumber/44
Implementation;Synthesis|| CD275 ||@W:Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations||Toplevel.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/306||FPGA_Buffer.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/48
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/352||FPGA_Buffer.vhd(2131);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2131
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_74 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/353||FPGA_Buffer.vhd(2109);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2109
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/354||FPGA_Buffer.vhd(2077);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2077
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/355||FPGA_Buffer.vhd(2074);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2074
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/356||FPGA_Buffer.vhd(2026);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2026
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/357||FPGA_Buffer.vhd(1947);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1947
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/358||FPGA_Buffer.vhd(1941);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1941
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/359||FPGA_Buffer.vhd(1923);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1923
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/360||FPGA_Buffer.vhd(1880);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1880
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/361||FPGA_Buffer.vhd(1847);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1847
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/362||FPGA_Buffer.vhd(1840);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1840
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/363||FPGA_Buffer.vhd(1836);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1836
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/364||FPGA_Buffer.vhd(1759);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1759
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/365||FPGA_Buffer.vhd(1725);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1725
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/366||FPGA_Buffer.vhd(1694);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1694
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/367||FPGA_Buffer.vhd(1691);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1691
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/368||FPGA_Buffer.vhd(1662);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1662
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/369||FPGA_Buffer.vhd(1659);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1659
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/370||FPGA_Buffer.vhd(1623);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1623
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/371||FPGA_Buffer.vhd(1601);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1601
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/372||FPGA_Buffer.vhd(1593);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1593
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/373||FPGA_Buffer.vhd(1567);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1567
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/374||FPGA_Buffer.vhd(1560);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1560
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/375||FPGA_Buffer.vhd(1541);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1541
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/376||FPGA_Buffer.vhd(1473);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1473
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/377||FPGA_Buffer.vhd(1469);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1469
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/378||FPGA_Buffer.vhd(1396);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1396
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/379||FPGA_Buffer.vhd(1385);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1385
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/380||FPGA_Buffer.vhd(1346);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1346
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/381||FPGA_Buffer.vhd(1334);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1334
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/382||FPGA_Buffer.vhd(1330);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1330
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/383||FPGA_Buffer.vhd(1317);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1317
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/384||FPGA_Buffer.vhd(1273);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1273
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/385||FPGA_Buffer.vhd(1108);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1108
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/386||FPGA_Buffer.vhd(1058);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1058
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/387||FPGA_Buffer.vhd(1032);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1032
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/388||FPGA_Buffer.vhd(982);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/982
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/389||FPGA_Buffer.vhd(978);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/978
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/390||FPGA_Buffer.vhd(971);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/971
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/391||FPGA_Buffer.vhd(961);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/961
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/392||FPGA_Buffer.vhd(958);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/958
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/393||FPGA_Buffer.vhd(938);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/938
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/394||FPGA_Buffer.vhd(926);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/926
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/395||FPGA_Buffer.vhd(891);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/891
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/396||FPGA_Buffer.vhd(824);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/824
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/397||FPGA_Buffer.vhd(813);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/813
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/398||FPGA_Buffer.vhd(799);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/799
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/399||FPGA_Buffer.vhd(732);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/732
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/400||FPGA_Buffer.vhd(729);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/729
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/401||FPGA_Buffer.vhd(726);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/726
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/402||FPGA_Buffer.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/673
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/403||FPGA_Buffer.vhd(650);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/650
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/404||FPGA_Buffer.vhd(614);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/614
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/405||FPGA_Buffer.vhd(610);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/610
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/406||FPGA_Buffer.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/584
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/407||FPGA_Buffer.vhd(565);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/565
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/408||FPGA_Buffer.vhd(451);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/451
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/409||FPGA_Buffer.vhd(440);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/440
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/410||FPGA_Buffer.vhd(436);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/436
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/411||FPGA_Buffer.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/422
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/425||UART.vhd(132);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\UART.vhd'/linenumber/132
Implementation;Synthesis|| CL169 ||@W:Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/428||FFU_Command_Checker.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of acc_packet(87 downto 0) is unused ||Toplevel.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/458||Packet_Saver.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/29
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of mag_packet(87 downto 0) is unused ||Toplevel.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/459||Packet_Saver.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/32
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of gyro_packet(87 downto 0) is unused ||Toplevel.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/460||Packet_Saver.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/35
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pressure_packet(87 downto 0) is unused ||Toplevel.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/461||Packet_Saver.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/38
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of status_packet(87 downto 0) is unused ||Toplevel.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/462||Packet_Saver.vhd(41);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/41
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal1_packet(87 downto 0) is unused ||Toplevel.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/463||Packet_Saver.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/44
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal2_packet(87 downto 0) is unused ||Toplevel.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/464||Packet_Saver.vhd(45);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/45
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_1_packet(87 downto 0) is unused ||Toplevel.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/465||Packet_Saver.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_2_packet(87 downto 0) is unused ||Toplevel.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/466||Packet_Saver.vhd(50);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/50
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_3_packet(87 downto 0) is unused ||Toplevel.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/467||Packet_Saver.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/51
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_4_packet(87 downto 0) is unused ||Toplevel.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/468||Packet_Saver.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/52
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_5_packet(87 downto 0) is unused ||Toplevel.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/469||Packet_Saver.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/53
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 9 to 15 of uc_tx_nextstate(0 to 16). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/527||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/528||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/529||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register uc_tx_nextstate(uc_tx_idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/530||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit chan(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/585||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of chan(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/586||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/634||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 7 of next_state(0 to 8). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/671||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/672||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL169 ||@W:Pruning unused register next_state(idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/673||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit calibration_new_data to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(695);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/695||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(696);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/696||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/697||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register calibration_new_data. Make sure that there are no unused intermediate registers.||Toplevel.srr(698);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/698||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(699);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/699||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C2(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(700);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/700||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(701);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/701||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(702);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/702||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(703);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/703||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(704);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/704||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(705);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/705||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of data_out(6 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(706);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/706||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|CLOCK which controls 1503 sequential elements including ClockDivs_0.cnt_800kHz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(804);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/804||clockdivs.vhd(57);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\clockdivs.vhd'/linenumber/57
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock which controls 126 sequential elements including ClockDivs_0.cnt_1kHz[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(805);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/805||clockdivs.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\clockdivs.vhd'/linenumber/76
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DAC_SET|ADR_inferred_clock[1] which controls 39 sequential elements including Science_0.DAC_SET_0.state[0:4]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(806);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/806||dac_set.vhd(56);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/56
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/807||adc_reset.vhd(37);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\adc_reset.vhd'/linenumber/37
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|m_time_inferred_clock[7] which controls 35 sequential elements including Eject_Signal_Debounce_0.state[0:3]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(808);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/808||eject_signal_debounce.vhd(51);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\eject_signal_debounce.vhd'/linenumber/51
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|FMC_CLK which controls 54 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(809);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/809||fpga_buffer.vhd(2135);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\smartgen\fpga_buffer\fpga_buffer.vhd'/linenumber/2135
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_1kHz_inferred_clock which controls 7 sequential elements including ClockDivs_0.cnt_50Hz[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/810||clockdivs.vhd(100);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\clockdivs.vhd'/linenumber/100
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_50Hz_inferred_clock which controls 6 sequential elements including ClockDivs_0.cnt_1Hz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(811);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/811||clockdivs.vhd(115);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\clockdivs.vhd'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1097);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1097||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1098);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1098||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1099);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1099||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1100);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1100||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1101);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1101||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1102);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1102||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_0_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1103);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1103||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1104);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1104||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.ADC_READ_0.cnt2up[4:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt1up[4:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1125);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1125||adc_read.vhd(218);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\adc_read.vhd'/linenumber/218
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.ADC_READ_0.cnt1dn[7:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt2dn[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1126);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1126||adc_read.vhd(218);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\adc_read.vhd'/linenumber/218
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SWEEP_SPIDER2_0.dac2_int[15:0] because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.dac1_int[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1132||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[0] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1183);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1183||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[1] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1184);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1184||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[2] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1185);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1185||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[3] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1186);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1186||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[4] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1187||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[5] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1188||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[6] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1189||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[7] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1190||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[9] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1247);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1247||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[10] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1248);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1248||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[11] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1249);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1249||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[12] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1250);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1250||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[14] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1251);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1251||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1263||gs_readout.vhd(133);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\gs_readout.vhd'/linenumber/133
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[0] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1279||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[1] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1280||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[2] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1281||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[3] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1282||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[4] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1283||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[5] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1284||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1285);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1285||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[7] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1286||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[8] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1287||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[9] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1288||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[10] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1289||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[11] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1290||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[12] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1291||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[13] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1292||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[14] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1293||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[15] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1294||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[1] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1347);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1347||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[0] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1348);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1348||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Accelerometer_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1361);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1361||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Gyro_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1385||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1420);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1420||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[2] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1441||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[1] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1442||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO161 ||@W:Register bit C_cnt[0] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1443||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[14] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1450);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1450||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[13] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1451);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1451||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[10] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1452||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[7] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1453||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[6] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1454||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[5] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1455||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[15] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1456);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1456||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[12] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1457);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1457||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[11] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1458);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1458||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[9] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1459);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1459||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[8] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1460);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1460||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[4] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1461);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1461||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[3] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1462);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1462||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[2] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1463);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1463||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[1] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1464);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1464||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[0] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1465);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1465||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1488);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1488||dac_set.vhd(56);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\dac_set.vhd'/linenumber/56
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SET_LP_GAIN_0.L4WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L3WR. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1489);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1489||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Sensors_0.Pressure_Sensor_0.MS5611_01BA03_Interface_0.old_clk_1kHz because it is equivalent to instance Eject_Signal_Debounce_0.old_1kHz. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1493);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1493||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\jesus\documents\kth\romeo\repositories\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"||Toplevel.srr(1631);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1631||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"||Toplevel.srr(1632);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1632||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|m_time_inferred_clock[7] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.m_time[7]"||Toplevel.srr(1633);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1633||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"||Toplevel.srr(1634);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1634||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DAC_SET|ADR_inferred_clock[1] with period 31.25ns. Please declare a user-defined clock on object "n:Science_0.DAC_SET_0.ADR[1]"||Toplevel.srr(1635);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1635||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock with period 31.25ns. Please declare a user-defined clock on object "n:ClockDivs_0.clk_800kHz"||Toplevel.srr(1636);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1636||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Toplevel.srr(1652);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1652||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Toplevel.srr(1654);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1654||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Toplevel.srr(1674);liberoaction://cross_probe/hdl/file/'C:\Users\Jesus\Documents\KTH\ROMEO\Repositories\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1674||null;null
Implementation;Compile;RootName:Toplevel
Implementation;Compile||(null)||Please refer to the log file for details about 73 Warning(s) , 1 Info(s)||Toplevel_compile_log.rpt;liberoaction://open_report/file/Toplevel_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:Toplevel
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||Toplevel_placeroute_log.rpt;liberoaction://open_report/file/Toplevel_placeroute_log.rpt||(null);(null)
