

================================================================
== Vivado HLS Report for 'do_conv'
================================================================
* Date:           Wed Oct 24 19:02:48 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HLS_Convolution
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.498|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2360327|  2360327|  2360327|  2360327|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  2359298|  2359298|        12|          9|          1|  262144|    yes   |
        |- Loop 2  |     1026|     1026|         2|          -|          -|     513|    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      5|       -|       -|
|Expression       |        -|      0|       0|     902|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      -|     146|     150|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     739|
|Register         |        -|      -|     818|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        5|      5|     964|    1791|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |do_conv_CTRL_BUS_s_axi_U    |do_conv_CTRL_BUS_s_axi    |        0|      0|   36|   40|
    |do_conv_KERNEL_BUS_s_axi_U  |do_conv_KERNEL_BUS_s_axi  |        2|      0|  110|  110|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        2|      0|  146|  150|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |do_conv_mac_muladeOg_U1  |do_conv_mac_muladeOg  | i0 + i1 * i2 |
    |do_conv_mac_muladeOg_U2  |do_conv_mac_muladeOg  | i0 + i1 * i2 |
    |do_conv_mac_muladeOg_U3  |do_conv_mac_muladeOg  | i0 + i1 * i2 |
    |do_conv_mac_muladeOg_U4  |do_conv_mac_muladeOg  | i0 + i1 * i2 |
    |do_conv_mac_muladfYi_U5  |do_conv_mac_muladfYi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_val_0_U  |do_conv_lineBuff_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    |lineBuff_val_1_U  |do_conv_lineBuff_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    |lineBuff_val_2_U  |do_conv_lineBuff_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        3|  0|   0|  1536|   24|     3|        12288|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_911_p2                        |     *    |      0|  0|  41|           8|           8|
    |grp_fu_926_p2                        |     *    |      0|  0|  41|           8|           8|
    |grp_fu_935_p2                        |     *    |      0|  0|  41|           8|           8|
    |window_val_1_1_fu_720_p2             |     *    |      0|  0|  41|           8|           8|
    |col_assign_1_0_2_fu_660_p2           |     +    |      0|  0|  39|           2|          32|
    |countWait_2_fu_896_p2                |     +    |      0|  0|  17|          10|           1|
    |idxCol_fu_591_p2                     |     +    |      0|  0|  39|           1|          32|
    |idxRow_2_fu_597_p2                   |     +    |      0|  0|  39|           1|          32|
    |phitmp_fu_756_p2                     |     +    |      0|  0|  26|          19|           1|
    |pixConvolved_3_fu_648_p2             |     +    |      0|  0|  39|           1|          32|
    |tmp4_fu_789_p2                       |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_752_p2                       |     +    |      0|  0|  23|          16|          16|
    |valOutput_fu_793_p2                  |     +    |      0|  0|  16|          16|          16|
    |p_neg_fu_810_p2                      |     -    |      0|  0|  24|           1|          17|
    |tmp_9_fu_844_p2                      |     -    |      0|  0|  22|           1|          15|
    |ap_block_pp0_stage1_11001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0     |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_579_p2                    |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_535_p2                  |   icmp   |      0|  0|  18|          19|          19|
    |exitcond_fu_890_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |icmp3_fu_573_p2                      |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_557_p2                       |   icmp   |      0|  0|  18|          31|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_12_fu_585_p2                     |   icmp   |      0|  0|  18|          32|           9|
    |tmp_13_fu_611_p2                     |   icmp   |      0|  0|  18|          19|          10|
    |ap_block_pp0_stage2_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15                     |    or    |      0|  0|   2|           1|           1|
    |dataOutSideChannel_d_1_fu_882_p3     |  select  |      0|  0|   8|           1|           8|
    |idxCol_1_fu_673_p3                   |  select  |      0|  0|  32|           1|          32|
    |idxRow_1_fu_603_p3                   |  select  |      0|  0|  32|           1|          32|
    |phitmp1_fu_874_p3                    |  select  |      0|  0|   8|           1|           1|
    |pixConvolved_1_fu_666_p3             |  select  |      0|  0|  32|           1|          32|
    |pixConvolved_2_fu_679_p3             |  select  |      0|  0|  32|           1|          32|
    |valOutput_1_fu_854_p3                |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 902|         328|         494|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                |  15|          3|    1|          3|
    |ap_phi_mux_col_assign_phi_fu_474_p4    |   9|          2|   32|         64|
    |ap_phi_mux_countWait_phi_fu_508_p4     |   9|          2|   19|         38|
    |ap_phi_mux_idxRow_phi_fu_485_p4        |   9|          2|   32|         64|
    |ap_phi_mux_pixConvolved_phi_fu_496_p4  |   9|          2|   32|         64|
    |col_assign_reg_470                     |   9|          2|   32|         64|
    |countWait_1_reg_516                    |   9|          2|   10|         20|
    |countWait_reg_504                      |   9|          2|   19|         38|
    |idxRow_reg_481                         |   9|          2|   32|         64|
    |inStream_TDATA_blk_n                   |   9|          2|    1|          2|
    |inStream_V_data_V_0_data_out           |   9|          2|    8|         16|
    |inStream_V_data_V_0_state              |  15|          3|    2|          6|
    |inStream_V_dest_V_0_data_out           |   9|          2|    6|         12|
    |inStream_V_dest_V_0_state              |  15|          3|    2|          6|
    |inStream_V_id_V_0_data_out             |   9|          2|    5|         10|
    |inStream_V_id_V_0_state                |  15|          3|    2|          6|
    |inStream_V_keep_V_0_data_out           |   9|          2|    1|          2|
    |inStream_V_keep_V_0_state              |  15|          3|    2|          6|
    |inStream_V_strb_V_0_data_out           |   9|          2|    1|          2|
    |inStream_V_strb_V_0_state              |  15|          3|    2|          6|
    |inStream_V_user_V_0_data_out           |   9|          2|    2|          4|
    |inStream_V_user_V_0_state              |  15|          3|    2|          6|
    |kernel_address0                        |  47|         10|    4|         40|
    |lineBuff_val_0_address0                |  15|          3|    9|         27|
    |lineBuff_val_0_address1                |  15|          3|    9|         27|
    |lineBuff_val_1_address0                |  21|          4|    9|         36|
    |lineBuff_val_1_address1                |  15|          3|    9|         27|
    |lineBuff_val_2_address0                |  21|          4|    9|         36|
    |lineBuff_val_2_address1                |  15|          3|    9|         27|
    |outStream_TDATA_blk_n                  |   9|          2|    1|          2|
    |outStream_V_data_V_1_data_in           |  15|          3|    8|         24|
    |outStream_V_data_V_1_data_out          |   9|          2|    8|         16|
    |outStream_V_data_V_1_state             |  15|          3|    2|          6|
    |outStream_V_dest_V_1_data_in           |  15|          3|    6|         18|
    |outStream_V_dest_V_1_data_out          |   9|          2|    6|         12|
    |outStream_V_dest_V_1_state             |  15|          3|    2|          6|
    |outStream_V_id_V_1_data_in             |  15|          3|    5|         15|
    |outStream_V_id_V_1_data_out            |   9|          2|    5|         10|
    |outStream_V_id_V_1_state               |  15|          3|    2|          6|
    |outStream_V_keep_V_1_data_in           |  15|          3|    1|          3|
    |outStream_V_keep_V_1_data_out          |   9|          2|    1|          2|
    |outStream_V_keep_V_1_state             |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_in           |  15|          3|    1|          3|
    |outStream_V_last_V_1_data_out          |   9|          2|    1|          2|
    |outStream_V_last_V_1_state             |  15|          3|    2|          6|
    |outStream_V_strb_V_1_data_in           |  15|          3|    1|          3|
    |outStream_V_strb_V_1_data_out          |   9|          2|    1|          2|
    |outStream_V_strb_V_1_state             |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_in           |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out          |   9|          2|    2|          4|
    |outStream_V_user_V_1_state             |  15|          3|    2|          6|
    |pixConvolved_reg_492                   |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 739|        155|  399|        965|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |col_assign_1_0_2_reg_1091        |  32|   0|   32|          0|
    |col_assign_reg_470               |  32|   0|   32|          0|
    |countWait_1_reg_516              |  10|   0|   10|          0|
    |countWait_2_reg_1224             |  10|   0|   10|          0|
    |countWait_reg_504                |  19|   0|   19|          0|
    |dataOutSideChannel_d_reg_457     |   6|   0|    6|          0|
    |dataOutSideChannel_i_reg_405     |   5|   0|    5|          0|
    |dataOutSideChannel_k_reg_444     |   1|   0|    1|          0|
    |dataOutSideChannel_s_reg_431     |   1|   0|    1|          0|
    |dataOutSideChannel_u_reg_418     |   2|   0|    2|          0|
    |exitcond1_reg_996                |   1|   0|    1|          0|
    |exitcond1_reg_996_pp0_iter1_reg  |   1|   0|    1|          0|
    |idxCol_1_reg_1106                |  32|   0|   32|          0|
    |idxCol_reg_1027                  |  32|   0|   32|          0|
    |idxRow_1_reg_1032                |  32|   0|   32|          0|
    |idxRow_reg_481                   |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_A    |   8|   0|    8|          0|
    |inStream_V_data_V_0_payload_B    |   8|   0|    8|          0|
    |inStream_V_data_V_0_sel_rd       |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr       |   1|   0|    1|          0|
    |inStream_V_data_V_0_state        |   2|   0|    2|          0|
    |inStream_V_dest_V_0_payload_A    |   6|   0|    6|          0|
    |inStream_V_dest_V_0_payload_B    |   6|   0|    6|          0|
    |inStream_V_dest_V_0_sel_rd       |   1|   0|    1|          0|
    |inStream_V_dest_V_0_sel_wr       |   1|   0|    1|          0|
    |inStream_V_dest_V_0_state        |   2|   0|    2|          0|
    |inStream_V_id_V_0_payload_A      |   5|   0|    5|          0|
    |inStream_V_id_V_0_payload_B      |   5|   0|    5|          0|
    |inStream_V_id_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_id_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_id_V_0_state          |   2|   0|    2|          0|
    |inStream_V_keep_V_0_payload_A    |   1|   0|    1|          0|
    |inStream_V_keep_V_0_payload_B    |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_rd       |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_wr       |   1|   0|    1|          0|
    |inStream_V_keep_V_0_state        |   2|   0|    2|          0|
    |inStream_V_strb_V_0_payload_A    |   1|   0|    1|          0|
    |inStream_V_strb_V_0_payload_B    |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_rd       |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_wr       |   1|   0|    1|          0|
    |inStream_V_strb_V_0_state        |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_A    |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_B    |   2|   0|    2|          0|
    |inStream_V_user_V_0_sel_rd       |   1|   0|    1|          0|
    |inStream_V_user_V_0_sel_wr       |   1|   0|    1|          0|
    |inStream_V_user_V_0_state        |   2|   0|    2|          0|
    |kernel_load_6_reg_1196           |   8|   0|    8|          0|
    |lineBuff_val_0_load_2_reg_1156   |   8|   0|    8|          0|
    |lineBuff_val_1_addr_reg_1005     |   9|   0|    9|          0|
    |lineBuff_val_1_load_1_reg_1126   |   8|   0|    8|          0|
    |lineBuff_val_1_load_2_reg_1131   |   8|   0|    8|          0|
    |lineBuff_val_1_load_3_reg_1161   |   8|   0|    8|          0|
    |lineBuff_val_2_addr_reg_1010     |   9|   0|    9|          0|
    |lineBuff_val_2_load_1_reg_1166   |   8|   0|    8|          0|
    |lineBuff_val_2_load_2_reg_1171   |   8|   0|    8|          0|
    |lineBuff_val_2_load_3_reg_1186   |   8|   0|    8|          0|
    |or_cond_reg_1015                 |   1|   0|    1|          0|
    |or_cond_reg_1015_pp0_iter1_reg   |   1|   0|    1|          0|
    |outStream_V_data_V_1_payload_A   |   8|   0|    8|          0|
    |outStream_V_data_V_1_payload_B   |   8|   0|    8|          0|
    |outStream_V_data_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_data_V_1_state       |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A   |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B   |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state       |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A     |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B     |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_id_V_1_state         |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A   |   1|   0|    1|          0|
    |outStream_V_keep_V_1_payload_B   |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state       |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A   |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B   |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_last_V_1_state       |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A   |   1|   0|    1|          0|
    |outStream_V_strb_V_1_payload_B   |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state       |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A   |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B   |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_user_V_1_state       |   2|   0|    2|          0|
    |phitmp_reg_1206                  |  19|   0|   19|          0|
    |pixConvolved_2_reg_1111          |  32|   0|   32|          0|
    |pixConvolved_reg_492             |  32|   0|   32|          0|
    |reg_527                          |   8|   0|    8|          0|
    |reg_531                          |   8|   0|    8|          0|
    |tmp1_reg_1151                    |  16|   0|   16|          0|
    |tmp2_reg_1211                    |  16|   0|   16|          0|
    |tmp7_reg_1201                    |  16|   0|   16|          0|
    |tmp9_reg_1191                    |  16|   0|   16|          0|
    |tmp_12_reg_1021                  |   1|   0|    1|          0|
    |tmp_13_reg_1037                  |   1|   0|    1|          0|
    |tmp_13_reg_1037_pp0_iter1_reg    |   1|   0|    1|          0|
    |tmp_19_0_1_reg_1081              |  32|   0|   64|         32|
    |tmp_19_0_2_reg_1116              |  32|   0|   64|         32|
    |tmp_3_reg_1071                   |  32|   0|   64|         32|
    |tmp_dest_V_reg_1065              |   6|   0|    6|          0|
    |tmp_id_V_reg_1059                |   5|   0|    5|          0|
    |tmp_keep_V_reg_1041              |   1|   0|    1|          0|
    |tmp_s_reg_1000                   |  32|   0|   64|         32|
    |tmp_strb_V_reg_1047              |   1|   0|    1|          0|
    |tmp_user_V_reg_1053              |   2|   0|    2|          0|
    |window_val_1_1_reg_1181          |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 818|   0|  946|        128|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID    |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_AWREADY    | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_AWADDR     |  in |    4|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WVALID     |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WREADY     | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WDATA      |  in |   32|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_WSTRB      |  in |    4|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_ARVALID    |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_ARREADY    | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_ARADDR     |  in |    4|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RVALID     | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RREADY     |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RDATA      | out |   32|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_RRESP      | out |    2|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_BVALID     | out |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_BREADY     |  in |    1|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_CTRL_BUS_BRESP      | out |    2|    s_axi   |      CTRL_BUS      |  return void |
|s_axi_KERNEL_BUS_AWVALID  |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_AWREADY  | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_AWADDR   |  in |    5|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WVALID   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WREADY   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WDATA    |  in |   32|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WSTRB    |  in |    4|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARVALID  |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARREADY  | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARADDR   |  in |    5|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RVALID   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RREADY   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RDATA    | out |   32|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RRESP    | out |    2|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BVALID   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BREADY   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BRESP    | out |    2|    s_axi   |     KERNEL_BUS     |     array    |
|ap_clk                    |  in |    1| ap_ctrl_hs |       do_conv      | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |       do_conv      | return value |
|interrupt                 | out |    1| ap_ctrl_hs |       do_conv      | return value |
|inStream_TDATA            |  in |    8|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID           |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY           | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST            |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP            |  in |    1|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB            |  in |    1|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER            |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST            |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID              |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA           | out |    8|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID          | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY          |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST           | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP           | out |    1|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB           | out |    1|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER           | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST           | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID             | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+--------------------------+-----+-----+------------+--------------------+--------------+

