Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/ALU_TB_isim_beh.exe" -prj "C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/ALU_TB_beh.prj" "work.ALU_TB" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/mux.vhdl" into library work
Parsing VHDL file "C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/func_4.vhdl" into library work
Parsing VHDL file "C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/func_3.vhdl" into library work
Parsing VHDL file "C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/func_2.vhdl" into library work
Parsing VHDL file "C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/func_1.vhdl" into library work
Parsing VHDL file "C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/toplevel.vhdl" into library work
Parsing VHDL file "C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/testbench.vhdl" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95384 KB
Fuse CPU Usage: 280 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling architecture design of entity func1 [func1_default]
Compiling architecture design of entity func2 [func2_default]
Compiling architecture design of entity func3 [func3_default]
Compiling architecture design of entity func4 [func4_default]
Compiling architecture rtl of entity Mux [mux_default]
Compiling architecture toplevel of entity ALU [alu_default]
Compiling architecture testbench of entity alu_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/Users/kaskkmar/Documents/IT6pe/Digiloogika/ALU/ALU_TB_isim_beh.exe
Fuse Memory Usage: 110448 KB
Fuse CPU Usage: 577 ms
