Release 13.1 Map O.40d (lin64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -register_duplication off
-global_opt off -mt off -cm area -ir off -pr off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vfx30t
Target Package : ff665
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon Sep 19 16:49:13 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:  183
Slice Logic Utilization:
  Number of Slice Registers:                 3,172 out of  20,480   15%
    Number used as Flip Flops:               3,073
    Number used as Latches:                     99
  Number of Slice LUTs:                      3,880 out of  20,480   18%
    Number used as logic:                    3,004 out of  20,480   14%
      Number using O6 output only:           2,342
      Number using O5 output only:             280
      Number using O5 and O6:                  382
    Number used as Memory:                     225 out of   6,080    3%
      Number used as Single Port RAM:           16
        Number using O6 output only:            16
      Number used as Shift Register:           209
        Number using O6 output only:           208
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:       651
  Number of route-thrus:                       988
    Number using O6 output only:               898
    Number using O5 output only:                58
    Number using O5 and O6:                     32

Slice Logic Distribution:
  Number of occupied Slices:                 1,781 out of   5,120   34%
  Number of LUT Flip Flop pairs used:        5,188
    Number with an unused Flip Flop:         2,016 out of   5,188   38%
    Number with an unused LUT:               1,308 out of   5,188   25%
    Number of fully used LUT-FF pairs:       1,864 out of   5,188   35%
    Number of unique control sets:             256
    Number of slice register sites lost
      to control set restrictions:             522 out of  20,480    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       101 out of     360   28%
    Number of LOCed IOBs:                       62 out of     101   61%
    IOB Flip Flops:                             27
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      46 out of      68   67%
    Number using BlockRAM only:                 46
    Total primitives used:
      Number of 36k BlockRAM used:              36
      Number of 18k BlockRAM used:              15
    Total Memory used (KB):                  1,566 out of   2,448   63%
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       12
  Number of IDELAYCTRLs:                         2 out of      12   16%
  Number of BSCANs:                              1 out of       4   25%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of TEMACs:                              1 out of       2   50%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.66

Peak Memory Usage:  741 MB
Total REAL time to MAP completion:  1 mins 17 secs 
Total CPU time to MAP completion:   1 mins 17 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generato
   r/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generato
   r/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generato
   r/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generato
   r/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generato
   r/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generato
   r/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generato
   r/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generato
   r/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[0].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[0].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[1].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[1].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[2].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[2].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[3].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[3].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[4].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[4].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[5].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[5].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[6].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[6].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_
   BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G
   _RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2515 - The LUT-1 inverter "trigled_not00011_INV_0" failed to join
   the OLOGIC comp matched to output buffer "LEDS_1_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter trigled_not00011_INV_0 drives multiple
   loads.
WARNING:Pack:2573 - The F7 multiplexer symbol
   "EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd1-In_f7"
   and its I0 input driver "XST_GND" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/ucnt_cmp_eq000021_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<0>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<1>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<2>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<3>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<4>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<5>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<6>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<7>133_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<0>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<0>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<1>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<1>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<2>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<2>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<3>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<3>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<4>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<4>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<5>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<5>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<6>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<6>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<7>92_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and0000 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and0000 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net EMAC_0/CONTROL0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <BUTTONS<3>_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<0>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<1>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<2>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<3>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<4>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<5>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<6>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<7>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<EMAC_0/gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN programming the DATAIN input pin is
   not used and will be ignored.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network REFCLK_100MHz has no load.
INFO:LIT:395 - The above info message is repeated 43 more times for the
   following (max. 5 shown):
   DIP_SWITCH<7>_IBUF,
   DIP_SWITCH<6>_IBUF,
   DIP_SWITCH<5>_IBUF,
   DIP_SWITCH<4>_IBUF,
   DIP_SWITCH<3>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:1078 - IDELAYCTRL symbol "EMAC_0/dlyctrl0" (output signal=<none>)
   does not have assigned IODELAY_GROUP. A default GROUP
   "MapGeneratedIodelayGroup" will be assigned.
   The following IODELAY Components are assigned to the same GROUP:
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideler" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RX_ER_DLY)
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideldv" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RX_DV_DLY)
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideld7" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<7>)
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideld6" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<6>)
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideld5" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<5>)
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideld4" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<4>)
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideld3" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<3>)
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideld2" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<2>)
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideld1" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<1>)
   IODELAY symbol "EMAC_0/v5_emac_ll/v5_emac_block/gmii0/ideld0" (output
   signal=EMAC_0/v5_emac_ll/v5_emac_block/gmii0/GMII_RXD_DLY<0>)
   IODELAY symbol "EMAC_0/gmii_rxc0_delay" (output
   signal=EMAC_0/gmii_rx_clk_0_delay)

INFO:MapLib:856 - PLL_ADV Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST CLKIN2 pin was
   disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 101 IOs, 62 are locked
   and 39 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 407 block(s) removed
 176 block(s) optimized away
 366 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT"
(ROM) removed.
Loadless block "EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM)
removed.
Loadless block
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
Loadless block "Inst_CRU/Inst_PLL_ALL/CLKOUT2_BUFG_INST" (CKBUF) removed.
 The signal "Inst_CRU/Inst_PLL_ALL/CLKOUT2_BUF" is loadless and has been removed.
The signal "EMAC_0/CONTROL0<10>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<11>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<15>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O272"
(ROM) removed.
  The signal
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O272"
is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<16>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O83"
(ROM) removed.
  The signal
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O83"
is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<17>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<18>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<19>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O272_
SW0" (ROM) removed.
  The signal "EMAC_0/your_instance_name/N47" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<21>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<22>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<23>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<24>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36"
(ROM) removed.
  The signal
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36"
is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<25>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<26>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<27>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<28>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O176"
(ROM) removed.
  The signal
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O176"
is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<29>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<30>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<31>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<32>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<33>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<34>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<35>" is sourceless and has been removed.
The signal "EMAC_0/CONTROL0<7>" is sourceless and has been removed.
The signal "EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/N1" is
sourceless and has been removed.
The signal "EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/N0" is
sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/qdpo<0>" is
sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/BU2/a_ge_b" is sourceless and has been removed.
The signal "EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/N1" is
sourceless and has been removed.
The signal "EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/N0" is
sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/qdpo<0>" is
sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/BU2/a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<11>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<11>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<11>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<11>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
2" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_11"
(FF) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<10>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<10>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<10>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<10>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<10>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<10>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
1" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_10"
(FF) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<9>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<9>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<9>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<9>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<9>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<9>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
0" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_9" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<8>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<8>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<8>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<8>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<8>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<8>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count9
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_8" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<7>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<7>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<7>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<7>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<7>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<7>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count8
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<6>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<6>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<6>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<6>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<6>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<6>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count7
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<5>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<5>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<5>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<5>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<5>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<5>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count6
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<4>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<4>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<4>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<4>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<4>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<4>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count5
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<3>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<3>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<3>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<3>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<3>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<3>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count4
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<2>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<2>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<2>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<2>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<2>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<2>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count3
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<1>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<1>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<1>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<1>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<1>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<1>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count2
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<0>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<0>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<0>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<0>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<0>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<0>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count"
is sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not0001
" is sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
" (ROM) removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not0001
1" (ROM) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux00
00" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
(FF) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux00
001" (ROM) removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<11>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<11>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<11>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<11>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
2" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_11"
(FF) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<10>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<10>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<10>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<10>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<10>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<10>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
1" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_10"
(FF) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<9>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<9>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<9>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<9>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<9>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<9>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
0" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_9" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<8>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<8>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<8>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<8>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<8>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<8>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count9
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_8" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<7>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<7>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<7>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<7>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<7>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<7>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count8
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<6>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<6>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<6>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<6>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<6>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<6>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count7
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<5>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<5>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<5>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<5>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<5>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<5>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count6
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<4>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<4>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<4>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<4>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<4>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<4>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count5
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<3>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<3>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<3>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<3>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<3>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<3>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count4
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<2>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<2>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<2>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<2>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<2>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<2>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count3
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<1>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<1>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<1>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<1>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<1>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<1>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count2
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<0>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<0>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<0>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<0>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<0>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<0>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count"
is sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not0001
" is sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
" (ROM) removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not0001
1" (ROM) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux00
00" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
(FF) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux00
001" (ROM) removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<11>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<11>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<11>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<11>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
2" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_11"
(FF) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<10>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<10>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<10>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<10>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<10>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<10>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
1" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_10"
(FF) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<9>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<9>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<9>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<9>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<9>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<9>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
0" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_9" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<8>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<8>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<8>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<8>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<8>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<8>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count9
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_8" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<7>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<7>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<7>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<7>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<7>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<7>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count8
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<6>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<6>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<6>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<6>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<6>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<6>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count7
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<5>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<5>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<5>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<5>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<5>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<5>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count6
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<4>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<4>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<4>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<4>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<4>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<4>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count5
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<3>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<3>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<3>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<3>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<3>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<3>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count4
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<2>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<2>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<2>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<2>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<2>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<2>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count3
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<1>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<1>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<1>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<1>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<1>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<1>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count2
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<0>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<0>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<0>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<0>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<0>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<0>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count"
is sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not0001
" is sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
" (ROM) removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not0001
1" (ROM) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux00
00" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
(FF) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux00
001" (ROM) removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<11>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<11>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<11>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<11>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
2" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_11"
(FF) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<10>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<10>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<10>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<10>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<10>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<10>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
1" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_10"
(FF) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<9>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<9>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<9>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<9>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<9>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<9>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
0" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_9" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<8>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<8>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<8>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<8>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<8>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<8>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count9
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_8" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<7>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<7>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<7>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<7>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<7>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<7>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count8
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<6>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<6>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<6>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<6>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<6>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<6>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count7
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<5>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<5>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<5>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<5>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<5>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<5>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count6
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<4>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<4>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<4>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<4>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<4>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<4>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count5
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<3>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<3>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<3>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<3>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<3>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<3>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count4
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<2>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<2>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<2>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<2>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<2>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<2>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count3
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<1>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<1>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<1>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<1>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<1>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<1>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count2
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<0>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<0>" (MUX) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
cy<0>" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<0>" (ROM) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
lut<0>" is sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_
xor<0>" (XOR) removed.
    The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
" is sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count"
is sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not0001
" is sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1
" (ROM) removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not0001
1" (ROM) removed.
The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux00
00" is sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
(FF) removed.
  The signal
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux00
001" (ROM) removed.
 Sourceless block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
The signal
"EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<9>" is sourceless and
has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<9>" (ROM)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<9>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<9>" (XOR)
removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count10" is
sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9" (FF) removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<8>" is sourceless and
has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<8>" (MUX)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<8>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<8>" (ROM)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<8>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<8>" (XOR)
removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count9" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_8" (FF) removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<7>" is sourceless and
has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>" (MUX)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<7>" (ROM)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<7>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<7>" (XOR)
removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count8" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7" (FF) removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>" is sourceless and
has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>" (MUX)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<6>" (ROM)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<6>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<6>" (XOR)
removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count7" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6" (FF) removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<5>" is sourceless and
has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>" (MUX)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<5>" (ROM)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<5>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<5>" (XOR)
removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count6" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5" (FF) removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>" is sourceless and
has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>" (MUX)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<4>" (ROM)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<4>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<4>" (XOR)
removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count5" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4" (FF) removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<3>" is sourceless and
has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>" (MUX)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<3>" (ROM)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<3>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<3>" (XOR)
removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count4" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3" (FF) removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count" is sourceless
and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>" (MUX)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>" (MUX)
removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>" is
sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>" (MUX)
removed.
      The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>" is
sourceless and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<2>" (XOR)
removed.
      The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count3" is sourceless
and has been removed.
       Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2" (FF) removed.
        The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>" is sourceless and
has been removed.
         Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<2>" (ROM)
removed.
          The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<2>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<1>" (XOR)
removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count2" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1" (FF) removed.
      The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<1>" is sourceless and
has been removed.
       Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<1>" (ROM)
removed.
        The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<1>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<0>" (XOR)
removed.
  The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count1" is sourceless
and has been removed.
   Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0" (FF) removed.
    The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<0>" is sourceless and
has been removed.
     Sourceless block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<0>" (ROM)
removed.
      The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<0>" is
sourceless and has been removed.
The signal
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_not0001" is sourceless
and has been removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<10>" is sourceless and
has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<10>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<10>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<10>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count11" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_10" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<9>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<9>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<9>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<9>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<9>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<9>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count10" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_9" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<8>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<8>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<8>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<8>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<8>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<8>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count9" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_8" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<7>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<7>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<7>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<7>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<7>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<7>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count8" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<6>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<6>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<6>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<6>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<6>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<6>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count7" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<5>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<5>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<5>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<5>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<5>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<5>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count6" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<4>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<4>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<4>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<4>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<4>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<4>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count5" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<3>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<3>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<3>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<3>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<3>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<3>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count4" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<2>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<2>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<2>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<2>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<2>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<2>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count3" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<1>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<1>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<1>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<1>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<1>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<1>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count2" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count<0>" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<0>" (MUX)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy<0>" is
sourceless and has been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<0>" (ROM)
removed.
  The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut<0>" is
sourceless and has been removed.
   Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor<0>" (XOR)
removed.
    The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1" is sourceless
and has been removed.
     Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0" (FF) removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count" is sourceless and
has been removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not0001" is sourceless
and has been removed.
The signal
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" is sourceless and has
been removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count1" (ROM) removed.
 Sourceless block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_not00011" (ROM) removed.
The signal
"EMAC_0/UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/BU2/
a_ge_b" is sourceless and has been removed.
The signal
"EMAC_0/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/BU2/
a_ge_b" is sourceless and has been removed.
The signal "EMAC_0/send_fifo/full" is sourceless and has been removed.
The signal
"EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_G
AND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_S
RL_SET/SRL_Q_O" is sourceless and has been removed.
The signal "EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has
been removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE"
(ROM) removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE"
(ROM) removed.
The signal "EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has
been removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE"
(ROM) removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE"
(ROM) removed.
The signal "EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has
been removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE"
(ROM) removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE"
(ROM) removed.
The signal "EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has
been removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has
been removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has
been removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has
been removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
The signal "EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and has
been removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE"
(ROM) removed.
 Sourceless block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE"
(ROM) removed.
Unused block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" (FF) removed.
Unused block
"EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.r
f/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/XST_GND"
(ZERO) removed.
Unused block "EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/GND"
(ZERO) removed.
Unused block "EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/VCC"
(ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/BU2/
XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/GND"
(ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/VCC"
(ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map
/LUT_END_CHECK/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/XST_GND"
(ZERO) removed.
Unused block "EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/GND"
(ZERO) removed.
Unused block "EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/VCC"
(ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_HEADER_CHECKSUM_1/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_LENGTH_1/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port
_map/TARGET_TOTAL_LENGTH_1/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/BU2/XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COMP_
TO_TARGET_LAST_BYTE/VCC" (ONE) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/BU2/
XST_GND" (ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/GND"
(ZERO) removed.
Unused block
"EMAC_0/UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map/VCC"
(ONE) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE"
(ROM) removed.
Unused block "EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE"
(ROM) removed.
Unused block
"EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_gen
erator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count1" (ROM)
removed.
Unused block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_not00011" (ROM)
removed.
Unused block
"EMAC_0/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block "EMAC_0/send_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block "EMAC_0/send_fifo/GND" (ZERO) removed.
Unused block "EMAC_0/send_fifo/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		EMAC_0/Inst_receiver_control/udp_receive_fifo/XST_GND
VCC 		EMAC_0/Inst_receiver_control/udp_receive_fifo/XST_VCC
GND 		EMAC_0/cs_contr/XST_GND
VCC 		EMAC_0/cs_contr/XST_VCC
GND 		EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/XST_GND
VCC 		EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/XST_VCC
GND 		EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/XST_GND
VCC 		EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/XST_VCC
GND 		EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/XST_GND
VCC 		EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/XST_VCC
GND 		EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/XST_GND
VCC 		EMAC_0/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/XST_VCC
GND 		EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/XST_GND
VCC 		EMAC_0/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/XST_VCC
GND 		EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/XST_GND
VCC 		EMAC_0/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/XST_VCC
GND 		EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/XST_GND
VCC 		EMAC_0/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/XST_VCC
GND 		EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/XST_GND
VCC 		EMAC_0/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/XST_VCC
GND 		EMAC_0/inst_async_trigger/trigger_time_fifo_inst/XST_GND
VCC 		EMAC_0/inst_async_trigger/trigger_time_fifo_inst/XST_VCC
GND 		EMAC_0/send_fifo/BU2/XST_GND
VCC 		EMAC_0/send_fifo/BU2/XST_VCC
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SC
NT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SE
T/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SC
NT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SE
T/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SC
NT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SE
T/XST_VCC
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WC
NT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_S
ET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WC
NT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_S
ET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WC
NT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_S
ET/XST_VCC
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WC
NT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_S
ET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WC
NT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_S
ET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WC
NT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_S
ET/XST_VCC
LUT4 		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
LUT6
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O140
LUT5
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O202
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_
GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_
GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_
GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_
GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_
GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_
GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_
GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_GND
GND
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_
GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/XST_GND
VCC
		EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_
GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET/XST_VCC
GND 		EMAC_0/your_instance_name/XST_GND
VCC 		EMAC_0/your_instance_name/XST_VCC
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUTTONS<0>                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              | PULLUP   |          |
| BUTTONS<1>                         | IOB              | INPUT     | LVCMOS18             |       |          |      | IFF          | PULLUP   |          |
| BUTTONS<2>                         | IOB              | INPUT     | LVCMOS18             |       |          |      | IFF          | PULLUP   |          |
| BUTTONS<3>                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              | PULLUP   |          |
| CLIENTEMAC0PAUSEREQ                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<0>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<1>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<2>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<3>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<4>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<5>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<6>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<7>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<8>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<9>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<10>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<11>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<12>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<13>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<14>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<15>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<0>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<1>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<2>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<3>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<4>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<5>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<6>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<7>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DIP_SWITCH<0>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<1>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<2>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<3>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<4>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<5>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<6>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DIP_SWITCH<7>                      | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| EMAC0CLIENTRXDVLD                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXFRAMEDROP             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<0>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<1>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<2>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<3>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<4>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<5>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<6>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATSBYTEVLD          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATSVLD              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTTXSTATS                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTTXSTATSBYTEVLD          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTTXSTATSVLD              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FPGA100M                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GMII_COL_0                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GMII_CRS_0                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GMII_RXD_0<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<2>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<3>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<4>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<5>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<6>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<7>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_CLK_0                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | FIXED    |
| GMII_RX_DV_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_ER_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_TXD_0<0>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<1>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<2>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<3>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<4>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<5>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<6>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TXD_0<7>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TX_CLK_0                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| GMII_TX_EN_0                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GMII_TX_ER_0                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| GTX_CLK_0                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| LEDS<0>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW | OFF          |          |          |
| LEDS<1>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW | OFF          |          |          |
| LEDS<2>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<3>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<4>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<5>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<6>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LEDS<7>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| MCLK100                            | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| MCLK100_b                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| MII_TX_CLK_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PHY_RESET_0                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| RESET_ROC_B1                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RESET_ROC_B2                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RESET_ROC_B1_b                     | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RESET_ROC_B2_b                     | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_TRIGGER_IN<0>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| SYNC_TRIGGER_IN<1>                 | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| SYNC_TRIGGER_IN_b<0>               | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| SYNC_TRIGGER_IN_b<1>               | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| SYNC_TRIGGER_OUT<0>                | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_TRIGGER_OUT<1>                | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_TRIGGER_OUT_b<0>              | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_TRIGGER_OUT_b<1>              | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT
_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/
U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SR
L_SET_MSET
EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT
_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET
/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET_MSET
EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT
_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET
/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_
SRL_SET_MSET
EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GA
ND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SR
L_SET/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
EMAC_0/your_instance_name/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_
MSET
EMAC_0/your_instance_name/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRES
ET_MSET
EMAC_0/your_instance_name/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MS
ET
EMAC_0/your_instance_name/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MS
ET
EMAC_0/your_instance_name/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_
MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
