Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 25 14:27:34 2022
| Host         : DESKTOP-2CLLAUE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_env_timing_summary_routed.rpt -rpx test_env_timing_summary_routed.rpx
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.996      -13.603                     27                  430        0.203        0.000                      0                  430        3.750        0.000                       0                   111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.996      -13.603                     27                  430        0.203        0.000                      0                  430        3.750        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           27  Failing Endpoints,  Worst Slack       -0.996ns,  Total Violation      -13.603ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.996ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.896ns  (logic 3.972ns (36.454%)  route 6.924ns (63.546%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.844 r  inst_EX/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.567    15.411    inst_IF/AuxSgn[5]
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.306    15.717 r  inst_IF/PC_rep[5]_i_1/O
                         net (fo=2, routed)           0.338    16.055    inst_IF/NextAddr_0[5]
    SLICE_X3Y3           FDRE                                         r  inst_IF/PC_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.519    14.860    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  inst_IF/PC_reg_rep[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)       -0.040    15.059    inst_IF/PC_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -16.055    
  -------------------------------------------------------------------
                         slack                                 -0.996    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.746ns  (logic 3.965ns (36.896%)  route 6.781ns (63.104%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.836 r  inst_EX/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.288    15.124    inst_IF/AuxSgn[7]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.307    15.431 r  inst_IF/PC_rep[7]_i_3/O
                         net (fo=2, routed)           0.475    15.906    inst_IF/NextAddr_0[7]
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.519    14.860    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.081    15.043    inst_IF/PC_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -15.906    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.806ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.668ns  (logic 3.883ns (36.400%)  route 6.785ns (63.600%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.760 r  inst_EX/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.194    inst_IF/AuxSgn[6]
    SLICE_X2Y4           LUT3 (Prop_lut3_I1_O)        0.301    15.495 r  inst_IF/PC_rep[6]_i_1/O
                         net (fo=2, routed)           0.332    15.827    inst_IF/NextAddr_0[6]
    SLICE_X1Y3           FDRE                                         r  inst_IF/PC_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.519    14.860    inst_IF/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  inst_IF/PC_reg_rep[6]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)       -0.081    15.021    inst_IF/PC_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -15.827    
  -------------------------------------------------------------------
                         slack                                 -0.806    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.797ns  (logic 4.206ns (38.955%)  route 6.591ns (61.045%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.638 r  inst_EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.638    inst_EX/plusOp_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  inst_EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.755    inst_EX/plusOp_carry__1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.078 r  inst_EX/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.573    15.650    inst_IF/AuxSgn[13]
    SLICE_X2Y4           LUT3 (Prop_lut3_I1_O)        0.306    15.956 r  inst_IF/PC[13]_i_1/O
                         net (fo=1, routed)           0.000    15.956    inst_IF/NextAddr[13]
    SLICE_X2Y4           FDRE                                         r  inst_IF/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.519    14.860    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  inst_IF/PC_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.079    15.178    inst_IF/PC_reg[13]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -15.956    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.695ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.662ns  (logic 4.000ns (37.515%)  route 6.662ns (62.485%))
  Logic Levels:           16  (CARRY4=5 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.638 r  inst_EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.638    inst_EX/plusOp_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.877 r  inst_EX/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.644    15.521    inst_IF/AuxSgn[10]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301    15.822 r  inst_IF/PC[10]_i_1/O
                         net (fo=1, routed)           0.000    15.822    inst_IF/NextAddr[10]
    SLICE_X1Y8           FDRE                                         r  inst_IF/PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.518    14.859    inst_IF/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  inst_IF/PC_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.029    15.127    inst_IF/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -15.822    
  -------------------------------------------------------------------
                         slack                                 -0.695    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.705ns  (logic 4.085ns (38.161%)  route 6.620ns (61.839%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.638 r  inst_EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.638    inst_EX/plusOp_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  inst_EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.755    inst_EX/plusOp_carry__1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.974 r  inst_EX/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.601    15.575    inst_IF/AuxSgn[12]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.289    15.864 r  inst_IF/PC[12]_i_1/O
                         net (fo=1, routed)           0.000    15.864    inst_IF/NextAddr[12]
    SLICE_X1Y8           FDRE                                         r  inst_IF/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.518    14.859    inst_IF/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  inst_IF/PC_reg[12]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.075    15.173    inst_IF/PC_reg[12]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -15.864    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.704ns  (logic 4.114ns (38.435%)  route 6.590ns (61.565%))
  Logic Levels:           16  (CARRY4=5 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.638 r  inst_EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.638    inst_EX/plusOp_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.961 r  inst_EX/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.571    15.532    inst_IF/AuxSgn[9]
    SLICE_X1Y7           LUT3 (Prop_lut3_I1_O)        0.331    15.863 r  inst_IF/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    15.863    inst_IF/NextAddr[9]
    SLICE_X1Y7           FDRE                                         r  inst_IF/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.518    14.859    inst_IF/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  inst_IF/PC_reg[9]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.075    15.173    inst_IF/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.614ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 3.853ns (36.462%)  route 6.714ns (63.538%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.740 r  inst_EX/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.696    15.436    inst_IF/AuxSgn[4]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.291    15.727 r  inst_IF/PC_rep[4]_i_1/O
                         net (fo=2, routed)           0.000    15.727    inst_IF/NextAddr_0[4]
    SLICE_X5Y2           FDRE                                         r  inst_IF/PC_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.518    14.859    inst_IF/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inst_IF/PC_reg_rep[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.029    15.113    inst_IF/PC_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                 -0.614    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 3.853ns (36.462%)  route 6.714ns (63.538%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.740 r  inst_EX/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.696    15.436    inst_IF/AuxSgn[4]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.291    15.727 r  inst_IF/PC_rep[4]_i_1/O
                         net (fo=2, routed)           0.000    15.727    inst_IF/NextAddr_0[4]
    SLICE_X5Y2           FDRE                                         r  inst_IF/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.518    14.859    inst_IF/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  inst_IF/PC_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.030    15.114    inst_IF/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.558ns  (logic 3.972ns (37.621%)  route 6.586ns (62.379%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.638     5.159    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  inst_IF/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  inst_IF/PC_reg_rep[7]/Q
                         net (fo=2, routed)           0.483     6.098    inst_IF/PC_reg_rep[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     6.222 r  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=30, routed)          0.423     6.646    inst_IF/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.028     7.798    inst_ID/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y2           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.944 r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.654     8.598    inst_IF/RD2[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.328     8.926 r  inst_IF/minusOp_carry_i_6/O
                         net (fo=4, routed)           0.289     9.215    inst_IF/inst_EX/ALUIn2[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  inst_IF/ALUResAux0_carry_i_4/O
                         net (fo=1, routed)           0.466     9.805    inst_EX/DI[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.331 r  inst_EX/ALUResAux0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.331    inst_EX/ALUResAux0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  inst_EX/ALUResAux0_carry__0/CO[3]
                         net (fo=1, routed)           0.856    11.300    inst_IF/CO[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.424 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.000    11.424    inst_IF/reg_file_reg_r1_0_7_0_5_i_17_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217    11.641 r  inst_IF/MEM_reg_0_31_0_0_i_2/O
                         net (fo=18, routed)          0.536    12.177    inst_IF/ALURes[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.299    12.476 r  inst_IF/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.658    13.134    inst_IF/plusOp_carry_i_8_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.124    13.258 r  inst_IF/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.626    13.884    inst_IF/plusOp_carry_i_6_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.124    14.008 r  inst_IF/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    14.008    inst_EX/S[0]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.521 r  inst_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.521    inst_EX/plusOp_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.844 r  inst_EX/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.567    15.411    inst_IF/AuxSgn[5]
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.306    15.717 r  inst_IF/PC_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    15.717    inst_IF/NextAddr_0[5]
    SLICE_X0Y4           FDRE                                         r  inst_IF/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.519    14.860    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  inst_IF/PC_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.032    15.131    inst_IF/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                 -0.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 monopulse1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.591     1.474    monopulse1/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  monopulse1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  monopulse1/Q1_reg/Q
                         net (fo=1, routed)           0.116     1.754    monopulse1/Q1
    SLICE_X2Y11          FDRE                                         r  monopulse1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.864     1.991    monopulse1/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  monopulse1/Q2_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.059     1.551    monopulse1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.562     1.445    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  monopulse1/count_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  monopulse1/count_int_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    monopulse1/display/cnt_reg[10]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  monopulse1/count_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    monopulse1/count_int_reg[8]_i_1_n_5
    SLICE_X8Y15          FDRE                                         r  monopulse1/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.957    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  monopulse1/count_int_reg[10]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.134     1.579    monopulse1/count_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.562     1.445    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  monopulse1/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  monopulse1/count_int_reg[2]/Q
                         net (fo=2, routed)           0.125     1.735    monopulse1/display/cnt_reg[2]
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  monopulse1/count_int_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    monopulse1/count_int_reg[0]_i_1_n_5
    SLICE_X8Y13          FDRE                                         r  monopulse1/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.831     1.958    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  monopulse1/count_int_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.134     1.579    monopulse1/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.562     1.445    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  monopulse1/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  monopulse1/count_int_reg[6]/Q
                         net (fo=2, routed)           0.125     1.735    monopulse1/display/cnt_reg[6]
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  monopulse1/count_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    monopulse1/count_int_reg[4]_i_1_n_5
    SLICE_X8Y14          FDRE                                         r  monopulse1/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.831     1.958    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  monopulse1/count_int_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.134     1.579    monopulse1/count_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 monopulse2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.794%)  route 0.172ns (51.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.591     1.474    monopulse2/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  monopulse2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  monopulse2/Q1_reg/Q
                         net (fo=1, routed)           0.172     1.810    monopulse2/Q1_reg_n_0
    SLICE_X2Y11          FDRE                                         r  monopulse2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.864     1.991    monopulse2/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  monopulse2/Q2_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.052     1.544    monopulse2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 monopulse2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.593     1.476    monopulse2/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  monopulse2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  monopulse2/Q2_reg/Q
                         net (fo=2, routed)           0.181     1.821    monopulse2/Q2
    SLICE_X2Y11          FDRE                                         r  monopulse2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.864     1.991    monopulse2/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  monopulse2/Q3_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.063     1.539    monopulse2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.274ns (63.956%)  route 0.154ns (36.044%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.561     1.444    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  monopulse1/count_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  monopulse1/count_int_reg[14]/Q
                         net (fo=10, routed)          0.154     1.763    monopulse1/sel[0]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  monopulse1/count_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    monopulse1/count_int_reg[12]_i_1_n_5
    SLICE_X8Y16          FDRE                                         r  monopulse1/count_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.829     1.956    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  monopulse1/count_int_reg[14]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.134     1.578    monopulse1/count_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.562     1.445    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  monopulse1/count_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  monopulse1/count_int_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    monopulse1/display/cnt_reg[10]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  monopulse1/count_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    monopulse1/count_int_reg[8]_i_1_n_4
    SLICE_X8Y15          FDRE                                         r  monopulse1/count_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.957    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  monopulse1/count_int_reg[11]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.134     1.579    monopulse1/count_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.562     1.445    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  monopulse1/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  monopulse1/count_int_reg[2]/Q
                         net (fo=2, routed)           0.125     1.735    monopulse1/display/cnt_reg[2]
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  monopulse1/count_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    monopulse1/count_int_reg[0]_i_1_n_4
    SLICE_X8Y13          FDRE                                         r  monopulse1/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.831     1.958    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  monopulse1/count_int_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.134     1.579    monopulse1/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.562     1.445    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  monopulse1/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  monopulse1/count_int_reg[6]/Q
                         net (fo=2, routed)           0.125     1.735    monopulse1/display/cnt_reg[6]
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  monopulse1/count_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    monopulse1/count_int_reg[4]_i_1_n_4
    SLICE_X8Y14          FDRE                                         r  monopulse1/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.831     1.958    monopulse1/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  monopulse1/count_int_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.134     1.579    monopulse1/count_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4     inst_IF/PC_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y6     inst_IF/PC_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y7     inst_IF/PC_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y7     inst_IF/PC_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y2     inst_IF/PC_reg_rep[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y4     inst_IF/PC_reg_rep[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y2     inst_IF/PC_reg_rep[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y3     inst_IF/PC_reg_rep[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y2     inst_IF/PC_reg_rep[4]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y6     inst_ID/reg_file_reg_r1_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y6     inst_ID/reg_file_reg_r1_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y6     inst_ID/reg_file_reg_r1_0_7_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y6     inst_ID/reg_file_reg_r1_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y6    inst_MEM/MEM_reg_0_31_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y6    inst_MEM/MEM_reg_0_31_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y6    inst_MEM/MEM_reg_0_31_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y6    inst_MEM/MEM_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y8     inst_ID/reg_file_reg_r1_0_7_12_15/RAMC_D1/CLK



