set a(0-7645) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-7644 XREFS 52515 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-7654 {}}} SUCCS {{258 0 0-7654 {}}} CYCLES {}}
set a(0-7646) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-7644 XREFS 52516 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-7654 {}}} SUCCS {{258 0 0-7654 {}}} CYCLES {}}
set a(0-7647) {NAME asn(acc#14(0))#1 TYPE ASSIGN PAR 0-7644 XREFS 52517 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-7654 {}}} SUCCS {{258 0 0-7654 {}}} CYCLES {}}
set a(0-7648) {NAME asn(acc#14(1))#1 TYPE ASSIGN PAR 0-7644 XREFS 52518 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-7654 {}}} SUCCS {{258 0 0-7654 {}}} CYCLES {}}
set a(0-7649) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-7644 XREFS 52519 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-7654 {}}} SUCCS {{258 0 0-7654 {}}} CYCLES {}}
set a(0-7650) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-7644 XREFS 52520 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-7654 {}}} SUCCS {{258 0 0-7654 {}}} CYCLES {}}
set a(0-7651) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-7644 XREFS 52521 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-7654 {}}} SUCCS {{258 0 0-7654 {}}} CYCLES {}}
set a(0-7652) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-7644 XREFS 52522 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-7654 {}}} SUCCS {{258 0 0-7654 {}}} CYCLES {}}
set a(0-7653) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-7644 XREFS 52523 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-7654 {}}} SUCCS {{259 0 0-7654 {}}} CYCLES {}}
set a(0-7655) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52524 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-8245 {}}} CYCLES {}}
set a(0-7656) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52525 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-8221 {}}} CYCLES {}}
set a(0-7657) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52526 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-8197 {}}} CYCLES {}}
set a(0-7658) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52527 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-8173 {}}} CYCLES {}}
set a(0-7659) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52528 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-8147 {}}} CYCLES {}}
set a(0-7660) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52529 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-8079 {}}} CYCLES {}}
set a(0-7661) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52530 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-8060 {}}} CYCLES {}}
set a(0-7662) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52531 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-8049 {}}} CYCLES {}}
set a(0-7663) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52532 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-8030 {}}} CYCLES {}}
set a(0-7664) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-7654 XREFS 52533 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-8005 {}}} CYCLES {}}
set a(0-7665) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-7654 XREFS 52534 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-8003 {}}} CYCLES {}}
set a(0-7666) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-7654 XREFS 52535 LOC {0 1.0 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {} SUCCS {{258 0 0-7970 {}}} CYCLES {}}
set a(0-7667) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-7654 XREFS 52536 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-7968 {}}} CYCLES {}}
set a(0-7668) {NAME acc:asn(acc#14(1).sva#2) TYPE ASSIGN PAR 0-7654 XREFS 52537 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-7935 {}}} CYCLES {}}
set a(0-7669) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52538 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-7932 {}}} CYCLES {}}
set a(0-7670) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52539 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-7920 {}}} CYCLES {}}
set a(0-7671) {NAME acc:asn(acc#14(0).sva#2) TYPE ASSIGN PAR 0-7654 XREFS 52540 LOC {0 1.0 1 0.6171920249999999 1 0.6171920249999999 2 0.3471938} PREDS {} SUCCS {{258 0 0-7908 {}}} CYCLES {}}
set a(0-7672) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52541 LOC {0 1.0 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {} SUCCS {{258 0 0-7905 {}}} CYCLES {}}
set a(0-7673) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52542 LOC {0 1.0 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {} SUCCS {{258 0 0-7898 {}}} CYCLES {}}
set a(0-7674) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-7654 XREFS 52543 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{258 0 0-7871 {}}} CYCLES {}}
set a(0-7675) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-7654 XREFS 52544 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{262 0 0-8268 {}}} SUCCS {{256 0 0-8268 {}} {258 0 0-8269 {}}} CYCLES {}}
set a(0-7676) {NAME MAC1:asn TYPE ASSIGN PAR 0-7654 XREFS 52545 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-8269 {}}} SUCCS {{259 0 0-7677 {}} {256 0 0-8269 {}}} CYCLES {}}
set a(0-7677) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-7654 XREFS 52546 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-7676 {}}} SUCCS {{258 0 0-7680 {}}} CYCLES {}}
set a(0-7678) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-7654 XREFS 52547 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-8269 {}}} SUCCS {{259 0 0-7679 {}} {256 0 0-8269 {}}} CYCLES {}}
set a(0-7679) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-7654 XREFS 52548 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-7678 {}}} SUCCS {{259 0 0-7680 {}}} CYCLES {}}
set a(0-7680) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-7654 XREFS 52549 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-7677 {}} {259 0 0-7679 {}}} SUCCS {{258 0 0-7686 {}}} CYCLES {}}
set a(0-7681) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52550 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-7682 {}}} CYCLES {}}
set a(0-7682) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-7654 XREFS 52551 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-7681 {}}} SUCCS {{258 0 0-7685 {}}} CYCLES {}}
set a(0-7683) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52552 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-7684 {}}} CYCLES {}}
set a(0-7684) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-7654 XREFS 52553 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-7683 {}}} SUCCS {{259 0 0-7685 {}}} CYCLES {}}
set a(0-7685) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-7654 XREFS 52554 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-7682 {}} {259 0 0-7684 {}}} SUCCS {{259 0 0-7686 {}}} CYCLES {}}
set a(0-7686) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52555 LOC {1 0.081339275 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-7680 {}} {259 0 0-7685 {}}} SUCCS {{258 0 0-7694 {}}} CYCLES {}}
set a(0-7687) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-7654 XREFS 52556 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-8269 {}}} SUCCS {{259 0 0-7688 {}} {256 0 0-8269 {}}} CYCLES {}}
set a(0-7688) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-7654 XREFS 52557 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-7687 {}}} SUCCS {{259 0 0-7689 {}}} CYCLES {}}
set a(0-7689) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-7654 XREFS 52558 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-7688 {}}} SUCCS {{258 0 0-7693 {}}} CYCLES {}}
set a(0-7690) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-7654 XREFS 52559 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-8268 {}}} SUCCS {{259 0 0-7691 {}} {256 0 0-8268 {}}} CYCLES {}}
set a(0-7691) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-7654 XREFS 52560 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-7690 {}}} SUCCS {{259 0 0-7692 {}}} CYCLES {}}
set a(0-7692) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-7654 XREFS 52561 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-7691 {}}} SUCCS {{259 0 0-7693 {}}} CYCLES {}}
set a(0-7693) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52562 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-7689 {}} {259 0 0-7692 {}}} SUCCS {{259 0 0-7694 {}}} CYCLES {}}
set a(0-7694) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52563 LOC {1 0.1668652 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-7686 {}} {259 0 0-7693 {}}} SUCCS {{258 0 0-7706 {}}} CYCLES {}}
set a(0-7695) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-7654 XREFS 52564 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-8268 {}}} SUCCS {{259 0 0-7696 {}} {256 0 0-8268 {}}} CYCLES {}}
set a(0-7696) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-7654 XREFS 52565 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-7695 {}}} SUCCS {{259 0 0-7697 {}}} CYCLES {}}
set a(0-7697) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-7654 XREFS 52566 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-7696 {}}} SUCCS {{258 0 0-7701 {}}} CYCLES {}}
set a(0-7698) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52567 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-7699 {}}} CYCLES {}}
set a(0-7699) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-7654 XREFS 52568 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-7698 {}}} SUCCS {{259 0 0-7700 {}}} CYCLES {}}
set a(0-7700) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-7654 XREFS 52569 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-7699 {}}} SUCCS {{259 0 0-7701 {}}} CYCLES {}}
set a(0-7701) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52570 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-7697 {}} {259 0 0-7700 {}}} SUCCS {{258 0 0-7705 {}}} CYCLES {}}
set a(0-7702) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-7654 XREFS 52571 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{262 0 0-8268 {}}} SUCCS {{259 0 0-7703 {}} {256 0 0-8268 {}}} CYCLES {}}
set a(0-7703) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-7654 XREFS 52572 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{259 0 0-7702 {}}} SUCCS {{259 0 0-7704 {}}} CYCLES {}}
set a(0-7704) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-7654 XREFS 52573 LOC {0 1.0 1 0.18353339999999999 1 0.18353339999999999 1 0.9103566249999999} PREDS {{259 0 0-7703 {}}} SUCCS {{259 0 0-7705 {}}} CYCLES {}}
set a(0-7705) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52574 LOC {1 0.085525925 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-7701 {}} {259 0 0-7704 {}}} SUCCS {{259 0 0-7706 {}}} CYCLES {}}
set a(0-7706) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-7654 XREFS 52575 LOC {1 0.25650857499999996 1 0.273176775 1 0.273176775 1 0.3668794370503581 2 0.09688121205035813} PREDS {{258 0 0-7694 {}} {259 0 0-7705 {}}} SUCCS {{259 0 0-7707 {}}} CYCLES {}}
set a(0-7707) {NAME MAC1:slc TYPE READSLICE PAR 0-7654 XREFS 52576 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{259 0 0-7706 {}}} SUCCS {{258 0 0-7888 {}} {258 0 0-7892 {}} {258 0 0-7909 {}} {258 0 0-8247 {}}} CYCLES {}}
set a(0-7708) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-7654 XREFS 52577 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-8269 {}}} SUCCS {{259 0 0-7709 {}} {256 0 0-8269 {}}} CYCLES {}}
set a(0-7709) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-7654 XREFS 52578 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-7708 {}}} SUCCS {{258 0 0-7712 {}}} CYCLES {}}
set a(0-7710) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-7654 XREFS 52579 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-8269 {}}} SUCCS {{259 0 0-7711 {}} {256 0 0-8269 {}}} CYCLES {}}
set a(0-7711) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-7654 XREFS 52580 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-7710 {}}} SUCCS {{259 0 0-7712 {}}} CYCLES {}}
set a(0-7712) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-7654 XREFS 52581 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-7709 {}} {259 0 0-7711 {}}} SUCCS {{258 0 0-7718 {}}} CYCLES {}}
set a(0-7713) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52582 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-7714 {}}} CYCLES {}}
set a(0-7714) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-7654 XREFS 52583 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-7713 {}}} SUCCS {{258 0 0-7717 {}}} CYCLES {}}
set a(0-7715) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52584 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-7716 {}}} CYCLES {}}
set a(0-7716) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-7654 XREFS 52585 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-7715 {}}} SUCCS {{259 0 0-7717 {}}} CYCLES {}}
set a(0-7717) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-7654 XREFS 52586 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-7714 {}} {259 0 0-7716 {}}} SUCCS {{259 0 0-7718 {}}} CYCLES {}}
set a(0-7718) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52587 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-7712 {}} {259 0 0-7717 {}}} SUCCS {{258 0 0-7726 {}}} CYCLES {}}
set a(0-7719) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-7654 XREFS 52588 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{262 0 0-8269 {}}} SUCCS {{259 0 0-7720 {}} {256 0 0-8269 {}}} CYCLES {}}
set a(0-7720) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-7654 XREFS 52589 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{259 0 0-7719 {}}} SUCCS {{259 0 0-7721 {}}} CYCLES {}}
set a(0-7721) {NAME MAC1:conc TYPE CONCATENATE PAR 0-7654 XREFS 52590 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-7720 {}}} SUCCS {{258 0 0-7725 {}}} CYCLES {}}
set a(0-7722) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-7654 XREFS 52591 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-8268 {}}} SUCCS {{259 0 0-7723 {}} {256 0 0-8268 {}}} CYCLES {}}
set a(0-7723) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-7654 XREFS 52592 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-7722 {}}} SUCCS {{259 0 0-7724 {}}} CYCLES {}}
set a(0-7724) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-7654 XREFS 52593 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-7723 {}}} SUCCS {{259 0 0-7725 {}}} CYCLES {}}
set a(0-7725) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52594 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-7721 {}} {259 0 0-7724 {}}} SUCCS {{259 0 0-7726 {}}} CYCLES {}}
set a(0-7726) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52595 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-7718 {}} {259 0 0-7725 {}}} SUCCS {{258 0 0-7738 {}}} CYCLES {}}
set a(0-7727) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-7654 XREFS 52596 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-8268 {}}} SUCCS {{259 0 0-7728 {}} {256 0 0-8268 {}}} CYCLES {}}
set a(0-7728) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-7654 XREFS 52597 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-7727 {}}} SUCCS {{259 0 0-7729 {}}} CYCLES {}}
set a(0-7729) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-7654 XREFS 52598 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-7728 {}}} SUCCS {{258 0 0-7733 {}}} CYCLES {}}
set a(0-7730) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52599 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {} SUCCS {{259 0 0-7731 {}}} CYCLES {}}
set a(0-7731) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-7654 XREFS 52600 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-7730 {}}} SUCCS {{259 0 0-7732 {}}} CYCLES {}}
set a(0-7732) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-7654 XREFS 52601 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-7731 {}}} SUCCS {{259 0 0-7733 {}}} CYCLES {}}
set a(0-7733) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52602 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-7729 {}} {259 0 0-7732 {}}} SUCCS {{258 0 0-7737 {}}} CYCLES {}}
set a(0-7734) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-7654 XREFS 52603 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{262 0 0-8268 {}}} SUCCS {{259 0 0-7735 {}} {256 0 0-8268 {}}} CYCLES {}}
set a(0-7735) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-7654 XREFS 52604 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{259 0 0-7734 {}}} SUCCS {{259 0 0-7736 {}}} CYCLES {}}
set a(0-7736) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-7654 XREFS 52605 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 2 0.0346271} PREDS {{259 0 0-7735 {}}} SUCCS {{259 0 0-7737 {}}} CYCLES {}}
set a(0-7737) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52606 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-7733 {}} {259 0 0-7736 {}}} SUCCS {{259 0 0-7738 {}}} CYCLES {}}
set a(0-7738) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-7654 XREFS 52607 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.21797313705035812} PREDS {{258 0 0-7726 {}} {259 0 0-7737 {}}} SUCCS {{259 0 0-7739 {}}} CYCLES {}}
set a(0-7739) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-7654 XREFS 52608 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.217973175} PREDS {{259 0 0-7738 {}}} SUCCS {{258 0 0-7900 {}} {258 0 0-7914 {}} {258 0 0-8257 {}}} CYCLES {}}
set a(0-7740) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-7654 XREFS 52609 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-8269 {}}} SUCCS {{259 0 0-7741 {}} {256 0 0-8269 {}}} CYCLES {}}
set a(0-7741) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-7654 XREFS 52610 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-7740 {}}} SUCCS {{258 0 0-7744 {}}} CYCLES {}}
set a(0-7742) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-7654 XREFS 52611 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-8269 {}}} SUCCS {{259 0 0-7743 {}} {256 0 0-8269 {}}} CYCLES {}}
set a(0-7743) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-7654 XREFS 52612 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-7742 {}}} SUCCS {{259 0 0-7744 {}}} CYCLES {}}
set a(0-7744) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-7654 XREFS 52613 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-7741 {}} {259 0 0-7743 {}}} SUCCS {{258 0 0-7750 {}}} CYCLES {}}
set a(0-7745) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52614 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-7746 {}}} CYCLES {}}
set a(0-7746) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-7654 XREFS 52615 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-7745 {}}} SUCCS {{258 0 0-7749 {}}} CYCLES {}}
set a(0-7747) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52616 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-7748 {}}} CYCLES {}}
set a(0-7748) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-7654 XREFS 52617 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-7747 {}}} SUCCS {{259 0 0-7749 {}}} CYCLES {}}
set a(0-7749) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-7654 XREFS 52618 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-7746 {}} {259 0 0-7748 {}}} SUCCS {{259 0 0-7750 {}}} CYCLES {}}
set a(0-7750) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52619 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-7744 {}} {259 0 0-7749 {}}} SUCCS {{258 0 0-7758 {}}} CYCLES {}}
set a(0-7751) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-7654 XREFS 52620 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-8269 {}}} SUCCS {{259 0 0-7752 {}} {256 0 0-8269 {}}} CYCLES {}}
set a(0-7752) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-7654 XREFS 52621 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-7751 {}}} SUCCS {{259 0 0-7753 {}}} CYCLES {}}
set a(0-7753) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-7654 XREFS 52622 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-7752 {}}} SUCCS {{258 0 0-7757 {}}} CYCLES {}}
set a(0-7754) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-7654 XREFS 52623 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-8268 {}}} SUCCS {{259 0 0-7755 {}} {256 0 0-8268 {}}} CYCLES {}}
set a(0-7755) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-7654 XREFS 52624 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-7754 {}}} SUCCS {{259 0 0-7756 {}}} CYCLES {}}
set a(0-7756) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-7654 XREFS 52625 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-7755 {}}} SUCCS {{259 0 0-7757 {}}} CYCLES {}}
set a(0-7757) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52626 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-7753 {}} {259 0 0-7756 {}}} SUCCS {{259 0 0-7758 {}}} CYCLES {}}
set a(0-7758) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52627 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-7750 {}} {259 0 0-7757 {}}} SUCCS {{258 0 0-7770 {}}} CYCLES {}}
set a(0-7759) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-7654 XREFS 52628 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-8268 {}}} SUCCS {{259 0 0-7760 {}} {256 0 0-8268 {}}} CYCLES {}}
set a(0-7760) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-7654 XREFS 52629 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-7759 {}}} SUCCS {{259 0 0-7761 {}}} CYCLES {}}
set a(0-7761) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-7654 XREFS 52630 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-7760 {}}} SUCCS {{258 0 0-7765 {}}} CYCLES {}}
set a(0-7762) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52631 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-7763 {}}} CYCLES {}}
set a(0-7763) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-7654 XREFS 52632 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-7762 {}}} SUCCS {{259 0 0-7764 {}}} CYCLES {}}
set a(0-7764) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-7654 XREFS 52633 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-7763 {}}} SUCCS {{259 0 0-7765 {}}} CYCLES {}}
set a(0-7765) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52634 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-7761 {}} {259 0 0-7764 {}}} SUCCS {{258 0 0-7769 {}}} CYCLES {}}
set a(0-7766) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-7654 XREFS 52635 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{262 0 0-8268 {}}} SUCCS {{259 0 0-7767 {}} {256 0 0-8268 {}}} CYCLES {}}
set a(0-7767) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-7654 XREFS 52636 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{259 0 0-7766 {}}} SUCCS {{259 0 0-7768 {}}} CYCLES {}}
set a(0-7768) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-7654 XREFS 52637 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-7767 {}}} SUCCS {{259 0 0-7769 {}}} CYCLES {}}
set a(0-7769) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52638 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-7765 {}} {259 0 0-7768 {}}} SUCCS {{259 0 0-7770 {}}} CYCLES {}}
set a(0-7770) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-7654 XREFS 52639 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-7758 {}} {259 0 0-7769 {}}} SUCCS {{259 0 0-7771 {}}} CYCLES {}}
set a(0-7771) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-7654 XREFS 52640 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-7770 {}}} SUCCS {{258 0 0-7922 {}} {258 0 0-7926 {}} {258 0 0-8260 {}}} CYCLES {}}
set a(0-7772) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52641 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {} SUCCS {{259 0 0-7773 {}}} CYCLES {}}
set a(0-7773) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-7654 XREFS 52642 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-7772 {}}} SUCCS {{259 0 0-7774 {}}} CYCLES {}}
set a(0-7774) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-7654 XREFS 52643 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-7773 {}}} SUCCS {{258 0 0-7785 {}}} CYCLES {}}
set a(0-7775) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52644 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-7776 {}}} CYCLES {}}
set a(0-7776) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-7654 XREFS 52645 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-7775 {}}} SUCCS {{259 0 0-7777 {}}} CYCLES {}}
set a(0-7777) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-7654 XREFS 52646 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-7776 {}}} SUCCS {{258 0 0-7783 {}}} CYCLES {}}
set a(0-7778) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52647 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-7779 {}}} CYCLES {}}
set a(0-7779) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-7654 XREFS 52648 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-7778 {}}} SUCCS {{258 0 0-7782 {}}} CYCLES {}}
set a(0-7780) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52649 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-7781 {}}} CYCLES {}}
set a(0-7781) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-7654 XREFS 52650 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-7780 {}}} SUCCS {{259 0 0-7782 {}}} CYCLES {}}
set a(0-7782) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-7654 XREFS 52651 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{258 0 0-7779 {}} {259 0 0-7781 {}}} SUCCS {{259 0 0-7783 {}}} CYCLES {}}
set a(0-7783) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-7654 XREFS 52652 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.3149278951789505 1 0.9999999451789505} PREDS {{258 0 0-7777 {}} {259 0 0-7782 {}}} SUCCS {{259 0 0-7784 {}}} CYCLES {}}
set a(0-7784) {NAME if#3:slc TYPE READSLICE PAR 0-7654 XREFS 52653 LOC {1 0.053347075 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-7783 {}}} SUCCS {{259 0 0-7785 {}}} CYCLES {}}
set a(0-7785) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-7654 XREFS 52654 LOC {1 0.053347075 1 0.31492795 1 0.31492795 1 0.3633725344969361 2 0.09337430949693606} PREDS {{258 0 0-7774 {}} {259 0 0-7784 {}}} SUCCS {{258 0 0-7800 {}}} CYCLES {}}
set a(0-7786) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52655 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-7787 {}}} CYCLES {}}
set a(0-7787) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-7654 XREFS 52656 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-7786 {}}} SUCCS {{259 0 0-7788 {}}} CYCLES {}}
set a(0-7788) {NAME if#3:not#1 TYPE NOT PAR 0-7654 XREFS 52657 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-7787 {}}} SUCCS {{259 0 0-7789 {}}} CYCLES {}}
set a(0-7789) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-7654 XREFS 52658 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-7788 {}}} SUCCS {{259 0 0-7790 {}}} CYCLES {}}
set a(0-7790) {NAME if#3:conc TYPE CONCATENATE PAR 0-7654 XREFS 52659 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-7789 {}}} SUCCS {{258 0 0-7798 {}}} CYCLES {}}
set a(0-7791) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52660 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-7792 {}}} CYCLES {}}
set a(0-7792) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-7654 XREFS 52661 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-7791 {}}} SUCCS {{259 0 0-7793 {}}} CYCLES {}}
set a(0-7793) {NAME if#3:not#2 TYPE NOT PAR 0-7654 XREFS 52662 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-7792 {}}} SUCCS {{259 0 0-7794 {}}} CYCLES {}}
set a(0-7794) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-7654 XREFS 52663 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-7793 {}}} SUCCS {{258 0 0-7797 {}}} CYCLES {}}
set a(0-7795) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52664 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-7796 {}}} CYCLES {}}
set a(0-7796) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-7654 XREFS 52665 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-7795 {}}} SUCCS {{259 0 0-7797 {}}} CYCLES {}}
set a(0-7797) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-7654 XREFS 52666 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{258 0 0-7794 {}} {259 0 0-7796 {}}} SUCCS {{259 0 0-7798 {}}} CYCLES {}}
set a(0-7798) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-7654 XREFS 52667 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 1 0.363372534496936 2 0.09337430949693606} PREDS {{258 0 0-7790 {}} {259 0 0-7797 {}}} SUCCS {{259 0 0-7799 {}}} CYCLES {}}
set a(0-7799) {NAME if#3:slc#1 TYPE READSLICE PAR 0-7654 XREFS 52668 LOC {1 0.05859975 1 0.363372575 1 0.363372575 2 0.09337435} PREDS {{259 0 0-7798 {}}} SUCCS {{259 0 0-7800 {}}} CYCLES {}}
set a(0-7800) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#15 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-7654 XREFS 52669 LOC {1 0.1017917 1 0.363372575 1 0.363372575 1 0.41181715949693604 2 0.14181893449693606} PREDS {{258 0 0-7785 {}} {259 0 0-7799 {}}} SUCCS {{259 0 0-7801 {}} {258 0 0-7805 {}} {258 0 0-7806 {}} {258 0 0-7810 {}}} CYCLES {}}
set a(0-7801) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-7654 XREFS 52670 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-7800 {}}} SUCCS {{259 0 0-7802 {}}} CYCLES {}}
set a(0-7802) {NAME if#3:not#3 TYPE NOT PAR 0-7654 XREFS 52671 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-7801 {}}} SUCCS {{259 0 0-7803 {}}} CYCLES {}}
set a(0-7803) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-7654 XREFS 52672 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-7802 {}}} SUCCS {{259 0 0-7804 {}}} CYCLES {}}
set a(0-7804) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-7654 XREFS 52673 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-7803 {}}} SUCCS {{258 0 0-7808 {}}} CYCLES {}}
set a(0-7805) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-7654 XREFS 52674 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-7800 {}}} SUCCS {{258 0 0-7807 {}}} CYCLES {}}
set a(0-7806) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-7654 XREFS 52675 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-7800 {}}} SUCCS {{259 0 0-7807 {}}} CYCLES {}}
set a(0-7807) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-7654 XREFS 52676 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-7805 {}} {259 0 0-7806 {}}} SUCCS {{259 0 0-7808 {}}} CYCLES {}}
set a(0-7808) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-7654 XREFS 52677 LOC {1 0.150236325 1 0.4118172 1 0.4118172 1 0.46026178449693605 2 0.19026355949693605} PREDS {{258 0 0-7804 {}} {259 0 0-7807 {}}} SUCCS {{259 0 0-7809 {}}} CYCLES {}}
set a(0-7809) {NAME if#3:slc#2 TYPE READSLICE PAR 0-7654 XREFS 52678 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-7808 {}}} SUCCS {{258 0 0-7812 {}}} CYCLES {}}
set a(0-7810) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-7654 XREFS 52679 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1902636} PREDS {{258 0 0-7800 {}}} SUCCS {{259 0 0-7811 {}}} CYCLES {}}
set a(0-7811) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-7654 XREFS 52680 LOC {1 0.150236325 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-7810 {}}} SUCCS {{259 0 0-7812 {}}} CYCLES {}}
set a(0-7812) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-7654 XREFS 52681 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 1 0.5136088451789504 2 0.2436106201789505} PREDS {{258 0 0-7809 {}} {259 0 0-7811 {}}} SUCCS {{259 0 0-7813 {}} {258 0 0-7816 {}}} CYCLES {}}
set a(0-7813) {NAME slc(exs.imod) TYPE READSLICE PAR 0-7654 XREFS 52682 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-7812 {}}} SUCCS {{259 0 0-7814 {}}} CYCLES {}}
set a(0-7814) {NAME if#3:not TYPE NOT PAR 0-7654 XREFS 52683 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-7813 {}}} SUCCS {{259 0 0-7815 {}}} CYCLES {}}
set a(0-7815) {NAME if#3:xor TYPE XOR PAR 0-7654 XREFS 52684 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-7814 {}}} SUCCS {{259 0 0-7816 {}}} CYCLES {}}
set a(0-7816) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-7654 XREFS 52685 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 1 0.5571970148622738 2 0.2871987898622739} PREDS {{258 0 0-7812 {}} {259 0 0-7815 {}}} SUCCS {{259 0 0-7817 {}} {258 0 0-7818 {}} {258 0 0-7819 {}} {258 0 0-7820 {}}} CYCLES {}}
set a(0-7817) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-7654 XREFS 52686 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{259 0 0-7816 {}}} SUCCS {{258 0 0-7821 {}}} CYCLES {}}
set a(0-7818) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-7654 XREFS 52687 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-7816 {}}} SUCCS {{258 0 0-7821 {}}} CYCLES {}}
set a(0-7819) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-7654 XREFS 52688 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-7816 {}}} SUCCS {{258 0 0-7821 {}}} CYCLES {}}
set a(0-7820) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-7654 XREFS 52689 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-7816 {}}} SUCCS {{259 0 0-7821 {}}} CYCLES {}}
set a(0-7821) {NAME or TYPE OR PAR 0-7654 XREFS 52690 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-7819 {}} {258 0 0-7818 {}} {258 0 0-7817 {}} {259 0 0-7820 {}}} SUCCS {{258 0 0-7823 {}} {258 0 0-7826 {}}} CYCLES {}}
set a(0-7822) {NAME asn#284 TYPE ASSIGN PAR 0-7654 XREFS 52691 LOC {0 1.0 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{262 0 0-8270 {}}} SUCCS {{258 0 0-7824 {}} {256 0 0-8270 {}}} CYCLES {}}
set a(0-7823) {NAME exs TYPE SIGNEXTEND PAR 0-7654 XREFS 52692 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-7821 {}}} SUCCS {{259 0 0-7824 {}}} CYCLES {}}
set a(0-7824) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 52693 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 1 0.5736038062638539 2 0.3036055812638539} PREDS {{258 0 0-7822 {}} {259 0 0-7823 {}}} SUCCS {{258 0 0-7907 {}} {258 0 0-7908 {}}} CYCLES {}}
set a(0-7825) {NAME asn#285 TYPE ASSIGN PAR 0-7654 XREFS 52694 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-8271 {}}} SUCCS {{258 0 0-7827 {}} {256 0 0-8271 {}}} CYCLES {}}
set a(0-7826) {NAME exs#3 TYPE SIGNEXTEND PAR 0-7654 XREFS 52695 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-7821 {}}} SUCCS {{259 0 0-7827 {}}} CYCLES {}}
set a(0-7827) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 52696 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-7825 {}} {259 0 0-7826 {}}} SUCCS {{258 0 0-7934 {}} {258 0 0-7935 {}}} CYCLES {}}
set a(0-7828) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52697 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7829 {}}} CYCLES {}}
set a(0-7829) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-7654 XREFS 52698 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7828 {}}} SUCCS {{258 0 0-7848 {}}} CYCLES {}}
set a(0-7830) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52699 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7831 {}}} CYCLES {}}
set a(0-7831) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-7654 XREFS 52700 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7830 {}}} SUCCS {{258 0 0-7848 {}}} CYCLES {}}
set a(0-7832) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52701 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7833 {}}} CYCLES {}}
set a(0-7833) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-7654 XREFS 52702 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7832 {}}} SUCCS {{258 0 0-7848 {}}} CYCLES {}}
set a(0-7834) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52703 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7835 {}}} CYCLES {}}
set a(0-7835) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-7654 XREFS 52704 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7834 {}}} SUCCS {{258 0 0-7848 {}}} CYCLES {}}
set a(0-7836) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52705 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7837 {}}} CYCLES {}}
set a(0-7837) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-7654 XREFS 52706 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7836 {}}} SUCCS {{258 0 0-7848 {}}} CYCLES {}}
set a(0-7838) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52707 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7839 {}}} CYCLES {}}
set a(0-7839) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-7654 XREFS 52708 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7838 {}}} SUCCS {{258 0 0-7848 {}}} CYCLES {}}
set a(0-7840) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52709 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7841 {}}} CYCLES {}}
set a(0-7841) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-7654 XREFS 52710 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7840 {}}} SUCCS {{258 0 0-7848 {}}} CYCLES {}}
set a(0-7842) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52711 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7843 {}}} CYCLES {}}
set a(0-7843) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-7654 XREFS 52712 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7842 {}}} SUCCS {{258 0 0-7848 {}}} CYCLES {}}
set a(0-7844) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52713 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7845 {}}} CYCLES {}}
set a(0-7845) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-7654 XREFS 52714 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7844 {}}} SUCCS {{258 0 0-7848 {}}} CYCLES {}}
set a(0-7846) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52715 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-7847 {}}} CYCLES {}}
set a(0-7847) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-7654 XREFS 52716 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7846 {}}} SUCCS {{259 0 0-7848 {}}} CYCLES {}}
set a(0-7848) {NAME if#4:nor TYPE NOR PAR 0-7654 XREFS 52717 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-7845 {}} {258 0 0-7843 {}} {258 0 0-7841 {}} {258 0 0-7839 {}} {258 0 0-7837 {}} {258 0 0-7835 {}} {258 0 0-7833 {}} {258 0 0-7831 {}} {258 0 0-7829 {}} {259 0 0-7847 {}}} SUCCS {{259 0 0-7849 {}} {258 0 0-7871 {}} {258 0 0-8150 {}} {258 0 0-8173 {}}} CYCLES {}}
set a(0-7849) {NAME asel TYPE SELECT PAR 0-7654 XREFS 52718 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7848 {}}} SUCCS {{146 0 0-7850 {}} {146 0 0-7851 {}} {146 0 0-7852 {}} {146 0 0-7853 {}} {146 0 0-7854 {}} {146 0 0-7855 {}} {146 0 0-7856 {}} {146 0 0-7857 {}} {146 0 0-7858 {}} {146 0 0-7859 {}} {146 0 0-7860 {}} {146 0 0-7861 {}} {146 0 0-7862 {}} {146 0 0-7863 {}} {146 0 0-7864 {}} {146 0 0-7865 {}} {146 0 0-7866 {}} {146 0 0-7867 {}} {146 0 0-7868 {}} {146 0 0-7869 {}} {146 0 0-7870 {}}} CYCLES {}}
set a(0-7850) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52719 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7851 {}}} CYCLES {}}
set a(0-7851) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-7654 XREFS 52720 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7850 {}}} SUCCS {{258 0 0-7870 {}}} CYCLES {}}
set a(0-7852) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52721 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7853 {}}} CYCLES {}}
set a(0-7853) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-7654 XREFS 52722 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7852 {}}} SUCCS {{258 0 0-7870 {}}} CYCLES {}}
set a(0-7854) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52723 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7855 {}}} CYCLES {}}
set a(0-7855) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-7654 XREFS 52724 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7854 {}}} SUCCS {{258 0 0-7870 {}}} CYCLES {}}
set a(0-7856) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52725 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7857 {}}} CYCLES {}}
set a(0-7857) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-7654 XREFS 52726 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7856 {}}} SUCCS {{258 0 0-7870 {}}} CYCLES {}}
set a(0-7858) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52727 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7859 {}}} CYCLES {}}
set a(0-7859) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-7654 XREFS 52728 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7858 {}}} SUCCS {{258 0 0-7870 {}}} CYCLES {}}
set a(0-7860) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52729 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7861 {}}} CYCLES {}}
set a(0-7861) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-7654 XREFS 52730 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7860 {}}} SUCCS {{258 0 0-7870 {}}} CYCLES {}}
set a(0-7862) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52731 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7863 {}}} CYCLES {}}
set a(0-7863) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-7654 XREFS 52732 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7862 {}}} SUCCS {{258 0 0-7870 {}}} CYCLES {}}
set a(0-7864) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52733 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7865 {}}} CYCLES {}}
set a(0-7865) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-7654 XREFS 52734 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7864 {}}} SUCCS {{258 0 0-7870 {}}} CYCLES {}}
set a(0-7866) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52735 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7867 {}}} CYCLES {}}
set a(0-7867) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-7654 XREFS 52736 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7866 {}}} SUCCS {{258 0 0-7870 {}}} CYCLES {}}
set a(0-7868) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52737 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}}} SUCCS {{259 0 0-7869 {}}} CYCLES {}}
set a(0-7869) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-7654 XREFS 52738 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {259 0 0-7868 {}}} SUCCS {{259 0 0-7870 {}}} CYCLES {}}
set a(0-7870) {NAME aif:nor TYPE NOR PAR 0-7654 XREFS 52739 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-7849 {}} {258 0 0-7867 {}} {258 0 0-7865 {}} {258 0 0-7863 {}} {258 0 0-7861 {}} {258 0 0-7859 {}} {258 0 0-7857 {}} {258 0 0-7855 {}} {258 0 0-7853 {}} {258 0 0-7851 {}} {259 0 0-7869 {}}} SUCCS {{259 0 0-7871 {}}} CYCLES {}}
set a(0-7871) {NAME if#4:and TYPE AND PAR 0-7654 XREFS 52740 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-7848 {}} {258 0 0-7674 {}} {259 0 0-7870 {}}} SUCCS {{258 0 0-7873 {}} {258 0 0-7877 {}} {258 0 0-7881 {}} {258 0 0-7885 {}}} CYCLES {}}
set a(0-7872) {NAME asn#286 TYPE ASSIGN PAR 0-7654 XREFS 52741 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{262 0 0-8272 {}}} SUCCS {{258 0 0-7875 {}} {256 0 0-8272 {}}} CYCLES {}}
set a(0-7873) {NAME not#33 TYPE NOT PAR 0-7654 XREFS 52742 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-7871 {}}} SUCCS {{259 0 0-7874 {}}} CYCLES {}}
set a(0-7874) {NAME exs#4 TYPE SIGNEXTEND PAR 0-7654 XREFS 52743 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7873 {}}} SUCCS {{259 0 0-7875 {}}} CYCLES {}}
set a(0-7875) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 52744 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.41869898126385385} PREDS {{258 0 0-7872 {}} {259 0 0-7874 {}}} SUCCS {{258 0 0-7951 {}} {258 0 0-7952 {}} {258 0 0-7953 {}} {258 0 0-7954 {}} {258 0 0-7955 {}} {258 0 0-7956 {}} {258 0 0-7957 {}} {258 0 0-7958 {}} {258 0 0-7959 {}} {258 0 0-7960 {}} {258 0 0-7968 {}}} CYCLES {}}
set a(0-7876) {NAME asn#287 TYPE ASSIGN PAR 0-7654 XREFS 52745 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{262 0 0-8273 {}}} SUCCS {{258 0 0-7879 {}} {256 0 0-8273 {}}} CYCLES {}}
set a(0-7877) {NAME not#34 TYPE NOT PAR 0-7654 XREFS 52746 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-7871 {}}} SUCCS {{259 0 0-7878 {}}} CYCLES {}}
set a(0-7878) {NAME exs#5 TYPE SIGNEXTEND PAR 0-7654 XREFS 52747 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-7877 {}}} SUCCS {{259 0 0-7879 {}}} CYCLES {}}
set a(0-7879) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 52748 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.41869898126385385} PREDS {{258 0 0-7876 {}} {259 0 0-7878 {}}} SUCCS {{258 0 0-7941 {}} {258 0 0-7942 {}} {258 0 0-7943 {}} {258 0 0-7944 {}} {258 0 0-7945 {}} {258 0 0-7946 {}} {258 0 0-7947 {}} {258 0 0-7948 {}} {258 0 0-7949 {}} {258 0 0-7950 {}} {258 0 0-7970 {}}} CYCLES {}}
set a(0-7880) {NAME asn#288 TYPE ASSIGN PAR 0-7654 XREFS 52749 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-8274 {}}} SUCCS {{258 0 0-7883 {}} {256 0 0-8274 {}}} CYCLES {}}
set a(0-7881) {NAME not#35 TYPE NOT PAR 0-7654 XREFS 52750 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-7871 {}}} SUCCS {{259 0 0-7882 {}}} CYCLES {}}
set a(0-7882) {NAME exs#6 TYPE SIGNEXTEND PAR 0-7654 XREFS 52751 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-7881 {}}} SUCCS {{259 0 0-7883 {}}} CYCLES {}}
set a(0-7883) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 52752 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-7880 {}} {259 0 0-7882 {}}} SUCCS {{258 0 0-7986 {}} {258 0 0-7987 {}} {258 0 0-7988 {}} {258 0 0-7989 {}} {258 0 0-7990 {}} {258 0 0-7991 {}} {258 0 0-7992 {}} {258 0 0-7993 {}} {258 0 0-7994 {}} {258 0 0-7995 {}} {258 0 0-8003 {}}} CYCLES {}}
set a(0-7884) {NAME asn#289 TYPE ASSIGN PAR 0-7654 XREFS 52753 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-8275 {}}} SUCCS {{258 0 0-7887 {}} {256 0 0-8275 {}}} CYCLES {}}
set a(0-7885) {NAME not#10 TYPE NOT PAR 0-7654 XREFS 52754 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-7871 {}}} SUCCS {{259 0 0-7886 {}}} CYCLES {}}
set a(0-7886) {NAME exs#7 TYPE SIGNEXTEND PAR 0-7654 XREFS 52755 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-7885 {}}} SUCCS {{259 0 0-7887 {}}} CYCLES {}}
set a(0-7887) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 52756 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-7884 {}} {259 0 0-7886 {}}} SUCCS {{258 0 0-7976 {}} {258 0 0-7977 {}} {258 0 0-7978 {}} {258 0 0-7979 {}} {258 0 0-7980 {}} {258 0 0-7981 {}} {258 0 0-7982 {}} {258 0 0-7983 {}} {258 0 0-7984 {}} {258 0 0-7985 {}} {258 0 0-8005 {}}} CYCLES {}}
set a(0-7888) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-7654 XREFS 52757 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{258 0 0-7707 {}}} SUCCS {{259 0 0-7889 {}}} CYCLES {}}
set a(0-7889) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-7654 XREFS 52758 LOC {1 0.350211275 1 0.366879475 1 0.366879475 1 0.4202264951789505 2 0.1502282701789505} PREDS {{259 0 0-7888 {}}} SUCCS {{259 0 0-7890 {}}} CYCLES {}}
set a(0-7890) {NAME slc TYPE READSLICE PAR 0-7654 XREFS 52759 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-7889 {}}} SUCCS {{259 0 0-7891 {}} {258 0 0-7897 {}}} CYCLES {}}
set a(0-7891) {NAME asel#1 TYPE SELECT PAR 0-7654 XREFS 52760 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-7890 {}}} SUCCS {{146 0 0-7892 {}} {146 0 0-7893 {}} {146 0 0-7894 {}} {146 0 0-7895 {}} {146 0 0-7896 {}}} CYCLES {}}
set a(0-7892) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-7654 XREFS 52761 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-7891 {}} {258 0 0-7707 {}}} SUCCS {{259 0 0-7893 {}}} CYCLES {}}
set a(0-7893) {NAME aif#1:not#1 TYPE NOT PAR 0-7654 XREFS 52762 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-7891 {}} {259 0 0-7892 {}}} SUCCS {{259 0 0-7894 {}}} CYCLES {}}
set a(0-7894) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-7654 XREFS 52763 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 1 0.4879713487783222 2 0.21797312377832223} PREDS {{146 0 0-7891 {}} {259 0 0-7893 {}}} SUCCS {{259 0 0-7895 {}}} CYCLES {}}
set a(0-7895) {NAME aif#1:slc TYPE READSLICE PAR 0-7654 XREFS 52764 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-7891 {}} {259 0 0-7894 {}}} SUCCS {{259 0 0-7896 {}}} CYCLES {}}
set a(0-7896) {NAME if#5:not TYPE NOT PAR 0-7654 XREFS 52765 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-7891 {}} {259 0 0-7895 {}}} SUCCS {{258 0 0-7898 {}}} CYCLES {}}
set a(0-7897) {NAME if#5:not#3 TYPE NOT PAR 0-7654 XREFS 52766 LOC {1 0.40355834999999995 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-7890 {}}} SUCCS {{259 0 0-7898 {}}} CYCLES {}}
set a(0-7898) {NAME if#5:and TYPE AND PAR 0-7654 XREFS 52767 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-7896 {}} {258 0 0-7673 {}} {259 0 0-7897 {}}} SUCCS {{259 0 0-7899 {}} {258 0 0-7905 {}}} CYCLES {}}
set a(0-7899) {NAME asel#3 TYPE SELECT PAR 0-7654 XREFS 52768 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{259 0 0-7898 {}}} SUCCS {{146 0 0-7900 {}} {146 0 0-7901 {}} {146 0 0-7902 {}} {146 0 0-7903 {}} {146 0 0-7904 {}}} CYCLES {}}
set a(0-7900) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-7654 XREFS 52769 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-7899 {}} {258 0 0-7739 {}}} SUCCS {{259 0 0-7901 {}}} CYCLES {}}
set a(0-7901) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-7654 XREFS 52770 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-7899 {}} {259 0 0-7900 {}}} SUCCS {{259 0 0-7902 {}}} CYCLES {}}
set a(0-7902) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52771 LOC {1 0.4713032 1 0.4879714 1 0.4879714 1 0.5736038093138832 2 0.3036055843138832} PREDS {{146 0 0-7899 {}} {259 0 0-7901 {}}} SUCCS {{259 0 0-7903 {}}} CYCLES {}}
set a(0-7903) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-7654 XREFS 52772 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-7899 {}} {259 0 0-7902 {}}} SUCCS {{259 0 0-7904 {}}} CYCLES {}}
set a(0-7904) {NAME if#5:not#1 TYPE NOT PAR 0-7654 XREFS 52773 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-7899 {}} {259 0 0-7903 {}}} SUCCS {{259 0 0-7905 {}}} CYCLES {}}
set a(0-7905) {NAME if#5:and#1 TYPE AND PAR 0-7654 XREFS 52774 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{258 0 0-7898 {}} {258 0 0-7672 {}} {259 0 0-7904 {}}} SUCCS {{259 0 0-7906 {}} {258 0 0-7908 {}}} CYCLES {}}
set a(0-7906) {NAME asel#7 TYPE SELECT PAR 0-7654 XREFS 52775 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{259 0 0-7905 {}}} SUCCS {{146 0 0-7907 {}}} CYCLES {}}
set a(0-7907) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-7654 XREFS 52776 LOC {1 0.55693565 1 0.57360385 1 0.57360385 1 0.6171919648622739 2 0.34719373986227386} PREDS {{146 0 0-7906 {}} {258 0 0-7824 {}}} SUCCS {{259 0 0-7908 {}}} CYCLES {}}
set a(0-7908) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-7654 XREFS 52777 LOC {1 0.600523825 1 0.6171920249999999 1 0.6171920249999999 1 0.6402525874999999 2 0.3702543625} PREDS {{258 0 0-7905 {}} {258 0 0-7824 {}} {258 0 0-7671 {}} {259 0 0-7907 {}}} SUCCS {{258 0 0-7936 {}} {258 0 0-8270 {}}} CYCLES {}}
set a(0-7909) {NAME aif#11:not#1 TYPE NOT PAR 0-7654 XREFS 52778 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-7707 {}}} SUCCS {{259 0 0-7910 {}}} CYCLES {}}
set a(0-7910) {NAME aif#11:conc TYPE CONCATENATE PAR 0-7654 XREFS 52779 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-7909 {}}} SUCCS {{259 0 0-7911 {}}} CYCLES {}}
set a(0-7911) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52780 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-7910 {}}} SUCCS {{259 0 0-7912 {}}} CYCLES {}}
set a(0-7912) {NAME aif#11:slc TYPE READSLICE PAR 0-7654 XREFS 52781 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-7911 {}}} SUCCS {{259 0 0-7913 {}} {258 0 0-7919 {}}} CYCLES {}}
set a(0-7913) {NAME asel#13 TYPE SELECT PAR 0-7654 XREFS 52782 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-7912 {}}} SUCCS {{146 0 0-7914 {}} {146 0 0-7915 {}} {146 0 0-7916 {}} {146 0 0-7917 {}} {146 0 0-7918 {}}} CYCLES {}}
set a(0-7914) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-7654 XREFS 52783 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-7913 {}} {258 0 0-7739 {}}} SUCCS {{259 0 0-7915 {}}} CYCLES {}}
set a(0-7915) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-7654 XREFS 52784 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-7913 {}} {259 0 0-7914 {}}} SUCCS {{259 0 0-7916 {}}} CYCLES {}}
set a(0-7916) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52785 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-7913 {}} {259 0 0-7915 {}}} SUCCS {{259 0 0-7917 {}}} CYCLES {}}
set a(0-7917) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-7654 XREFS 52786 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-7913 {}} {259 0 0-7916 {}}} SUCCS {{259 0 0-7918 {}}} CYCLES {}}
set a(0-7918) {NAME if#6:not#1 TYPE NOT PAR 0-7654 XREFS 52787 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-7913 {}} {259 0 0-7917 {}}} SUCCS {{258 0 0-7920 {}}} CYCLES {}}
set a(0-7919) {NAME if#6:not TYPE NOT PAR 0-7654 XREFS 52788 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-7912 {}}} SUCCS {{259 0 0-7920 {}}} CYCLES {}}
set a(0-7920) {NAME if#6:and TYPE AND PAR 0-7654 XREFS 52789 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-7918 {}} {258 0 0-7670 {}} {259 0 0-7919 {}}} SUCCS {{259 0 0-7921 {}} {258 0 0-7932 {}}} CYCLES {}}
set a(0-7921) {NAME asel#17 TYPE SELECT PAR 0-7654 XREFS 52790 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-7920 {}}} SUCCS {{146 0 0-7922 {}} {146 0 0-7923 {}} {130 0 0-7924 {}} {130 0 0-7925 {}}} CYCLES {}}
set a(0-7922) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-7654 XREFS 52791 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-7921 {}} {258 0 0-7771 {}}} SUCCS {{259 0 0-7923 {}}} CYCLES {}}
set a(0-7923) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-7654 XREFS 52792 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-7921 {}} {259 0 0-7922 {}}} SUCCS {{259 0 0-7924 {}}} CYCLES {}}
set a(0-7924) {NAME aif#17:slc TYPE READSLICE PAR 0-7654 XREFS 52793 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-7921 {}} {259 0 0-7923 {}}} SUCCS {{259 0 0-7925 {}} {258 0 0-7931 {}}} CYCLES {}}
set a(0-7925) {NAME aif#17:asel TYPE SELECT PAR 0-7654 XREFS 52794 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-7921 {}} {259 0 0-7924 {}}} SUCCS {{146 0 0-7926 {}} {146 0 0-7927 {}} {146 0 0-7928 {}} {146 0 0-7929 {}} {146 0 0-7930 {}}} CYCLES {}}
set a(0-7926) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-7654 XREFS 52795 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-7925 {}} {258 0 0-7771 {}}} SUCCS {{259 0 0-7927 {}}} CYCLES {}}
set a(0-7927) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-7654 XREFS 52796 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-7925 {}} {259 0 0-7926 {}}} SUCCS {{259 0 0-7928 {}}} CYCLES {}}
set a(0-7928) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52797 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-7925 {}} {259 0 0-7927 {}}} SUCCS {{259 0 0-7929 {}}} CYCLES {}}
set a(0-7929) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-7654 XREFS 52798 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-7925 {}} {259 0 0-7928 {}}} SUCCS {{259 0 0-7930 {}}} CYCLES {}}
set a(0-7930) {NAME if#6:not#2 TYPE NOT PAR 0-7654 XREFS 52799 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-7925 {}} {259 0 0-7929 {}}} SUCCS {{258 0 0-7932 {}}} CYCLES {}}
set a(0-7931) {NAME if#6:not#4 TYPE NOT PAR 0-7654 XREFS 52800 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-7924 {}}} SUCCS {{259 0 0-7932 {}}} CYCLES {}}
set a(0-7932) {NAME if#6:and#2 TYPE AND PAR 0-7654 XREFS 52801 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-7920 {}} {258 0 0-7930 {}} {258 0 0-7669 {}} {259 0 0-7931 {}}} SUCCS {{259 0 0-7933 {}} {258 0 0-7935 {}}} CYCLES {}}
set a(0-7933) {NAME sel#6 TYPE SELECT PAR 0-7654 XREFS 52802 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-7932 {}}} SUCCS {{146 0 0-7934 {}}} CYCLES {}}
set a(0-7934) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-7654 XREFS 52803 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-7933 {}} {258 0 0-7827 {}}} SUCCS {{259 0 0-7935 {}}} CYCLES {}}
set a(0-7935) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-7654 XREFS 52804 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-7932 {}} {258 0 0-7827 {}} {258 0 0-7668 {}} {259 0 0-7934 {}}} SUCCS {{258 0 0-7971 {}} {258 0 0-8271 {}}} CYCLES {}}
set a(0-7936) {NAME not#2 TYPE NOT PAR 0-7654 XREFS 52805 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{258 0 0-7908 {}}} SUCCS {{259 0 0-7937 {}}} CYCLES {}}
set a(0-7937) {NAME conc TYPE CONCATENATE PAR 0-7654 XREFS 52806 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{259 0 0-7936 {}}} SUCCS {{259 0 0-7938 {}}} CYCLES {}}
set a(0-7938) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-7654 XREFS 52807 LOC {1 0.623584425 1 0.640252625 1 0.640252625 1 0.6886972094969361 2 0.41869898449693604} PREDS {{259 0 0-7937 {}}} SUCCS {{259 0 0-7939 {}}} CYCLES {}}
set a(0-7939) {NAME slc#2 TYPE READSLICE PAR 0-7654 XREFS 52808 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-7938 {}}} SUCCS {{259 0 0-7940 {}} {258 0 0-7967 {}} {258 0 0-7969 {}}} CYCLES {}}
set a(0-7940) {NAME sel#7 TYPE SELECT PAR 0-7654 XREFS 52809 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-7939 {}}} SUCCS {{146 0 0-7941 {}} {146 0 0-7942 {}} {146 0 0-7943 {}} {146 0 0-7944 {}} {146 0 0-7945 {}} {146 0 0-7946 {}} {146 0 0-7947 {}} {146 0 0-7948 {}} {146 0 0-7949 {}} {146 0 0-7950 {}} {146 0 0-7951 {}} {146 0 0-7952 {}} {146 0 0-7953 {}} {146 0 0-7954 {}} {146 0 0-7955 {}} {146 0 0-7956 {}} {146 0 0-7957 {}} {146 0 0-7958 {}} {146 0 0-7959 {}} {146 0 0-7960 {}} {130 0 0-7961 {}} {130 0 0-7962 {}}} CYCLES {}}
set a(0-7941) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-7654 XREFS 52810 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7942) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-7654 XREFS 52811 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7943) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-7654 XREFS 52812 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7944) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-7654 XREFS 52813 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7945) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-7654 XREFS 52814 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7946) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-7654 XREFS 52815 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7947) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-7654 XREFS 52816 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7948) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-7654 XREFS 52817 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7949) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-7654 XREFS 52818 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7950) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-7654 XREFS 52819 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7879 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7951) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-7654 XREFS 52820 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7952) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-7654 XREFS 52821 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7953) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-7654 XREFS 52822 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7954) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-7654 XREFS 52823 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7955) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-7654 XREFS 52824 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7956) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-7654 XREFS 52825 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7957) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-7654 XREFS 52826 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7958) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-7654 XREFS 52827 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7959) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-7654 XREFS 52828 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{258 0 0-7961 {}}} CYCLES {}}
set a(0-7960) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-7654 XREFS 52829 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7940 {}} {258 0 0-7875 {}}} SUCCS {{259 0 0-7961 {}}} CYCLES {}}
set a(0-7961) {NAME if#7:if:nor TYPE NOR PAR 0-7654 XREFS 52830 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-7940 {}} {258 0 0-7959 {}} {258 0 0-7958 {}} {258 0 0-7957 {}} {258 0 0-7956 {}} {258 0 0-7955 {}} {258 0 0-7954 {}} {258 0 0-7953 {}} {258 0 0-7952 {}} {258 0 0-7951 {}} {258 0 0-7950 {}} {258 0 0-7949 {}} {258 0 0-7948 {}} {258 0 0-7947 {}} {258 0 0-7946 {}} {258 0 0-7945 {}} {258 0 0-7944 {}} {258 0 0-7943 {}} {258 0 0-7942 {}} {258 0 0-7941 {}} {259 0 0-7960 {}}} SUCCS {{259 0 0-7962 {}} {258 0 0-7967 {}} {258 0 0-7969 {}}} CYCLES {}}
set a(0-7962) {NAME if#7:sel TYPE SELECT PAR 0-7654 XREFS 52831 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-7940 {}} {259 0 0-7961 {}}} SUCCS {{146 0 0-7963 {}} {146 0 0-7964 {}} {146 0 0-7965 {}} {146 0 0-7966 {}}} CYCLES {}}
set a(0-7963) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52832 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-7962 {}}} SUCCS {{259 0 0-7964 {}}} CYCLES {}}
set a(0-7964) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-7654 XREFS 52833 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-7962 {}} {259 0 0-7963 {}}} SUCCS {{258 0 0-7968 {}}} CYCLES {}}
set a(0-7965) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52834 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7962 {}}} SUCCS {{259 0 0-7966 {}}} CYCLES {}}
set a(0-7966) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-7654 XREFS 52835 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-7962 {}} {259 0 0-7965 {}}} SUCCS {{258 0 0-7970 {}}} CYCLES {}}
set a(0-7967) {NAME and#7 TYPE AND PAR 0-7654 XREFS 52836 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.577167425} PREDS {{258 0 0-7939 {}} {258 0 0-7961 {}}} SUCCS {{259 0 0-7968 {}}} CYCLES {}}
set a(0-7968) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-7654 XREFS 52837 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-7875 {}} {258 0 0-7964 {}} {258 0 0-7667 {}} {259 0 0-7967 {}}} SUCCS {{258 0 0-8009 {}} {258 0 0-8272 {}}} CYCLES {}}
set a(0-7969) {NAME and#8 TYPE AND PAR 0-7654 XREFS 52838 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{258 0 0-7939 {}} {258 0 0-7961 {}}} SUCCS {{259 0 0-7970 {}}} CYCLES {}}
set a(0-7970) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-7654 XREFS 52839 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 1 0.7117578124999999 2 0.4417595875} PREDS {{258 0 0-7879 {}} {258 0 0-7966 {}} {258 0 0-7666 {}} {259 0 0-7969 {}}} SUCCS {{258 0 0-8035 {}} {258 0 0-8080 {}} {258 0 0-8273 {}}} CYCLES {}}
set a(0-7971) {NAME not#3 TYPE NOT PAR 0-7654 XREFS 52840 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-7935 {}}} SUCCS {{259 0 0-7972 {}}} CYCLES {}}
set a(0-7972) {NAME conc#1 TYPE CONCATENATE PAR 0-7654 XREFS 52841 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-7971 {}}} SUCCS {{259 0 0-7973 {}}} CYCLES {}}
set a(0-7973) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-7654 XREFS 52842 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-7972 {}}} SUCCS {{259 0 0-7974 {}}} CYCLES {}}
set a(0-7974) {NAME slc#3 TYPE READSLICE PAR 0-7654 XREFS 52843 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-7973 {}}} SUCCS {{259 0 0-7975 {}} {258 0 0-8002 {}} {258 0 0-8004 {}}} CYCLES {}}
set a(0-7975) {NAME sel#9 TYPE SELECT PAR 0-7654 XREFS 52844 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-7974 {}}} SUCCS {{146 0 0-7976 {}} {146 0 0-7977 {}} {146 0 0-7978 {}} {146 0 0-7979 {}} {146 0 0-7980 {}} {146 0 0-7981 {}} {146 0 0-7982 {}} {146 0 0-7983 {}} {146 0 0-7984 {}} {146 0 0-7985 {}} {146 0 0-7986 {}} {146 0 0-7987 {}} {146 0 0-7988 {}} {146 0 0-7989 {}} {146 0 0-7990 {}} {146 0 0-7991 {}} {146 0 0-7992 {}} {146 0 0-7993 {}} {146 0 0-7994 {}} {146 0 0-7995 {}} {130 0 0-7996 {}} {130 0 0-7997 {}}} CYCLES {}}
set a(0-7976) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-7654 XREFS 52845 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7977) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-7654 XREFS 52846 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7978) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-7654 XREFS 52847 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7979) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-7654 XREFS 52848 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7980) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-7654 XREFS 52849 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7981) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-7654 XREFS 52850 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7982) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-7654 XREFS 52851 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7983) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-7654 XREFS 52852 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7984) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-7654 XREFS 52853 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7985) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-7654 XREFS 52854 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7887 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7986) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-7654 XREFS 52855 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7987) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-7654 XREFS 52856 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7988) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-7654 XREFS 52857 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7989) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-7654 XREFS 52858 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7990) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-7654 XREFS 52859 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7991) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-7654 XREFS 52860 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7992) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-7654 XREFS 52861 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7993) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-7654 XREFS 52862 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7994) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-7654 XREFS 52863 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{258 0 0-7996 {}}} CYCLES {}}
set a(0-7995) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-7654 XREFS 52864 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7975 {}} {258 0 0-7883 {}}} SUCCS {{259 0 0-7996 {}}} CYCLES {}}
set a(0-7996) {NAME if#9:if:nor TYPE NOR PAR 0-7654 XREFS 52865 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-7975 {}} {258 0 0-7994 {}} {258 0 0-7993 {}} {258 0 0-7992 {}} {258 0 0-7991 {}} {258 0 0-7990 {}} {258 0 0-7989 {}} {258 0 0-7988 {}} {258 0 0-7987 {}} {258 0 0-7986 {}} {258 0 0-7985 {}} {258 0 0-7984 {}} {258 0 0-7983 {}} {258 0 0-7982 {}} {258 0 0-7981 {}} {258 0 0-7980 {}} {258 0 0-7979 {}} {258 0 0-7978 {}} {258 0 0-7977 {}} {258 0 0-7976 {}} {259 0 0-7995 {}}} SUCCS {{259 0 0-7997 {}} {258 0 0-8002 {}} {258 0 0-8004 {}}} CYCLES {}}
set a(0-7997) {NAME if#9:sel TYPE SELECT PAR 0-7654 XREFS 52866 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-7975 {}} {259 0 0-7996 {}}} SUCCS {{146 0 0-7998 {}} {146 0 0-7999 {}} {146 0 0-8000 {}} {146 0 0-8001 {}}} CYCLES {}}
set a(0-7998) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52867 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7997 {}}} SUCCS {{259 0 0-7999 {}}} CYCLES {}}
set a(0-7999) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-7654 XREFS 52868 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7997 {}} {259 0 0-7998 {}}} SUCCS {{258 0 0-8003 {}}} CYCLES {}}
set a(0-8000) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52869 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-7997 {}}} SUCCS {{259 0 0-8001 {}}} CYCLES {}}
set a(0-8001) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-7654 XREFS 52870 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-7997 {}} {259 0 0-8000 {}}} SUCCS {{258 0 0-8005 {}}} CYCLES {}}
set a(0-8002) {NAME and#9 TYPE AND PAR 0-7654 XREFS 52871 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-7974 {}} {258 0 0-7996 {}}} SUCCS {{259 0 0-8003 {}}} CYCLES {}}
set a(0-8003) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-7654 XREFS 52872 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-7883 {}} {258 0 0-7999 {}} {258 0 0-7665 {}} {259 0 0-8002 {}}} SUCCS {{258 0 0-8016 {}} {258 0 0-8274 {}}} CYCLES {}}
set a(0-8004) {NAME and#10 TYPE AND PAR 0-7654 XREFS 52873 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-7974 {}} {258 0 0-7996 {}}} SUCCS {{259 0 0-8005 {}}} CYCLES {}}
set a(0-8005) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-7654 XREFS 52874 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-7887 {}} {258 0 0-8001 {}} {258 0 0-7664 {}} {259 0 0-8004 {}}} SUCCS {{258 0 0-8065 {}} {258 0 0-8275 {}}} CYCLES {}}
set a(0-8006) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52875 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-8007 {}}} CYCLES {}}
set a(0-8007) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-7654 XREFS 52876 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-8006 {}}} SUCCS {{259 0 0-8008 {}}} CYCLES {}}
set a(0-8008) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-7654 XREFS 52877 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-8007 {}}} SUCCS {{258 0 0-8011 {}}} CYCLES {}}
set a(0-8009) {NAME deltax_square_red:not TYPE NOT PAR 0-7654 XREFS 52878 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-7968 {}}} SUCCS {{259 0 0-8010 {}}} CYCLES {}}
set a(0-8010) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-7654 XREFS 52879 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-8009 {}}} SUCCS {{259 0 0-8011 {}}} CYCLES {}}
set a(0-8011) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52880 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-8008 {}} {259 0 0-8010 {}}} SUCCS {{259 0 0-8012 {}}} CYCLES {}}
set a(0-8012) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-7654 XREFS 52881 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-8011 {}}} SUCCS {{258 0 0-8020 {}} {258 0 0-8022 {}} {258 0 0-8028 {}}} CYCLES {}}
set a(0-8013) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52882 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-8014 {}}} CYCLES {}}
set a(0-8014) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-7654 XREFS 52883 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-8013 {}}} SUCCS {{259 0 0-8015 {}}} CYCLES {}}
set a(0-8015) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-7654 XREFS 52884 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-8014 {}}} SUCCS {{258 0 0-8018 {}}} CYCLES {}}
set a(0-8016) {NAME deltax_square_blue:not TYPE NOT PAR 0-7654 XREFS 52885 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-8003 {}}} SUCCS {{259 0 0-8017 {}}} CYCLES {}}
set a(0-8017) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-7654 XREFS 52886 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-8016 {}}} SUCCS {{259 0 0-8018 {}}} CYCLES {}}
set a(0-8018) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52887 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-8015 {}} {259 0 0-8017 {}}} SUCCS {{259 0 0-8019 {}}} CYCLES {}}
set a(0-8019) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-7654 XREFS 52888 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-8018 {}}} SUCCS {{258 0 0-8050 {}} {258 0 0-8052 {}} {258 0 0-8058 {}}} CYCLES {}}
set a(0-8020) {NAME slc#11 TYPE READSLICE PAR 0-7654 XREFS 52889 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-8012 {}}} SUCCS {{259 0 0-8021 {}}} CYCLES {}}
set a(0-8021) {NAME asel#39 TYPE SELECT PAR 0-7654 XREFS 52890 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-8020 {}}} SUCCS {{146 0 0-8022 {}} {146 0 0-8023 {}} {146 0 0-8024 {}} {146 0 0-8025 {}} {146 0 0-8026 {}} {146 0 0-8027 {}}} CYCLES {}}
set a(0-8022) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-7654 XREFS 52891 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-8021 {}} {258 0 0-8012 {}}} SUCCS {{259 0 0-8023 {}}} CYCLES {}}
set a(0-8023) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-7654 XREFS 52892 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-8021 {}} {259 0 0-8022 {}}} SUCCS {{259 0 0-8024 {}}} CYCLES {}}
set a(0-8024) {NAME if#15:conc TYPE CONCATENATE PAR 0-7654 XREFS 52893 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-8021 {}} {259 0 0-8023 {}}} SUCCS {{259 0 0-8025 {}}} CYCLES {}}
set a(0-8025) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52894 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-8021 {}} {259 0 0-8024 {}}} SUCCS {{259 0 0-8026 {}}} CYCLES {}}
set a(0-8026) {NAME aif#39:slc TYPE READSLICE PAR 0-7654 XREFS 52895 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-8021 {}} {259 0 0-8025 {}}} SUCCS {{259 0 0-8027 {}}} CYCLES {}}
set a(0-8027) {NAME if#15:not TYPE NOT PAR 0-7654 XREFS 52896 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-8021 {}} {259 0 0-8026 {}}} SUCCS {{258 0 0-8030 {}}} CYCLES {}}
set a(0-8028) {NAME slc#6 TYPE READSLICE PAR 0-7654 XREFS 52897 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-8012 {}}} SUCCS {{259 0 0-8029 {}}} CYCLES {}}
set a(0-8029) {NAME if#15:not#2 TYPE NOT PAR 0-7654 XREFS 52898 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-8028 {}}} SUCCS {{259 0 0-8030 {}}} CYCLES {}}
set a(0-8030) {NAME if#15:and TYPE AND PAR 0-7654 XREFS 52899 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-8027 {}} {258 0 0-7663 {}} {259 0 0-8029 {}}} SUCCS {{259 0 0-8031 {}} {258 0 0-8049 {}}} CYCLES {}}
set a(0-8031) {NAME asel#41 TYPE SELECT PAR 0-7654 XREFS 52900 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-8030 {}}} SUCCS {{146 0 0-8032 {}} {146 0 0-8033 {}} {146 0 0-8034 {}} {146 0 0-8035 {}} {146 0 0-8036 {}} {146 0 0-8037 {}} {130 0 0-8038 {}} {146 0 0-8039 {}} {130 0 0-8040 {}}} CYCLES {}}
set a(0-8032) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52901 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-8031 {}}} SUCCS {{259 0 0-8033 {}}} CYCLES {}}
set a(0-8033) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-7654 XREFS 52902 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-8031 {}} {259 0 0-8032 {}}} SUCCS {{259 0 0-8034 {}}} CYCLES {}}
set a(0-8034) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-7654 XREFS 52903 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-8031 {}} {259 0 0-8033 {}}} SUCCS {{258 0 0-8037 {}}} CYCLES {}}
set a(0-8035) {NAME deltay_square_red:not TYPE NOT PAR 0-7654 XREFS 52904 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-8031 {}} {258 0 0-7970 {}}} SUCCS {{259 0 0-8036 {}}} CYCLES {}}
set a(0-8036) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-7654 XREFS 52905 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-8031 {}} {259 0 0-8035 {}}} SUCCS {{259 0 0-8037 {}}} CYCLES {}}
set a(0-8037) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52906 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-8031 {}} {258 0 0-8034 {}} {259 0 0-8036 {}}} SUCCS {{259 0 0-8038 {}}} CYCLES {}}
set a(0-8038) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-7654 XREFS 52907 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-8031 {}} {259 0 0-8037 {}}} SUCCS {{259 0 0-8039 {}} {258 0 0-8041 {}} {258 0 0-8047 {}}} CYCLES {}}
set a(0-8039) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-7654 XREFS 52908 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-8031 {}} {259 0 0-8038 {}}} SUCCS {{259 0 0-8040 {}}} CYCLES {}}
set a(0-8040) {NAME aif#41:asel TYPE SELECT PAR 0-7654 XREFS 52909 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-8031 {}} {259 0 0-8039 {}}} SUCCS {{146 0 0-8041 {}} {146 0 0-8042 {}} {146 0 0-8043 {}} {146 0 0-8044 {}} {146 0 0-8045 {}} {146 0 0-8046 {}}} CYCLES {}}
set a(0-8041) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-7654 XREFS 52910 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-8040 {}} {258 0 0-8038 {}}} SUCCS {{259 0 0-8042 {}}} CYCLES {}}
set a(0-8042) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-7654 XREFS 52911 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-8040 {}} {259 0 0-8041 {}}} SUCCS {{259 0 0-8043 {}}} CYCLES {}}
set a(0-8043) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-7654 XREFS 52912 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-8040 {}} {259 0 0-8042 {}}} SUCCS {{259 0 0-8044 {}}} CYCLES {}}
set a(0-8044) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52913 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-8040 {}} {259 0 0-8043 {}}} SUCCS {{259 0 0-8045 {}}} CYCLES {}}
set a(0-8045) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-7654 XREFS 52914 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-8040 {}} {259 0 0-8044 {}}} SUCCS {{259 0 0-8046 {}}} CYCLES {}}
set a(0-8046) {NAME if#15:not#1 TYPE NOT PAR 0-7654 XREFS 52915 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-8040 {}} {259 0 0-8045 {}}} SUCCS {{258 0 0-8049 {}}} CYCLES {}}
set a(0-8047) {NAME aif#41:slc TYPE READSLICE PAR 0-7654 XREFS 52916 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-8038 {}}} SUCCS {{259 0 0-8048 {}}} CYCLES {}}
set a(0-8048) {NAME if#15:not#3 TYPE NOT PAR 0-7654 XREFS 52917 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-8047 {}}} SUCCS {{259 0 0-8049 {}}} CYCLES {}}
set a(0-8049) {NAME if#15:and#2 TYPE AND PAR 0-7654 XREFS 52918 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-8030 {}} {258 0 0-8046 {}} {258 0 0-7662 {}} {259 0 0-8048 {}}} SUCCS {{258 0 0-8246 {}} {258 0 0-8251 {}} {258 0 0-8258 {}}} CYCLES {}}
set a(0-8050) {NAME slc#12 TYPE READSLICE PAR 0-7654 XREFS 52919 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-8019 {}}} SUCCS {{259 0 0-8051 {}}} CYCLES {}}
set a(0-8051) {NAME asel#45 TYPE SELECT PAR 0-7654 XREFS 52920 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-8050 {}}} SUCCS {{146 0 0-8052 {}} {146 0 0-8053 {}} {146 0 0-8054 {}} {146 0 0-8055 {}} {146 0 0-8056 {}} {146 0 0-8057 {}}} CYCLES {}}
set a(0-8052) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-7654 XREFS 52921 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-8051 {}} {258 0 0-8019 {}}} SUCCS {{259 0 0-8053 {}}} CYCLES {}}
set a(0-8053) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-7654 XREFS 52922 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-8051 {}} {259 0 0-8052 {}}} SUCCS {{259 0 0-8054 {}}} CYCLES {}}
set a(0-8054) {NAME if#16:conc TYPE CONCATENATE PAR 0-7654 XREFS 52923 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-8051 {}} {259 0 0-8053 {}}} SUCCS {{259 0 0-8055 {}}} CYCLES {}}
set a(0-8055) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52924 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-8051 {}} {259 0 0-8054 {}}} SUCCS {{259 0 0-8056 {}}} CYCLES {}}
set a(0-8056) {NAME aif#45:slc TYPE READSLICE PAR 0-7654 XREFS 52925 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-8051 {}} {259 0 0-8055 {}}} SUCCS {{259 0 0-8057 {}}} CYCLES {}}
set a(0-8057) {NAME if#16:not TYPE NOT PAR 0-7654 XREFS 52926 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-8051 {}} {259 0 0-8056 {}}} SUCCS {{258 0 0-8060 {}}} CYCLES {}}
set a(0-8058) {NAME slc#7 TYPE READSLICE PAR 0-7654 XREFS 52927 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-8019 {}}} SUCCS {{259 0 0-8059 {}}} CYCLES {}}
set a(0-8059) {NAME if#16:not#2 TYPE NOT PAR 0-7654 XREFS 52928 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-8058 {}}} SUCCS {{259 0 0-8060 {}}} CYCLES {}}
set a(0-8060) {NAME if#16:and TYPE AND PAR 0-7654 XREFS 52929 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-8057 {}} {258 0 0-7661 {}} {259 0 0-8059 {}}} SUCCS {{259 0 0-8061 {}} {258 0 0-8079 {}}} CYCLES {}}
set a(0-8061) {NAME asel#47 TYPE SELECT PAR 0-7654 XREFS 52930 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-8060 {}}} SUCCS {{146 0 0-8062 {}} {146 0 0-8063 {}} {146 0 0-8064 {}} {146 0 0-8065 {}} {146 0 0-8066 {}} {146 0 0-8067 {}} {130 0 0-8068 {}} {146 0 0-8069 {}} {130 0 0-8070 {}}} CYCLES {}}
set a(0-8062) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 52931 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-8061 {}}} SUCCS {{259 0 0-8063 {}}} CYCLES {}}
set a(0-8063) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-7654 XREFS 52932 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-8061 {}} {259 0 0-8062 {}}} SUCCS {{259 0 0-8064 {}}} CYCLES {}}
set a(0-8064) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-7654 XREFS 52933 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-8061 {}} {259 0 0-8063 {}}} SUCCS {{258 0 0-8067 {}}} CYCLES {}}
set a(0-8065) {NAME deltay_square_blue:not TYPE NOT PAR 0-7654 XREFS 52934 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-8061 {}} {258 0 0-8005 {}}} SUCCS {{259 0 0-8066 {}}} CYCLES {}}
set a(0-8066) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-7654 XREFS 52935 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-8061 {}} {259 0 0-8065 {}}} SUCCS {{259 0 0-8067 {}}} CYCLES {}}
set a(0-8067) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-7654 XREFS 52936 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-8061 {}} {258 0 0-8064 {}} {259 0 0-8066 {}}} SUCCS {{259 0 0-8068 {}}} CYCLES {}}
set a(0-8068) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-7654 XREFS 52937 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-8061 {}} {259 0 0-8067 {}}} SUCCS {{259 0 0-8069 {}} {258 0 0-8071 {}} {258 0 0-8077 {}}} CYCLES {}}
set a(0-8069) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-7654 XREFS 52938 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-8061 {}} {259 0 0-8068 {}}} SUCCS {{259 0 0-8070 {}}} CYCLES {}}
set a(0-8070) {NAME aif#47:asel TYPE SELECT PAR 0-7654 XREFS 52939 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-8061 {}} {259 0 0-8069 {}}} SUCCS {{146 0 0-8071 {}} {146 0 0-8072 {}} {146 0 0-8073 {}} {146 0 0-8074 {}} {146 0 0-8075 {}} {146 0 0-8076 {}}} CYCLES {}}
set a(0-8071) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-7654 XREFS 52940 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-8070 {}} {258 0 0-8068 {}}} SUCCS {{259 0 0-8072 {}}} CYCLES {}}
set a(0-8072) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-7654 XREFS 52941 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-8070 {}} {259 0 0-8071 {}}} SUCCS {{259 0 0-8073 {}}} CYCLES {}}
set a(0-8073) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-7654 XREFS 52942 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-8070 {}} {259 0 0-8072 {}}} SUCCS {{259 0 0-8074 {}}} CYCLES {}}
set a(0-8074) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52943 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-8070 {}} {259 0 0-8073 {}}} SUCCS {{259 0 0-8075 {}}} CYCLES {}}
set a(0-8075) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-7654 XREFS 52944 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8070 {}} {259 0 0-8074 {}}} SUCCS {{259 0 0-8076 {}}} CYCLES {}}
set a(0-8076) {NAME if#16:not#1 TYPE NOT PAR 0-7654 XREFS 52945 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8070 {}} {259 0 0-8075 {}}} SUCCS {{258 0 0-8079 {}}} CYCLES {}}
set a(0-8077) {NAME aif#47:slc TYPE READSLICE PAR 0-7654 XREFS 52946 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-8068 {}}} SUCCS {{259 0 0-8078 {}}} CYCLES {}}
set a(0-8078) {NAME if#16:not#3 TYPE NOT PAR 0-7654 XREFS 52947 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-8077 {}}} SUCCS {{259 0 0-8079 {}}} CYCLES {}}
set a(0-8079) {NAME if#16:and#2 TYPE AND PAR 0-7654 XREFS 52948 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-8060 {}} {258 0 0-8076 {}} {258 0 0-7660 {}} {259 0 0-8078 {}}} SUCCS {{258 0 0-8248 {}} {258 0 0-8253 {}} {258 0 0-8261 {}}} CYCLES {}}
set a(0-8080) {NAME volume_current:not TYPE NOT PAR 0-7654 XREFS 52949 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.441759625} PREDS {{258 0 0-7970 {}}} SUCCS {{259 0 0-8081 {}}} CYCLES {}}
set a(0-8081) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-7654 XREFS 52950 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 1 0.7972837313734282 2 0.5272855063734283} PREDS {{259 0 0-8080 {}}} SUCCS {{259 0 0-8082 {}} {258 0 0-8084 {}} {258 0 0-8087 {}} {258 0 0-8091 {}} {258 0 0-8106 {}} {258 0 0-8113 {}} {258 0 0-8115 {}} {258 0 0-8121 {}} {258 0 0-8122 {}} {258 0 0-8123 {}} {258 0 0-8129 {}}} CYCLES {}}
set a(0-8082) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-7654 XREFS 52951 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-8081 {}}} SUCCS {{259 0 0-8083 {}}} CYCLES {}}
set a(0-8083) {NAME volume_current:conc#20 TYPE CONCATENATE PAR 0-7654 XREFS 52952 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-8082 {}}} SUCCS {{258 0 0-8089 {}}} CYCLES {}}
set a(0-8084) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-7654 XREFS 52953 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-8081 {}}} SUCCS {{259 0 0-8085 {}}} CYCLES {}}
set a(0-8085) {NAME volume_current:not#1 TYPE NOT PAR 0-7654 XREFS 52954 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-8084 {}}} SUCCS {{259 0 0-8086 {}}} CYCLES {}}
set a(0-8086) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-7654 XREFS 52955 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-8085 {}}} SUCCS {{258 0 0-8088 {}}} CYCLES {}}
set a(0-8087) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-7654 XREFS 52956 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-8081 {}}} SUCCS {{259 0 0-8088 {}}} CYCLES {}}
set a(0-8088) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-7654 XREFS 52957 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-8086 {}} {259 0 0-8087 {}}} SUCCS {{259 0 0-8089 {}}} CYCLES {}}
set a(0-8089) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-7654 XREFS 52958 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 1 0.845728359496936 2 0.5757301344969361} PREDS {{258 0 0-8083 {}} {259 0 0-8088 {}}} SUCCS {{259 0 0-8090 {}}} CYCLES {}}
set a(0-8090) {NAME volume_current:slc TYPE READSLICE PAR 0-7654 XREFS 52959 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-8089 {}}} SUCCS {{258 0 0-8093 {}}} CYCLES {}}
set a(0-8091) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-7654 XREFS 52960 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.575730175} PREDS {{258 0 0-8081 {}}} SUCCS {{259 0 0-8092 {}}} CYCLES {}}
set a(0-8092) {NAME volume_current:conc TYPE CONCATENATE PAR 0-7654 XREFS 52961 LOC {1 0.780615575 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-8091 {}}} SUCCS {{259 0 0-8093 {}}} CYCLES {}}
set a(0-8093) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-7654 XREFS 52962 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 1 0.8941729844969359 2 0.624174759496936} PREDS {{258 0 0-8090 {}} {259 0 0-8092 {}}} SUCCS {{259 0 0-8094 {}} {258 0 0-8097 {}} {258 0 0-8099 {}} {258 0 0-8101 {}} {258 0 0-8103 {}}} CYCLES {}}
set a(0-8094) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-7654 XREFS 52963 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-8093 {}}} SUCCS {{259 0 0-8095 {}}} CYCLES {}}
set a(0-8095) {NAME volume_current:not#2 TYPE NOT PAR 0-7654 XREFS 52964 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-8094 {}}} SUCCS {{259 0 0-8096 {}}} CYCLES {}}
set a(0-8096) {NAME volume_current:xor TYPE XOR PAR 0-7654 XREFS 52965 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-8095 {}}} SUCCS {{258 0 0-8098 {}}} CYCLES {}}
set a(0-8097) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-7654 XREFS 52966 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{258 0 0-8093 {}}} SUCCS {{259 0 0-8098 {}}} CYCLES {}}
set a(0-8098) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-7654 XREFS 52967 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 1 0.91562873625 2 0.6456305112499999} PREDS {{258 0 0-8096 {}} {259 0 0-8097 {}}} SUCCS {{258 0 0-8100 {}}} CYCLES {}}
set a(0-8099) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-7654 XREFS 52968 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.64563055} PREDS {{258 0 0-8093 {}}} SUCCS {{259 0 0-8100 {}}} CYCLES {}}
set a(0-8100) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-7654 XREFS 52969 LOC {1 0.8989605749999999 1 0.915628775 1 0.915628775 1 0.9592168898622738 2 0.6892186648622739} PREDS {{258 0 0-8098 {}} {259 0 0-8099 {}}} SUCCS {{258 0 0-8105 {}} {258 0 0-8116 {}} {258 0 0-8118 {}} {258 0 0-8119 {}} {258 0 0-8120 {}}} CYCLES {}}
set a(0-8101) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-7654 XREFS 52970 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-8093 {}}} SUCCS {{259 0 0-8102 {}}} CYCLES {}}
set a(0-8102) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-7654 XREFS 52971 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-8101 {}}} SUCCS {{258 0 0-8110 {}}} CYCLES {}}
set a(0-8103) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-7654 XREFS 52972 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-8093 {}}} SUCCS {{259 0 0-8104 {}}} CYCLES {}}
set a(0-8104) {NAME volume_current:not#5 TYPE NOT PAR 0-7654 XREFS 52973 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-8103 {}}} SUCCS {{258 0 0-8109 {}}} CYCLES {}}
set a(0-8105) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-7654 XREFS 52974 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-8100 {}}} SUCCS {{258 0 0-8108 {}}} CYCLES {}}
set a(0-8106) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-7654 XREFS 52975 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.6892187249999999} PREDS {{258 0 0-8081 {}}} SUCCS {{259 0 0-8107 {}}} CYCLES {}}
set a(0-8107) {NAME volume_current:not#3 TYPE NOT PAR 0-7654 XREFS 52976 LOC {1 0.780615575 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-8106 {}}} SUCCS {{259 0 0-8108 {}}} CYCLES {}}
set a(0-8108) {NAME volume_current:nand TYPE NAND PAR 0-7654 XREFS 52977 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-8105 {}} {259 0 0-8107 {}}} SUCCS {{259 0 0-8109 {}}} CYCLES {}}
set a(0-8109) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-7654 XREFS 52978 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-8104 {}} {259 0 0-8108 {}}} SUCCS {{259 0 0-8110 {}}} CYCLES {}}
set a(0-8110) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-7654 XREFS 52979 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 1 0.9999999600894752 2 0.7300017350894752} PREDS {{258 0 0-8102 {}} {259 0 0-8109 {}}} SUCCS {{259 0 0-8111 {}}} CYCLES {}}
set a(0-8111) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-7654 XREFS 52980 LOC {1 0.9833318 1 1.0 1 1.0 2 0.730001775} PREDS {{259 0 0-8110 {}}} SUCCS {{259 0 0-8112 {}}} CYCLES {}}
set a(0-8112) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-7654 XREFS 52981 LOC {1 0.9833318 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-8111 {}}} SUCCS {{258 0 0-8127 {}}} CYCLES {}}
set a(0-8113) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-7654 XREFS 52982 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-8081 {}}} SUCCS {{259 0 0-8114 {}}} CYCLES {}}
set a(0-8114) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-7654 XREFS 52983 LOC {1 0.780615575 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-8113 {}}} SUCCS {{258 0 0-8126 {}}} CYCLES {}}
set a(0-8115) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-7654 XREFS 52984 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-8081 {}}} SUCCS {{258 0 0-8125 {}}} CYCLES {}}
set a(0-8116) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-7654 XREFS 52985 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-8100 {}}} SUCCS {{259 0 0-8117 {}}} CYCLES {}}
set a(0-8117) {NAME volume_current:not#4 TYPE NOT PAR 0-7654 XREFS 52986 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{259 0 0-8116 {}}} SUCCS {{258 0 0-8125 {}}} CYCLES {}}
set a(0-8118) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-7654 XREFS 52987 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-8100 {}}} SUCCS {{258 0 0-8124 {}}} CYCLES {}}
set a(0-8119) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-7654 XREFS 52988 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-8100 {}}} SUCCS {{258 0 0-8124 {}}} CYCLES {}}
set a(0-8120) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-7654 XREFS 52989 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-8100 {}}} SUCCS {{258 0 0-8124 {}}} CYCLES {}}
set a(0-8121) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-7654 XREFS 52990 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-8081 {}}} SUCCS {{258 0 0-8124 {}}} CYCLES {}}
set a(0-8122) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-7654 XREFS 52991 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-8081 {}}} SUCCS {{258 0 0-8124 {}}} CYCLES {}}
set a(0-8123) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-7654 XREFS 52992 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-8081 {}}} SUCCS {{259 0 0-8124 {}}} CYCLES {}}
set a(0-8124) {NAME volume_current:or TYPE OR PAR 0-7654 XREFS 52993 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-8122 {}} {258 0 0-8121 {}} {258 0 0-8120 {}} {258 0 0-8119 {}} {258 0 0-8118 {}} {259 0 0-8123 {}}} SUCCS {{259 0 0-8125 {}}} CYCLES {}}
set a(0-8125) {NAME and#1 TYPE AND PAR 0-7654 XREFS 52994 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-8117 {}} {258 0 0-8115 {}} {259 0 0-8124 {}}} SUCCS {{259 0 0-8126 {}}} CYCLES {}}
set a(0-8126) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-7654 XREFS 52995 LOC {1 0.9425487499999999 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{258 0 0-8114 {}} {259 0 0-8125 {}}} SUCCS {{259 0 0-8127 {}}} CYCLES {}}
set a(0-8127) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-7654 XREFS 52996 LOC {2 0.0 2 0.730001775 2 0.730001775 2 0.7674027770708272 2 0.7674027770708272} PREDS {{258 0 0-8112 {}} {259 0 0-8126 {}}} SUCCS {{259 0 0-8128 {}}} CYCLES {}}
set a(0-8128) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-7654 XREFS 52997 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.767402825} PREDS {{259 0 0-8127 {}}} SUCCS {{258 0 0-8130 {}}} CYCLES {}}
set a(0-8129) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-7654 XREFS 52998 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.767402825} PREDS {{258 0 0-8081 {}}} SUCCS {{259 0 0-8130 {}}} CYCLES {}}
set a(0-8130) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-7654 XREFS 52999 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.8209264899089294 2 0.8209264899089294} PREDS {{258 0 0-8128 {}} {259 0 0-8129 {}}} SUCCS {{259 0 0-8131 {}} {258 0 0-8148 {}}} CYCLES {}}
set a(0-8131) {NAME if#17:conc TYPE CONCATENATE PAR 0-7654 XREFS 53000 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-8130 {}}} SUCCS {{258 0 0-8135 {}}} CYCLES {}}
set a(0-8132) {NAME if#17:asn TYPE ASSIGN PAR 0-7654 XREFS 53001 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{262 0 0-8276 {}}} SUCCS {{259 0 0-8133 {}} {256 0 0-8276 {}}} CYCLES {}}
set a(0-8133) {NAME not#9 TYPE NOT PAR 0-7654 XREFS 53002 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-8132 {}}} SUCCS {{259 0 0-8134 {}}} CYCLES {}}
set a(0-8134) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-7654 XREFS 53003 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-8133 {}}} SUCCS {{259 0 0-8135 {}}} CYCLES {}}
set a(0-8135) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-7654 XREFS 53004 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8845767657468814 2 0.8845767657468814} PREDS {{258 0 0-8131 {}} {259 0 0-8134 {}}} SUCCS {{259 0 0-8136 {}}} CYCLES {}}
set a(0-8136) {NAME if#17:slc TYPE READSLICE PAR 0-7654 XREFS 53005 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-8135 {}}} SUCCS {{259 0 0-8137 {}} {258 0 0-8141 {}}} CYCLES {}}
set a(0-8137) {NAME if#17:slc(acc#12.cse) TYPE READSLICE PAR 0-7654 XREFS 53006 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-8136 {}}} SUCCS {{259 0 0-8138 {}}} CYCLES {}}
set a(0-8138) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-7654 XREFS 53007 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.9281649398622739 2 0.9281649398622739} PREDS {{259 0 0-8137 {}}} SUCCS {{259 0 0-8139 {}}} CYCLES {}}
set a(0-8139) {NAME slc#8 TYPE READSLICE PAR 0-7654 XREFS 53008 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-8138 {}}} SUCCS {{259 0 0-8140 {}} {258 0 0-8146 {}}} CYCLES {}}
set a(0-8140) {NAME asel#51 TYPE SELECT PAR 0-7654 XREFS 53009 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-8139 {}}} SUCCS {{146 0 0-8141 {}} {146 0 0-8142 {}} {146 0 0-8143 {}} {146 0 0-8144 {}}} CYCLES {}}
set a(0-8141) {NAME aif#51:not#1 TYPE NOT PAR 0-7654 XREFS 53010 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{146 0 0-8140 {}} {258 0 0-8136 {}}} SUCCS {{259 0 0-8142 {}}} CYCLES {}}
set a(0-8142) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-7654 XREFS 53011 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9769393505936803 2 0.9769393505936803} PREDS {{146 0 0-8140 {}} {259 0 0-8141 {}}} SUCCS {{259 0 0-8143 {}}} CYCLES {}}
set a(0-8143) {NAME aif#51:slc TYPE READSLICE PAR 0-7654 XREFS 53012 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-8140 {}} {259 0 0-8142 {}}} SUCCS {{259 0 0-8144 {}}} CYCLES {}}
set a(0-8144) {NAME if#17:not TYPE NOT PAR 0-7654 XREFS 53013 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-8140 {}} {259 0 0-8143 {}}} SUCCS {{258 0 0-8147 {}}} CYCLES {}}
set a(0-8145) {NAME asn#298 TYPE ASSIGN PAR 0-7654 XREFS 53014 LOC {1 0.269998225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-8276 {}}} SUCCS {{258 0 0-8148 {}} {256 0 0-8276 {}}} CYCLES {}}
set a(0-8146) {NAME if#17:not#1 TYPE NOT PAR 0-7654 XREFS 53015 LOC {2 0.198163225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-8139 {}}} SUCCS {{259 0 0-8147 {}}} CYCLES {}}
set a(0-8147) {NAME if#17:and TYPE AND PAR 0-7654 XREFS 53016 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-8144 {}} {258 0 0-7659 {}} {259 0 0-8146 {}}} SUCCS {{259 0 0-8148 {}}} CYCLES {}}
set a(0-8148) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-7654 XREFS 53017 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-8145 {}} {258 0 0-8130 {}} {259 0 0-8147 {}}} SUCCS {{259 0 0-8149 {}} {258 0 0-8276 {}}} CYCLES {}}
set a(0-8149) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-7654 XREFS 53018 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-8149 {}} {80 0 0-8266 {}} {259 0 0-8148 {}}} SUCCS {{260 0 0-8149 {}} {80 0 0-8266 {}}} CYCLES {}}
set a(0-8150) {NAME osel#2 TYPE SELECT PAR 0-7654 XREFS 53019 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-7848 {}}} SUCCS {{146 0 0-8151 {}} {146 0 0-8152 {}} {146 0 0-8153 {}} {146 0 0-8154 {}} {146 0 0-8155 {}} {146 0 0-8156 {}} {146 0 0-8157 {}} {146 0 0-8158 {}} {146 0 0-8159 {}} {146 0 0-8160 {}} {146 0 0-8161 {}} {146 0 0-8162 {}} {146 0 0-8163 {}} {146 0 0-8164 {}} {146 0 0-8165 {}} {146 0 0-8166 {}} {146 0 0-8167 {}} {146 0 0-8168 {}} {146 0 0-8169 {}} {146 0 0-8170 {}} {146 0 0-8171 {}} {146 0 0-8172 {}}} CYCLES {}}
set a(0-8151) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53020 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8152 {}}} CYCLES {}}
set a(0-8152) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-7654 XREFS 53021 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8151 {}}} SUCCS {{258 0 0-8172 {}}} CYCLES {}}
set a(0-8153) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53022 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8154 {}}} CYCLES {}}
set a(0-8154) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-7654 XREFS 53023 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8153 {}}} SUCCS {{258 0 0-8172 {}}} CYCLES {}}
set a(0-8155) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53024 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8156 {}}} CYCLES {}}
set a(0-8156) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-7654 XREFS 53025 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8155 {}}} SUCCS {{258 0 0-8172 {}}} CYCLES {}}
set a(0-8157) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53026 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8158 {}}} CYCLES {}}
set a(0-8158) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-7654 XREFS 53027 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8157 {}}} SUCCS {{258 0 0-8172 {}}} CYCLES {}}
set a(0-8159) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53028 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8160 {}}} CYCLES {}}
set a(0-8160) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-7654 XREFS 53029 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8159 {}}} SUCCS {{258 0 0-8171 {}}} CYCLES {}}
set a(0-8161) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53030 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8162 {}}} CYCLES {}}
set a(0-8162) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-7654 XREFS 53031 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8161 {}}} SUCCS {{258 0 0-8171 {}}} CYCLES {}}
set a(0-8163) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53032 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8164 {}}} CYCLES {}}
set a(0-8164) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-7654 XREFS 53033 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8163 {}}} SUCCS {{258 0 0-8171 {}}} CYCLES {}}
set a(0-8165) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53034 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8166 {}}} CYCLES {}}
set a(0-8166) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-7654 XREFS 53035 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8165 {}}} SUCCS {{258 0 0-8171 {}}} CYCLES {}}
set a(0-8167) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53036 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8168 {}}} CYCLES {}}
set a(0-8168) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-7654 XREFS 53037 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8167 {}}} SUCCS {{258 0 0-8171 {}}} CYCLES {}}
set a(0-8169) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53038 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}}} SUCCS {{259 0 0-8170 {}}} CYCLES {}}
set a(0-8170) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-7654 XREFS 53039 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {259 0 0-8169 {}}} SUCCS {{259 0 0-8171 {}}} CYCLES {}}
set a(0-8171) {NAME oelse#2:nor TYPE NOR PAR 0-7654 XREFS 53040 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {258 0 0-8168 {}} {258 0 0-8166 {}} {258 0 0-8164 {}} {258 0 0-8162 {}} {258 0 0-8160 {}} {259 0 0-8170 {}}} SUCCS {{259 0 0-8172 {}}} CYCLES {}}
set a(0-8172) {NAME oelse#2:and TYPE AND PAR 0-7654 XREFS 53041 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8150 {}} {258 0 0-8158 {}} {258 0 0-8156 {}} {258 0 0-8154 {}} {258 0 0-8152 {}} {259 0 0-8171 {}}} SUCCS {{259 0 0-8173 {}}} CYCLES {}}
set a(0-8173) {NAME if#18:or TYPE OR PAR 0-7654 XREFS 53042 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-7848 {}} {258 0 0-7658 {}} {259 0 0-8172 {}}} SUCCS {{259 0 0-8174 {}} {258 0 0-8197 {}}} CYCLES {}}
set a(0-8174) {NAME osel#3 TYPE SELECT PAR 0-7654 XREFS 53043 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-8173 {}}} SUCCS {{146 0 0-8175 {}} {146 0 0-8176 {}} {146 0 0-8177 {}} {146 0 0-8178 {}} {146 0 0-8179 {}} {146 0 0-8180 {}} {146 0 0-8181 {}} {146 0 0-8182 {}} {146 0 0-8183 {}} {146 0 0-8184 {}} {146 0 0-8185 {}} {146 0 0-8186 {}} {146 0 0-8187 {}} {146 0 0-8188 {}} {146 0 0-8189 {}} {146 0 0-8190 {}} {146 0 0-8191 {}} {146 0 0-8192 {}} {146 0 0-8193 {}} {146 0 0-8194 {}} {146 0 0-8195 {}} {146 0 0-8196 {}}} CYCLES {}}
set a(0-8175) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53044 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8176 {}}} CYCLES {}}
set a(0-8176) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-7654 XREFS 53045 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8175 {}}} SUCCS {{258 0 0-8196 {}}} CYCLES {}}
set a(0-8177) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53046 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8178 {}}} CYCLES {}}
set a(0-8178) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-7654 XREFS 53047 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8177 {}}} SUCCS {{258 0 0-8196 {}}} CYCLES {}}
set a(0-8179) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53048 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8180 {}}} CYCLES {}}
set a(0-8180) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-7654 XREFS 53049 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8179 {}}} SUCCS {{258 0 0-8196 {}}} CYCLES {}}
set a(0-8181) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53050 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8182 {}}} CYCLES {}}
set a(0-8182) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-7654 XREFS 53051 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8181 {}}} SUCCS {{258 0 0-8196 {}}} CYCLES {}}
set a(0-8183) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53052 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8184 {}}} CYCLES {}}
set a(0-8184) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-7654 XREFS 53053 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8183 {}}} SUCCS {{258 0 0-8195 {}}} CYCLES {}}
set a(0-8185) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53054 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8186 {}}} CYCLES {}}
set a(0-8186) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-7654 XREFS 53055 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8185 {}}} SUCCS {{258 0 0-8195 {}}} CYCLES {}}
set a(0-8187) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53056 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8188 {}}} CYCLES {}}
set a(0-8188) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-7654 XREFS 53057 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8187 {}}} SUCCS {{258 0 0-8195 {}}} CYCLES {}}
set a(0-8189) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53058 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8190 {}}} CYCLES {}}
set a(0-8190) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-7654 XREFS 53059 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8189 {}}} SUCCS {{258 0 0-8195 {}}} CYCLES {}}
set a(0-8191) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53060 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8192 {}}} CYCLES {}}
set a(0-8192) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-7654 XREFS 53061 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8191 {}}} SUCCS {{258 0 0-8195 {}}} CYCLES {}}
set a(0-8193) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53062 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}}} SUCCS {{259 0 0-8194 {}}} CYCLES {}}
set a(0-8194) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-7654 XREFS 53063 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {259 0 0-8193 {}}} SUCCS {{259 0 0-8195 {}}} CYCLES {}}
set a(0-8195) {NAME oelse#3:nor TYPE NOR PAR 0-7654 XREFS 53064 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {258 0 0-8192 {}} {258 0 0-8190 {}} {258 0 0-8188 {}} {258 0 0-8186 {}} {258 0 0-8184 {}} {259 0 0-8194 {}}} SUCCS {{259 0 0-8196 {}}} CYCLES {}}
set a(0-8196) {NAME oelse#3:and TYPE AND PAR 0-7654 XREFS 53065 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8174 {}} {258 0 0-8182 {}} {258 0 0-8180 {}} {258 0 0-8178 {}} {258 0 0-8176 {}} {259 0 0-8195 {}}} SUCCS {{259 0 0-8197 {}}} CYCLES {}}
set a(0-8197) {NAME if#18:or#1 TYPE OR PAR 0-7654 XREFS 53066 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-8173 {}} {258 0 0-7657 {}} {259 0 0-8196 {}}} SUCCS {{259 0 0-8198 {}} {258 0 0-8221 {}}} CYCLES {}}
set a(0-8198) {NAME osel#4 TYPE SELECT PAR 0-7654 XREFS 53067 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-8197 {}}} SUCCS {{146 0 0-8199 {}} {146 0 0-8200 {}} {146 0 0-8201 {}} {146 0 0-8202 {}} {146 0 0-8203 {}} {146 0 0-8204 {}} {146 0 0-8205 {}} {146 0 0-8206 {}} {146 0 0-8207 {}} {146 0 0-8208 {}} {146 0 0-8209 {}} {146 0 0-8210 {}} {146 0 0-8211 {}} {146 0 0-8212 {}} {146 0 0-8213 {}} {146 0 0-8214 {}} {146 0 0-8215 {}} {146 0 0-8216 {}} {146 0 0-8217 {}} {146 0 0-8218 {}} {146 0 0-8219 {}} {146 0 0-8220 {}}} CYCLES {}}
set a(0-8199) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53068 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8200 {}}} CYCLES {}}
set a(0-8200) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-7654 XREFS 53069 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8199 {}}} SUCCS {{258 0 0-8220 {}}} CYCLES {}}
set a(0-8201) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53070 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8202 {}}} CYCLES {}}
set a(0-8202) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-7654 XREFS 53071 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8201 {}}} SUCCS {{258 0 0-8220 {}}} CYCLES {}}
set a(0-8203) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53072 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8204 {}}} CYCLES {}}
set a(0-8204) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-7654 XREFS 53073 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8203 {}}} SUCCS {{258 0 0-8220 {}}} CYCLES {}}
set a(0-8205) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53074 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8206 {}}} CYCLES {}}
set a(0-8206) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-7654 XREFS 53075 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8205 {}}} SUCCS {{258 0 0-8220 {}}} CYCLES {}}
set a(0-8207) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53076 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8208 {}}} CYCLES {}}
set a(0-8208) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-7654 XREFS 53077 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8207 {}}} SUCCS {{258 0 0-8219 {}}} CYCLES {}}
set a(0-8209) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53078 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8210 {}}} CYCLES {}}
set a(0-8210) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-7654 XREFS 53079 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8209 {}}} SUCCS {{258 0 0-8219 {}}} CYCLES {}}
set a(0-8211) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53080 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8212 {}}} CYCLES {}}
set a(0-8212) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-7654 XREFS 53081 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8211 {}}} SUCCS {{258 0 0-8219 {}}} CYCLES {}}
set a(0-8213) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53082 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8214 {}}} CYCLES {}}
set a(0-8214) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-7654 XREFS 53083 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8213 {}}} SUCCS {{258 0 0-8219 {}}} CYCLES {}}
set a(0-8215) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53084 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8216 {}}} CYCLES {}}
set a(0-8216) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-7654 XREFS 53085 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8215 {}}} SUCCS {{258 0 0-8219 {}}} CYCLES {}}
set a(0-8217) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53086 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}}} SUCCS {{259 0 0-8218 {}}} CYCLES {}}
set a(0-8218) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-7654 XREFS 53087 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {259 0 0-8217 {}}} SUCCS {{259 0 0-8219 {}}} CYCLES {}}
set a(0-8219) {NAME oelse#4:nor TYPE NOR PAR 0-7654 XREFS 53088 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {258 0 0-8216 {}} {258 0 0-8214 {}} {258 0 0-8212 {}} {258 0 0-8210 {}} {258 0 0-8208 {}} {259 0 0-8218 {}}} SUCCS {{259 0 0-8220 {}}} CYCLES {}}
set a(0-8220) {NAME oelse#4:and TYPE AND PAR 0-7654 XREFS 53089 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-8198 {}} {258 0 0-8206 {}} {258 0 0-8204 {}} {258 0 0-8202 {}} {258 0 0-8200 {}} {259 0 0-8219 {}}} SUCCS {{259 0 0-8221 {}}} CYCLES {}}
set a(0-8221) {NAME if#18:or#2 TYPE OR PAR 0-7654 XREFS 53090 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-8197 {}} {258 0 0-7656 {}} {259 0 0-8220 {}}} SUCCS {{259 0 0-8222 {}} {258 0 0-8245 {}}} CYCLES {}}
set a(0-8222) {NAME osel#5 TYPE SELECT PAR 0-7654 XREFS 53091 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-8221 {}}} SUCCS {{146 0 0-8223 {}} {146 0 0-8224 {}} {146 0 0-8225 {}} {146 0 0-8226 {}} {146 0 0-8227 {}} {146 0 0-8228 {}} {146 0 0-8229 {}} {146 0 0-8230 {}} {146 0 0-8231 {}} {146 0 0-8232 {}} {146 0 0-8233 {}} {146 0 0-8234 {}} {146 0 0-8235 {}} {146 0 0-8236 {}} {146 0 0-8237 {}} {146 0 0-8238 {}} {146 0 0-8239 {}} {146 0 0-8240 {}} {146 0 0-8241 {}} {146 0 0-8242 {}} {146 0 0-8243 {}} {146 0 0-8244 {}}} CYCLES {}}
set a(0-8223) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53092 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8224 {}}} CYCLES {}}
set a(0-8224) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-7654 XREFS 53093 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8223 {}}} SUCCS {{258 0 0-8244 {}}} CYCLES {}}
set a(0-8225) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53094 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8226 {}}} CYCLES {}}
set a(0-8226) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-7654 XREFS 53095 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8225 {}}} SUCCS {{258 0 0-8244 {}}} CYCLES {}}
set a(0-8227) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53096 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8228 {}}} CYCLES {}}
set a(0-8228) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-7654 XREFS 53097 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8227 {}}} SUCCS {{258 0 0-8244 {}}} CYCLES {}}
set a(0-8229) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53098 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8230 {}}} CYCLES {}}
set a(0-8230) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-7654 XREFS 53099 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8229 {}}} SUCCS {{258 0 0-8244 {}}} CYCLES {}}
set a(0-8231) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53100 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8232 {}}} CYCLES {}}
set a(0-8232) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-7654 XREFS 53101 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8231 {}}} SUCCS {{258 0 0-8243 {}}} CYCLES {}}
set a(0-8233) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53102 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8234 {}}} CYCLES {}}
set a(0-8234) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-7654 XREFS 53103 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8233 {}}} SUCCS {{258 0 0-8243 {}}} CYCLES {}}
set a(0-8235) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53104 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8236 {}}} CYCLES {}}
set a(0-8236) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-7654 XREFS 53105 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8235 {}}} SUCCS {{258 0 0-8243 {}}} CYCLES {}}
set a(0-8237) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53106 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8238 {}}} CYCLES {}}
set a(0-8238) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-7654 XREFS 53107 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8237 {}}} SUCCS {{258 0 0-8243 {}}} CYCLES {}}
set a(0-8239) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53108 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8240 {}}} CYCLES {}}
set a(0-8240) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-7654 XREFS 53109 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8239 {}}} SUCCS {{258 0 0-8243 {}}} CYCLES {}}
set a(0-8241) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53110 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}}} SUCCS {{259 0 0-8242 {}}} CYCLES {}}
set a(0-8242) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-7654 XREFS 53111 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {259 0 0-8241 {}}} SUCCS {{259 0 0-8243 {}}} CYCLES {}}
set a(0-8243) {NAME oelse#5:nor TYPE NOR PAR 0-7654 XREFS 53112 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {258 0 0-8240 {}} {258 0 0-8238 {}} {258 0 0-8236 {}} {258 0 0-8234 {}} {258 0 0-8232 {}} {259 0 0-8242 {}}} SUCCS {{259 0 0-8244 {}}} CYCLES {}}
set a(0-8244) {NAME oelse#5:and TYPE AND PAR 0-7654 XREFS 53113 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-8222 {}} {258 0 0-8230 {}} {258 0 0-8228 {}} {258 0 0-8226 {}} {258 0 0-8224 {}} {259 0 0-8243 {}}} SUCCS {{259 0 0-8245 {}}} CYCLES {}}
set a(0-8245) {NAME if#18:or#3 TYPE OR PAR 0-7654 XREFS 53114 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-8221 {}} {258 0 0-7655 {}} {259 0 0-8244 {}}} SUCCS {{258 0 0-8249 {}} {258 0 0-8255 {}} {258 0 0-8263 {}}} CYCLES {}}
set a(0-8246) {NAME exs#8 TYPE SIGNEXTEND PAR 0-7654 XREFS 53115 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-8049 {}}} SUCCS {{259 0 0-8247 {}}} CYCLES {}}
set a(0-8247) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 53116 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-7707 {}} {259 0 0-8246 {}}} SUCCS {{258 0 0-8250 {}}} CYCLES {}}
set a(0-8248) {NAME exs#11 TYPE SIGNEXTEND PAR 0-7654 XREFS 53117 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-8079 {}}} SUCCS {{258 0 0-8250 {}}} CYCLES {}}
set a(0-8249) {NAME exs#14 TYPE SIGNEXTEND PAR 0-7654 XREFS 53118 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-8245 {}}} SUCCS {{259 0 0-8250 {}}} CYCLES {}}
set a(0-8250) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-7654 XREFS 53119 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-8248 {}} {258 0 0-8247 {}} {259 0 0-8249 {}}} SUCCS {{258 0 0-8265 {}}} CYCLES {}}
set a(0-8251) {NAME not#39 TYPE NOT PAR 0-7654 XREFS 53120 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-8049 {}}} SUCCS {{259 0 0-8252 {}}} CYCLES {}}
set a(0-8252) {NAME exs#9 TYPE SIGNEXTEND PAR 0-7654 XREFS 53121 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-8251 {}}} SUCCS {{258 0 0-8257 {}}} CYCLES {}}
set a(0-8253) {NAME not#41 TYPE NOT PAR 0-7654 XREFS 53122 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-8079 {}}} SUCCS {{259 0 0-8254 {}}} CYCLES {}}
set a(0-8254) {NAME exs#12 TYPE SIGNEXTEND PAR 0-7654 XREFS 53123 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-8253 {}}} SUCCS {{258 0 0-8257 {}}} CYCLES {}}
set a(0-8255) {NAME not#43 TYPE NOT PAR 0-7654 XREFS 53124 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-8245 {}}} SUCCS {{259 0 0-8256 {}}} CYCLES {}}
set a(0-8256) {NAME exs#15 TYPE SIGNEXTEND PAR 0-7654 XREFS 53125 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-8255 {}}} SUCCS {{259 0 0-8257 {}}} CYCLES {}}
set a(0-8257) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#16 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-7654 XREFS 53126 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-8254 {}} {258 0 0-8252 {}} {258 0 0-7739 {}} {259 0 0-8256 {}}} SUCCS {{258 0 0-8265 {}}} CYCLES {}}
set a(0-8258) {NAME not#20 TYPE NOT PAR 0-7654 XREFS 53127 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-8049 {}}} SUCCS {{259 0 0-8259 {}}} CYCLES {}}
set a(0-8259) {NAME exs#10 TYPE SIGNEXTEND PAR 0-7654 XREFS 53128 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-8258 {}}} SUCCS {{259 0 0-8260 {}}} CYCLES {}}
set a(0-8260) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 53129 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-7771 {}} {259 0 0-8259 {}}} SUCCS {{258 0 0-8262 {}}} CYCLES {}}
set a(0-8261) {NAME exs#13 TYPE SIGNEXTEND PAR 0-7654 XREFS 53130 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-8079 {}}} SUCCS {{259 0 0-8262 {}}} CYCLES {}}
set a(0-8262) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 53131 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-8260 {}} {259 0 0-8261 {}}} SUCCS {{258 0 0-8264 {}}} CYCLES {}}
set a(0-8263) {NAME exs#16 TYPE SIGNEXTEND PAR 0-7654 XREFS 53132 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-8245 {}}} SUCCS {{259 0 0-8264 {}}} CYCLES {}}
set a(0-8264) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-7654 XREFS 53133 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-8262 {}} {259 0 0-8263 {}}} SUCCS {{259 0 0-8265 {}}} CYCLES {}}
set a(0-8265) {NAME conc#11 TYPE CONCATENATE PAR 0-7654 XREFS 53134 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-8257 {}} {258 0 0-8250 {}} {259 0 0-8264 {}}} SUCCS {{259 0 0-8266 {}}} CYCLES {}}
set a(0-8266) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-7654 XREFS 53135 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-8266 {}} {80 0 0-8149 {}} {259 0 0-8265 {}}} SUCCS {{80 0 0-8149 {}} {260 0 0-8266 {}}} CYCLES {}}
set a(0-8267) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-7654 XREFS 53136 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {} SUCCS {{259 0 0-8268 {}}} CYCLES {}}
set a(0-8268) {NAME vin:asn TYPE ASSIGN PAR 0-7654 XREFS 53137 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {{260 0 0-8268 {}} {256 0 0-7675 {}} {256 0 0-7690 {}} {256 0 0-7695 {}} {256 0 0-7702 {}} {256 0 0-7722 {}} {256 0 0-7727 {}} {256 0 0-7734 {}} {256 0 0-7754 {}} {256 0 0-7759 {}} {256 0 0-7766 {}} {259 0 0-8267 {}}} SUCCS {{262 0 0-7675 {}} {262 0 0-7690 {}} {262 0 0-7695 {}} {262 0 0-7702 {}} {262 0 0-7722 {}} {262 0 0-7727 {}} {262 0 0-7734 {}} {262 0 0-7754 {}} {262 0 0-7759 {}} {262 0 0-7766 {}} {260 0 0-8268 {}}} CYCLES {}}
set a(0-8269) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-7654 XREFS 53138 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{260 0 0-8269 {}} {256 0 0-7676 {}} {256 0 0-7678 {}} {256 0 0-7687 {}} {256 0 0-7708 {}} {256 0 0-7710 {}} {256 0 0-7719 {}} {256 0 0-7740 {}} {256 0 0-7742 {}} {256 0 0-7751 {}} {258 0 0-7675 {}}} SUCCS {{262 0 0-7676 {}} {262 0 0-7678 {}} {262 0 0-7687 {}} {262 0 0-7708 {}} {262 0 0-7710 {}} {262 0 0-7719 {}} {262 0 0-7740 {}} {262 0 0-7742 {}} {262 0 0-7751 {}} {260 0 0-8269 {}}} CYCLES {}}
set a(0-8270) {NAME vin:asn(acc#14(0).sva) TYPE ASSIGN PAR 0-7654 XREFS 53139 LOC {1 0.623584425 1 0.640252625 1 0.640252625 3 0.28719885} PREDS {{260 0 0-8270 {}} {256 0 0-7822 {}} {258 0 0-7908 {}}} SUCCS {{262 0 0-7822 {}} {260 0 0-8270 {}}} CYCLES {}}
set a(0-8271) {NAME vin:asn(acc#14(1).sva) TYPE ASSIGN PAR 0-7654 XREFS 53140 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-8271 {}} {256 0 0-7825 {}} {258 0 0-7935 {}}} SUCCS {{262 0 0-7825 {}} {260 0 0-8271 {}}} CYCLES {}}
set a(0-8272) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-7654 XREFS 53141 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.40229224999999996} PREDS {{260 0 0-8272 {}} {256 0 0-7872 {}} {258 0 0-7968 {}}} SUCCS {{262 0 0-7872 {}} {260 0 0-8272 {}}} CYCLES {}}
set a(0-8273) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-7654 XREFS 53142 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 3 0.40229224999999996} PREDS {{260 0 0-8273 {}} {256 0 0-7876 {}} {258 0 0-7970 {}}} SUCCS {{262 0 0-7876 {}} {260 0 0-8273 {}}} CYCLES {}}
set a(0-8274) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-7654 XREFS 53143 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-8274 {}} {256 0 0-7880 {}} {258 0 0-8003 {}}} SUCCS {{262 0 0-7880 {}} {260 0 0-8274 {}}} CYCLES {}}
set a(0-8275) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-7654 XREFS 53144 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-8275 {}} {256 0 0-7884 {}} {258 0 0-8005 {}}} SUCCS {{262 0 0-7884 {}} {260 0 0-8275 {}}} CYCLES {}}
set a(0-8276) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-7654 XREFS 53145 LOC {2 0.269998225 2 1.0 2 1.0 3 0.8209265499999999} PREDS {{260 0 0-8276 {}} {256 0 0-8132 {}} {256 0 0-8145 {}} {258 0 0-8148 {}}} SUCCS {{262 0 0-8132 {}} {262 0 0-8145 {}} {260 0 0-8276 {}}} CYCLES {}}
set a(0-7654) {CHI {0-7655 0-7656 0-7657 0-7658 0-7659 0-7660 0-7661 0-7662 0-7663 0-7664 0-7665 0-7666 0-7667 0-7668 0-7669 0-7670 0-7671 0-7672 0-7673 0-7674 0-7675 0-7676 0-7677 0-7678 0-7679 0-7680 0-7681 0-7682 0-7683 0-7684 0-7685 0-7686 0-7687 0-7688 0-7689 0-7690 0-7691 0-7692 0-7693 0-7694 0-7695 0-7696 0-7697 0-7698 0-7699 0-7700 0-7701 0-7702 0-7703 0-7704 0-7705 0-7706 0-7707 0-7708 0-7709 0-7710 0-7711 0-7712 0-7713 0-7714 0-7715 0-7716 0-7717 0-7718 0-7719 0-7720 0-7721 0-7722 0-7723 0-7724 0-7725 0-7726 0-7727 0-7728 0-7729 0-7730 0-7731 0-7732 0-7733 0-7734 0-7735 0-7736 0-7737 0-7738 0-7739 0-7740 0-7741 0-7742 0-7743 0-7744 0-7745 0-7746 0-7747 0-7748 0-7749 0-7750 0-7751 0-7752 0-7753 0-7754 0-7755 0-7756 0-7757 0-7758 0-7759 0-7760 0-7761 0-7762 0-7763 0-7764 0-7765 0-7766 0-7767 0-7768 0-7769 0-7770 0-7771 0-7772 0-7773 0-7774 0-7775 0-7776 0-7777 0-7778 0-7779 0-7780 0-7781 0-7782 0-7783 0-7784 0-7785 0-7786 0-7787 0-7788 0-7789 0-7790 0-7791 0-7792 0-7793 0-7794 0-7795 0-7796 0-7797 0-7798 0-7799 0-7800 0-7801 0-7802 0-7803 0-7804 0-7805 0-7806 0-7807 0-7808 0-7809 0-7810 0-7811 0-7812 0-7813 0-7814 0-7815 0-7816 0-7817 0-7818 0-7819 0-7820 0-7821 0-7822 0-7823 0-7824 0-7825 0-7826 0-7827 0-7828 0-7829 0-7830 0-7831 0-7832 0-7833 0-7834 0-7835 0-7836 0-7837 0-7838 0-7839 0-7840 0-7841 0-7842 0-7843 0-7844 0-7845 0-7846 0-7847 0-7848 0-7849 0-7850 0-7851 0-7852 0-7853 0-7854 0-7855 0-7856 0-7857 0-7858 0-7859 0-7860 0-7861 0-7862 0-7863 0-7864 0-7865 0-7866 0-7867 0-7868 0-7869 0-7870 0-7871 0-7872 0-7873 0-7874 0-7875 0-7876 0-7877 0-7878 0-7879 0-7880 0-7881 0-7882 0-7883 0-7884 0-7885 0-7886 0-7887 0-7888 0-7889 0-7890 0-7891 0-7892 0-7893 0-7894 0-7895 0-7896 0-7897 0-7898 0-7899 0-7900 0-7901 0-7902 0-7903 0-7904 0-7905 0-7906 0-7907 0-7908 0-7909 0-7910 0-7911 0-7912 0-7913 0-7914 0-7915 0-7916 0-7917 0-7918 0-7919 0-7920 0-7921 0-7922 0-7923 0-7924 0-7925 0-7926 0-7927 0-7928 0-7929 0-7930 0-7931 0-7932 0-7933 0-7934 0-7935 0-7936 0-7937 0-7938 0-7939 0-7940 0-7941 0-7942 0-7943 0-7944 0-7945 0-7946 0-7947 0-7948 0-7949 0-7950 0-7951 0-7952 0-7953 0-7954 0-7955 0-7956 0-7957 0-7958 0-7959 0-7960 0-7961 0-7962 0-7963 0-7964 0-7965 0-7966 0-7967 0-7968 0-7969 0-7970 0-7971 0-7972 0-7973 0-7974 0-7975 0-7976 0-7977 0-7978 0-7979 0-7980 0-7981 0-7982 0-7983 0-7984 0-7985 0-7986 0-7987 0-7988 0-7989 0-7990 0-7991 0-7992 0-7993 0-7994 0-7995 0-7996 0-7997 0-7998 0-7999 0-8000 0-8001 0-8002 0-8003 0-8004 0-8005 0-8006 0-8007 0-8008 0-8009 0-8010 0-8011 0-8012 0-8013 0-8014 0-8015 0-8016 0-8017 0-8018 0-8019 0-8020 0-8021 0-8022 0-8023 0-8024 0-8025 0-8026 0-8027 0-8028 0-8029 0-8030 0-8031 0-8032 0-8033 0-8034 0-8035 0-8036 0-8037 0-8038 0-8039 0-8040 0-8041 0-8042 0-8043 0-8044 0-8045 0-8046 0-8047 0-8048 0-8049 0-8050 0-8051 0-8052 0-8053 0-8054 0-8055 0-8056 0-8057 0-8058 0-8059 0-8060 0-8061 0-8062 0-8063 0-8064 0-8065 0-8066 0-8067 0-8068 0-8069 0-8070 0-8071 0-8072 0-8073 0-8074 0-8075 0-8076 0-8077 0-8078 0-8079 0-8080 0-8081 0-8082 0-8083 0-8084 0-8085 0-8086 0-8087 0-8088 0-8089 0-8090 0-8091 0-8092 0-8093 0-8094 0-8095 0-8096 0-8097 0-8098 0-8099 0-8100 0-8101 0-8102 0-8103 0-8104 0-8105 0-8106 0-8107 0-8108 0-8109 0-8110 0-8111 0-8112 0-8113 0-8114 0-8115 0-8116 0-8117 0-8118 0-8119 0-8120 0-8121 0-8122 0-8123 0-8124 0-8125 0-8126 0-8127 0-8128 0-8129 0-8130 0-8131 0-8132 0-8133 0-8134 0-8135 0-8136 0-8137 0-8138 0-8139 0-8140 0-8141 0-8142 0-8143 0-8144 0-8145 0-8146 0-8147 0-8148 0-8149 0-8150 0-8151 0-8152 0-8153 0-8154 0-8155 0-8156 0-8157 0-8158 0-8159 0-8160 0-8161 0-8162 0-8163 0-8164 0-8165 0-8166 0-8167 0-8168 0-8169 0-8170 0-8171 0-8172 0-8173 0-8174 0-8175 0-8176 0-8177 0-8178 0-8179 0-8180 0-8181 0-8182 0-8183 0-8184 0-8185 0-8186 0-8187 0-8188 0-8189 0-8190 0-8191 0-8192 0-8193 0-8194 0-8195 0-8196 0-8197 0-8198 0-8199 0-8200 0-8201 0-8202 0-8203 0-8204 0-8205 0-8206 0-8207 0-8208 0-8209 0-8210 0-8211 0-8212 0-8213 0-8214 0-8215 0-8216 0-8217 0-8218 0-8219 0-8220 0-8221 0-8222 0-8223 0-8224 0-8225 0-8226 0-8227 0-8228 0-8229 0-8230 0-8231 0-8232 0-8233 0-8234 0-8235 0-8236 0-8237 0-8238 0-8239 0-8240 0-8241 0-8242 0-8243 0-8244 0-8245 0-8246 0-8247 0-8248 0-8249 0-8250 0-8251 0-8252 0-8253 0-8254 0-8255 0-8256 0-8257 0-8258 0-8259 0-8260 0-8261 0-8262 0-8263 0-8264 0-8265 0-8266 0-8267 0-8268 0-8269 0-8270 0-8271 0-8272 0-8273 0-8274 0-8275 0-8276} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-7644 XREFS 53146 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-7654 {}} {258 0 0-7652 {}} {258 0 0-7651 {}} {258 0 0-7650 {}} {258 0 0-7649 {}} {258 0 0-7648 {}} {258 0 0-7647 {}} {258 0 0-7645 {}} {258 0 0-7646 {}} {259 0 0-7653 {}}} SUCCS {{772 0 0-7645 {}} {772 0 0-7646 {}} {772 0 0-7647 {}} {772 0 0-7648 {}} {772 0 0-7649 {}} {772 0 0-7650 {}} {772 0 0-7651 {}} {772 0 0-7652 {}} {772 0 0-7653 {}} {774 0 0-7654 {}}} CYCLES {}}
set a(0-7644) {CHI {0-7645 0-7646 0-7647 0-7648 0-7649 0-7650 0-7651 0-7652 0-7653 0-7654} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 53147 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-7644-TOTALCYCLES) {3}
set a(0-7644-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-7680 0-7685 0-7712 0-7717 0-7744 0-7749} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-7686 0-7693 0-7701 0-7718 0-7725 0-7733 0-7750 0-7757 0-7765 0-7928 0-8081} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-7694 0-7705 0-7726 0-7737 0-7758 0-7769 0-8011 0-8018 0-8037 0-8067} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-7706 0-7738 0-7770} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-7783 0-7812 0-7889} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-7785 0-7800 0-7808 0-7938 0-7973 0-8089 0-8093} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-7798 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-7816 0-7907 0-7934 0-8100 0-8138} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-7824 0-7827} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-7875 0-7879 0-7883 0-7887 0-8260} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-7894 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-7902 0-7911 0-7916 0-8025 0-8044 0-8055 0-8074} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-7908 0-7935 0-8148} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-7923 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-7968 0-7970 0-8003 0-8005} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-8098 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-8110 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-8127 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-8130 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-8135 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-8142 mgc_ioport.mgc_out_stdreg(4,4) 0-8149 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-8247 0-8262 0-8264} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-8250 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-8257 mgc_ioport.mgc_out_stdreg(2,30) 0-8266}
set a(0-7644-PROC_NAME) {core}
set a(0-7644-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-7644}

