<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_clock_divider</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_clock_divider_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>163405d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_clock_divider_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>163405d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>95120b1f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_clock_divider</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4bcf2a15</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>O_CLK_DIV</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_clock_divider_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/clock_divider.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_clock_divider_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e3b3ac08</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_clock_divider_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/clock_divider.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_clock_divider_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_clock_divider_v1_0/data/axi_clock_divider.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_clock_divider_v1_0/data/axi_clock_divider.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_clock_divider_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_clock_divider_v1_0/src/axi_clock_divider.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_clock_divider_v1_0/src/axi_clock_divider.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_clock_divider_v1_0/src/axi_clock_divider_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_clock_divider_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/tb_clock_divider.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Custom IP for generating output clock based on FPGA clock</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_clock_divider_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI Clock Divider</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-06-14T06:30:15Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e07ce82_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a8019c3_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3194f2cd_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2025ed8e_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1191afde_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403c5e2c_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb9bee_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cc9a7f_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f281f04_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c66c54_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c21f87_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758de069_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a967d92_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a930d3_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5035513a_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414c523a_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23336caf_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f930c5_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7413ff81_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235ce647_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a9b4dd_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598338d0_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f564a06_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f528110_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5f2544_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b64eec_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d9e028_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0e8740_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6ea9e5_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b63ab0_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3162a2ef_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e0aece_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503e4a06_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77240ade_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bea3663_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788d496_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f2b873_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4017c01f_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16dd5894_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2397caff_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c164c1_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b15a784_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150baa43_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df695a3_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce83827_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721fa736_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46be9e8a_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477dac5_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff807cc_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100375b7_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a148772_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e0860_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc5f3d4_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b945a5_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242346fa_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eefc012_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ebc559_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260ffedc_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17091009_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a74ea1d_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31814ca4_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6d2595_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a24faa1_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4e4c23_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b5b3ec_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528f8add_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6410d33e_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51573134_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b63001a_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2673947b_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e9c256_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162498d8_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9afbfce_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733c06e6_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6289fbfc_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42476d1d_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c97a91_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2555fc99_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15731b08_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f420be_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b3652a_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ef47c9_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1baee528_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39dc543e_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2655c10f_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed43840_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbd7adc_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f81b8fb_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e330a9_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481adfa4_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e100f3_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2156bde2_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5728b8ee_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35042237_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbec28d_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530fcad3_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59db146a_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ec09ff_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed1d273_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea3e093_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef7cd6b_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e00f8d7_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70028c32_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f87b90d_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a829ba_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130238d0_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6b4053_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141cd32c_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67892b49_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ba377f_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b94923_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8fd964_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ef76c5_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17033480_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba04819_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d496a76_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7107be37_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a31b2f_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df88456_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e45ce7b_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3988b21f_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cfda77_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2c5f4e_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6552e12a_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db9bcd7_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2886f69c_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691ef7ad_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d58c1f5_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caafb8d_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9e11cf_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e9bc2f_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6294934d_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dca20f8_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5007b77e_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a706d3b_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476b022a_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200bf495_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735f06e5_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d928a5_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2618dbe7_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278ec820_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e6d2d9_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58269443_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e46f50_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b75bba_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1027821d_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6fd529_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6acc4799_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c07c2f_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce6dc0b_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7c7c2c_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677e2900_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1776ab83_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef13822_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3e42fd_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b669f9_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f22605_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19dcf66_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173c44c6_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec00cef_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72774394_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c49fc0c_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6915aee1_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b337258_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9ab66a_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab99153_ARCHIVE_LOCATION">d:/Jahwa/windows/vivado/pynq_mb/ip_repo/axi_clock_divider_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="206b0a70"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="55265b94"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b4898c1d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2b43041c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
