INFO: [VRFC 10-2263] Analyzing Verilog file "F:/100 rtl days challenge/Day_10/Day_10.srcs/sources_1/new/day_10_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_9x1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/100 rtl days challenge/Day_10/Day_10.srcs/sim_1/new/mux_9x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_9x1_tb
