|EBI_SLAVE
H => DEBUGGER:debug.H
H => DIRBUF1~reg0.CLK
H => DATA_IN[0].CLK
H => DATA_IN[1].CLK
H => DATA_IN[2].CLK
H => DATA_IN[3].CLK
H => DATA_IN[4].CLK
H => DATA_IN[5].CLK
H => DATA_IN[6].CLK
H => DATA_IN[7].CLK
H => DATA[0]~reg0.CLK
H => DATA[0]~en.CLK
H => DATA[1]~reg0.CLK
H => DATA[1]~en.CLK
H => DATA[2]~reg0.CLK
H => DATA[2]~en.CLK
H => DATA[3]~reg0.CLK
H => DATA[3]~en.CLK
H => DATA[4]~reg0.CLK
H => DATA[4]~en.CLK
H => DATA[5]~reg0.CLK
H => DATA[5]~en.CLK
H => DATA[6]~reg0.CLK
H => DATA[6]~en.CLK
H => DATA[7]~reg0.CLK
H => DATA[7]~en.CLK
H => COUNTEUR_XYR_HIRES:counterxyr1.H
H => COUNTER_ROTATIF:counterrot1.H
H => COUNTER_ROTATIF:counterrot2.H
H => PWM_GEN:pwm.H
H => TIME_GENERATOR:timer.H
H => SERVO_GEN:servos.H
RESET => comb.IN1
RESET => comb.IN1
RESET => comb.IN1
RESET => comb.IN1
RESET => comb.IN1
RESET => comb.IN1
RESET => comb.IN1
RESET => RAM[127][0].ACLR
RESET => RAM[127][1].ACLR
RESET => RAM[127][2].ACLR
RESET => RAM[127][3].ACLR
RESET => RAM[127][4].ACLR
RESET => RAM[127][5].ACLR
RESET => RAM[127][6].ACLR
RESET => RAM[127][7].ACLR
RESET => RAM[126][0].ACLR
RESET => RAM[126][1].ACLR
RESET => RAM[126][2].ACLR
RESET => RAM[126][3].ACLR
RESET => RAM[126][4].ACLR
RESET => RAM[126][5].ACLR
RESET => RAM[126][6].ACLR
RESET => RAM[126][7].ACLR
RESET => RAM[125][0].ACLR
RESET => RAM[125][1].ACLR
RESET => RAM[125][2].ACLR
RESET => RAM[125][3].ACLR
RESET => RAM[125][4].ACLR
RESET => RAM[125][5].ACLR
RESET => RAM[125][6].ACLR
RESET => RAM[125][7].ACLR
RESET => RAM[124][0].ACLR
RESET => RAM[124][1].ACLR
RESET => RAM[124][2].ACLR
RESET => RAM[124][3].ACLR
RESET => RAM[124][4].ACLR
RESET => RAM[124][5].ACLR
RESET => RAM[124][6].ACLR
RESET => RAM[124][7].ACLR
RESET => RAM[123][0].ACLR
RESET => RAM[123][1].ACLR
RESET => RAM[123][2].ACLR
RESET => RAM[123][3].ACLR
RESET => RAM[123][4].ACLR
RESET => RAM[123][5].ACLR
RESET => RAM[123][6].ACLR
RESET => RAM[123][7].ACLR
RESET => RAM[122][0].ACLR
RESET => RAM[122][1].ACLR
RESET => RAM[122][2].ACLR
RESET => RAM[122][3].ACLR
RESET => RAM[122][4].ACLR
RESET => RAM[122][5].ACLR
RESET => RAM[122][6].ACLR
RESET => RAM[122][7].ACLR
RESET => RAM[121][0].ACLR
RESET => RAM[121][1].ACLR
RESET => RAM[121][2].ACLR
RESET => RAM[121][3].ACLR
RESET => RAM[121][4].ACLR
RESET => RAM[121][5].ACLR
RESET => RAM[121][6].ACLR
RESET => RAM[121][7].ACLR
RESET => RAM[120][0].ACLR
RESET => RAM[120][1].ACLR
RESET => RAM[120][2].ACLR
RESET => RAM[120][3].ACLR
RESET => RAM[120][4].ACLR
RESET => RAM[120][5].ACLR
RESET => RAM[120][6].ACLR
RESET => RAM[120][7].ACLR
RESET => RAM[119][0].ACLR
RESET => RAM[119][1].ACLR
RESET => RAM[119][2].ACLR
RESET => RAM[119][3].ACLR
RESET => RAM[119][4].ACLR
RESET => RAM[119][5].ACLR
RESET => RAM[119][6].ACLR
RESET => RAM[119][7].ACLR
RESET => RAM[118][0].ACLR
RESET => RAM[118][1].ACLR
RESET => RAM[118][2].ACLR
RESET => RAM[118][3].ACLR
RESET => RAM[118][4].ACLR
RESET => RAM[118][5].ACLR
RESET => RAM[118][6].ACLR
RESET => RAM[118][7].ACLR
RESET => RAM[117][0].ACLR
RESET => RAM[117][1].ACLR
RESET => RAM[117][2].ACLR
RESET => RAM[117][3].ACLR
RESET => RAM[117][4].ACLR
RESET => RAM[117][5].ACLR
RESET => RAM[117][6].ACLR
RESET => RAM[117][7].ACLR
RESET => RAM[116][0].ACLR
RESET => RAM[116][1].ACLR
RESET => RAM[116][2].ACLR
RESET => RAM[116][3].ACLR
RESET => RAM[116][4].ACLR
RESET => RAM[116][5].ACLR
RESET => RAM[116][6].ACLR
RESET => RAM[116][7].ACLR
RESET => RAM[115][0].ACLR
RESET => RAM[115][1].ACLR
RESET => RAM[115][2].ACLR
RESET => RAM[115][3].ACLR
RESET => RAM[115][4].ACLR
RESET => RAM[115][5].ACLR
RESET => RAM[115][6].ACLR
RESET => RAM[115][7].ACLR
RESET => RAM[114][0].ACLR
RESET => RAM[114][1].ACLR
RESET => RAM[114][2].ACLR
RESET => RAM[114][3].ACLR
RESET => RAM[114][4].ACLR
RESET => RAM[114][5].ACLR
RESET => RAM[114][6].ACLR
RESET => RAM[114][7].ACLR
RESET => RAM[113][0].ACLR
RESET => RAM[113][1].ACLR
RESET => RAM[113][2].ACLR
RESET => RAM[113][3].ACLR
RESET => RAM[113][4].ACLR
RESET => RAM[113][5].ACLR
RESET => RAM[113][6].ACLR
RESET => RAM[113][7].ACLR
RESET => RAM[112][0].ACLR
RESET => RAM[112][1].ACLR
RESET => RAM[112][2].ACLR
RESET => RAM[112][3].ACLR
RESET => RAM[112][4].ACLR
RESET => RAM[112][5].ACLR
RESET => RAM[112][6].ACLR
RESET => RAM[112][7].ACLR
RESET => RAM[111][0].ACLR
RESET => RAM[111][1].ACLR
RESET => RAM[111][2].ACLR
RESET => RAM[111][3].ACLR
RESET => RAM[111][4].ACLR
RESET => RAM[111][5].ACLR
RESET => RAM[111][6].ACLR
RESET => RAM[111][7].ACLR
RESET => RAM[110][0].ACLR
RESET => RAM[110][1].ACLR
RESET => RAM[110][2].ACLR
RESET => RAM[110][3].ACLR
RESET => RAM[110][4].ACLR
RESET => RAM[110][5].ACLR
RESET => RAM[110][6].ACLR
RESET => RAM[110][7].ACLR
RESET => RAM[109][0].ACLR
RESET => RAM[109][1].ACLR
RESET => RAM[109][2].ACLR
RESET => RAM[109][3].ACLR
RESET => RAM[109][4].ACLR
RESET => RAM[109][5].ACLR
RESET => RAM[109][6].ACLR
RESET => RAM[109][7].ACLR
RESET => RAM[108][0].ACLR
RESET => RAM[108][1].ACLR
RESET => RAM[108][2].ACLR
RESET => RAM[108][3].ACLR
RESET => RAM[108][4].ACLR
RESET => RAM[108][5].ACLR
RESET => RAM[108][6].ACLR
RESET => RAM[108][7].ACLR
RESET => RAM[107][0].ACLR
RESET => RAM[107][1].ACLR
RESET => RAM[107][2].ACLR
RESET => RAM[107][3].ACLR
RESET => RAM[107][4].ACLR
RESET => RAM[107][5].ACLR
RESET => RAM[107][6].ACLR
RESET => RAM[107][7].ACLR
RESET => RAM[106][0].ACLR
RESET => RAM[106][1].ACLR
RESET => RAM[106][2].ACLR
RESET => RAM[106][3].ACLR
RESET => RAM[106][4].ACLR
RESET => RAM[106][5].ACLR
RESET => RAM[106][6].ACLR
RESET => RAM[106][7].ACLR
RESET => RAM[105][0].ACLR
RESET => RAM[105][1].ACLR
RESET => RAM[105][2].ACLR
RESET => RAM[105][3].ACLR
RESET => RAM[105][4].ACLR
RESET => RAM[105][5].ACLR
RESET => RAM[105][6].ACLR
RESET => RAM[105][7].ACLR
RESET => RAM[104][0].ACLR
RESET => RAM[104][1].ACLR
RESET => RAM[104][2].ACLR
RESET => RAM[104][3].ACLR
RESET => RAM[104][4].ACLR
RESET => RAM[104][5].ACLR
RESET => RAM[104][6].ACLR
RESET => RAM[104][7].ACLR
RESET => RAM[103][0].ACLR
RESET => RAM[103][1].ACLR
RESET => RAM[103][2].ACLR
RESET => RAM[103][3].ACLR
RESET => RAM[103][4].ACLR
RESET => RAM[103][5].ACLR
RESET => RAM[103][6].ACLR
RESET => RAM[103][7].ACLR
RESET => RAM[102][0].ACLR
RESET => RAM[102][1].ACLR
RESET => RAM[102][2].ACLR
RESET => RAM[102][3].ACLR
RESET => RAM[102][4].ACLR
RESET => RAM[102][5].ACLR
RESET => RAM[102][6].ACLR
RESET => RAM[102][7].ACLR
RESET => RAM[101][0].ACLR
RESET => RAM[101][1].ACLR
RESET => RAM[101][2].ACLR
RESET => RAM[101][3].ACLR
RESET => RAM[101][4].ACLR
RESET => RAM[101][5].ACLR
RESET => RAM[101][6].ACLR
RESET => RAM[101][7].ACLR
RESET => RAM[100][0].ACLR
RESET => RAM[100][1].ACLR
RESET => RAM[100][2].ACLR
RESET => RAM[100][3].ACLR
RESET => RAM[100][4].ACLR
RESET => RAM[100][5].ACLR
RESET => RAM[100][6].ACLR
RESET => RAM[100][7].ACLR
RESET => RAM[99][0].ACLR
RESET => RAM[99][1].ACLR
RESET => RAM[99][2].ACLR
RESET => RAM[99][3].ACLR
RESET => RAM[99][4].ACLR
RESET => RAM[99][5].ACLR
RESET => RAM[99][6].ACLR
RESET => RAM[99][7].ACLR
RESET => RAM[98][0].ACLR
RESET => RAM[98][1].ACLR
RESET => RAM[98][2].ACLR
RESET => RAM[98][3].ACLR
RESET => RAM[98][4].ACLR
RESET => RAM[98][5].ACLR
RESET => RAM[98][6].ACLR
RESET => RAM[98][7].ACLR
RESET => RAM[97][0].ACLR
RESET => RAM[97][1].ACLR
RESET => RAM[97][2].ACLR
RESET => RAM[97][3].ACLR
RESET => RAM[97][4].ACLR
RESET => RAM[97][5].ACLR
RESET => RAM[97][6].ACLR
RESET => RAM[97][7].ACLR
RESET => RAM[96][0].ACLR
RESET => RAM[96][1].ACLR
RESET => RAM[96][2].ACLR
RESET => RAM[96][3].ACLR
RESET => RAM[96][4].ACLR
RESET => RAM[96][5].ACLR
RESET => RAM[96][6].ACLR
RESET => RAM[96][7].ACLR
RESET => RAM[95][0].ACLR
RESET => RAM[95][1].ACLR
RESET => RAM[95][2].ACLR
RESET => RAM[95][3].ACLR
RESET => RAM[95][4].ACLR
RESET => RAM[95][5].ACLR
RESET => RAM[95][6].ACLR
RESET => RAM[95][7].ACLR
RESET => RAM[94][0].ACLR
RESET => RAM[94][1].ACLR
RESET => RAM[94][2].ACLR
RESET => RAM[94][3].ACLR
RESET => RAM[94][4].ACLR
RESET => RAM[94][5].ACLR
RESET => RAM[94][6].ACLR
RESET => RAM[94][7].ACLR
RESET => RAM[93][0].ACLR
RESET => RAM[93][1].ACLR
RESET => RAM[93][2].ACLR
RESET => RAM[93][3].ACLR
RESET => RAM[93][4].ACLR
RESET => RAM[93][5].ACLR
RESET => RAM[93][6].ACLR
RESET => RAM[93][7].ACLR
RESET => RAM[92][0].ACLR
RESET => RAM[92][1].ACLR
RESET => RAM[92][2].ACLR
RESET => RAM[92][3].ACLR
RESET => RAM[92][4].ACLR
RESET => RAM[92][5].ACLR
RESET => RAM[92][6].ACLR
RESET => RAM[92][7].ACLR
RESET => RAM[91][0].ACLR
RESET => RAM[91][1].ACLR
RESET => RAM[91][2].ACLR
RESET => RAM[91][3].ACLR
RESET => RAM[91][4].ACLR
RESET => RAM[91][5].ACLR
RESET => RAM[91][6].ACLR
RESET => RAM[91][7].ACLR
RESET => RAM[90][0].ACLR
RESET => RAM[90][1].ACLR
RESET => RAM[90][2].ACLR
RESET => RAM[90][3].ACLR
RESET => RAM[90][4].ACLR
RESET => RAM[90][5].ACLR
RESET => RAM[90][6].ACLR
RESET => RAM[90][7].ACLR
RESET => RAM[89][0].ACLR
RESET => RAM[89][1].ACLR
RESET => RAM[89][2].ACLR
RESET => RAM[89][3].ACLR
RESET => RAM[89][4].ACLR
RESET => RAM[89][5].ACLR
RESET => RAM[89][6].ACLR
RESET => RAM[89][7].ACLR
RESET => RAM[88][0].ACLR
RESET => RAM[88][1].ACLR
RESET => RAM[88][2].ACLR
RESET => RAM[88][3].ACLR
RESET => RAM[88][4].ACLR
RESET => RAM[88][5].ACLR
RESET => RAM[88][6].ACLR
RESET => RAM[88][7].ACLR
RESET => RAM[87][0].ACLR
RESET => RAM[87][1].ACLR
RESET => RAM[87][2].ACLR
RESET => RAM[87][3].ACLR
RESET => RAM[87][4].ACLR
RESET => RAM[87][5].ACLR
RESET => RAM[87][6].ACLR
RESET => RAM[87][7].ACLR
RESET => RAM[86][0].ACLR
RESET => RAM[86][1].ACLR
RESET => RAM[86][2].ACLR
RESET => RAM[86][3].ACLR
RESET => RAM[86][4].ACLR
RESET => RAM[86][5].ACLR
RESET => RAM[86][6].ACLR
RESET => RAM[86][7].ACLR
RESET => RAM[85][0].ACLR
RESET => RAM[85][1].ACLR
RESET => RAM[85][2].ACLR
RESET => RAM[85][3].ACLR
RESET => RAM[85][4].ACLR
RESET => RAM[85][5].ACLR
RESET => RAM[85][6].ACLR
RESET => RAM[85][7].ACLR
RESET => RAM[84][0].ACLR
RESET => RAM[84][1].ACLR
RESET => RAM[84][2].ACLR
RESET => RAM[84][3].ACLR
RESET => RAM[84][4].ACLR
RESET => RAM[84][5].ACLR
RESET => RAM[84][6].ACLR
RESET => RAM[84][7].ACLR
RESET => RAM[83][0].ACLR
RESET => RAM[83][1].ACLR
RESET => RAM[83][2].ACLR
RESET => RAM[83][3].ACLR
RESET => RAM[83][4].ACLR
RESET => RAM[83][5].ACLR
RESET => RAM[83][6].ACLR
RESET => RAM[83][7].ACLR
RESET => RAM[82][0].ACLR
RESET => RAM[82][1].ACLR
RESET => RAM[82][2].ACLR
RESET => RAM[82][3].ACLR
RESET => RAM[82][4].ACLR
RESET => RAM[82][5].ACLR
RESET => RAM[82][6].ACLR
RESET => RAM[82][7].ACLR
RESET => RAM[81][0].ACLR
RESET => RAM[81][1].ACLR
RESET => RAM[81][2].ACLR
RESET => RAM[81][3].ACLR
RESET => RAM[81][4].ACLR
RESET => RAM[81][5].ACLR
RESET => RAM[81][6].ACLR
RESET => RAM[81][7].ACLR
RESET => RAM[80][0].ACLR
RESET => RAM[80][1].ACLR
RESET => RAM[80][2].ACLR
RESET => RAM[80][3].ACLR
RESET => RAM[80][4].ACLR
RESET => RAM[80][5].ACLR
RESET => RAM[80][6].ACLR
RESET => RAM[80][7].ACLR
RESET => RAM[79][0].ACLR
RESET => RAM[79][1].ACLR
RESET => RAM[79][2].ACLR
RESET => RAM[79][3].ACLR
RESET => RAM[79][4].ACLR
RESET => RAM[79][5].ACLR
RESET => RAM[79][6].ACLR
RESET => RAM[79][7].ACLR
RESET => RAM[78][0].ACLR
RESET => RAM[78][1].ACLR
RESET => RAM[78][2].ACLR
RESET => RAM[78][3].ACLR
RESET => RAM[78][4].ACLR
RESET => RAM[78][5].ACLR
RESET => RAM[78][6].ACLR
RESET => RAM[78][7].ACLR
RESET => RAM[77][0].ACLR
RESET => RAM[77][1].ACLR
RESET => RAM[77][2].ACLR
RESET => RAM[77][3].ACLR
RESET => RAM[77][4].ACLR
RESET => RAM[77][5].ACLR
RESET => RAM[77][6].ACLR
RESET => RAM[77][7].ACLR
RESET => RAM[76][0].ACLR
RESET => RAM[76][1].ACLR
RESET => RAM[76][2].ACLR
RESET => RAM[76][3].ACLR
RESET => RAM[76][4].ACLR
RESET => RAM[76][5].ACLR
RESET => RAM[76][6].ACLR
RESET => RAM[76][7].ACLR
RESET => RAM[75][0].ACLR
RESET => RAM[75][1].ACLR
RESET => RAM[75][2].ACLR
RESET => RAM[75][3].ACLR
RESET => RAM[75][4].ACLR
RESET => RAM[75][5].ACLR
RESET => RAM[75][6].ACLR
RESET => RAM[75][7].ACLR
RESET => RAM[74][0].ACLR
RESET => RAM[74][1].ACLR
RESET => RAM[74][2].ACLR
RESET => RAM[74][3].ACLR
RESET => RAM[74][4].ACLR
RESET => RAM[74][5].ACLR
RESET => RAM[74][6].ACLR
RESET => RAM[74][7].ACLR
RESET => RAM[73][0].ACLR
RESET => RAM[73][1].ACLR
RESET => RAM[73][2].ACLR
RESET => RAM[73][3].ACLR
RESET => RAM[73][4].ACLR
RESET => RAM[73][5].ACLR
RESET => RAM[73][6].ACLR
RESET => RAM[73][7].ACLR
RESET => RAM[72][0].ACLR
RESET => RAM[72][1].ACLR
RESET => RAM[72][2].ACLR
RESET => RAM[72][3].ACLR
RESET => RAM[72][4].ACLR
RESET => RAM[72][5].ACLR
RESET => RAM[72][6].ACLR
RESET => RAM[72][7].ACLR
RESET => RAM[71][0].ACLR
RESET => RAM[71][1].ACLR
RESET => RAM[71][2].ACLR
RESET => RAM[71][3].ACLR
RESET => RAM[71][4].ACLR
RESET => RAM[71][5].ACLR
RESET => RAM[71][6].ACLR
RESET => RAM[71][7].ACLR
RESET => RAM[70][0].ACLR
RESET => RAM[70][1].ACLR
RESET => RAM[70][2].ACLR
RESET => RAM[70][3].ACLR
RESET => RAM[70][4].ACLR
RESET => RAM[70][5].ACLR
RESET => RAM[70][6].ACLR
RESET => RAM[70][7].ACLR
RESET => RAM[69][0].ACLR
RESET => RAM[69][1].ACLR
RESET => RAM[69][2].ACLR
RESET => RAM[69][3].ACLR
RESET => RAM[69][4].ACLR
RESET => RAM[69][5].ACLR
RESET => RAM[69][6].ACLR
RESET => RAM[69][7].ACLR
RESET => RAM[68][0].ACLR
RESET => RAM[68][1].ACLR
RESET => RAM[68][2].ACLR
RESET => RAM[68][3].ACLR
RESET => RAM[68][4].ACLR
RESET => RAM[68][5].ACLR
RESET => RAM[68][6].ACLR
RESET => RAM[68][7].ACLR
RESET => RAM[67][0].ACLR
RESET => RAM[67][1].ACLR
RESET => RAM[67][2].ACLR
RESET => RAM[67][3].ACLR
RESET => RAM[67][4].ACLR
RESET => RAM[67][5].ACLR
RESET => RAM[67][6].ACLR
RESET => RAM[67][7].ACLR
RESET => RAM[66][0].ACLR
RESET => RAM[66][1].ACLR
RESET => RAM[66][2].ACLR
RESET => RAM[66][3].ACLR
RESET => RAM[66][4].ACLR
RESET => RAM[66][5].ACLR
RESET => RAM[66][6].ACLR
RESET => RAM[66][7].ACLR
RESET => RAM[65][0].ACLR
RESET => RAM[65][1].ACLR
RESET => RAM[65][2].ACLR
RESET => RAM[65][3].ACLR
RESET => RAM[65][4].ACLR
RESET => RAM[65][5].ACLR
RESET => RAM[65][6].ACLR
RESET => RAM[65][7].ACLR
RESET => RAM[64][0].ACLR
RESET => RAM[64][1].ACLR
RESET => RAM[64][2].ACLR
RESET => RAM[64][3].ACLR
RESET => RAM[64][4].ACLR
RESET => RAM[64][5].ACLR
RESET => RAM[64][6].ACLR
RESET => RAM[64][7].ACLR
RESET => RAM[63][0].ACLR
RESET => RAM[63][1].ACLR
RESET => RAM[63][2].ACLR
RESET => RAM[63][3].ACLR
RESET => RAM[63][4].ACLR
RESET => RAM[63][5].ACLR
RESET => RAM[63][6].ACLR
RESET => RAM[63][7].ACLR
RESET => RAM[62][0].ACLR
RESET => RAM[62][1].ACLR
RESET => RAM[62][2].ACLR
RESET => RAM[62][3].ACLR
RESET => RAM[62][4].ACLR
RESET => RAM[62][5].ACLR
RESET => RAM[62][6].ACLR
RESET => RAM[62][7].ACLR
RESET => RAM[61][0].ACLR
RESET => RAM[61][1].ACLR
RESET => RAM[61][2].ACLR
RESET => RAM[61][3].ACLR
RESET => RAM[61][4].ACLR
RESET => RAM[61][5].ACLR
RESET => RAM[61][6].ACLR
RESET => RAM[61][7].ACLR
RESET => RAM[60][0].ACLR
RESET => RAM[60][1].ACLR
RESET => RAM[60][2].ACLR
RESET => RAM[60][3].ACLR
RESET => RAM[60][4].ACLR
RESET => RAM[60][5].ACLR
RESET => RAM[60][6].ACLR
RESET => RAM[60][7].ACLR
RESET => RAM[59][0].ACLR
RESET => RAM[59][1].ACLR
RESET => RAM[59][2].ACLR
RESET => RAM[59][3].ACLR
RESET => RAM[59][4].ACLR
RESET => RAM[59][5].ACLR
RESET => RAM[59][6].ACLR
RESET => RAM[59][7].ACLR
RESET => RAM[58][0].ACLR
RESET => RAM[58][1].ACLR
RESET => RAM[58][2].ACLR
RESET => RAM[58][3].ACLR
RESET => RAM[58][4].ACLR
RESET => RAM[58][5].ACLR
RESET => RAM[58][6].ACLR
RESET => RAM[58][7].ACLR
RESET => RAM[57][0].ACLR
RESET => RAM[57][1].ACLR
RESET => RAM[57][2].ACLR
RESET => RAM[57][3].ACLR
RESET => RAM[57][4].ACLR
RESET => RAM[57][5].ACLR
RESET => RAM[57][6].ACLR
RESET => RAM[57][7].ACLR
RESET => RAM[56][0].ACLR
RESET => RAM[56][1].ACLR
RESET => RAM[56][2].ACLR
RESET => RAM[56][3].ACLR
RESET => RAM[56][4].ACLR
RESET => RAM[56][5].ACLR
RESET => RAM[56][6].ACLR
RESET => RAM[56][7].ACLR
RESET => RAM[55][0].ACLR
RESET => RAM[55][1].ACLR
RESET => RAM[55][2].ACLR
RESET => RAM[55][3].ACLR
RESET => RAM[55][4].ACLR
RESET => RAM[55][5].ACLR
RESET => RAM[55][6].ACLR
RESET => RAM[55][7].ACLR
RESET => RAM[54][0].ACLR
RESET => RAM[54][1].ACLR
RESET => RAM[54][2].ACLR
RESET => RAM[54][3].ACLR
RESET => RAM[54][4].ACLR
RESET => RAM[54][5].ACLR
RESET => RAM[54][6].ACLR
RESET => RAM[54][7].ACLR
RESET => RAM[53][0].ACLR
RESET => RAM[53][1].ACLR
RESET => RAM[53][2].ACLR
RESET => RAM[53][3].ACLR
RESET => RAM[53][4].ACLR
RESET => RAM[53][5].ACLR
RESET => RAM[53][6].ACLR
RESET => RAM[53][7].ACLR
RESET => RAM[52][0].ACLR
RESET => RAM[52][1].ACLR
RESET => RAM[52][2].ACLR
RESET => RAM[52][3].ACLR
RESET => RAM[52][4].ACLR
RESET => RAM[52][5].ACLR
RESET => RAM[52][6].ACLR
RESET => RAM[52][7].ACLR
RESET => RAM[51][0].ACLR
RESET => RAM[51][1].ACLR
RESET => RAM[51][2].ACLR
RESET => RAM[51][3].ACLR
RESET => RAM[51][4].ACLR
RESET => RAM[51][5].ACLR
RESET => RAM[51][6].ACLR
RESET => RAM[51][7].ACLR
RESET => RAM[50][0].ACLR
RESET => RAM[50][1].ACLR
RESET => RAM[50][2].ACLR
RESET => RAM[50][3].ACLR
RESET => RAM[50][4].ACLR
RESET => RAM[50][5].ACLR
RESET => RAM[50][6].ACLR
RESET => RAM[50][7].ACLR
RESET => RAM[49][0].ACLR
RESET => RAM[49][1].ACLR
RESET => RAM[49][2].ACLR
RESET => RAM[49][3].ACLR
RESET => RAM[49][4].ACLR
RESET => RAM[49][5].ACLR
RESET => RAM[49][6].ACLR
RESET => RAM[49][7].ACLR
RESET => RAM[48][0].ACLR
RESET => RAM[48][1].ACLR
RESET => RAM[48][2].ACLR
RESET => RAM[48][3].ACLR
RESET => RAM[48][4].ACLR
RESET => RAM[48][5].ACLR
RESET => RAM[48][6].ACLR
RESET => RAM[48][7].ACLR
RESET => RAM[47][0].ACLR
RESET => RAM[47][1].ACLR
RESET => RAM[47][2].ACLR
RESET => RAM[47][3].ACLR
RESET => RAM[47][4].ACLR
RESET => RAM[47][5].ACLR
RESET => RAM[47][6].ACLR
RESET => RAM[47][7].ACLR
RESET => RAM[46][0].ACLR
RESET => RAM[46][1].ACLR
RESET => RAM[46][2].ACLR
RESET => RAM[46][3].ACLR
RESET => RAM[46][4].ACLR
RESET => RAM[46][5].ACLR
RESET => RAM[46][6].ACLR
RESET => RAM[46][7].ACLR
RESET => RAM[45][0].ACLR
RESET => RAM[45][1].ACLR
RESET => RAM[45][2].ACLR
RESET => RAM[45][3].ACLR
RESET => RAM[45][4].ACLR
RESET => RAM[45][5].ACLR
RESET => RAM[45][6].ACLR
RESET => RAM[45][7].ACLR
RESET => RAM[44][0].ACLR
RESET => RAM[44][1].ACLR
RESET => RAM[44][2].ACLR
RESET => RAM[44][3].ACLR
RESET => RAM[44][4].ACLR
RESET => RAM[44][5].ACLR
RESET => RAM[44][6].ACLR
RESET => RAM[44][7].ACLR
RESET => RAM[43][0].ACLR
RESET => RAM[43][1].ACLR
RESET => RAM[43][2].ACLR
RESET => RAM[43][3].ACLR
RESET => RAM[43][4].ACLR
RESET => RAM[43][5].ACLR
RESET => RAM[43][6].ACLR
RESET => RAM[43][7].ACLR
RESET => RAM[42][0].ACLR
RESET => RAM[42][1].ACLR
RESET => RAM[42][2].ACLR
RESET => RAM[42][3].ACLR
RESET => RAM[42][4].ACLR
RESET => RAM[42][5].ACLR
RESET => RAM[42][6].ACLR
RESET => RAM[42][7].ACLR
RESET => RAM[41][0].ACLR
RESET => RAM[41][1].ACLR
RESET => RAM[41][2].ACLR
RESET => RAM[41][3].ACLR
RESET => RAM[41][4].ACLR
RESET => RAM[41][5].ACLR
RESET => RAM[41][6].ACLR
RESET => RAM[41][7].ACLR
RESET => RAM[40][0].ACLR
RESET => RAM[40][1].ACLR
RESET => RAM[40][2].ACLR
RESET => RAM[40][3].ACLR
RESET => RAM[40][4].ACLR
RESET => RAM[40][5].ACLR
RESET => RAM[40][6].ACLR
RESET => RAM[40][7].ACLR
RESET => RAM[39][0].ACLR
RESET => RAM[39][1].ACLR
RESET => RAM[39][2].ACLR
RESET => RAM[39][3].ACLR
RESET => RAM[39][4].ACLR
RESET => RAM[39][5].ACLR
RESET => RAM[39][6].ACLR
RESET => RAM[39][7].ACLR
RESET => RAM[38][0].ACLR
RESET => RAM[38][1].ACLR
RESET => RAM[38][2].ACLR
RESET => RAM[38][3].ACLR
RESET => RAM[38][4].ACLR
RESET => RAM[38][5].ACLR
RESET => RAM[38][6].ACLR
RESET => RAM[38][7].ACLR
RESET => RAM[37][0].ACLR
RESET => RAM[37][1].ACLR
RESET => RAM[37][2].ACLR
RESET => RAM[37][3].ACLR
RESET => RAM[37][4].ACLR
RESET => RAM[37][5].ACLR
RESET => RAM[37][6].ACLR
RESET => RAM[37][7].ACLR
RESET => RAM[36][0].ACLR
RESET => RAM[36][1].ACLR
RESET => RAM[36][2].ACLR
RESET => RAM[36][3].ACLR
RESET => RAM[36][4].ACLR
RESET => RAM[36][5].ACLR
RESET => RAM[36][6].ACLR
RESET => RAM[36][7].ACLR
RESET => RAM[35][0].ACLR
RESET => RAM[35][1].ACLR
RESET => RAM[35][2].ACLR
RESET => RAM[35][3].ACLR
RESET => RAM[35][4].ACLR
RESET => RAM[35][5].ACLR
RESET => RAM[35][6].ACLR
RESET => RAM[35][7].ACLR
RESET => RAM[34][0].ACLR
RESET => RAM[34][1].ACLR
RESET => RAM[34][2].ACLR
RESET => RAM[34][3].ACLR
RESET => RAM[34][4].ACLR
RESET => RAM[34][5].ACLR
RESET => RAM[34][6].ACLR
RESET => RAM[34][7].ACLR
RESET => RAM[33][0].ACLR
RESET => RAM[33][1].ACLR
RESET => RAM[33][2].ACLR
RESET => RAM[33][3].ACLR
RESET => RAM[33][4].ACLR
RESET => RAM[33][5].ACLR
RESET => RAM[33][6].ACLR
RESET => RAM[33][7].ACLR
RESET => RAM[32][0].ACLR
RESET => RAM[32][1].ACLR
RESET => RAM[32][2].ACLR
RESET => RAM[32][3].ACLR
RESET => RAM[32][4].ACLR
RESET => RAM[32][5].ACLR
RESET => RAM[32][6].ACLR
RESET => RAM[32][7].ACLR
RESET => RAM[31][0].ACLR
RESET => RAM[31][1].ACLR
RESET => RAM[31][2].ACLR
RESET => RAM[31][3].ACLR
RESET => RAM[31][4].ACLR
RESET => RAM[31][5].ACLR
RESET => RAM[31][6].ACLR
RESET => RAM[31][7].ACLR
RESET => RAM[30][0].ACLR
RESET => RAM[30][1].ACLR
RESET => RAM[30][2].ACLR
RESET => RAM[30][3].ACLR
RESET => RAM[30][4].ACLR
RESET => RAM[30][5].ACLR
RESET => RAM[30][6].ACLR
RESET => RAM[30][7].ACLR
RESET => RAM[29][0].ACLR
RESET => RAM[29][1].ACLR
RESET => RAM[29][2].ACLR
RESET => RAM[29][3].ACLR
RESET => RAM[29][4].ACLR
RESET => RAM[29][5].ACLR
RESET => RAM[29][6].ACLR
RESET => RAM[29][7].ACLR
RESET => RAM[28][0].ACLR
RESET => RAM[28][1].ACLR
RESET => RAM[28][2].ACLR
RESET => RAM[28][3].ACLR
RESET => RAM[28][4].ACLR
RESET => RAM[28][5].ACLR
RESET => RAM[28][6].ACLR
RESET => RAM[28][7].ACLR
RESET => RAM[27][0].ACLR
RESET => RAM[27][1].ACLR
RESET => RAM[27][2].ACLR
RESET => RAM[27][3].ACLR
RESET => RAM[27][4].ACLR
RESET => RAM[27][5].ACLR
RESET => RAM[27][6].ACLR
RESET => RAM[27][7].ACLR
RESET => RAM[26][0].ACLR
RESET => RAM[26][1].ACLR
RESET => RAM[26][2].ACLR
RESET => RAM[26][3].ACLR
RESET => RAM[26][4].ACLR
RESET => RAM[26][5].ACLR
RESET => RAM[26][6].ACLR
RESET => RAM[26][7].ACLR
RESET => RAM[25][0].ACLR
RESET => RAM[25][1].ACLR
RESET => RAM[25][2].ACLR
RESET => RAM[25][3].ACLR
RESET => RAM[25][4].ACLR
RESET => RAM[25][5].ACLR
RESET => RAM[25][6].ACLR
RESET => RAM[25][7].ACLR
RESET => RAM[24][0].ACLR
RESET => RAM[24][1].ACLR
RESET => RAM[24][2].ACLR
RESET => RAM[24][3].ACLR
RESET => RAM[24][4].ACLR
RESET => RAM[24][5].ACLR
RESET => RAM[24][6].ACLR
RESET => RAM[24][7].ACLR
RESET => RAM[23][0].ACLR
RESET => RAM[23][1].ACLR
RESET => RAM[23][2].ACLR
RESET => RAM[23][3].ACLR
RESET => RAM[23][4].ACLR
RESET => RAM[23][5].ACLR
RESET => RAM[23][6].ACLR
RESET => RAM[23][7].ACLR
RESET => RAM[22][0].ACLR
RESET => RAM[22][1].ACLR
RESET => RAM[22][2].ACLR
RESET => RAM[22][3].ACLR
RESET => RAM[22][4].ACLR
RESET => RAM[22][5].ACLR
RESET => RAM[22][6].ACLR
RESET => RAM[22][7].ACLR
RESET => RAM[21][0].ACLR
RESET => RAM[21][1].ACLR
RESET => RAM[21][2].ACLR
RESET => RAM[21][3].ACLR
RESET => RAM[21][4].ACLR
RESET => RAM[21][5].ACLR
RESET => RAM[21][6].ACLR
RESET => RAM[21][7].ACLR
RESET => RAM[20][0].ACLR
RESET => RAM[20][1].ACLR
RESET => RAM[20][2].ACLR
RESET => RAM[20][3].ACLR
RESET => RAM[20][4].ACLR
RESET => RAM[20][5].ACLR
RESET => RAM[20][6].ACLR
RESET => RAM[20][7].ACLR
RESET => RAM[19][0].ACLR
RESET => RAM[19][1].ACLR
RESET => RAM[19][2].ACLR
RESET => RAM[19][3].ACLR
RESET => RAM[19][4].ACLR
RESET => RAM[19][5].ACLR
RESET => RAM[19][6].ACLR
RESET => RAM[19][7].ACLR
RESET => RAM[18][0].ACLR
RESET => RAM[18][1].ACLR
RESET => RAM[18][2].ACLR
RESET => RAM[18][3].ACLR
RESET => RAM[18][4].ACLR
RESET => RAM[18][5].ACLR
RESET => RAM[18][6].ACLR
RESET => RAM[18][7].ACLR
RESET => RAM[17][0].ACLR
RESET => RAM[17][1].ACLR
RESET => RAM[17][2].ACLR
RESET => RAM[17][3].ACLR
RESET => RAM[17][4].ACLR
RESET => RAM[17][5].ACLR
RESET => RAM[17][6].ACLR
RESET => RAM[17][7].ACLR
RESET => RAM[16][0].ACLR
RESET => RAM[16][1].ACLR
RESET => RAM[16][2].ACLR
RESET => RAM[16][3].ACLR
RESET => RAM[16][4].ACLR
RESET => RAM[16][5].ACLR
RESET => RAM[16][6].ACLR
RESET => RAM[16][7].ACLR
RESET => RAM[15][0].ACLR
RESET => RAM[15][1].ACLR
RESET => RAM[15][2].ACLR
RESET => RAM[15][3].ACLR
RESET => RAM[15][4].ACLR
RESET => RAM[15][5].ACLR
RESET => RAM[15][6].ACLR
RESET => RAM[15][7].ACLR
RESET => RAM[14][0].ACLR
RESET => RAM[14][1].ACLR
RESET => RAM[14][2].ACLR
RESET => RAM[14][3].ACLR
RESET => RAM[14][4].ACLR
RESET => RAM[14][5].ACLR
RESET => RAM[14][6].ACLR
RESET => RAM[14][7].ACLR
RESET => RAM[13][0].ACLR
RESET => RAM[13][1].ACLR
RESET => RAM[13][2].ACLR
RESET => RAM[13][3].ACLR
RESET => RAM[13][4].ACLR
RESET => RAM[13][5].ACLR
RESET => RAM[13][6].ACLR
RESET => RAM[13][7].ACLR
RESET => RAM[12][0].ACLR
RESET => RAM[12][1].ACLR
RESET => RAM[12][2].ACLR
RESET => RAM[12][3].ACLR
RESET => RAM[12][4].ACLR
RESET => RAM[12][5].ACLR
RESET => RAM[12][6].ACLR
RESET => RAM[12][7].ACLR
RESET => RAM[11][0].ACLR
RESET => RAM[11][1].ACLR
RESET => RAM[11][2].ACLR
RESET => RAM[11][3].ACLR
RESET => RAM[11][4].ACLR
RESET => RAM[11][5].ACLR
RESET => RAM[11][6].ACLR
RESET => RAM[11][7].ACLR
RESET => RAM[10][0].ACLR
RESET => RAM[10][1].ACLR
RESET => RAM[10][2].ACLR
RESET => RAM[10][3].ACLR
RESET => RAM[10][4].ACLR
RESET => RAM[10][5].ACLR
RESET => RAM[10][6].ACLR
RESET => RAM[10][7].ACLR
RESET => RAM[9][0].ACLR
RESET => RAM[9][1].ACLR
RESET => RAM[9][2].ACLR
RESET => RAM[9][3].ACLR
RESET => RAM[9][4].ACLR
RESET => RAM[9][5].ACLR
RESET => RAM[9][6].ACLR
RESET => RAM[9][7].ACLR
RESET => RAM[8][0].ACLR
RESET => RAM[8][1].ACLR
RESET => RAM[8][2].ACLR
RESET => RAM[8][3].ACLR
RESET => RAM[8][4].ACLR
RESET => RAM[8][5].ACLR
RESET => RAM[8][6].ACLR
RESET => RAM[8][7].ACLR
RESET => RAM[7][0].ACLR
RESET => RAM[7][1].ACLR
RESET => RAM[7][2].ACLR
RESET => RAM[7][3].ACLR
RESET => RAM[7][4].ACLR
RESET => RAM[7][5].ACLR
RESET => RAM[7][6].ACLR
RESET => RAM[7][7].ACLR
RESET => RAM[6][0].ACLR
RESET => RAM[6][1].ACLR
RESET => RAM[6][2].ACLR
RESET => RAM[6][3].ACLR
RESET => RAM[6][4].ACLR
RESET => RAM[6][5].ACLR
RESET => RAM[6][6].ACLR
RESET => RAM[6][7].ACLR
RESET => RAM[5][0].ACLR
RESET => RAM[5][1].ACLR
RESET => RAM[5][2].ACLR
RESET => RAM[5][3].ACLR
RESET => RAM[5][4].ACLR
RESET => RAM[5][5].ACLR
RESET => RAM[5][6].ACLR
RESET => RAM[5][7].ACLR
RESET => RAM[4][0].ACLR
RESET => RAM[4][1].ACLR
RESET => RAM[4][2].ACLR
RESET => RAM[4][3].ACLR
RESET => RAM[4][4].ACLR
RESET => RAM[4][5].ACLR
RESET => RAM[4][6].ACLR
RESET => RAM[4][7].ACLR
RESET => RAM[3][0].ACLR
RESET => RAM[3][1].ACLR
RESET => RAM[3][2].ACLR
RESET => RAM[3][3].ACLR
RESET => RAM[3][4].ACLR
RESET => RAM[3][5].ACLR
RESET => RAM[3][6].ACLR
RESET => RAM[3][7].ACLR
RESET => RAM[2][0].ACLR
RESET => RAM[2][1].ACLR
RESET => RAM[2][2].ACLR
RESET => RAM[2][3].ACLR
RESET => RAM[2][4].ACLR
RESET => RAM[2][5].ACLR
RESET => RAM[2][6].ACLR
RESET => RAM[2][7].ACLR
RESET => RAM[1][0].ACLR
RESET => RAM[1][1].ACLR
RESET => RAM[1][2].ACLR
RESET => RAM[1][3].ACLR
RESET => RAM[1][4].ACLR
RESET => RAM[1][5].ACLR
RESET => RAM[1][6].ACLR
RESET => RAM[1][7].ACLR
RESET => RAM[0][0].ACLR
RESET => RAM[0][1].ACLR
RESET => RAM[0][2].ACLR
RESET => RAM[0][3].ACLR
RESET => RAM[0][4].ACLR
RESET => RAM[0][5].ACLR
RESET => RAM[0][6].ACLR
RESET => RAM[0][7].ACLR
RESET => DIRBUF1~reg0.ACLR
RESET => DATA_IN[0].ACLR
RESET => DATA_IN[1].ACLR
RESET => DATA_IN[2].ACLR
RESET => DATA_IN[3].ACLR
RESET => DATA_IN[4].ACLR
RESET => DATA_IN[5].ACLR
RESET => DATA_IN[6].ACLR
RESET => DATA_IN[7].ACLR
RESET => DATA[0]~en.ACLR
RESET => DATA[1]~en.ACLR
RESET => DATA[2]~en.ACLR
RESET => DATA[3]~en.ACLR
RESET => DATA[4]~en.ACLR
RESET => DATA[5]~en.ACLR
RESET => DATA[6]~en.ACLR
RESET => DATA[7]~en.ACLR
DATA[0] <> DATA[0]
DATA[1] <> DATA[1]
DATA[2] <> DATA[2]
DATA[3] <> DATA[3]
DATA[4] <> DATA[4]
DATA[5] <> DATA[5]
DATA[6] <> DATA[6]
DATA[7] <> DATA[7]
ADDR[0] => Mux0.IN122
ADDR[0] => Mux1.IN122
ADDR[0] => Mux2.IN122
ADDR[0] => Mux3.IN122
ADDR[0] => Mux4.IN122
ADDR[0] => Mux5.IN122
ADDR[0] => Mux6.IN119
ADDR[0] => Mux7.IN119
ADDR[0] => Decoder0.IN6
ADDR[1] => Mux0.IN121
ADDR[1] => Mux1.IN121
ADDR[1] => Mux2.IN121
ADDR[1] => Mux3.IN121
ADDR[1] => Mux4.IN121
ADDR[1] => Mux5.IN121
ADDR[1] => Mux6.IN118
ADDR[1] => Mux7.IN118
ADDR[1] => Decoder0.IN5
ADDR[2] => Mux0.IN120
ADDR[2] => Mux1.IN120
ADDR[2] => Mux2.IN120
ADDR[2] => Mux3.IN120
ADDR[2] => Mux4.IN120
ADDR[2] => Mux5.IN120
ADDR[2] => Mux6.IN117
ADDR[2] => Mux7.IN117
ADDR[2] => Decoder0.IN4
ADDR[3] => Mux0.IN119
ADDR[3] => Mux1.IN119
ADDR[3] => Mux2.IN119
ADDR[3] => Mux3.IN119
ADDR[3] => Mux4.IN119
ADDR[3] => Mux5.IN119
ADDR[3] => Mux6.IN116
ADDR[3] => Mux7.IN116
ADDR[3] => Decoder0.IN3
ADDR[4] => Mux0.IN118
ADDR[4] => Mux1.IN118
ADDR[4] => Mux2.IN118
ADDR[4] => Mux3.IN118
ADDR[4] => Mux4.IN118
ADDR[4] => Mux5.IN118
ADDR[4] => Mux6.IN115
ADDR[4] => Mux7.IN115
ADDR[4] => Decoder0.IN2
ADDR[5] => Mux0.IN117
ADDR[5] => Mux1.IN117
ADDR[5] => Mux2.IN117
ADDR[5] => Mux3.IN117
ADDR[5] => Mux4.IN117
ADDR[5] => Mux5.IN117
ADDR[5] => Mux6.IN114
ADDR[5] => Mux7.IN114
ADDR[5] => Decoder0.IN1
ADDR[6] => Mux0.IN116
ADDR[6] => Mux1.IN116
ADDR[6] => Mux2.IN116
ADDR[6] => Mux3.IN116
ADDR[6] => Mux4.IN116
ADDR[6] => Mux5.IN116
ADDR[6] => Mux6.IN113
ADDR[6] => Mux7.IN113
ADDR[6] => Decoder0.IN0
ADDR[7] => Mux0.IN115
ADDR[7] => Mux1.IN115
ADDR[7] => Mux2.IN115
ADDR[7] => Mux3.IN115
ADDR[7] => Mux4.IN115
ADDR[7] => Mux5.IN115
ADDR[7] => Mux6.IN112
ADDR[7] => Mux7.IN112
ADDR[7] => RAM[127][0].ENA
ADDR[7] => RAM[0][7].ENA
ADDR[7] => RAM[0][6].ENA
ADDR[7] => RAM[0][5].ENA
ADDR[7] => RAM[0][4].ENA
ADDR[7] => RAM[0][3].ENA
ADDR[7] => RAM[0][2].ENA
ADDR[7] => RAM[0][1].ENA
ADDR[7] => RAM[0][0].ENA
ADDR[7] => RAM[1][7].ENA
ADDR[7] => RAM[1][6].ENA
ADDR[7] => RAM[1][5].ENA
ADDR[7] => RAM[1][4].ENA
ADDR[7] => RAM[1][3].ENA
ADDR[7] => RAM[1][2].ENA
ADDR[7] => RAM[1][1].ENA
ADDR[7] => RAM[1][0].ENA
ADDR[7] => RAM[2][7].ENA
ADDR[7] => RAM[2][6].ENA
ADDR[7] => RAM[2][5].ENA
ADDR[7] => RAM[2][4].ENA
ADDR[7] => RAM[2][3].ENA
ADDR[7] => RAM[2][2].ENA
ADDR[7] => RAM[2][1].ENA
ADDR[7] => RAM[2][0].ENA
ADDR[7] => RAM[3][7].ENA
ADDR[7] => RAM[3][6].ENA
ADDR[7] => RAM[3][5].ENA
ADDR[7] => RAM[3][4].ENA
ADDR[7] => RAM[3][3].ENA
ADDR[7] => RAM[3][2].ENA
ADDR[7] => RAM[3][1].ENA
ADDR[7] => RAM[3][0].ENA
ADDR[7] => RAM[4][7].ENA
ADDR[7] => RAM[4][6].ENA
ADDR[7] => RAM[4][5].ENA
ADDR[7] => RAM[4][4].ENA
ADDR[7] => RAM[4][3].ENA
ADDR[7] => RAM[4][2].ENA
ADDR[7] => RAM[4][1].ENA
ADDR[7] => RAM[4][0].ENA
ADDR[7] => RAM[5][7].ENA
ADDR[7] => RAM[5][6].ENA
ADDR[7] => RAM[5][5].ENA
ADDR[7] => RAM[5][4].ENA
ADDR[7] => RAM[5][3].ENA
ADDR[7] => RAM[5][2].ENA
ADDR[7] => RAM[5][1].ENA
ADDR[7] => RAM[5][0].ENA
ADDR[7] => RAM[6][7].ENA
ADDR[7] => RAM[6][6].ENA
ADDR[7] => RAM[6][5].ENA
ADDR[7] => RAM[6][4].ENA
ADDR[7] => RAM[6][3].ENA
ADDR[7] => RAM[6][2].ENA
ADDR[7] => RAM[6][1].ENA
ADDR[7] => RAM[6][0].ENA
ADDR[7] => RAM[7][7].ENA
ADDR[7] => RAM[7][6].ENA
ADDR[7] => RAM[7][5].ENA
ADDR[7] => RAM[7][4].ENA
ADDR[7] => RAM[7][3].ENA
ADDR[7] => RAM[7][2].ENA
ADDR[7] => RAM[7][1].ENA
ADDR[7] => RAM[7][0].ENA
ADDR[7] => RAM[8][7].ENA
ADDR[7] => RAM[8][6].ENA
ADDR[7] => RAM[8][5].ENA
ADDR[7] => RAM[8][4].ENA
ADDR[7] => RAM[8][3].ENA
ADDR[7] => RAM[8][2].ENA
ADDR[7] => RAM[8][1].ENA
ADDR[7] => RAM[8][0].ENA
ADDR[7] => RAM[9][7].ENA
ADDR[7] => RAM[9][6].ENA
ADDR[7] => RAM[9][5].ENA
ADDR[7] => RAM[9][4].ENA
ADDR[7] => RAM[9][3].ENA
ADDR[7] => RAM[9][2].ENA
ADDR[7] => RAM[9][1].ENA
ADDR[7] => RAM[9][0].ENA
ADDR[7] => RAM[10][7].ENA
ADDR[7] => RAM[10][6].ENA
ADDR[7] => RAM[10][5].ENA
ADDR[7] => RAM[10][4].ENA
ADDR[7] => RAM[10][3].ENA
ADDR[7] => RAM[10][2].ENA
ADDR[7] => RAM[10][1].ENA
ADDR[7] => RAM[10][0].ENA
ADDR[7] => RAM[11][7].ENA
ADDR[7] => RAM[11][6].ENA
ADDR[7] => RAM[11][5].ENA
ADDR[7] => RAM[11][4].ENA
ADDR[7] => RAM[11][3].ENA
ADDR[7] => RAM[11][2].ENA
ADDR[7] => RAM[11][1].ENA
ADDR[7] => RAM[11][0].ENA
ADDR[7] => RAM[12][7].ENA
ADDR[7] => RAM[12][6].ENA
ADDR[7] => RAM[12][5].ENA
ADDR[7] => RAM[12][4].ENA
ADDR[7] => RAM[12][3].ENA
ADDR[7] => RAM[12][2].ENA
ADDR[7] => RAM[12][1].ENA
ADDR[7] => RAM[12][0].ENA
ADDR[7] => RAM[13][7].ENA
ADDR[7] => RAM[13][6].ENA
ADDR[7] => RAM[13][5].ENA
ADDR[7] => RAM[13][4].ENA
ADDR[7] => RAM[13][3].ENA
ADDR[7] => RAM[13][2].ENA
ADDR[7] => RAM[13][1].ENA
ADDR[7] => RAM[13][0].ENA
ADDR[7] => RAM[14][7].ENA
ADDR[7] => RAM[14][6].ENA
ADDR[7] => RAM[14][5].ENA
ADDR[7] => RAM[14][4].ENA
ADDR[7] => RAM[14][3].ENA
ADDR[7] => RAM[14][2].ENA
ADDR[7] => RAM[14][1].ENA
ADDR[7] => RAM[14][0].ENA
ADDR[7] => RAM[15][7].ENA
ADDR[7] => RAM[15][6].ENA
ADDR[7] => RAM[15][5].ENA
ADDR[7] => RAM[15][4].ENA
ADDR[7] => RAM[15][3].ENA
ADDR[7] => RAM[15][2].ENA
ADDR[7] => RAM[15][1].ENA
ADDR[7] => RAM[15][0].ENA
ADDR[7] => RAM[16][7].ENA
ADDR[7] => RAM[16][6].ENA
ADDR[7] => RAM[16][5].ENA
ADDR[7] => RAM[16][4].ENA
ADDR[7] => RAM[16][3].ENA
ADDR[7] => RAM[16][2].ENA
ADDR[7] => RAM[16][1].ENA
ADDR[7] => RAM[16][0].ENA
ADDR[7] => RAM[17][7].ENA
ADDR[7] => RAM[17][6].ENA
ADDR[7] => RAM[17][5].ENA
ADDR[7] => RAM[17][4].ENA
ADDR[7] => RAM[17][3].ENA
ADDR[7] => RAM[17][2].ENA
ADDR[7] => RAM[17][1].ENA
ADDR[7] => RAM[17][0].ENA
ADDR[7] => RAM[18][7].ENA
ADDR[7] => RAM[18][6].ENA
ADDR[7] => RAM[18][5].ENA
ADDR[7] => RAM[18][4].ENA
ADDR[7] => RAM[18][3].ENA
ADDR[7] => RAM[18][2].ENA
ADDR[7] => RAM[18][1].ENA
ADDR[7] => RAM[18][0].ENA
ADDR[7] => RAM[19][7].ENA
ADDR[7] => RAM[19][6].ENA
ADDR[7] => RAM[19][5].ENA
ADDR[7] => RAM[19][4].ENA
ADDR[7] => RAM[19][3].ENA
ADDR[7] => RAM[19][2].ENA
ADDR[7] => RAM[19][1].ENA
ADDR[7] => RAM[19][0].ENA
ADDR[7] => RAM[20][7].ENA
ADDR[7] => RAM[20][6].ENA
ADDR[7] => RAM[20][5].ENA
ADDR[7] => RAM[20][4].ENA
ADDR[7] => RAM[20][3].ENA
ADDR[7] => RAM[20][2].ENA
ADDR[7] => RAM[20][1].ENA
ADDR[7] => RAM[20][0].ENA
ADDR[7] => RAM[21][7].ENA
ADDR[7] => RAM[21][6].ENA
ADDR[7] => RAM[21][5].ENA
ADDR[7] => RAM[21][4].ENA
ADDR[7] => RAM[21][3].ENA
ADDR[7] => RAM[21][2].ENA
ADDR[7] => RAM[21][1].ENA
ADDR[7] => RAM[21][0].ENA
ADDR[7] => RAM[22][7].ENA
ADDR[7] => RAM[22][6].ENA
ADDR[7] => RAM[22][5].ENA
ADDR[7] => RAM[22][4].ENA
ADDR[7] => RAM[22][3].ENA
ADDR[7] => RAM[22][2].ENA
ADDR[7] => RAM[22][1].ENA
ADDR[7] => RAM[22][0].ENA
ADDR[7] => RAM[23][7].ENA
ADDR[7] => RAM[23][6].ENA
ADDR[7] => RAM[23][5].ENA
ADDR[7] => RAM[23][4].ENA
ADDR[7] => RAM[23][3].ENA
ADDR[7] => RAM[23][2].ENA
ADDR[7] => RAM[23][1].ENA
ADDR[7] => RAM[23][0].ENA
ADDR[7] => RAM[24][7].ENA
ADDR[7] => RAM[24][6].ENA
ADDR[7] => RAM[24][5].ENA
ADDR[7] => RAM[24][4].ENA
ADDR[7] => RAM[24][3].ENA
ADDR[7] => RAM[24][2].ENA
ADDR[7] => RAM[24][1].ENA
ADDR[7] => RAM[24][0].ENA
ADDR[7] => RAM[25][7].ENA
ADDR[7] => RAM[25][6].ENA
ADDR[7] => RAM[25][5].ENA
ADDR[7] => RAM[25][4].ENA
ADDR[7] => RAM[25][3].ENA
ADDR[7] => RAM[25][2].ENA
ADDR[7] => RAM[25][1].ENA
ADDR[7] => RAM[25][0].ENA
ADDR[7] => RAM[26][7].ENA
ADDR[7] => RAM[26][6].ENA
ADDR[7] => RAM[26][5].ENA
ADDR[7] => RAM[26][4].ENA
ADDR[7] => RAM[26][3].ENA
ADDR[7] => RAM[26][2].ENA
ADDR[7] => RAM[26][1].ENA
ADDR[7] => RAM[26][0].ENA
ADDR[7] => RAM[27][7].ENA
ADDR[7] => RAM[27][6].ENA
ADDR[7] => RAM[27][5].ENA
ADDR[7] => RAM[27][4].ENA
ADDR[7] => RAM[27][3].ENA
ADDR[7] => RAM[27][2].ENA
ADDR[7] => RAM[27][1].ENA
ADDR[7] => RAM[27][0].ENA
ADDR[7] => RAM[28][7].ENA
ADDR[7] => RAM[28][6].ENA
ADDR[7] => RAM[28][5].ENA
ADDR[7] => RAM[28][4].ENA
ADDR[7] => RAM[28][3].ENA
ADDR[7] => RAM[28][2].ENA
ADDR[7] => RAM[28][1].ENA
ADDR[7] => RAM[28][0].ENA
ADDR[7] => RAM[29][7].ENA
ADDR[7] => RAM[29][6].ENA
ADDR[7] => RAM[29][5].ENA
ADDR[7] => RAM[29][4].ENA
ADDR[7] => RAM[29][3].ENA
ADDR[7] => RAM[29][2].ENA
ADDR[7] => RAM[29][1].ENA
ADDR[7] => RAM[29][0].ENA
ADDR[7] => RAM[30][7].ENA
ADDR[7] => RAM[30][6].ENA
ADDR[7] => RAM[30][5].ENA
ADDR[7] => RAM[30][4].ENA
ADDR[7] => RAM[30][3].ENA
ADDR[7] => RAM[30][2].ENA
ADDR[7] => RAM[30][1].ENA
ADDR[7] => RAM[30][0].ENA
ADDR[7] => RAM[31][7].ENA
ADDR[7] => RAM[31][6].ENA
ADDR[7] => RAM[31][5].ENA
ADDR[7] => RAM[31][4].ENA
ADDR[7] => RAM[31][3].ENA
ADDR[7] => RAM[31][2].ENA
ADDR[7] => RAM[31][1].ENA
ADDR[7] => RAM[31][0].ENA
ADDR[7] => RAM[32][7].ENA
ADDR[7] => RAM[32][6].ENA
ADDR[7] => RAM[32][5].ENA
ADDR[7] => RAM[32][4].ENA
ADDR[7] => RAM[32][3].ENA
ADDR[7] => RAM[32][2].ENA
ADDR[7] => RAM[32][1].ENA
ADDR[7] => RAM[32][0].ENA
ADDR[7] => RAM[33][7].ENA
ADDR[7] => RAM[33][6].ENA
ADDR[7] => RAM[33][5].ENA
ADDR[7] => RAM[33][4].ENA
ADDR[7] => RAM[33][3].ENA
ADDR[7] => RAM[33][2].ENA
ADDR[7] => RAM[33][1].ENA
ADDR[7] => RAM[33][0].ENA
ADDR[7] => RAM[34][7].ENA
ADDR[7] => RAM[34][6].ENA
ADDR[7] => RAM[34][5].ENA
ADDR[7] => RAM[34][4].ENA
ADDR[7] => RAM[34][3].ENA
ADDR[7] => RAM[34][2].ENA
ADDR[7] => RAM[34][1].ENA
ADDR[7] => RAM[34][0].ENA
ADDR[7] => RAM[35][7].ENA
ADDR[7] => RAM[35][6].ENA
ADDR[7] => RAM[35][5].ENA
ADDR[7] => RAM[35][4].ENA
ADDR[7] => RAM[35][3].ENA
ADDR[7] => RAM[35][2].ENA
ADDR[7] => RAM[35][1].ENA
ADDR[7] => RAM[35][0].ENA
ADDR[7] => RAM[36][7].ENA
ADDR[7] => RAM[36][6].ENA
ADDR[7] => RAM[36][5].ENA
ADDR[7] => RAM[36][4].ENA
ADDR[7] => RAM[36][3].ENA
ADDR[7] => RAM[36][2].ENA
ADDR[7] => RAM[36][1].ENA
ADDR[7] => RAM[36][0].ENA
ADDR[7] => RAM[37][7].ENA
ADDR[7] => RAM[37][6].ENA
ADDR[7] => RAM[37][5].ENA
ADDR[7] => RAM[37][4].ENA
ADDR[7] => RAM[37][3].ENA
ADDR[7] => RAM[37][2].ENA
ADDR[7] => RAM[37][1].ENA
ADDR[7] => RAM[37][0].ENA
ADDR[7] => RAM[38][7].ENA
ADDR[7] => RAM[38][6].ENA
ADDR[7] => RAM[38][5].ENA
ADDR[7] => RAM[38][4].ENA
ADDR[7] => RAM[38][3].ENA
ADDR[7] => RAM[38][2].ENA
ADDR[7] => RAM[38][1].ENA
ADDR[7] => RAM[38][0].ENA
ADDR[7] => RAM[39][7].ENA
ADDR[7] => RAM[39][6].ENA
ADDR[7] => RAM[39][5].ENA
ADDR[7] => RAM[39][4].ENA
ADDR[7] => RAM[39][3].ENA
ADDR[7] => RAM[39][2].ENA
ADDR[7] => RAM[39][1].ENA
ADDR[7] => RAM[39][0].ENA
ADDR[7] => RAM[40][7].ENA
ADDR[7] => RAM[40][6].ENA
ADDR[7] => RAM[40][5].ENA
ADDR[7] => RAM[40][4].ENA
ADDR[7] => RAM[40][3].ENA
ADDR[7] => RAM[40][2].ENA
ADDR[7] => RAM[40][1].ENA
ADDR[7] => RAM[40][0].ENA
ADDR[7] => RAM[41][7].ENA
ADDR[7] => RAM[41][6].ENA
ADDR[7] => RAM[41][5].ENA
ADDR[7] => RAM[41][4].ENA
ADDR[7] => RAM[41][3].ENA
ADDR[7] => RAM[41][2].ENA
ADDR[7] => RAM[41][1].ENA
ADDR[7] => RAM[41][0].ENA
ADDR[7] => RAM[42][7].ENA
ADDR[7] => RAM[42][6].ENA
ADDR[7] => RAM[42][5].ENA
ADDR[7] => RAM[42][4].ENA
ADDR[7] => RAM[42][3].ENA
ADDR[7] => RAM[42][2].ENA
ADDR[7] => RAM[42][1].ENA
ADDR[7] => RAM[42][0].ENA
ADDR[7] => RAM[43][7].ENA
ADDR[7] => RAM[43][6].ENA
ADDR[7] => RAM[43][5].ENA
ADDR[7] => RAM[43][4].ENA
ADDR[7] => RAM[43][3].ENA
ADDR[7] => RAM[43][2].ENA
ADDR[7] => RAM[43][1].ENA
ADDR[7] => RAM[43][0].ENA
ADDR[7] => RAM[44][7].ENA
ADDR[7] => RAM[44][6].ENA
ADDR[7] => RAM[44][5].ENA
ADDR[7] => RAM[44][4].ENA
ADDR[7] => RAM[44][3].ENA
ADDR[7] => RAM[44][2].ENA
ADDR[7] => RAM[44][1].ENA
ADDR[7] => RAM[44][0].ENA
ADDR[7] => RAM[45][7].ENA
ADDR[7] => RAM[45][6].ENA
ADDR[7] => RAM[45][5].ENA
ADDR[7] => RAM[45][4].ENA
ADDR[7] => RAM[45][3].ENA
ADDR[7] => RAM[45][2].ENA
ADDR[7] => RAM[45][1].ENA
ADDR[7] => RAM[45][0].ENA
ADDR[7] => RAM[46][7].ENA
ADDR[7] => RAM[46][6].ENA
ADDR[7] => RAM[46][5].ENA
ADDR[7] => RAM[46][4].ENA
ADDR[7] => RAM[46][3].ENA
ADDR[7] => RAM[46][2].ENA
ADDR[7] => RAM[46][1].ENA
ADDR[7] => RAM[46][0].ENA
ADDR[7] => RAM[47][7].ENA
ADDR[7] => RAM[47][6].ENA
ADDR[7] => RAM[47][5].ENA
ADDR[7] => RAM[47][4].ENA
ADDR[7] => RAM[47][3].ENA
ADDR[7] => RAM[47][2].ENA
ADDR[7] => RAM[47][1].ENA
ADDR[7] => RAM[47][0].ENA
ADDR[7] => RAM[48][7].ENA
ADDR[7] => RAM[48][6].ENA
ADDR[7] => RAM[48][5].ENA
ADDR[7] => RAM[48][4].ENA
ADDR[7] => RAM[48][3].ENA
ADDR[7] => RAM[48][2].ENA
ADDR[7] => RAM[48][1].ENA
ADDR[7] => RAM[48][0].ENA
ADDR[7] => RAM[49][7].ENA
ADDR[7] => RAM[49][6].ENA
ADDR[7] => RAM[49][5].ENA
ADDR[7] => RAM[49][4].ENA
ADDR[7] => RAM[49][3].ENA
ADDR[7] => RAM[49][2].ENA
ADDR[7] => RAM[49][1].ENA
ADDR[7] => RAM[49][0].ENA
ADDR[7] => RAM[50][7].ENA
ADDR[7] => RAM[50][6].ENA
ADDR[7] => RAM[50][5].ENA
ADDR[7] => RAM[50][4].ENA
ADDR[7] => RAM[50][3].ENA
ADDR[7] => RAM[50][2].ENA
ADDR[7] => RAM[50][1].ENA
ADDR[7] => RAM[50][0].ENA
ADDR[7] => RAM[51][7].ENA
ADDR[7] => RAM[51][6].ENA
ADDR[7] => RAM[51][5].ENA
ADDR[7] => RAM[51][4].ENA
ADDR[7] => RAM[51][3].ENA
ADDR[7] => RAM[51][2].ENA
ADDR[7] => RAM[51][1].ENA
ADDR[7] => RAM[51][0].ENA
ADDR[7] => RAM[52][7].ENA
ADDR[7] => RAM[52][6].ENA
ADDR[7] => RAM[52][5].ENA
ADDR[7] => RAM[52][4].ENA
ADDR[7] => RAM[52][3].ENA
ADDR[7] => RAM[52][2].ENA
ADDR[7] => RAM[52][1].ENA
ADDR[7] => RAM[52][0].ENA
ADDR[7] => RAM[53][7].ENA
ADDR[7] => RAM[53][6].ENA
ADDR[7] => RAM[53][5].ENA
ADDR[7] => RAM[53][4].ENA
ADDR[7] => RAM[53][3].ENA
ADDR[7] => RAM[53][2].ENA
ADDR[7] => RAM[53][1].ENA
ADDR[7] => RAM[53][0].ENA
ADDR[7] => RAM[54][7].ENA
ADDR[7] => RAM[54][6].ENA
ADDR[7] => RAM[54][5].ENA
ADDR[7] => RAM[54][4].ENA
ADDR[7] => RAM[54][3].ENA
ADDR[7] => RAM[54][2].ENA
ADDR[7] => RAM[54][1].ENA
ADDR[7] => RAM[54][0].ENA
ADDR[7] => RAM[55][7].ENA
ADDR[7] => RAM[55][6].ENA
ADDR[7] => RAM[55][5].ENA
ADDR[7] => RAM[55][4].ENA
ADDR[7] => RAM[55][3].ENA
ADDR[7] => RAM[55][2].ENA
ADDR[7] => RAM[55][1].ENA
ADDR[7] => RAM[55][0].ENA
ADDR[7] => RAM[56][7].ENA
ADDR[7] => RAM[56][6].ENA
ADDR[7] => RAM[56][5].ENA
ADDR[7] => RAM[56][4].ENA
ADDR[7] => RAM[56][3].ENA
ADDR[7] => RAM[56][2].ENA
ADDR[7] => RAM[56][1].ENA
ADDR[7] => RAM[56][0].ENA
ADDR[7] => RAM[57][7].ENA
ADDR[7] => RAM[57][6].ENA
ADDR[7] => RAM[57][5].ENA
ADDR[7] => RAM[57][4].ENA
ADDR[7] => RAM[57][3].ENA
ADDR[7] => RAM[57][2].ENA
ADDR[7] => RAM[57][1].ENA
ADDR[7] => RAM[57][0].ENA
ADDR[7] => RAM[58][7].ENA
ADDR[7] => RAM[58][6].ENA
ADDR[7] => RAM[58][5].ENA
ADDR[7] => RAM[58][4].ENA
ADDR[7] => RAM[58][3].ENA
ADDR[7] => RAM[58][2].ENA
ADDR[7] => RAM[58][1].ENA
ADDR[7] => RAM[58][0].ENA
ADDR[7] => RAM[59][7].ENA
ADDR[7] => RAM[59][6].ENA
ADDR[7] => RAM[59][5].ENA
ADDR[7] => RAM[59][4].ENA
ADDR[7] => RAM[59][3].ENA
ADDR[7] => RAM[59][2].ENA
ADDR[7] => RAM[59][1].ENA
ADDR[7] => RAM[59][0].ENA
ADDR[7] => RAM[60][7].ENA
ADDR[7] => RAM[60][6].ENA
ADDR[7] => RAM[60][5].ENA
ADDR[7] => RAM[60][4].ENA
ADDR[7] => RAM[60][3].ENA
ADDR[7] => RAM[60][2].ENA
ADDR[7] => RAM[60][1].ENA
ADDR[7] => RAM[60][0].ENA
ADDR[7] => RAM[61][7].ENA
ADDR[7] => RAM[61][6].ENA
ADDR[7] => RAM[61][5].ENA
ADDR[7] => RAM[61][4].ENA
ADDR[7] => RAM[61][3].ENA
ADDR[7] => RAM[61][2].ENA
ADDR[7] => RAM[61][1].ENA
ADDR[7] => RAM[61][0].ENA
ADDR[7] => RAM[62][7].ENA
ADDR[7] => RAM[62][6].ENA
ADDR[7] => RAM[62][5].ENA
ADDR[7] => RAM[62][4].ENA
ADDR[7] => RAM[62][3].ENA
ADDR[7] => RAM[62][2].ENA
ADDR[7] => RAM[62][1].ENA
ADDR[7] => RAM[62][0].ENA
ADDR[7] => RAM[63][7].ENA
ADDR[7] => RAM[63][6].ENA
ADDR[7] => RAM[63][5].ENA
ADDR[7] => RAM[63][4].ENA
ADDR[7] => RAM[63][3].ENA
ADDR[7] => RAM[63][2].ENA
ADDR[7] => RAM[63][1].ENA
ADDR[7] => RAM[63][0].ENA
ADDR[7] => RAM[64][7].ENA
ADDR[7] => RAM[64][6].ENA
ADDR[7] => RAM[64][5].ENA
ADDR[7] => RAM[64][4].ENA
ADDR[7] => RAM[64][3].ENA
ADDR[7] => RAM[64][2].ENA
ADDR[7] => RAM[64][1].ENA
ADDR[7] => RAM[64][0].ENA
ADDR[7] => RAM[65][7].ENA
ADDR[7] => RAM[65][6].ENA
ADDR[7] => RAM[65][5].ENA
ADDR[7] => RAM[65][4].ENA
ADDR[7] => RAM[65][3].ENA
ADDR[7] => RAM[65][2].ENA
ADDR[7] => RAM[65][1].ENA
ADDR[7] => RAM[65][0].ENA
ADDR[7] => RAM[66][7].ENA
ADDR[7] => RAM[66][6].ENA
ADDR[7] => RAM[66][5].ENA
ADDR[7] => RAM[66][4].ENA
ADDR[7] => RAM[66][3].ENA
ADDR[7] => RAM[66][2].ENA
ADDR[7] => RAM[66][1].ENA
ADDR[7] => RAM[66][0].ENA
ADDR[7] => RAM[67][7].ENA
ADDR[7] => RAM[67][6].ENA
ADDR[7] => RAM[67][5].ENA
ADDR[7] => RAM[67][4].ENA
ADDR[7] => RAM[67][3].ENA
ADDR[7] => RAM[67][2].ENA
ADDR[7] => RAM[67][1].ENA
ADDR[7] => RAM[67][0].ENA
ADDR[7] => RAM[68][7].ENA
ADDR[7] => RAM[68][6].ENA
ADDR[7] => RAM[68][5].ENA
ADDR[7] => RAM[68][4].ENA
ADDR[7] => RAM[68][3].ENA
ADDR[7] => RAM[68][2].ENA
ADDR[7] => RAM[68][1].ENA
ADDR[7] => RAM[68][0].ENA
ADDR[7] => RAM[69][7].ENA
ADDR[7] => RAM[69][6].ENA
ADDR[7] => RAM[69][5].ENA
ADDR[7] => RAM[69][4].ENA
ADDR[7] => RAM[69][3].ENA
ADDR[7] => RAM[69][2].ENA
ADDR[7] => RAM[69][1].ENA
ADDR[7] => RAM[69][0].ENA
ADDR[7] => RAM[70][7].ENA
ADDR[7] => RAM[70][6].ENA
ADDR[7] => RAM[70][5].ENA
ADDR[7] => RAM[70][4].ENA
ADDR[7] => RAM[70][3].ENA
ADDR[7] => RAM[70][2].ENA
ADDR[7] => RAM[70][1].ENA
ADDR[7] => RAM[70][0].ENA
ADDR[7] => RAM[71][7].ENA
ADDR[7] => RAM[71][6].ENA
ADDR[7] => RAM[71][5].ENA
ADDR[7] => RAM[71][4].ENA
ADDR[7] => RAM[71][3].ENA
ADDR[7] => RAM[71][2].ENA
ADDR[7] => RAM[71][1].ENA
ADDR[7] => RAM[71][0].ENA
ADDR[7] => RAM[72][7].ENA
ADDR[7] => RAM[72][6].ENA
ADDR[7] => RAM[72][5].ENA
ADDR[7] => RAM[72][4].ENA
ADDR[7] => RAM[72][3].ENA
ADDR[7] => RAM[72][2].ENA
ADDR[7] => RAM[72][1].ENA
ADDR[7] => RAM[72][0].ENA
ADDR[7] => RAM[73][7].ENA
ADDR[7] => RAM[73][6].ENA
ADDR[7] => RAM[73][5].ENA
ADDR[7] => RAM[73][4].ENA
ADDR[7] => RAM[73][3].ENA
ADDR[7] => RAM[73][2].ENA
ADDR[7] => RAM[73][1].ENA
ADDR[7] => RAM[73][0].ENA
ADDR[7] => RAM[74][7].ENA
ADDR[7] => RAM[74][6].ENA
ADDR[7] => RAM[74][5].ENA
ADDR[7] => RAM[74][4].ENA
ADDR[7] => RAM[74][3].ENA
ADDR[7] => RAM[74][2].ENA
ADDR[7] => RAM[74][1].ENA
ADDR[7] => RAM[74][0].ENA
ADDR[7] => RAM[75][7].ENA
ADDR[7] => RAM[75][6].ENA
ADDR[7] => RAM[75][5].ENA
ADDR[7] => RAM[75][4].ENA
ADDR[7] => RAM[75][3].ENA
ADDR[7] => RAM[75][2].ENA
ADDR[7] => RAM[75][1].ENA
ADDR[7] => RAM[75][0].ENA
ADDR[7] => RAM[76][7].ENA
ADDR[7] => RAM[76][6].ENA
ADDR[7] => RAM[76][5].ENA
ADDR[7] => RAM[76][4].ENA
ADDR[7] => RAM[76][3].ENA
ADDR[7] => RAM[76][2].ENA
ADDR[7] => RAM[76][1].ENA
ADDR[7] => RAM[76][0].ENA
ADDR[7] => RAM[77][7].ENA
ADDR[7] => RAM[77][6].ENA
ADDR[7] => RAM[77][5].ENA
ADDR[7] => RAM[77][4].ENA
ADDR[7] => RAM[77][3].ENA
ADDR[7] => RAM[77][2].ENA
ADDR[7] => RAM[77][1].ENA
ADDR[7] => RAM[77][0].ENA
ADDR[7] => RAM[78][7].ENA
ADDR[7] => RAM[78][6].ENA
ADDR[7] => RAM[78][5].ENA
ADDR[7] => RAM[78][4].ENA
ADDR[7] => RAM[78][3].ENA
ADDR[7] => RAM[78][2].ENA
ADDR[7] => RAM[78][1].ENA
ADDR[7] => RAM[78][0].ENA
ADDR[7] => RAM[79][7].ENA
ADDR[7] => RAM[79][6].ENA
ADDR[7] => RAM[79][5].ENA
ADDR[7] => RAM[79][4].ENA
ADDR[7] => RAM[79][3].ENA
ADDR[7] => RAM[79][2].ENA
ADDR[7] => RAM[79][1].ENA
ADDR[7] => RAM[79][0].ENA
ADDR[7] => RAM[80][7].ENA
ADDR[7] => RAM[80][6].ENA
ADDR[7] => RAM[80][5].ENA
ADDR[7] => RAM[80][4].ENA
ADDR[7] => RAM[80][3].ENA
ADDR[7] => RAM[80][2].ENA
ADDR[7] => RAM[80][1].ENA
ADDR[7] => RAM[80][0].ENA
ADDR[7] => RAM[81][7].ENA
ADDR[7] => RAM[81][6].ENA
ADDR[7] => RAM[81][5].ENA
ADDR[7] => RAM[81][4].ENA
ADDR[7] => RAM[81][3].ENA
ADDR[7] => RAM[81][2].ENA
ADDR[7] => RAM[81][1].ENA
ADDR[7] => RAM[81][0].ENA
ADDR[7] => RAM[82][7].ENA
ADDR[7] => RAM[82][6].ENA
ADDR[7] => RAM[82][5].ENA
ADDR[7] => RAM[82][4].ENA
ADDR[7] => RAM[82][3].ENA
ADDR[7] => RAM[82][2].ENA
ADDR[7] => RAM[82][1].ENA
ADDR[7] => RAM[82][0].ENA
ADDR[7] => RAM[83][7].ENA
ADDR[7] => RAM[83][6].ENA
ADDR[7] => RAM[83][5].ENA
ADDR[7] => RAM[83][4].ENA
ADDR[7] => RAM[83][3].ENA
ADDR[7] => RAM[83][2].ENA
ADDR[7] => RAM[83][1].ENA
ADDR[7] => RAM[83][0].ENA
ADDR[7] => RAM[84][7].ENA
ADDR[7] => RAM[84][6].ENA
ADDR[7] => RAM[84][5].ENA
ADDR[7] => RAM[84][4].ENA
ADDR[7] => RAM[84][3].ENA
ADDR[7] => RAM[84][2].ENA
ADDR[7] => RAM[84][1].ENA
ADDR[7] => RAM[84][0].ENA
ADDR[7] => RAM[85][7].ENA
ADDR[7] => RAM[85][6].ENA
ADDR[7] => RAM[85][5].ENA
ADDR[7] => RAM[85][4].ENA
ADDR[7] => RAM[85][3].ENA
ADDR[7] => RAM[85][2].ENA
ADDR[7] => RAM[85][1].ENA
ADDR[7] => RAM[85][0].ENA
ADDR[7] => RAM[86][7].ENA
ADDR[7] => RAM[86][6].ENA
ADDR[7] => RAM[86][5].ENA
ADDR[7] => RAM[86][4].ENA
ADDR[7] => RAM[86][3].ENA
ADDR[7] => RAM[86][2].ENA
ADDR[7] => RAM[86][1].ENA
ADDR[7] => RAM[86][0].ENA
ADDR[7] => RAM[87][7].ENA
ADDR[7] => RAM[87][6].ENA
ADDR[7] => RAM[87][5].ENA
ADDR[7] => RAM[87][4].ENA
ADDR[7] => RAM[87][3].ENA
ADDR[7] => RAM[87][2].ENA
ADDR[7] => RAM[87][1].ENA
ADDR[7] => RAM[87][0].ENA
ADDR[7] => RAM[88][7].ENA
ADDR[7] => RAM[88][6].ENA
ADDR[7] => RAM[88][5].ENA
ADDR[7] => RAM[88][4].ENA
ADDR[7] => RAM[88][3].ENA
ADDR[7] => RAM[88][2].ENA
ADDR[7] => RAM[88][1].ENA
ADDR[7] => RAM[88][0].ENA
ADDR[7] => RAM[89][7].ENA
ADDR[7] => RAM[89][6].ENA
ADDR[7] => RAM[89][5].ENA
ADDR[7] => RAM[89][4].ENA
ADDR[7] => RAM[89][3].ENA
ADDR[7] => RAM[89][2].ENA
ADDR[7] => RAM[89][1].ENA
ADDR[7] => RAM[89][0].ENA
ADDR[7] => RAM[90][7].ENA
ADDR[7] => RAM[90][6].ENA
ADDR[7] => RAM[90][5].ENA
ADDR[7] => RAM[90][4].ENA
ADDR[7] => RAM[90][3].ENA
ADDR[7] => RAM[90][2].ENA
ADDR[7] => RAM[90][1].ENA
ADDR[7] => RAM[90][0].ENA
ADDR[7] => RAM[91][7].ENA
ADDR[7] => RAM[91][6].ENA
ADDR[7] => RAM[91][5].ENA
ADDR[7] => RAM[91][4].ENA
ADDR[7] => RAM[91][3].ENA
ADDR[7] => RAM[91][2].ENA
ADDR[7] => RAM[91][1].ENA
ADDR[7] => RAM[91][0].ENA
ADDR[7] => RAM[92][7].ENA
ADDR[7] => RAM[92][6].ENA
ADDR[7] => RAM[92][5].ENA
ADDR[7] => RAM[92][4].ENA
ADDR[7] => RAM[92][3].ENA
ADDR[7] => RAM[92][2].ENA
ADDR[7] => RAM[92][1].ENA
ADDR[7] => RAM[92][0].ENA
ADDR[7] => RAM[93][7].ENA
ADDR[7] => RAM[93][6].ENA
ADDR[7] => RAM[93][5].ENA
ADDR[7] => RAM[93][4].ENA
ADDR[7] => RAM[93][3].ENA
ADDR[7] => RAM[93][2].ENA
ADDR[7] => RAM[93][1].ENA
ADDR[7] => RAM[93][0].ENA
ADDR[7] => RAM[94][7].ENA
ADDR[7] => RAM[94][6].ENA
ADDR[7] => RAM[94][5].ENA
ADDR[7] => RAM[94][4].ENA
ADDR[7] => RAM[94][3].ENA
ADDR[7] => RAM[94][2].ENA
ADDR[7] => RAM[94][1].ENA
ADDR[7] => RAM[94][0].ENA
ADDR[7] => RAM[95][7].ENA
ADDR[7] => RAM[95][6].ENA
ADDR[7] => RAM[95][5].ENA
ADDR[7] => RAM[95][4].ENA
ADDR[7] => RAM[95][3].ENA
ADDR[7] => RAM[95][2].ENA
ADDR[7] => RAM[95][1].ENA
ADDR[7] => RAM[95][0].ENA
ADDR[7] => RAM[96][7].ENA
ADDR[7] => RAM[96][6].ENA
ADDR[7] => RAM[96][5].ENA
ADDR[7] => RAM[96][4].ENA
ADDR[7] => RAM[96][3].ENA
ADDR[7] => RAM[96][2].ENA
ADDR[7] => RAM[96][1].ENA
ADDR[7] => RAM[96][0].ENA
ADDR[7] => RAM[97][7].ENA
ADDR[7] => RAM[97][6].ENA
ADDR[7] => RAM[97][5].ENA
ADDR[7] => RAM[97][4].ENA
ADDR[7] => RAM[97][3].ENA
ADDR[7] => RAM[97][2].ENA
ADDR[7] => RAM[97][1].ENA
ADDR[7] => RAM[97][0].ENA
ADDR[7] => RAM[98][7].ENA
ADDR[7] => RAM[98][6].ENA
ADDR[7] => RAM[98][5].ENA
ADDR[7] => RAM[98][4].ENA
ADDR[7] => RAM[98][3].ENA
ADDR[7] => RAM[98][2].ENA
ADDR[7] => RAM[98][1].ENA
ADDR[7] => RAM[98][0].ENA
ADDR[7] => RAM[99][7].ENA
ADDR[7] => RAM[99][6].ENA
ADDR[7] => RAM[99][5].ENA
ADDR[7] => RAM[99][4].ENA
ADDR[7] => RAM[99][3].ENA
ADDR[7] => RAM[99][2].ENA
ADDR[7] => RAM[99][1].ENA
ADDR[7] => RAM[99][0].ENA
ADDR[7] => RAM[100][7].ENA
ADDR[7] => RAM[100][6].ENA
ADDR[7] => RAM[100][5].ENA
ADDR[7] => RAM[100][4].ENA
ADDR[7] => RAM[100][3].ENA
ADDR[7] => RAM[100][2].ENA
ADDR[7] => RAM[100][1].ENA
ADDR[7] => RAM[100][0].ENA
ADDR[7] => RAM[101][7].ENA
ADDR[7] => RAM[101][6].ENA
ADDR[7] => RAM[101][5].ENA
ADDR[7] => RAM[101][4].ENA
ADDR[7] => RAM[101][3].ENA
ADDR[7] => RAM[101][2].ENA
ADDR[7] => RAM[101][1].ENA
ADDR[7] => RAM[101][0].ENA
ADDR[7] => RAM[102][7].ENA
ADDR[7] => RAM[102][6].ENA
ADDR[7] => RAM[102][5].ENA
ADDR[7] => RAM[102][4].ENA
ADDR[7] => RAM[102][3].ENA
ADDR[7] => RAM[102][2].ENA
ADDR[7] => RAM[102][1].ENA
ADDR[7] => RAM[102][0].ENA
ADDR[7] => RAM[103][7].ENA
ADDR[7] => RAM[103][6].ENA
ADDR[7] => RAM[103][5].ENA
ADDR[7] => RAM[103][4].ENA
ADDR[7] => RAM[103][3].ENA
ADDR[7] => RAM[103][2].ENA
ADDR[7] => RAM[103][1].ENA
ADDR[7] => RAM[103][0].ENA
ADDR[7] => RAM[104][7].ENA
ADDR[7] => RAM[104][6].ENA
ADDR[7] => RAM[104][5].ENA
ADDR[7] => RAM[104][4].ENA
ADDR[7] => RAM[104][3].ENA
ADDR[7] => RAM[104][2].ENA
ADDR[7] => RAM[104][1].ENA
ADDR[7] => RAM[104][0].ENA
ADDR[7] => RAM[105][7].ENA
ADDR[7] => RAM[105][6].ENA
ADDR[7] => RAM[105][5].ENA
ADDR[7] => RAM[105][4].ENA
ADDR[7] => RAM[105][3].ENA
ADDR[7] => RAM[105][2].ENA
ADDR[7] => RAM[105][1].ENA
ADDR[7] => RAM[105][0].ENA
ADDR[7] => RAM[106][7].ENA
ADDR[7] => RAM[106][6].ENA
ADDR[7] => RAM[106][5].ENA
ADDR[7] => RAM[106][4].ENA
ADDR[7] => RAM[106][3].ENA
ADDR[7] => RAM[106][2].ENA
ADDR[7] => RAM[106][1].ENA
ADDR[7] => RAM[106][0].ENA
ADDR[7] => RAM[107][7].ENA
ADDR[7] => RAM[107][6].ENA
ADDR[7] => RAM[107][5].ENA
ADDR[7] => RAM[107][4].ENA
ADDR[7] => RAM[107][3].ENA
ADDR[7] => RAM[107][2].ENA
ADDR[7] => RAM[107][1].ENA
ADDR[7] => RAM[107][0].ENA
ADDR[7] => RAM[108][7].ENA
ADDR[7] => RAM[108][6].ENA
ADDR[7] => RAM[108][5].ENA
ADDR[7] => RAM[108][4].ENA
ADDR[7] => RAM[108][3].ENA
ADDR[7] => RAM[108][2].ENA
ADDR[7] => RAM[108][1].ENA
ADDR[7] => RAM[108][0].ENA
ADDR[7] => RAM[109][7].ENA
ADDR[7] => RAM[109][6].ENA
ADDR[7] => RAM[109][5].ENA
ADDR[7] => RAM[109][4].ENA
ADDR[7] => RAM[109][3].ENA
ADDR[7] => RAM[109][2].ENA
ADDR[7] => RAM[109][1].ENA
ADDR[7] => RAM[109][0].ENA
ADDR[7] => RAM[110][7].ENA
ADDR[7] => RAM[110][6].ENA
ADDR[7] => RAM[110][5].ENA
ADDR[7] => RAM[110][4].ENA
ADDR[7] => RAM[110][3].ENA
ADDR[7] => RAM[110][2].ENA
ADDR[7] => RAM[110][1].ENA
ADDR[7] => RAM[110][0].ENA
ADDR[7] => RAM[111][7].ENA
ADDR[7] => RAM[111][6].ENA
ADDR[7] => RAM[111][5].ENA
ADDR[7] => RAM[111][4].ENA
ADDR[7] => RAM[111][3].ENA
ADDR[7] => RAM[111][2].ENA
ADDR[7] => RAM[111][1].ENA
ADDR[7] => RAM[111][0].ENA
ADDR[7] => RAM[112][7].ENA
ADDR[7] => RAM[112][6].ENA
ADDR[7] => RAM[112][5].ENA
ADDR[7] => RAM[112][4].ENA
ADDR[7] => RAM[112][3].ENA
ADDR[7] => RAM[112][2].ENA
ADDR[7] => RAM[112][1].ENA
ADDR[7] => RAM[112][0].ENA
ADDR[7] => RAM[113][7].ENA
ADDR[7] => RAM[113][6].ENA
ADDR[7] => RAM[113][5].ENA
ADDR[7] => RAM[113][4].ENA
ADDR[7] => RAM[113][3].ENA
ADDR[7] => RAM[113][2].ENA
ADDR[7] => RAM[113][1].ENA
ADDR[7] => RAM[113][0].ENA
ADDR[7] => RAM[114][7].ENA
ADDR[7] => RAM[114][6].ENA
ADDR[7] => RAM[114][5].ENA
ADDR[7] => RAM[114][4].ENA
ADDR[7] => RAM[114][3].ENA
ADDR[7] => RAM[114][2].ENA
ADDR[7] => RAM[114][1].ENA
ADDR[7] => RAM[114][0].ENA
ADDR[7] => RAM[115][7].ENA
ADDR[7] => RAM[115][6].ENA
ADDR[7] => RAM[115][5].ENA
ADDR[7] => RAM[115][4].ENA
ADDR[7] => RAM[115][3].ENA
ADDR[7] => RAM[115][2].ENA
ADDR[7] => RAM[115][1].ENA
ADDR[7] => RAM[115][0].ENA
ADDR[7] => RAM[116][7].ENA
ADDR[7] => RAM[116][6].ENA
ADDR[7] => RAM[116][5].ENA
ADDR[7] => RAM[116][4].ENA
ADDR[7] => RAM[116][3].ENA
ADDR[7] => RAM[116][2].ENA
ADDR[7] => RAM[116][1].ENA
ADDR[7] => RAM[116][0].ENA
ADDR[7] => RAM[117][7].ENA
ADDR[7] => RAM[117][6].ENA
ADDR[7] => RAM[117][5].ENA
ADDR[7] => RAM[117][4].ENA
ADDR[7] => RAM[117][3].ENA
ADDR[7] => RAM[117][2].ENA
ADDR[7] => RAM[117][1].ENA
ADDR[7] => RAM[117][0].ENA
ADDR[7] => RAM[118][7].ENA
ADDR[7] => RAM[118][6].ENA
ADDR[7] => RAM[118][5].ENA
ADDR[7] => RAM[118][4].ENA
ADDR[7] => RAM[118][3].ENA
ADDR[7] => RAM[118][2].ENA
ADDR[7] => RAM[118][1].ENA
ADDR[7] => RAM[118][0].ENA
ADDR[7] => RAM[119][7].ENA
ADDR[7] => RAM[119][6].ENA
ADDR[7] => RAM[119][5].ENA
ADDR[7] => RAM[119][4].ENA
ADDR[7] => RAM[119][3].ENA
ADDR[7] => RAM[119][2].ENA
ADDR[7] => RAM[119][1].ENA
ADDR[7] => RAM[119][0].ENA
ADDR[7] => RAM[120][7].ENA
ADDR[7] => RAM[120][6].ENA
ADDR[7] => RAM[120][5].ENA
ADDR[7] => RAM[120][4].ENA
ADDR[7] => RAM[120][3].ENA
ADDR[7] => RAM[120][2].ENA
ADDR[7] => RAM[120][1].ENA
ADDR[7] => RAM[120][0].ENA
ADDR[7] => RAM[121][7].ENA
ADDR[7] => RAM[121][6].ENA
ADDR[7] => RAM[121][5].ENA
ADDR[7] => RAM[121][4].ENA
ADDR[7] => RAM[121][3].ENA
ADDR[7] => RAM[121][2].ENA
ADDR[7] => RAM[121][1].ENA
ADDR[7] => RAM[121][0].ENA
ADDR[7] => RAM[122][7].ENA
ADDR[7] => RAM[122][6].ENA
ADDR[7] => RAM[122][5].ENA
ADDR[7] => RAM[122][4].ENA
ADDR[7] => RAM[122][3].ENA
ADDR[7] => RAM[122][2].ENA
ADDR[7] => RAM[122][1].ENA
ADDR[7] => RAM[122][0].ENA
ADDR[7] => RAM[123][7].ENA
ADDR[7] => RAM[123][6].ENA
ADDR[7] => RAM[123][5].ENA
ADDR[7] => RAM[123][4].ENA
ADDR[7] => RAM[123][3].ENA
ADDR[7] => RAM[123][2].ENA
ADDR[7] => RAM[123][1].ENA
ADDR[7] => RAM[123][0].ENA
ADDR[7] => RAM[124][7].ENA
ADDR[7] => RAM[124][6].ENA
ADDR[7] => RAM[124][5].ENA
ADDR[7] => RAM[124][4].ENA
ADDR[7] => RAM[124][3].ENA
ADDR[7] => RAM[124][2].ENA
ADDR[7] => RAM[124][1].ENA
ADDR[7] => RAM[124][0].ENA
ADDR[7] => RAM[125][7].ENA
ADDR[7] => RAM[125][6].ENA
ADDR[7] => RAM[125][5].ENA
ADDR[7] => RAM[125][4].ENA
ADDR[7] => RAM[125][3].ENA
ADDR[7] => RAM[125][2].ENA
ADDR[7] => RAM[125][1].ENA
ADDR[7] => RAM[125][0].ENA
ADDR[7] => RAM[126][7].ENA
ADDR[7] => RAM[126][6].ENA
ADDR[7] => RAM[126][5].ENA
ADDR[7] => RAM[126][4].ENA
ADDR[7] => RAM[126][3].ENA
ADDR[7] => RAM[126][2].ENA
ADDR[7] => RAM[126][1].ENA
ADDR[7] => RAM[126][0].ENA
ADDR[7] => RAM[127][7].ENA
ADDR[7] => RAM[127][6].ENA
ADDR[7] => RAM[127][5].ENA
ADDR[7] => RAM[127][4].ENA
ADDR[7] => RAM[127][3].ENA
ADDR[7] => RAM[127][2].ENA
ADDR[7] => RAM[127][1].ENA
RD => RAM[127][0].CLK
RD => RAM[127][1].CLK
RD => RAM[127][2].CLK
RD => RAM[127][3].CLK
RD => RAM[127][4].CLK
RD => RAM[127][5].CLK
RD => RAM[127][6].CLK
RD => RAM[127][7].CLK
RD => RAM[126][0].CLK
RD => RAM[126][1].CLK
RD => RAM[126][2].CLK
RD => RAM[126][3].CLK
RD => RAM[126][4].CLK
RD => RAM[126][5].CLK
RD => RAM[126][6].CLK
RD => RAM[126][7].CLK
RD => RAM[125][0].CLK
RD => RAM[125][1].CLK
RD => RAM[125][2].CLK
RD => RAM[125][3].CLK
RD => RAM[125][4].CLK
RD => RAM[125][5].CLK
RD => RAM[125][6].CLK
RD => RAM[125][7].CLK
RD => RAM[124][0].CLK
RD => RAM[124][1].CLK
RD => RAM[124][2].CLK
RD => RAM[124][3].CLK
RD => RAM[124][4].CLK
RD => RAM[124][5].CLK
RD => RAM[124][6].CLK
RD => RAM[124][7].CLK
RD => RAM[123][0].CLK
RD => RAM[123][1].CLK
RD => RAM[123][2].CLK
RD => RAM[123][3].CLK
RD => RAM[123][4].CLK
RD => RAM[123][5].CLK
RD => RAM[123][6].CLK
RD => RAM[123][7].CLK
RD => RAM[122][0].CLK
RD => RAM[122][1].CLK
RD => RAM[122][2].CLK
RD => RAM[122][3].CLK
RD => RAM[122][4].CLK
RD => RAM[122][5].CLK
RD => RAM[122][6].CLK
RD => RAM[122][7].CLK
RD => RAM[121][0].CLK
RD => RAM[121][1].CLK
RD => RAM[121][2].CLK
RD => RAM[121][3].CLK
RD => RAM[121][4].CLK
RD => RAM[121][5].CLK
RD => RAM[121][6].CLK
RD => RAM[121][7].CLK
RD => RAM[120][0].CLK
RD => RAM[120][1].CLK
RD => RAM[120][2].CLK
RD => RAM[120][3].CLK
RD => RAM[120][4].CLK
RD => RAM[120][5].CLK
RD => RAM[120][6].CLK
RD => RAM[120][7].CLK
RD => RAM[119][0].CLK
RD => RAM[119][1].CLK
RD => RAM[119][2].CLK
RD => RAM[119][3].CLK
RD => RAM[119][4].CLK
RD => RAM[119][5].CLK
RD => RAM[119][6].CLK
RD => RAM[119][7].CLK
RD => RAM[118][0].CLK
RD => RAM[118][1].CLK
RD => RAM[118][2].CLK
RD => RAM[118][3].CLK
RD => RAM[118][4].CLK
RD => RAM[118][5].CLK
RD => RAM[118][6].CLK
RD => RAM[118][7].CLK
RD => RAM[117][0].CLK
RD => RAM[117][1].CLK
RD => RAM[117][2].CLK
RD => RAM[117][3].CLK
RD => RAM[117][4].CLK
RD => RAM[117][5].CLK
RD => RAM[117][6].CLK
RD => RAM[117][7].CLK
RD => RAM[116][0].CLK
RD => RAM[116][1].CLK
RD => RAM[116][2].CLK
RD => RAM[116][3].CLK
RD => RAM[116][4].CLK
RD => RAM[116][5].CLK
RD => RAM[116][6].CLK
RD => RAM[116][7].CLK
RD => RAM[115][0].CLK
RD => RAM[115][1].CLK
RD => RAM[115][2].CLK
RD => RAM[115][3].CLK
RD => RAM[115][4].CLK
RD => RAM[115][5].CLK
RD => RAM[115][6].CLK
RD => RAM[115][7].CLK
RD => RAM[114][0].CLK
RD => RAM[114][1].CLK
RD => RAM[114][2].CLK
RD => RAM[114][3].CLK
RD => RAM[114][4].CLK
RD => RAM[114][5].CLK
RD => RAM[114][6].CLK
RD => RAM[114][7].CLK
RD => RAM[113][0].CLK
RD => RAM[113][1].CLK
RD => RAM[113][2].CLK
RD => RAM[113][3].CLK
RD => RAM[113][4].CLK
RD => RAM[113][5].CLK
RD => RAM[113][6].CLK
RD => RAM[113][7].CLK
RD => RAM[112][0].CLK
RD => RAM[112][1].CLK
RD => RAM[112][2].CLK
RD => RAM[112][3].CLK
RD => RAM[112][4].CLK
RD => RAM[112][5].CLK
RD => RAM[112][6].CLK
RD => RAM[112][7].CLK
RD => RAM[111][0].CLK
RD => RAM[111][1].CLK
RD => RAM[111][2].CLK
RD => RAM[111][3].CLK
RD => RAM[111][4].CLK
RD => RAM[111][5].CLK
RD => RAM[111][6].CLK
RD => RAM[111][7].CLK
RD => RAM[110][0].CLK
RD => RAM[110][1].CLK
RD => RAM[110][2].CLK
RD => RAM[110][3].CLK
RD => RAM[110][4].CLK
RD => RAM[110][5].CLK
RD => RAM[110][6].CLK
RD => RAM[110][7].CLK
RD => RAM[109][0].CLK
RD => RAM[109][1].CLK
RD => RAM[109][2].CLK
RD => RAM[109][3].CLK
RD => RAM[109][4].CLK
RD => RAM[109][5].CLK
RD => RAM[109][6].CLK
RD => RAM[109][7].CLK
RD => RAM[108][0].CLK
RD => RAM[108][1].CLK
RD => RAM[108][2].CLK
RD => RAM[108][3].CLK
RD => RAM[108][4].CLK
RD => RAM[108][5].CLK
RD => RAM[108][6].CLK
RD => RAM[108][7].CLK
RD => RAM[107][0].CLK
RD => RAM[107][1].CLK
RD => RAM[107][2].CLK
RD => RAM[107][3].CLK
RD => RAM[107][4].CLK
RD => RAM[107][5].CLK
RD => RAM[107][6].CLK
RD => RAM[107][7].CLK
RD => RAM[106][0].CLK
RD => RAM[106][1].CLK
RD => RAM[106][2].CLK
RD => RAM[106][3].CLK
RD => RAM[106][4].CLK
RD => RAM[106][5].CLK
RD => RAM[106][6].CLK
RD => RAM[106][7].CLK
RD => RAM[105][0].CLK
RD => RAM[105][1].CLK
RD => RAM[105][2].CLK
RD => RAM[105][3].CLK
RD => RAM[105][4].CLK
RD => RAM[105][5].CLK
RD => RAM[105][6].CLK
RD => RAM[105][7].CLK
RD => RAM[104][0].CLK
RD => RAM[104][1].CLK
RD => RAM[104][2].CLK
RD => RAM[104][3].CLK
RD => RAM[104][4].CLK
RD => RAM[104][5].CLK
RD => RAM[104][6].CLK
RD => RAM[104][7].CLK
RD => RAM[103][0].CLK
RD => RAM[103][1].CLK
RD => RAM[103][2].CLK
RD => RAM[103][3].CLK
RD => RAM[103][4].CLK
RD => RAM[103][5].CLK
RD => RAM[103][6].CLK
RD => RAM[103][7].CLK
RD => RAM[102][0].CLK
RD => RAM[102][1].CLK
RD => RAM[102][2].CLK
RD => RAM[102][3].CLK
RD => RAM[102][4].CLK
RD => RAM[102][5].CLK
RD => RAM[102][6].CLK
RD => RAM[102][7].CLK
RD => RAM[101][0].CLK
RD => RAM[101][1].CLK
RD => RAM[101][2].CLK
RD => RAM[101][3].CLK
RD => RAM[101][4].CLK
RD => RAM[101][5].CLK
RD => RAM[101][6].CLK
RD => RAM[101][7].CLK
RD => RAM[100][0].CLK
RD => RAM[100][1].CLK
RD => RAM[100][2].CLK
RD => RAM[100][3].CLK
RD => RAM[100][4].CLK
RD => RAM[100][5].CLK
RD => RAM[100][6].CLK
RD => RAM[100][7].CLK
RD => RAM[99][0].CLK
RD => RAM[99][1].CLK
RD => RAM[99][2].CLK
RD => RAM[99][3].CLK
RD => RAM[99][4].CLK
RD => RAM[99][5].CLK
RD => RAM[99][6].CLK
RD => RAM[99][7].CLK
RD => RAM[98][0].CLK
RD => RAM[98][1].CLK
RD => RAM[98][2].CLK
RD => RAM[98][3].CLK
RD => RAM[98][4].CLK
RD => RAM[98][5].CLK
RD => RAM[98][6].CLK
RD => RAM[98][7].CLK
RD => RAM[97][0].CLK
RD => RAM[97][1].CLK
RD => RAM[97][2].CLK
RD => RAM[97][3].CLK
RD => RAM[97][4].CLK
RD => RAM[97][5].CLK
RD => RAM[97][6].CLK
RD => RAM[97][7].CLK
RD => RAM[96][0].CLK
RD => RAM[96][1].CLK
RD => RAM[96][2].CLK
RD => RAM[96][3].CLK
RD => RAM[96][4].CLK
RD => RAM[96][5].CLK
RD => RAM[96][6].CLK
RD => RAM[96][7].CLK
RD => RAM[95][0].CLK
RD => RAM[95][1].CLK
RD => RAM[95][2].CLK
RD => RAM[95][3].CLK
RD => RAM[95][4].CLK
RD => RAM[95][5].CLK
RD => RAM[95][6].CLK
RD => RAM[95][7].CLK
RD => RAM[94][0].CLK
RD => RAM[94][1].CLK
RD => RAM[94][2].CLK
RD => RAM[94][3].CLK
RD => RAM[94][4].CLK
RD => RAM[94][5].CLK
RD => RAM[94][6].CLK
RD => RAM[94][7].CLK
RD => RAM[93][0].CLK
RD => RAM[93][1].CLK
RD => RAM[93][2].CLK
RD => RAM[93][3].CLK
RD => RAM[93][4].CLK
RD => RAM[93][5].CLK
RD => RAM[93][6].CLK
RD => RAM[93][7].CLK
RD => RAM[92][0].CLK
RD => RAM[92][1].CLK
RD => RAM[92][2].CLK
RD => RAM[92][3].CLK
RD => RAM[92][4].CLK
RD => RAM[92][5].CLK
RD => RAM[92][6].CLK
RD => RAM[92][7].CLK
RD => RAM[91][0].CLK
RD => RAM[91][1].CLK
RD => RAM[91][2].CLK
RD => RAM[91][3].CLK
RD => RAM[91][4].CLK
RD => RAM[91][5].CLK
RD => RAM[91][6].CLK
RD => RAM[91][7].CLK
RD => RAM[90][0].CLK
RD => RAM[90][1].CLK
RD => RAM[90][2].CLK
RD => RAM[90][3].CLK
RD => RAM[90][4].CLK
RD => RAM[90][5].CLK
RD => RAM[90][6].CLK
RD => RAM[90][7].CLK
RD => RAM[89][0].CLK
RD => RAM[89][1].CLK
RD => RAM[89][2].CLK
RD => RAM[89][3].CLK
RD => RAM[89][4].CLK
RD => RAM[89][5].CLK
RD => RAM[89][6].CLK
RD => RAM[89][7].CLK
RD => RAM[88][0].CLK
RD => RAM[88][1].CLK
RD => RAM[88][2].CLK
RD => RAM[88][3].CLK
RD => RAM[88][4].CLK
RD => RAM[88][5].CLK
RD => RAM[88][6].CLK
RD => RAM[88][7].CLK
RD => RAM[87][0].CLK
RD => RAM[87][1].CLK
RD => RAM[87][2].CLK
RD => RAM[87][3].CLK
RD => RAM[87][4].CLK
RD => RAM[87][5].CLK
RD => RAM[87][6].CLK
RD => RAM[87][7].CLK
RD => RAM[86][0].CLK
RD => RAM[86][1].CLK
RD => RAM[86][2].CLK
RD => RAM[86][3].CLK
RD => RAM[86][4].CLK
RD => RAM[86][5].CLK
RD => RAM[86][6].CLK
RD => RAM[86][7].CLK
RD => RAM[85][0].CLK
RD => RAM[85][1].CLK
RD => RAM[85][2].CLK
RD => RAM[85][3].CLK
RD => RAM[85][4].CLK
RD => RAM[85][5].CLK
RD => RAM[85][6].CLK
RD => RAM[85][7].CLK
RD => RAM[84][0].CLK
RD => RAM[84][1].CLK
RD => RAM[84][2].CLK
RD => RAM[84][3].CLK
RD => RAM[84][4].CLK
RD => RAM[84][5].CLK
RD => RAM[84][6].CLK
RD => RAM[84][7].CLK
RD => RAM[83][0].CLK
RD => RAM[83][1].CLK
RD => RAM[83][2].CLK
RD => RAM[83][3].CLK
RD => RAM[83][4].CLK
RD => RAM[83][5].CLK
RD => RAM[83][6].CLK
RD => RAM[83][7].CLK
RD => RAM[82][0].CLK
RD => RAM[82][1].CLK
RD => RAM[82][2].CLK
RD => RAM[82][3].CLK
RD => RAM[82][4].CLK
RD => RAM[82][5].CLK
RD => RAM[82][6].CLK
RD => RAM[82][7].CLK
RD => RAM[81][0].CLK
RD => RAM[81][1].CLK
RD => RAM[81][2].CLK
RD => RAM[81][3].CLK
RD => RAM[81][4].CLK
RD => RAM[81][5].CLK
RD => RAM[81][6].CLK
RD => RAM[81][7].CLK
RD => RAM[80][0].CLK
RD => RAM[80][1].CLK
RD => RAM[80][2].CLK
RD => RAM[80][3].CLK
RD => RAM[80][4].CLK
RD => RAM[80][5].CLK
RD => RAM[80][6].CLK
RD => RAM[80][7].CLK
RD => RAM[79][0].CLK
RD => RAM[79][1].CLK
RD => RAM[79][2].CLK
RD => RAM[79][3].CLK
RD => RAM[79][4].CLK
RD => RAM[79][5].CLK
RD => RAM[79][6].CLK
RD => RAM[79][7].CLK
RD => RAM[78][0].CLK
RD => RAM[78][1].CLK
RD => RAM[78][2].CLK
RD => RAM[78][3].CLK
RD => RAM[78][4].CLK
RD => RAM[78][5].CLK
RD => RAM[78][6].CLK
RD => RAM[78][7].CLK
RD => RAM[77][0].CLK
RD => RAM[77][1].CLK
RD => RAM[77][2].CLK
RD => RAM[77][3].CLK
RD => RAM[77][4].CLK
RD => RAM[77][5].CLK
RD => RAM[77][6].CLK
RD => RAM[77][7].CLK
RD => RAM[76][0].CLK
RD => RAM[76][1].CLK
RD => RAM[76][2].CLK
RD => RAM[76][3].CLK
RD => RAM[76][4].CLK
RD => RAM[76][5].CLK
RD => RAM[76][6].CLK
RD => RAM[76][7].CLK
RD => RAM[75][0].CLK
RD => RAM[75][1].CLK
RD => RAM[75][2].CLK
RD => RAM[75][3].CLK
RD => RAM[75][4].CLK
RD => RAM[75][5].CLK
RD => RAM[75][6].CLK
RD => RAM[75][7].CLK
RD => RAM[74][0].CLK
RD => RAM[74][1].CLK
RD => RAM[74][2].CLK
RD => RAM[74][3].CLK
RD => RAM[74][4].CLK
RD => RAM[74][5].CLK
RD => RAM[74][6].CLK
RD => RAM[74][7].CLK
RD => RAM[73][0].CLK
RD => RAM[73][1].CLK
RD => RAM[73][2].CLK
RD => RAM[73][3].CLK
RD => RAM[73][4].CLK
RD => RAM[73][5].CLK
RD => RAM[73][6].CLK
RD => RAM[73][7].CLK
RD => RAM[72][0].CLK
RD => RAM[72][1].CLK
RD => RAM[72][2].CLK
RD => RAM[72][3].CLK
RD => RAM[72][4].CLK
RD => RAM[72][5].CLK
RD => RAM[72][6].CLK
RD => RAM[72][7].CLK
RD => RAM[71][0].CLK
RD => RAM[71][1].CLK
RD => RAM[71][2].CLK
RD => RAM[71][3].CLK
RD => RAM[71][4].CLK
RD => RAM[71][5].CLK
RD => RAM[71][6].CLK
RD => RAM[71][7].CLK
RD => RAM[70][0].CLK
RD => RAM[70][1].CLK
RD => RAM[70][2].CLK
RD => RAM[70][3].CLK
RD => RAM[70][4].CLK
RD => RAM[70][5].CLK
RD => RAM[70][6].CLK
RD => RAM[70][7].CLK
RD => RAM[69][0].CLK
RD => RAM[69][1].CLK
RD => RAM[69][2].CLK
RD => RAM[69][3].CLK
RD => RAM[69][4].CLK
RD => RAM[69][5].CLK
RD => RAM[69][6].CLK
RD => RAM[69][7].CLK
RD => RAM[68][0].CLK
RD => RAM[68][1].CLK
RD => RAM[68][2].CLK
RD => RAM[68][3].CLK
RD => RAM[68][4].CLK
RD => RAM[68][5].CLK
RD => RAM[68][6].CLK
RD => RAM[68][7].CLK
RD => RAM[67][0].CLK
RD => RAM[67][1].CLK
RD => RAM[67][2].CLK
RD => RAM[67][3].CLK
RD => RAM[67][4].CLK
RD => RAM[67][5].CLK
RD => RAM[67][6].CLK
RD => RAM[67][7].CLK
RD => RAM[66][0].CLK
RD => RAM[66][1].CLK
RD => RAM[66][2].CLK
RD => RAM[66][3].CLK
RD => RAM[66][4].CLK
RD => RAM[66][5].CLK
RD => RAM[66][6].CLK
RD => RAM[66][7].CLK
RD => RAM[65][0].CLK
RD => RAM[65][1].CLK
RD => RAM[65][2].CLK
RD => RAM[65][3].CLK
RD => RAM[65][4].CLK
RD => RAM[65][5].CLK
RD => RAM[65][6].CLK
RD => RAM[65][7].CLK
RD => RAM[64][0].CLK
RD => RAM[64][1].CLK
RD => RAM[64][2].CLK
RD => RAM[64][3].CLK
RD => RAM[64][4].CLK
RD => RAM[64][5].CLK
RD => RAM[64][6].CLK
RD => RAM[64][7].CLK
RD => RAM[63][0].CLK
RD => RAM[63][1].CLK
RD => RAM[63][2].CLK
RD => RAM[63][3].CLK
RD => RAM[63][4].CLK
RD => RAM[63][5].CLK
RD => RAM[63][6].CLK
RD => RAM[63][7].CLK
RD => RAM[62][0].CLK
RD => RAM[62][1].CLK
RD => RAM[62][2].CLK
RD => RAM[62][3].CLK
RD => RAM[62][4].CLK
RD => RAM[62][5].CLK
RD => RAM[62][6].CLK
RD => RAM[62][7].CLK
RD => RAM[61][0].CLK
RD => RAM[61][1].CLK
RD => RAM[61][2].CLK
RD => RAM[61][3].CLK
RD => RAM[61][4].CLK
RD => RAM[61][5].CLK
RD => RAM[61][6].CLK
RD => RAM[61][7].CLK
RD => RAM[60][0].CLK
RD => RAM[60][1].CLK
RD => RAM[60][2].CLK
RD => RAM[60][3].CLK
RD => RAM[60][4].CLK
RD => RAM[60][5].CLK
RD => RAM[60][6].CLK
RD => RAM[60][7].CLK
RD => RAM[59][0].CLK
RD => RAM[59][1].CLK
RD => RAM[59][2].CLK
RD => RAM[59][3].CLK
RD => RAM[59][4].CLK
RD => RAM[59][5].CLK
RD => RAM[59][6].CLK
RD => RAM[59][7].CLK
RD => RAM[58][0].CLK
RD => RAM[58][1].CLK
RD => RAM[58][2].CLK
RD => RAM[58][3].CLK
RD => RAM[58][4].CLK
RD => RAM[58][5].CLK
RD => RAM[58][6].CLK
RD => RAM[58][7].CLK
RD => RAM[57][0].CLK
RD => RAM[57][1].CLK
RD => RAM[57][2].CLK
RD => RAM[57][3].CLK
RD => RAM[57][4].CLK
RD => RAM[57][5].CLK
RD => RAM[57][6].CLK
RD => RAM[57][7].CLK
RD => RAM[56][0].CLK
RD => RAM[56][1].CLK
RD => RAM[56][2].CLK
RD => RAM[56][3].CLK
RD => RAM[56][4].CLK
RD => RAM[56][5].CLK
RD => RAM[56][6].CLK
RD => RAM[56][7].CLK
RD => RAM[55][0].CLK
RD => RAM[55][1].CLK
RD => RAM[55][2].CLK
RD => RAM[55][3].CLK
RD => RAM[55][4].CLK
RD => RAM[55][5].CLK
RD => RAM[55][6].CLK
RD => RAM[55][7].CLK
RD => RAM[54][0].CLK
RD => RAM[54][1].CLK
RD => RAM[54][2].CLK
RD => RAM[54][3].CLK
RD => RAM[54][4].CLK
RD => RAM[54][5].CLK
RD => RAM[54][6].CLK
RD => RAM[54][7].CLK
RD => RAM[53][0].CLK
RD => RAM[53][1].CLK
RD => RAM[53][2].CLK
RD => RAM[53][3].CLK
RD => RAM[53][4].CLK
RD => RAM[53][5].CLK
RD => RAM[53][6].CLK
RD => RAM[53][7].CLK
RD => RAM[52][0].CLK
RD => RAM[52][1].CLK
RD => RAM[52][2].CLK
RD => RAM[52][3].CLK
RD => RAM[52][4].CLK
RD => RAM[52][5].CLK
RD => RAM[52][6].CLK
RD => RAM[52][7].CLK
RD => RAM[51][0].CLK
RD => RAM[51][1].CLK
RD => RAM[51][2].CLK
RD => RAM[51][3].CLK
RD => RAM[51][4].CLK
RD => RAM[51][5].CLK
RD => RAM[51][6].CLK
RD => RAM[51][7].CLK
RD => RAM[50][0].CLK
RD => RAM[50][1].CLK
RD => RAM[50][2].CLK
RD => RAM[50][3].CLK
RD => RAM[50][4].CLK
RD => RAM[50][5].CLK
RD => RAM[50][6].CLK
RD => RAM[50][7].CLK
RD => RAM[49][0].CLK
RD => RAM[49][1].CLK
RD => RAM[49][2].CLK
RD => RAM[49][3].CLK
RD => RAM[49][4].CLK
RD => RAM[49][5].CLK
RD => RAM[49][6].CLK
RD => RAM[49][7].CLK
RD => RAM[48][0].CLK
RD => RAM[48][1].CLK
RD => RAM[48][2].CLK
RD => RAM[48][3].CLK
RD => RAM[48][4].CLK
RD => RAM[48][5].CLK
RD => RAM[48][6].CLK
RD => RAM[48][7].CLK
RD => RAM[47][0].CLK
RD => RAM[47][1].CLK
RD => RAM[47][2].CLK
RD => RAM[47][3].CLK
RD => RAM[47][4].CLK
RD => RAM[47][5].CLK
RD => RAM[47][6].CLK
RD => RAM[47][7].CLK
RD => RAM[46][0].CLK
RD => RAM[46][1].CLK
RD => RAM[46][2].CLK
RD => RAM[46][3].CLK
RD => RAM[46][4].CLK
RD => RAM[46][5].CLK
RD => RAM[46][6].CLK
RD => RAM[46][7].CLK
RD => RAM[45][0].CLK
RD => RAM[45][1].CLK
RD => RAM[45][2].CLK
RD => RAM[45][3].CLK
RD => RAM[45][4].CLK
RD => RAM[45][5].CLK
RD => RAM[45][6].CLK
RD => RAM[45][7].CLK
RD => RAM[44][0].CLK
RD => RAM[44][1].CLK
RD => RAM[44][2].CLK
RD => RAM[44][3].CLK
RD => RAM[44][4].CLK
RD => RAM[44][5].CLK
RD => RAM[44][6].CLK
RD => RAM[44][7].CLK
RD => RAM[43][0].CLK
RD => RAM[43][1].CLK
RD => RAM[43][2].CLK
RD => RAM[43][3].CLK
RD => RAM[43][4].CLK
RD => RAM[43][5].CLK
RD => RAM[43][6].CLK
RD => RAM[43][7].CLK
RD => RAM[42][0].CLK
RD => RAM[42][1].CLK
RD => RAM[42][2].CLK
RD => RAM[42][3].CLK
RD => RAM[42][4].CLK
RD => RAM[42][5].CLK
RD => RAM[42][6].CLK
RD => RAM[42][7].CLK
RD => RAM[41][0].CLK
RD => RAM[41][1].CLK
RD => RAM[41][2].CLK
RD => RAM[41][3].CLK
RD => RAM[41][4].CLK
RD => RAM[41][5].CLK
RD => RAM[41][6].CLK
RD => RAM[41][7].CLK
RD => RAM[40][0].CLK
RD => RAM[40][1].CLK
RD => RAM[40][2].CLK
RD => RAM[40][3].CLK
RD => RAM[40][4].CLK
RD => RAM[40][5].CLK
RD => RAM[40][6].CLK
RD => RAM[40][7].CLK
RD => RAM[39][0].CLK
RD => RAM[39][1].CLK
RD => RAM[39][2].CLK
RD => RAM[39][3].CLK
RD => RAM[39][4].CLK
RD => RAM[39][5].CLK
RD => RAM[39][6].CLK
RD => RAM[39][7].CLK
RD => RAM[38][0].CLK
RD => RAM[38][1].CLK
RD => RAM[38][2].CLK
RD => RAM[38][3].CLK
RD => RAM[38][4].CLK
RD => RAM[38][5].CLK
RD => RAM[38][6].CLK
RD => RAM[38][7].CLK
RD => RAM[37][0].CLK
RD => RAM[37][1].CLK
RD => RAM[37][2].CLK
RD => RAM[37][3].CLK
RD => RAM[37][4].CLK
RD => RAM[37][5].CLK
RD => RAM[37][6].CLK
RD => RAM[37][7].CLK
RD => RAM[36][0].CLK
RD => RAM[36][1].CLK
RD => RAM[36][2].CLK
RD => RAM[36][3].CLK
RD => RAM[36][4].CLK
RD => RAM[36][5].CLK
RD => RAM[36][6].CLK
RD => RAM[36][7].CLK
RD => RAM[35][0].CLK
RD => RAM[35][1].CLK
RD => RAM[35][2].CLK
RD => RAM[35][3].CLK
RD => RAM[35][4].CLK
RD => RAM[35][5].CLK
RD => RAM[35][6].CLK
RD => RAM[35][7].CLK
RD => RAM[34][0].CLK
RD => RAM[34][1].CLK
RD => RAM[34][2].CLK
RD => RAM[34][3].CLK
RD => RAM[34][4].CLK
RD => RAM[34][5].CLK
RD => RAM[34][6].CLK
RD => RAM[34][7].CLK
RD => RAM[33][0].CLK
RD => RAM[33][1].CLK
RD => RAM[33][2].CLK
RD => RAM[33][3].CLK
RD => RAM[33][4].CLK
RD => RAM[33][5].CLK
RD => RAM[33][6].CLK
RD => RAM[33][7].CLK
RD => RAM[32][0].CLK
RD => RAM[32][1].CLK
RD => RAM[32][2].CLK
RD => RAM[32][3].CLK
RD => RAM[32][4].CLK
RD => RAM[32][5].CLK
RD => RAM[32][6].CLK
RD => RAM[32][7].CLK
RD => RAM[31][0].CLK
RD => RAM[31][1].CLK
RD => RAM[31][2].CLK
RD => RAM[31][3].CLK
RD => RAM[31][4].CLK
RD => RAM[31][5].CLK
RD => RAM[31][6].CLK
RD => RAM[31][7].CLK
RD => RAM[30][0].CLK
RD => RAM[30][1].CLK
RD => RAM[30][2].CLK
RD => RAM[30][3].CLK
RD => RAM[30][4].CLK
RD => RAM[30][5].CLK
RD => RAM[30][6].CLK
RD => RAM[30][7].CLK
RD => RAM[29][0].CLK
RD => RAM[29][1].CLK
RD => RAM[29][2].CLK
RD => RAM[29][3].CLK
RD => RAM[29][4].CLK
RD => RAM[29][5].CLK
RD => RAM[29][6].CLK
RD => RAM[29][7].CLK
RD => RAM[28][0].CLK
RD => RAM[28][1].CLK
RD => RAM[28][2].CLK
RD => RAM[28][3].CLK
RD => RAM[28][4].CLK
RD => RAM[28][5].CLK
RD => RAM[28][6].CLK
RD => RAM[28][7].CLK
RD => RAM[27][0].CLK
RD => RAM[27][1].CLK
RD => RAM[27][2].CLK
RD => RAM[27][3].CLK
RD => RAM[27][4].CLK
RD => RAM[27][5].CLK
RD => RAM[27][6].CLK
RD => RAM[27][7].CLK
RD => RAM[26][0].CLK
RD => RAM[26][1].CLK
RD => RAM[26][2].CLK
RD => RAM[26][3].CLK
RD => RAM[26][4].CLK
RD => RAM[26][5].CLK
RD => RAM[26][6].CLK
RD => RAM[26][7].CLK
RD => RAM[25][0].CLK
RD => RAM[25][1].CLK
RD => RAM[25][2].CLK
RD => RAM[25][3].CLK
RD => RAM[25][4].CLK
RD => RAM[25][5].CLK
RD => RAM[25][6].CLK
RD => RAM[25][7].CLK
RD => RAM[24][0].CLK
RD => RAM[24][1].CLK
RD => RAM[24][2].CLK
RD => RAM[24][3].CLK
RD => RAM[24][4].CLK
RD => RAM[24][5].CLK
RD => RAM[24][6].CLK
RD => RAM[24][7].CLK
RD => RAM[23][0].CLK
RD => RAM[23][1].CLK
RD => RAM[23][2].CLK
RD => RAM[23][3].CLK
RD => RAM[23][4].CLK
RD => RAM[23][5].CLK
RD => RAM[23][6].CLK
RD => RAM[23][7].CLK
RD => RAM[22][0].CLK
RD => RAM[22][1].CLK
RD => RAM[22][2].CLK
RD => RAM[22][3].CLK
RD => RAM[22][4].CLK
RD => RAM[22][5].CLK
RD => RAM[22][6].CLK
RD => RAM[22][7].CLK
RD => RAM[21][0].CLK
RD => RAM[21][1].CLK
RD => RAM[21][2].CLK
RD => RAM[21][3].CLK
RD => RAM[21][4].CLK
RD => RAM[21][5].CLK
RD => RAM[21][6].CLK
RD => RAM[21][7].CLK
RD => RAM[20][0].CLK
RD => RAM[20][1].CLK
RD => RAM[20][2].CLK
RD => RAM[20][3].CLK
RD => RAM[20][4].CLK
RD => RAM[20][5].CLK
RD => RAM[20][6].CLK
RD => RAM[20][7].CLK
RD => RAM[19][0].CLK
RD => RAM[19][1].CLK
RD => RAM[19][2].CLK
RD => RAM[19][3].CLK
RD => RAM[19][4].CLK
RD => RAM[19][5].CLK
RD => RAM[19][6].CLK
RD => RAM[19][7].CLK
RD => RAM[18][0].CLK
RD => RAM[18][1].CLK
RD => RAM[18][2].CLK
RD => RAM[18][3].CLK
RD => RAM[18][4].CLK
RD => RAM[18][5].CLK
RD => RAM[18][6].CLK
RD => RAM[18][7].CLK
RD => RAM[17][0].CLK
RD => RAM[17][1].CLK
RD => RAM[17][2].CLK
RD => RAM[17][3].CLK
RD => RAM[17][4].CLK
RD => RAM[17][5].CLK
RD => RAM[17][6].CLK
RD => RAM[17][7].CLK
RD => RAM[16][0].CLK
RD => RAM[16][1].CLK
RD => RAM[16][2].CLK
RD => RAM[16][3].CLK
RD => RAM[16][4].CLK
RD => RAM[16][5].CLK
RD => RAM[16][6].CLK
RD => RAM[16][7].CLK
RD => RAM[15][0].CLK
RD => RAM[15][1].CLK
RD => RAM[15][2].CLK
RD => RAM[15][3].CLK
RD => RAM[15][4].CLK
RD => RAM[15][5].CLK
RD => RAM[15][6].CLK
RD => RAM[15][7].CLK
RD => RAM[14][0].CLK
RD => RAM[14][1].CLK
RD => RAM[14][2].CLK
RD => RAM[14][3].CLK
RD => RAM[14][4].CLK
RD => RAM[14][5].CLK
RD => RAM[14][6].CLK
RD => RAM[14][7].CLK
RD => RAM[13][0].CLK
RD => RAM[13][1].CLK
RD => RAM[13][2].CLK
RD => RAM[13][3].CLK
RD => RAM[13][4].CLK
RD => RAM[13][5].CLK
RD => RAM[13][6].CLK
RD => RAM[13][7].CLK
RD => RAM[12][0].CLK
RD => RAM[12][1].CLK
RD => RAM[12][2].CLK
RD => RAM[12][3].CLK
RD => RAM[12][4].CLK
RD => RAM[12][5].CLK
RD => RAM[12][6].CLK
RD => RAM[12][7].CLK
RD => RAM[11][0].CLK
RD => RAM[11][1].CLK
RD => RAM[11][2].CLK
RD => RAM[11][3].CLK
RD => RAM[11][4].CLK
RD => RAM[11][5].CLK
RD => RAM[11][6].CLK
RD => RAM[11][7].CLK
RD => RAM[10][0].CLK
RD => RAM[10][1].CLK
RD => RAM[10][2].CLK
RD => RAM[10][3].CLK
RD => RAM[10][4].CLK
RD => RAM[10][5].CLK
RD => RAM[10][6].CLK
RD => RAM[10][7].CLK
RD => RAM[9][0].CLK
RD => RAM[9][1].CLK
RD => RAM[9][2].CLK
RD => RAM[9][3].CLK
RD => RAM[9][4].CLK
RD => RAM[9][5].CLK
RD => RAM[9][6].CLK
RD => RAM[9][7].CLK
RD => RAM[8][0].CLK
RD => RAM[8][1].CLK
RD => RAM[8][2].CLK
RD => RAM[8][3].CLK
RD => RAM[8][4].CLK
RD => RAM[8][5].CLK
RD => RAM[8][6].CLK
RD => RAM[8][7].CLK
RD => RAM[7][0].CLK
RD => RAM[7][1].CLK
RD => RAM[7][2].CLK
RD => RAM[7][3].CLK
RD => RAM[7][4].CLK
RD => RAM[7][5].CLK
RD => RAM[7][6].CLK
RD => RAM[7][7].CLK
RD => RAM[6][0].CLK
RD => RAM[6][1].CLK
RD => RAM[6][2].CLK
RD => RAM[6][3].CLK
RD => RAM[6][4].CLK
RD => RAM[6][5].CLK
RD => RAM[6][6].CLK
RD => RAM[6][7].CLK
RD => RAM[5][0].CLK
RD => RAM[5][1].CLK
RD => RAM[5][2].CLK
RD => RAM[5][3].CLK
RD => RAM[5][4].CLK
RD => RAM[5][5].CLK
RD => RAM[5][6].CLK
RD => RAM[5][7].CLK
RD => RAM[4][0].CLK
RD => RAM[4][1].CLK
RD => RAM[4][2].CLK
RD => RAM[4][3].CLK
RD => RAM[4][4].CLK
RD => RAM[4][5].CLK
RD => RAM[4][6].CLK
RD => RAM[4][7].CLK
RD => RAM[3][0].CLK
RD => RAM[3][1].CLK
RD => RAM[3][2].CLK
RD => RAM[3][3].CLK
RD => RAM[3][4].CLK
RD => RAM[3][5].CLK
RD => RAM[3][6].CLK
RD => RAM[3][7].CLK
RD => RAM[2][0].CLK
RD => RAM[2][1].CLK
RD => RAM[2][2].CLK
RD => RAM[2][3].CLK
RD => RAM[2][4].CLK
RD => RAM[2][5].CLK
RD => RAM[2][6].CLK
RD => RAM[2][7].CLK
RD => RAM[1][0].CLK
RD => RAM[1][1].CLK
RD => RAM[1][2].CLK
RD => RAM[1][3].CLK
RD => RAM[1][4].CLK
RD => RAM[1][5].CLK
RD => RAM[1][6].CLK
RD => RAM[1][7].CLK
RD => RAM[0][0].CLK
RD => RAM[0][1].CLK
RD => RAM[0][2].CLK
RD => RAM[0][3].CLK
RD => RAM[0][4].CLK
RD => RAM[0][5].CLK
RD => RAM[0][6].CLK
RD => RAM[0][7].CLK
WR => DIRBUF1~reg0.DATAIN
WR => DATA[0]~en.DATAIN
WR => DATA[1]~en.DATAIN
WR => DATA[2]~en.DATAIN
WR => DATA[3]~en.DATAIN
WR => DATA[4]~en.DATAIN
WR => DATA[5]~en.DATAIN
WR => DATA[6]~en.DATAIN
WR => DATA[7]~en.DATAIN
ALE => ~NO_FANOUT~
DIRBUF1 <= DIRBUF1~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIRBUF2 <= <GND>
MOT1[0] <= PWM_GEN:pwm.PWM1[0]
MOT1[1] <= PWM_GEN:pwm.PWM1[1]
MOT2[0] <= PWM_GEN:pwm.PWM2[0]
MOT2[1] <= PWM_GEN:pwm.PWM2[1]
SERVO[0] <= SERVO_GEN:servos.PWM[0]
SERVO[1] <= SERVO_GEN:servos.PWM[1]
SERVO[2] <= SERVO_GEN:servos.PWM[2]
SERVO[3] <= SERVO_GEN:servos.PWM[3]
SERVO[4] <= SERVO_GEN:servos.PWM[4]
SERVO[5] <= SERVO_GEN:servos.PWM[5]
SERVO[6] <= SERVO_GEN:servos.PWM[6]
SERVO[7] <= SERVO_GEN:servos.PWM[7]
SERVO[8] <= SERVO_GEN:servos.PWM[8]
SERVO[9] <= SERVO_GEN:servos.PWM[9]
SERVO[10] <= SERVO_GEN:servos.PWM[10]
SERVO[11] <= SERVO_GEN:servos.PWM[11]
SERVO[12] <= SERVO_GEN:servos.PWM[12]
SERVO[13] <= SERVO_GEN:servos.PWM[13]
SERVO[14] <= SERVO_GEN:servos.PWM[14]
SERVO[15] <= SERVO_GEN:servos.PWM[15]
CODEUR1[0] => COUNTER_ROTATIF:counterrot1.SIG[0]
CODEUR1[1] => COUNTER_ROTATIF:counterrot1.SIG[1]
CODEUR2[0] => COUNTER_ROTATIF:counterrot2.SIG[0]
CODEUR2[1] => COUNTER_ROTATIF:counterrot2.SIG[1]
CODEUR3[0] => ~NO_FANOUT~
CODEUR3[1] => ~NO_FANOUT~
CODEUR4[0] => ~NO_FANOUT~
CODEUR4[1] => ~NO_FANOUT~
LED <= DEBUGGER:debug.SERIAL


|EBI_SLAVE|DEBUGGER:debug
H => STDLOGIC32_TO_BCD:bcd0.H
H => bcdReset.CLK
H => bcdEnable.CLK
H => OCTETAT[0].CLK
H => OCTETAT[1].CLK
H => OCTETAT[2].CLK
H => OCTETAT[3].CLK
H => OCTETAT[4].CLK
H => OCTETAT[5].CLK
H => OCTETAT[6].CLK
H => OCTETAT[7].CLK
H => OCTETAT[8].CLK
H => OCTETAT[9].CLK
H => OCTETAT[10].CLK
H => OCTETAT[11].CLK
H => OCTETAT[12].CLK
H => OCTETAT[13].CLK
H => OCTETAT[14].CLK
H => OCTETAT[15].CLK
H => OCTETAT[16].CLK
H => OCTETAT[17].CLK
H => OCTETAT[18].CLK
H => OCTETAT[19].CLK
H => OCTETAT[20].CLK
H => OCTETAT[21].CLK
H => OCTETAT[22].CLK
H => OCTETAT[23].CLK
H => OCTETAT[24].CLK
H => OCTETAT[25].CLK
H => OCTETAT[26].CLK
H => OCTETAT[27].CLK
H => OCTETAT[28].CLK
H => OCTETAT[29].CLK
H => OCTETAT[30].CLK
H => OCTETAT[31].CLK
H => BITETAT[0].CLK
H => BITETAT[1].CLK
H => BITETAT[2].CLK
H => BITETAT[3].CLK
H => BAUDCOUNTER[0].CLK
H => BAUDCOUNTER[1].CLK
H => BAUDCOUNTER[2].CLK
H => BAUDCOUNTER[3].CLK
H => BAUDCOUNTER[4].CLK
H => BAUDCOUNTER[5].CLK
H => BAUDCOUNTER[6].CLK
H => BAUDCOUNTER[7].CLK
H => BAUDCOUNTER[8].CLK
H => BAUDCOUNTER[9].CLK
H => BAUDCOUNTER[10].CLK
H => BAUDCOUNTER[11].CLK
H => BAUDCOUNTER[12].CLK
H => BAUDCOUNTER[13].CLK
H => BAUDCOUNTER[14].CLK
H => BAUDCOUNTER[15].CLK
H => BAUDCOUNTER[16].CLK
H => BAUDCOUNTER[17].CLK
H => BAUDCOUNTER[18].CLK
H => BAUDCOUNTER[19].CLK
H => BAUDCOUNTER[20].CLK
H => BAUDCOUNTER[21].CLK
H => BAUDCOUNTER[22].CLK
H => BAUDCOUNTER[23].CLK
H => BAUDCOUNTER[24].CLK
H => BAUDCOUNTER[25].CLK
H => BAUDCOUNTER[26].CLK
H => BAUDCOUNTER[27].CLK
H => BAUDCOUNTER[28].CLK
H => BAUDCOUNTER[29].CLK
H => BAUDCOUNTER[30].CLK
H => BAUDCOUNTER[31].CLK
H => SERIAL~reg0.CLK
H => RUN.CLK
H => STDLOGIC32_TO_BCD:bcd1.H
H => STDLOGIC32_TO_BCD:bcd2.H
H => STDLOGIC32_TO_BCD:bcd3.H
RESET => RUN.OUTPUTSELECT
RESET => SERIAL.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BAUDCOUNTER.OUTPUTSELECT
RESET => BITETAT.OUTPUTSELECT
RESET => BITETAT.OUTPUTSELECT
RESET => BITETAT.OUTPUTSELECT
RESET => BITETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => OCTETAT.OUTPUTSELECT
RESET => bcdReset.ENA
RESET => bcdEnable.ENA
ENABLE => process_0.IN1
VAR1[0] => STDLOGIC32_TO_BCD:bcd0.BIN[0]
VAR1[1] => STDLOGIC32_TO_BCD:bcd0.BIN[1]
VAR1[2] => STDLOGIC32_TO_BCD:bcd0.BIN[2]
VAR1[3] => STDLOGIC32_TO_BCD:bcd0.BIN[3]
VAR1[4] => STDLOGIC32_TO_BCD:bcd0.BIN[4]
VAR1[5] => STDLOGIC32_TO_BCD:bcd0.BIN[5]
VAR1[6] => STDLOGIC32_TO_BCD:bcd0.BIN[6]
VAR1[7] => STDLOGIC32_TO_BCD:bcd0.BIN[7]
VAR1[8] => STDLOGIC32_TO_BCD:bcd0.BIN[8]
VAR1[9] => STDLOGIC32_TO_BCD:bcd0.BIN[9]
VAR1[10] => STDLOGIC32_TO_BCD:bcd0.BIN[10]
VAR1[11] => STDLOGIC32_TO_BCD:bcd0.BIN[11]
VAR1[12] => STDLOGIC32_TO_BCD:bcd0.BIN[12]
VAR1[13] => STDLOGIC32_TO_BCD:bcd0.BIN[13]
VAR1[14] => STDLOGIC32_TO_BCD:bcd0.BIN[14]
VAR1[15] => STDLOGIC32_TO_BCD:bcd0.BIN[15]
VAR1[16] => STDLOGIC32_TO_BCD:bcd0.BIN[16]
VAR1[17] => STDLOGIC32_TO_BCD:bcd0.BIN[17]
VAR1[18] => STDLOGIC32_TO_BCD:bcd0.BIN[18]
VAR1[19] => STDLOGIC32_TO_BCD:bcd0.BIN[19]
VAR1[20] => STDLOGIC32_TO_BCD:bcd0.BIN[20]
VAR1[21] => STDLOGIC32_TO_BCD:bcd0.BIN[21]
VAR1[22] => STDLOGIC32_TO_BCD:bcd0.BIN[22]
VAR1[23] => STDLOGIC32_TO_BCD:bcd0.BIN[23]
VAR1[24] => STDLOGIC32_TO_BCD:bcd0.BIN[24]
VAR1[25] => STDLOGIC32_TO_BCD:bcd0.BIN[25]
VAR1[26] => STDLOGIC32_TO_BCD:bcd0.BIN[26]
VAR1[27] => STDLOGIC32_TO_BCD:bcd0.BIN[27]
VAR1[28] => STDLOGIC32_TO_BCD:bcd0.BIN[28]
VAR1[29] => STDLOGIC32_TO_BCD:bcd0.BIN[29]
VAR1[30] => STDLOGIC32_TO_BCD:bcd0.BIN[30]
VAR1[31] => STDLOGIC32_TO_BCD:bcd0.BIN[31]
VAR2[0] => STDLOGIC32_TO_BCD:bcd1.BIN[0]
VAR2[1] => STDLOGIC32_TO_BCD:bcd1.BIN[1]
VAR2[2] => STDLOGIC32_TO_BCD:bcd1.BIN[2]
VAR2[3] => STDLOGIC32_TO_BCD:bcd1.BIN[3]
VAR2[4] => STDLOGIC32_TO_BCD:bcd1.BIN[4]
VAR2[5] => STDLOGIC32_TO_BCD:bcd1.BIN[5]
VAR2[6] => STDLOGIC32_TO_BCD:bcd1.BIN[6]
VAR2[7] => STDLOGIC32_TO_BCD:bcd1.BIN[7]
VAR2[8] => STDLOGIC32_TO_BCD:bcd1.BIN[8]
VAR2[9] => STDLOGIC32_TO_BCD:bcd1.BIN[9]
VAR2[10] => STDLOGIC32_TO_BCD:bcd1.BIN[10]
VAR2[11] => STDLOGIC32_TO_BCD:bcd1.BIN[11]
VAR2[12] => STDLOGIC32_TO_BCD:bcd1.BIN[12]
VAR2[13] => STDLOGIC32_TO_BCD:bcd1.BIN[13]
VAR2[14] => STDLOGIC32_TO_BCD:bcd1.BIN[14]
VAR2[15] => STDLOGIC32_TO_BCD:bcd1.BIN[15]
VAR2[16] => STDLOGIC32_TO_BCD:bcd1.BIN[16]
VAR2[17] => STDLOGIC32_TO_BCD:bcd1.BIN[17]
VAR2[18] => STDLOGIC32_TO_BCD:bcd1.BIN[18]
VAR2[19] => STDLOGIC32_TO_BCD:bcd1.BIN[19]
VAR2[20] => STDLOGIC32_TO_BCD:bcd1.BIN[20]
VAR2[21] => STDLOGIC32_TO_BCD:bcd1.BIN[21]
VAR2[22] => STDLOGIC32_TO_BCD:bcd1.BIN[22]
VAR2[23] => STDLOGIC32_TO_BCD:bcd1.BIN[23]
VAR2[24] => STDLOGIC32_TO_BCD:bcd1.BIN[24]
VAR2[25] => STDLOGIC32_TO_BCD:bcd1.BIN[25]
VAR2[26] => STDLOGIC32_TO_BCD:bcd1.BIN[26]
VAR2[27] => STDLOGIC32_TO_BCD:bcd1.BIN[27]
VAR2[28] => STDLOGIC32_TO_BCD:bcd1.BIN[28]
VAR2[29] => STDLOGIC32_TO_BCD:bcd1.BIN[29]
VAR2[30] => STDLOGIC32_TO_BCD:bcd1.BIN[30]
VAR2[31] => STDLOGIC32_TO_BCD:bcd1.BIN[31]
VAR3[0] => STDLOGIC32_TO_BCD:bcd2.BIN[0]
VAR3[1] => STDLOGIC32_TO_BCD:bcd2.BIN[1]
VAR3[2] => STDLOGIC32_TO_BCD:bcd2.BIN[2]
VAR3[3] => STDLOGIC32_TO_BCD:bcd2.BIN[3]
VAR3[4] => STDLOGIC32_TO_BCD:bcd2.BIN[4]
VAR3[5] => STDLOGIC32_TO_BCD:bcd2.BIN[5]
VAR3[6] => STDLOGIC32_TO_BCD:bcd2.BIN[6]
VAR3[7] => STDLOGIC32_TO_BCD:bcd2.BIN[7]
VAR3[8] => STDLOGIC32_TO_BCD:bcd2.BIN[8]
VAR3[9] => STDLOGIC32_TO_BCD:bcd2.BIN[9]
VAR3[10] => STDLOGIC32_TO_BCD:bcd2.BIN[10]
VAR3[11] => STDLOGIC32_TO_BCD:bcd2.BIN[11]
VAR3[12] => STDLOGIC32_TO_BCD:bcd2.BIN[12]
VAR3[13] => STDLOGIC32_TO_BCD:bcd2.BIN[13]
VAR3[14] => STDLOGIC32_TO_BCD:bcd2.BIN[14]
VAR3[15] => STDLOGIC32_TO_BCD:bcd2.BIN[15]
VAR3[16] => STDLOGIC32_TO_BCD:bcd2.BIN[16]
VAR3[17] => STDLOGIC32_TO_BCD:bcd2.BIN[17]
VAR3[18] => STDLOGIC32_TO_BCD:bcd2.BIN[18]
VAR3[19] => STDLOGIC32_TO_BCD:bcd2.BIN[19]
VAR3[20] => STDLOGIC32_TO_BCD:bcd2.BIN[20]
VAR3[21] => STDLOGIC32_TO_BCD:bcd2.BIN[21]
VAR3[22] => STDLOGIC32_TO_BCD:bcd2.BIN[22]
VAR3[23] => STDLOGIC32_TO_BCD:bcd2.BIN[23]
VAR3[24] => STDLOGIC32_TO_BCD:bcd2.BIN[24]
VAR3[25] => STDLOGIC32_TO_BCD:bcd2.BIN[25]
VAR3[26] => STDLOGIC32_TO_BCD:bcd2.BIN[26]
VAR3[27] => STDLOGIC32_TO_BCD:bcd2.BIN[27]
VAR3[28] => STDLOGIC32_TO_BCD:bcd2.BIN[28]
VAR3[29] => STDLOGIC32_TO_BCD:bcd2.BIN[29]
VAR3[30] => STDLOGIC32_TO_BCD:bcd2.BIN[30]
VAR3[31] => STDLOGIC32_TO_BCD:bcd2.BIN[31]
VAR4[0] => STDLOGIC32_TO_BCD:bcd3.BIN[0]
VAR4[1] => STDLOGIC32_TO_BCD:bcd3.BIN[1]
VAR4[2] => STDLOGIC32_TO_BCD:bcd3.BIN[2]
VAR4[3] => STDLOGIC32_TO_BCD:bcd3.BIN[3]
VAR4[4] => STDLOGIC32_TO_BCD:bcd3.BIN[4]
VAR4[5] => STDLOGIC32_TO_BCD:bcd3.BIN[5]
VAR4[6] => STDLOGIC32_TO_BCD:bcd3.BIN[6]
VAR4[7] => STDLOGIC32_TO_BCD:bcd3.BIN[7]
VAR4[8] => STDLOGIC32_TO_BCD:bcd3.BIN[8]
VAR4[9] => STDLOGIC32_TO_BCD:bcd3.BIN[9]
VAR4[10] => STDLOGIC32_TO_BCD:bcd3.BIN[10]
VAR4[11] => STDLOGIC32_TO_BCD:bcd3.BIN[11]
VAR4[12] => STDLOGIC32_TO_BCD:bcd3.BIN[12]
VAR4[13] => STDLOGIC32_TO_BCD:bcd3.BIN[13]
VAR4[14] => STDLOGIC32_TO_BCD:bcd3.BIN[14]
VAR4[15] => STDLOGIC32_TO_BCD:bcd3.BIN[15]
VAR4[16] => STDLOGIC32_TO_BCD:bcd3.BIN[16]
VAR4[17] => STDLOGIC32_TO_BCD:bcd3.BIN[17]
VAR4[18] => STDLOGIC32_TO_BCD:bcd3.BIN[18]
VAR4[19] => STDLOGIC32_TO_BCD:bcd3.BIN[19]
VAR4[20] => STDLOGIC32_TO_BCD:bcd3.BIN[20]
VAR4[21] => STDLOGIC32_TO_BCD:bcd3.BIN[21]
VAR4[22] => STDLOGIC32_TO_BCD:bcd3.BIN[22]
VAR4[23] => STDLOGIC32_TO_BCD:bcd3.BIN[23]
VAR4[24] => STDLOGIC32_TO_BCD:bcd3.BIN[24]
VAR4[25] => STDLOGIC32_TO_BCD:bcd3.BIN[25]
VAR4[26] => STDLOGIC32_TO_BCD:bcd3.BIN[26]
VAR4[27] => STDLOGIC32_TO_BCD:bcd3.BIN[27]
VAR4[28] => STDLOGIC32_TO_BCD:bcd3.BIN[28]
VAR4[29] => STDLOGIC32_TO_BCD:bcd3.BIN[29]
VAR4[30] => STDLOGIC32_TO_BCD:bcd3.BIN[30]
VAR4[31] => STDLOGIC32_TO_BCD:bcd3.BIN[31]
SERIAL <= SERIAL~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0
H => STDLOGIC_TO_BCD:bcd0.H
H => count[0].CLK
H => count[1].CLK
H => count[2].CLK
H => count[3].CLK
H => count[4].CLK
H => count[5].CLK
H => count[6].CLK
H => count[7].CLK
H => count[8].CLK
H => count[9].CLK
H => count[10].CLK
H => count[11].CLK
H => count[12].CLK
H => count[13].CLK
H => count[14].CLK
H => count[15].CLK
H => count[16].CLK
H => count[17].CLK
H => count[18].CLK
H => count[19].CLK
H => count[20].CLK
H => count[21].CLK
H => count[22].CLK
H => count[23].CLK
H => count[24].CLK
H => count[25].CLK
H => count[26].CLK
H => count[27].CLK
H => count[28].CLK
H => count[29].CLK
H => count[30].CLK
H => count[31].CLK
H => run.CLK
H => resetConv.CLK
H => BCD[0]~reg0.CLK
H => BCD[1]~reg0.CLK
H => BCD[2]~reg0.CLK
H => BCD[3]~reg0.CLK
H => BCD[4]~reg0.CLK
H => BCD[5]~reg0.CLK
H => BCD[6]~reg0.CLK
H => BCD[7]~reg0.CLK
H => BCD[8]~reg0.CLK
H => BCD[9]~reg0.CLK
H => BCD[10]~reg0.CLK
H => BCD[11]~reg0.CLK
H => BCD[12]~reg0.CLK
H => BCD[13]~reg0.CLK
H => BCD[14]~reg0.CLK
H => BCD[15]~reg0.CLK
H => BCD[16]~reg0.CLK
H => BCD[17]~reg0.CLK
H => BCD[18]~reg0.CLK
H => BCD[19]~reg0.CLK
H => BCD[20]~reg0.CLK
H => BCD[21]~reg0.CLK
H => BCD[22]~reg0.CLK
H => BCD[23]~reg0.CLK
H => BCD[24]~reg0.CLK
H => BCD[25]~reg0.CLK
H => BCD[26]~reg0.CLK
H => BCD[27]~reg0.CLK
H => BCD[28]~reg0.CLK
H => BCD[29]~reg0.CLK
H => BCD[30]~reg0.CLK
H => BCD[31]~reg0.CLK
H => BCD[32]~reg0.CLK
H => BCD[33]~reg0.CLK
H => BCD[34]~reg0.CLK
H => BCD[35]~reg0.CLK
H => BCD[36]~reg0.CLK
H => BCD[37]~reg0.CLK
H => BCD[38]~reg0.CLK
H => BCD[39]~reg0.CLK
H => buffIn[0].CLK
H => buffIn[1].CLK
H => buffIn[2].CLK
H => buffIn[3].CLK
H => buffIn[4].CLK
H => buffIn[5].CLK
H => buffIn[6].CLK
H => buffIn[7].CLK
H => buffIn[8].CLK
H => buffIn[9].CLK
H => buffIn[10].CLK
H => buffIn[11].CLK
H => buffIn[12].CLK
H => buffIn[13].CLK
H => buffIn[14].CLK
H => buffIn[15].CLK
H => buffIn[16].CLK
H => buffIn[17].CLK
H => buffIn[18].CLK
H => buffIn[19].CLK
H => buffIn[20].CLK
H => buffIn[21].CLK
H => buffIn[22].CLK
H => buffIn[23].CLK
H => buffIn[24].CLK
H => buffIn[25].CLK
H => buffIn[26].CLK
H => buffIn[27].CLK
H => buffIn[28].CLK
H => buffIn[29].CLK
H => buffIn[30].CLK
H => buffIn[31].CLK
H => STDLOGIC_TO_BCD:bcd1.H
H => STDLOGIC_TO_BCD:bcd2.H
H => STDLOGIC_TO_BCD:bcd3.H
H => STDLOGIC_TO_BCD:bcd4.H
H => STDLOGIC_TO_BCD:bcd5.H
H => STDLOGIC_TO_BCD:bcd6.H
H => STDLOGIC_TO_BCD:bcd7.H
H => STDLOGIC_TO_BCD:bcd8.H
H => STDLOGIC_TO_BCD:bcd9.H
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => resetConv.OUTPUTSELECT
RESET => run.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
ENABLE => process_0.IN1
BIN[0] => buffIn.DATAB
BIN[1] => buffIn.DATAB
BIN[2] => buffIn.DATAB
BIN[3] => buffIn.DATAB
BIN[4] => buffIn.DATAB
BIN[5] => buffIn.DATAB
BIN[6] => buffIn.DATAB
BIN[7] => buffIn.DATAB
BIN[8] => buffIn.DATAB
BIN[9] => buffIn.DATAB
BIN[10] => buffIn.DATAB
BIN[11] => buffIn.DATAB
BIN[12] => buffIn.DATAB
BIN[13] => buffIn.DATAB
BIN[14] => buffIn.DATAB
BIN[15] => buffIn.DATAB
BIN[16] => buffIn.DATAB
BIN[17] => buffIn.DATAB
BIN[18] => buffIn.DATAB
BIN[19] => buffIn.DATAB
BIN[20] => buffIn.DATAB
BIN[21] => buffIn.DATAB
BIN[22] => buffIn.DATAB
BIN[23] => buffIn.DATAB
BIN[24] => buffIn.DATAB
BIN[25] => buffIn.DATAB
BIN[26] => buffIn.DATAB
BIN[27] => buffIn.DATAB
BIN[28] => buffIn.DATAB
BIN[29] => buffIn.DATAB
BIN[30] => buffIn.DATAB
BIN[31] => buffIn.DATAB
BCD[0] <= BCD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= BCD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= BCD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= BCD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[4] <= BCD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[5] <= BCD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[6] <= BCD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[7] <= BCD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[8] <= BCD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[9] <= BCD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[10] <= BCD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[11] <= BCD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[12] <= BCD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[13] <= BCD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[14] <= BCD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[15] <= BCD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[16] <= BCD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[17] <= BCD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[18] <= BCD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[19] <= BCD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[20] <= BCD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[21] <= BCD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[22] <= BCD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[23] <= BCD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[24] <= BCD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[25] <= BCD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[26] <= BCD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[27] <= BCD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[28] <= BCD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[29] <= BCD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[30] <= BCD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[31] <= BCD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[32] <= BCD[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[33] <= BCD[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[34] <= BCD[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[35] <= BCD[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[36] <= BCD[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[37] <= BCD[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[38] <= BCD[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[39] <= BCD[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd0
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd1
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd2
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd3
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd4
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd5
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd6
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd7
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd8
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd0|STDLOGIC_TO_BCD:bcd9
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1
H => STDLOGIC_TO_BCD:bcd0.H
H => count[0].CLK
H => count[1].CLK
H => count[2].CLK
H => count[3].CLK
H => count[4].CLK
H => count[5].CLK
H => count[6].CLK
H => count[7].CLK
H => count[8].CLK
H => count[9].CLK
H => count[10].CLK
H => count[11].CLK
H => count[12].CLK
H => count[13].CLK
H => count[14].CLK
H => count[15].CLK
H => count[16].CLK
H => count[17].CLK
H => count[18].CLK
H => count[19].CLK
H => count[20].CLK
H => count[21].CLK
H => count[22].CLK
H => count[23].CLK
H => count[24].CLK
H => count[25].CLK
H => count[26].CLK
H => count[27].CLK
H => count[28].CLK
H => count[29].CLK
H => count[30].CLK
H => count[31].CLK
H => run.CLK
H => resetConv.CLK
H => BCD[0]~reg0.CLK
H => BCD[1]~reg0.CLK
H => BCD[2]~reg0.CLK
H => BCD[3]~reg0.CLK
H => BCD[4]~reg0.CLK
H => BCD[5]~reg0.CLK
H => BCD[6]~reg0.CLK
H => BCD[7]~reg0.CLK
H => BCD[8]~reg0.CLK
H => BCD[9]~reg0.CLK
H => BCD[10]~reg0.CLK
H => BCD[11]~reg0.CLK
H => BCD[12]~reg0.CLK
H => BCD[13]~reg0.CLK
H => BCD[14]~reg0.CLK
H => BCD[15]~reg0.CLK
H => BCD[16]~reg0.CLK
H => BCD[17]~reg0.CLK
H => BCD[18]~reg0.CLK
H => BCD[19]~reg0.CLK
H => BCD[20]~reg0.CLK
H => BCD[21]~reg0.CLK
H => BCD[22]~reg0.CLK
H => BCD[23]~reg0.CLK
H => BCD[24]~reg0.CLK
H => BCD[25]~reg0.CLK
H => BCD[26]~reg0.CLK
H => BCD[27]~reg0.CLK
H => BCD[28]~reg0.CLK
H => BCD[29]~reg0.CLK
H => BCD[30]~reg0.CLK
H => BCD[31]~reg0.CLK
H => BCD[32]~reg0.CLK
H => BCD[33]~reg0.CLK
H => BCD[34]~reg0.CLK
H => BCD[35]~reg0.CLK
H => BCD[36]~reg0.CLK
H => BCD[37]~reg0.CLK
H => BCD[38]~reg0.CLK
H => BCD[39]~reg0.CLK
H => buffIn[0].CLK
H => buffIn[1].CLK
H => buffIn[2].CLK
H => buffIn[3].CLK
H => buffIn[4].CLK
H => buffIn[5].CLK
H => buffIn[6].CLK
H => buffIn[7].CLK
H => buffIn[8].CLK
H => buffIn[9].CLK
H => buffIn[10].CLK
H => buffIn[11].CLK
H => buffIn[12].CLK
H => buffIn[13].CLK
H => buffIn[14].CLK
H => buffIn[15].CLK
H => buffIn[16].CLK
H => buffIn[17].CLK
H => buffIn[18].CLK
H => buffIn[19].CLK
H => buffIn[20].CLK
H => buffIn[21].CLK
H => buffIn[22].CLK
H => buffIn[23].CLK
H => buffIn[24].CLK
H => buffIn[25].CLK
H => buffIn[26].CLK
H => buffIn[27].CLK
H => buffIn[28].CLK
H => buffIn[29].CLK
H => buffIn[30].CLK
H => buffIn[31].CLK
H => STDLOGIC_TO_BCD:bcd1.H
H => STDLOGIC_TO_BCD:bcd2.H
H => STDLOGIC_TO_BCD:bcd3.H
H => STDLOGIC_TO_BCD:bcd4.H
H => STDLOGIC_TO_BCD:bcd5.H
H => STDLOGIC_TO_BCD:bcd6.H
H => STDLOGIC_TO_BCD:bcd7.H
H => STDLOGIC_TO_BCD:bcd8.H
H => STDLOGIC_TO_BCD:bcd9.H
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => resetConv.OUTPUTSELECT
RESET => run.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
ENABLE => process_0.IN1
BIN[0] => buffIn.DATAB
BIN[1] => buffIn.DATAB
BIN[2] => buffIn.DATAB
BIN[3] => buffIn.DATAB
BIN[4] => buffIn.DATAB
BIN[5] => buffIn.DATAB
BIN[6] => buffIn.DATAB
BIN[7] => buffIn.DATAB
BIN[8] => buffIn.DATAB
BIN[9] => buffIn.DATAB
BIN[10] => buffIn.DATAB
BIN[11] => buffIn.DATAB
BIN[12] => buffIn.DATAB
BIN[13] => buffIn.DATAB
BIN[14] => buffIn.DATAB
BIN[15] => buffIn.DATAB
BIN[16] => buffIn.DATAB
BIN[17] => buffIn.DATAB
BIN[18] => buffIn.DATAB
BIN[19] => buffIn.DATAB
BIN[20] => buffIn.DATAB
BIN[21] => buffIn.DATAB
BIN[22] => buffIn.DATAB
BIN[23] => buffIn.DATAB
BIN[24] => buffIn.DATAB
BIN[25] => buffIn.DATAB
BIN[26] => buffIn.DATAB
BIN[27] => buffIn.DATAB
BIN[28] => buffIn.DATAB
BIN[29] => buffIn.DATAB
BIN[30] => buffIn.DATAB
BIN[31] => buffIn.DATAB
BCD[0] <= BCD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= BCD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= BCD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= BCD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[4] <= BCD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[5] <= BCD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[6] <= BCD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[7] <= BCD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[8] <= BCD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[9] <= BCD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[10] <= BCD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[11] <= BCD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[12] <= BCD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[13] <= BCD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[14] <= BCD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[15] <= BCD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[16] <= BCD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[17] <= BCD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[18] <= BCD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[19] <= BCD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[20] <= BCD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[21] <= BCD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[22] <= BCD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[23] <= BCD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[24] <= BCD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[25] <= BCD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[26] <= BCD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[27] <= BCD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[28] <= BCD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[29] <= BCD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[30] <= BCD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[31] <= BCD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[32] <= BCD[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[33] <= BCD[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[34] <= BCD[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[35] <= BCD[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[36] <= BCD[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[37] <= BCD[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[38] <= BCD[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[39] <= BCD[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd0
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd1
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd2
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd3
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd4
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd5
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd6
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd7
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd8
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd1|STDLOGIC_TO_BCD:bcd9
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2
H => STDLOGIC_TO_BCD:bcd0.H
H => count[0].CLK
H => count[1].CLK
H => count[2].CLK
H => count[3].CLK
H => count[4].CLK
H => count[5].CLK
H => count[6].CLK
H => count[7].CLK
H => count[8].CLK
H => count[9].CLK
H => count[10].CLK
H => count[11].CLK
H => count[12].CLK
H => count[13].CLK
H => count[14].CLK
H => count[15].CLK
H => count[16].CLK
H => count[17].CLK
H => count[18].CLK
H => count[19].CLK
H => count[20].CLK
H => count[21].CLK
H => count[22].CLK
H => count[23].CLK
H => count[24].CLK
H => count[25].CLK
H => count[26].CLK
H => count[27].CLK
H => count[28].CLK
H => count[29].CLK
H => count[30].CLK
H => count[31].CLK
H => run.CLK
H => resetConv.CLK
H => BCD[0]~reg0.CLK
H => BCD[1]~reg0.CLK
H => BCD[2]~reg0.CLK
H => BCD[3]~reg0.CLK
H => BCD[4]~reg0.CLK
H => BCD[5]~reg0.CLK
H => BCD[6]~reg0.CLK
H => BCD[7]~reg0.CLK
H => BCD[8]~reg0.CLK
H => BCD[9]~reg0.CLK
H => BCD[10]~reg0.CLK
H => BCD[11]~reg0.CLK
H => BCD[12]~reg0.CLK
H => BCD[13]~reg0.CLK
H => BCD[14]~reg0.CLK
H => BCD[15]~reg0.CLK
H => BCD[16]~reg0.CLK
H => BCD[17]~reg0.CLK
H => BCD[18]~reg0.CLK
H => BCD[19]~reg0.CLK
H => BCD[20]~reg0.CLK
H => BCD[21]~reg0.CLK
H => BCD[22]~reg0.CLK
H => BCD[23]~reg0.CLK
H => BCD[24]~reg0.CLK
H => BCD[25]~reg0.CLK
H => BCD[26]~reg0.CLK
H => BCD[27]~reg0.CLK
H => BCD[28]~reg0.CLK
H => BCD[29]~reg0.CLK
H => BCD[30]~reg0.CLK
H => BCD[31]~reg0.CLK
H => BCD[32]~reg0.CLK
H => BCD[33]~reg0.CLK
H => BCD[34]~reg0.CLK
H => BCD[35]~reg0.CLK
H => BCD[36]~reg0.CLK
H => BCD[37]~reg0.CLK
H => BCD[38]~reg0.CLK
H => BCD[39]~reg0.CLK
H => buffIn[0].CLK
H => buffIn[1].CLK
H => buffIn[2].CLK
H => buffIn[3].CLK
H => buffIn[4].CLK
H => buffIn[5].CLK
H => buffIn[6].CLK
H => buffIn[7].CLK
H => buffIn[8].CLK
H => buffIn[9].CLK
H => buffIn[10].CLK
H => buffIn[11].CLK
H => buffIn[12].CLK
H => buffIn[13].CLK
H => buffIn[14].CLK
H => buffIn[15].CLK
H => buffIn[16].CLK
H => buffIn[17].CLK
H => buffIn[18].CLK
H => buffIn[19].CLK
H => buffIn[20].CLK
H => buffIn[21].CLK
H => buffIn[22].CLK
H => buffIn[23].CLK
H => buffIn[24].CLK
H => buffIn[25].CLK
H => buffIn[26].CLK
H => buffIn[27].CLK
H => buffIn[28].CLK
H => buffIn[29].CLK
H => buffIn[30].CLK
H => buffIn[31].CLK
H => STDLOGIC_TO_BCD:bcd1.H
H => STDLOGIC_TO_BCD:bcd2.H
H => STDLOGIC_TO_BCD:bcd3.H
H => STDLOGIC_TO_BCD:bcd4.H
H => STDLOGIC_TO_BCD:bcd5.H
H => STDLOGIC_TO_BCD:bcd6.H
H => STDLOGIC_TO_BCD:bcd7.H
H => STDLOGIC_TO_BCD:bcd8.H
H => STDLOGIC_TO_BCD:bcd9.H
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => resetConv.OUTPUTSELECT
RESET => run.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
ENABLE => process_0.IN1
BIN[0] => buffIn.DATAB
BIN[1] => buffIn.DATAB
BIN[2] => buffIn.DATAB
BIN[3] => buffIn.DATAB
BIN[4] => buffIn.DATAB
BIN[5] => buffIn.DATAB
BIN[6] => buffIn.DATAB
BIN[7] => buffIn.DATAB
BIN[8] => buffIn.DATAB
BIN[9] => buffIn.DATAB
BIN[10] => buffIn.DATAB
BIN[11] => buffIn.DATAB
BIN[12] => buffIn.DATAB
BIN[13] => buffIn.DATAB
BIN[14] => buffIn.DATAB
BIN[15] => buffIn.DATAB
BIN[16] => buffIn.DATAB
BIN[17] => buffIn.DATAB
BIN[18] => buffIn.DATAB
BIN[19] => buffIn.DATAB
BIN[20] => buffIn.DATAB
BIN[21] => buffIn.DATAB
BIN[22] => buffIn.DATAB
BIN[23] => buffIn.DATAB
BIN[24] => buffIn.DATAB
BIN[25] => buffIn.DATAB
BIN[26] => buffIn.DATAB
BIN[27] => buffIn.DATAB
BIN[28] => buffIn.DATAB
BIN[29] => buffIn.DATAB
BIN[30] => buffIn.DATAB
BIN[31] => buffIn.DATAB
BCD[0] <= BCD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= BCD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= BCD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= BCD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[4] <= BCD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[5] <= BCD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[6] <= BCD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[7] <= BCD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[8] <= BCD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[9] <= BCD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[10] <= BCD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[11] <= BCD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[12] <= BCD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[13] <= BCD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[14] <= BCD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[15] <= BCD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[16] <= BCD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[17] <= BCD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[18] <= BCD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[19] <= BCD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[20] <= BCD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[21] <= BCD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[22] <= BCD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[23] <= BCD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[24] <= BCD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[25] <= BCD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[26] <= BCD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[27] <= BCD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[28] <= BCD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[29] <= BCD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[30] <= BCD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[31] <= BCD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[32] <= BCD[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[33] <= BCD[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[34] <= BCD[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[35] <= BCD[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[36] <= BCD[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[37] <= BCD[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[38] <= BCD[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[39] <= BCD[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd0
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd1
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd2
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd3
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd4
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd5
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd6
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd7
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd8
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd2|STDLOGIC_TO_BCD:bcd9
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3
H => STDLOGIC_TO_BCD:bcd0.H
H => count[0].CLK
H => count[1].CLK
H => count[2].CLK
H => count[3].CLK
H => count[4].CLK
H => count[5].CLK
H => count[6].CLK
H => count[7].CLK
H => count[8].CLK
H => count[9].CLK
H => count[10].CLK
H => count[11].CLK
H => count[12].CLK
H => count[13].CLK
H => count[14].CLK
H => count[15].CLK
H => count[16].CLK
H => count[17].CLK
H => count[18].CLK
H => count[19].CLK
H => count[20].CLK
H => count[21].CLK
H => count[22].CLK
H => count[23].CLK
H => count[24].CLK
H => count[25].CLK
H => count[26].CLK
H => count[27].CLK
H => count[28].CLK
H => count[29].CLK
H => count[30].CLK
H => count[31].CLK
H => run.CLK
H => resetConv.CLK
H => BCD[0]~reg0.CLK
H => BCD[1]~reg0.CLK
H => BCD[2]~reg0.CLK
H => BCD[3]~reg0.CLK
H => BCD[4]~reg0.CLK
H => BCD[5]~reg0.CLK
H => BCD[6]~reg0.CLK
H => BCD[7]~reg0.CLK
H => BCD[8]~reg0.CLK
H => BCD[9]~reg0.CLK
H => BCD[10]~reg0.CLK
H => BCD[11]~reg0.CLK
H => BCD[12]~reg0.CLK
H => BCD[13]~reg0.CLK
H => BCD[14]~reg0.CLK
H => BCD[15]~reg0.CLK
H => BCD[16]~reg0.CLK
H => BCD[17]~reg0.CLK
H => BCD[18]~reg0.CLK
H => BCD[19]~reg0.CLK
H => BCD[20]~reg0.CLK
H => BCD[21]~reg0.CLK
H => BCD[22]~reg0.CLK
H => BCD[23]~reg0.CLK
H => BCD[24]~reg0.CLK
H => BCD[25]~reg0.CLK
H => BCD[26]~reg0.CLK
H => BCD[27]~reg0.CLK
H => BCD[28]~reg0.CLK
H => BCD[29]~reg0.CLK
H => BCD[30]~reg0.CLK
H => BCD[31]~reg0.CLK
H => BCD[32]~reg0.CLK
H => BCD[33]~reg0.CLK
H => BCD[34]~reg0.CLK
H => BCD[35]~reg0.CLK
H => BCD[36]~reg0.CLK
H => BCD[37]~reg0.CLK
H => BCD[38]~reg0.CLK
H => BCD[39]~reg0.CLK
H => buffIn[0].CLK
H => buffIn[1].CLK
H => buffIn[2].CLK
H => buffIn[3].CLK
H => buffIn[4].CLK
H => buffIn[5].CLK
H => buffIn[6].CLK
H => buffIn[7].CLK
H => buffIn[8].CLK
H => buffIn[9].CLK
H => buffIn[10].CLK
H => buffIn[11].CLK
H => buffIn[12].CLK
H => buffIn[13].CLK
H => buffIn[14].CLK
H => buffIn[15].CLK
H => buffIn[16].CLK
H => buffIn[17].CLK
H => buffIn[18].CLK
H => buffIn[19].CLK
H => buffIn[20].CLK
H => buffIn[21].CLK
H => buffIn[22].CLK
H => buffIn[23].CLK
H => buffIn[24].CLK
H => buffIn[25].CLK
H => buffIn[26].CLK
H => buffIn[27].CLK
H => buffIn[28].CLK
H => buffIn[29].CLK
H => buffIn[30].CLK
H => buffIn[31].CLK
H => STDLOGIC_TO_BCD:bcd1.H
H => STDLOGIC_TO_BCD:bcd2.H
H => STDLOGIC_TO_BCD:bcd3.H
H => STDLOGIC_TO_BCD:bcd4.H
H => STDLOGIC_TO_BCD:bcd5.H
H => STDLOGIC_TO_BCD:bcd6.H
H => STDLOGIC_TO_BCD:bcd7.H
H => STDLOGIC_TO_BCD:bcd8.H
H => STDLOGIC_TO_BCD:bcd9.H
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => buffIn.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => BCD.OUTPUTSELECT
RESET => resetConv.OUTPUTSELECT
RESET => run.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
RESET => count.OUTPUTSELECT
ENABLE => process_0.IN1
BIN[0] => buffIn.DATAB
BIN[1] => buffIn.DATAB
BIN[2] => buffIn.DATAB
BIN[3] => buffIn.DATAB
BIN[4] => buffIn.DATAB
BIN[5] => buffIn.DATAB
BIN[6] => buffIn.DATAB
BIN[7] => buffIn.DATAB
BIN[8] => buffIn.DATAB
BIN[9] => buffIn.DATAB
BIN[10] => buffIn.DATAB
BIN[11] => buffIn.DATAB
BIN[12] => buffIn.DATAB
BIN[13] => buffIn.DATAB
BIN[14] => buffIn.DATAB
BIN[15] => buffIn.DATAB
BIN[16] => buffIn.DATAB
BIN[17] => buffIn.DATAB
BIN[18] => buffIn.DATAB
BIN[19] => buffIn.DATAB
BIN[20] => buffIn.DATAB
BIN[21] => buffIn.DATAB
BIN[22] => buffIn.DATAB
BIN[23] => buffIn.DATAB
BIN[24] => buffIn.DATAB
BIN[25] => buffIn.DATAB
BIN[26] => buffIn.DATAB
BIN[27] => buffIn.DATAB
BIN[28] => buffIn.DATAB
BIN[29] => buffIn.DATAB
BIN[30] => buffIn.DATAB
BIN[31] => buffIn.DATAB
BCD[0] <= BCD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= BCD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= BCD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= BCD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[4] <= BCD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[5] <= BCD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[6] <= BCD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[7] <= BCD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[8] <= BCD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[9] <= BCD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[10] <= BCD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[11] <= BCD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[12] <= BCD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[13] <= BCD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[14] <= BCD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[15] <= BCD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[16] <= BCD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[17] <= BCD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[18] <= BCD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[19] <= BCD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[20] <= BCD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[21] <= BCD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[22] <= BCD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[23] <= BCD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[24] <= BCD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[25] <= BCD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[26] <= BCD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[27] <= BCD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[28] <= BCD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[29] <= BCD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[30] <= BCD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[31] <= BCD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[32] <= BCD[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[33] <= BCD[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[34] <= BCD[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[35] <= BCD[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[36] <= BCD[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[37] <= BCD[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[38] <= BCD[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD[39] <= BCD[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd0
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd1
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd2
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd3
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd4
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd5
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd6
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd7
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd8
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|DEBUGGER:debug|STDLOGIC32_TO_BCD:bcd3|STDLOGIC_TO_BCD:bcd9
H => lastBCD[0].CLK
H => lastBCD[1].CLK
H => lastBCD[2].CLK
H => lastBCD[3].CLK
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
RESET => lastBCD.OUTPUTSELECT
BIN_IN => lastBCD.DATAA
BCD[0] <= lastBCD[0].DB_MAX_OUTPUT_PORT_TYPE
BCD[1] <= lastBCD[1].DB_MAX_OUTPUT_PORT_TYPE
BCD[2] <= lastBCD[2].DB_MAX_OUTPUT_PORT_TYPE
BCD[3] <= lastBCD[3].DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT <= buffOUT.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|COUNTEUR_XYR_HIRES:counterxyr1
CODEUR1[0] => onHorloge.IN1
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intRot.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosX.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => intPosY.OUTPUTSELECT
CODEUR1[0] => lastCod1.DATAB
CODEUR1[0] => lastCod1.DATAB
CODEUR1[1] => onHorloge.IN1
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intRot.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosX.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => intPosY.OUTPUTSELECT
CODEUR1[1] => lastCod1.DATAB
CODEUR1[1] => lastCod1.DATAB
CODEUR2[0] => onHorloge.IN1
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intRot.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosX.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => intPosY.OUTPUTSELECT
CODEUR2[0] => lastCod2.DATAB
CODEUR2[0] => lastCod2.DATAB
CODEUR2[1] => onHorloge.IN1
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intRot.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosX.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => intPosY.OUTPUTSELECT
CODEUR2[1] => lastCod2.DATAB
CODEUR2[1] => lastCod2.DATAB
RELATION[0] => Add0.IN32
RELATION[0] => Add1.IN32
RELATION[1] => Add0.IN31
RELATION[1] => Add1.IN31
RELATION[2] => Add0.IN30
RELATION[2] => Add1.IN30
RELATION[3] => Add0.IN29
RELATION[3] => Add1.IN29
RELATION[4] => Add0.IN28
RELATION[4] => Add1.IN28
RELATION[5] => Add0.IN27
RELATION[5] => Add1.IN27
RELATION[6] => Add0.IN26
RELATION[6] => Add1.IN26
RELATION[7] => Add0.IN25
RELATION[7] => Add1.IN25
RELATION[8] => Add0.IN24
RELATION[8] => Add1.IN24
RELATION[9] => Add0.IN23
RELATION[9] => Add1.IN23
RELATION[10] => Add0.IN22
RELATION[10] => Add1.IN22
RELATION[11] => Add0.IN21
RELATION[11] => Add1.IN21
RELATION[12] => Add0.IN20
RELATION[12] => Add1.IN20
RELATION[13] => Add0.IN19
RELATION[13] => Add1.IN19
RELATION[14] => Add0.IN18
RELATION[14] => Add1.IN18
RELATION[15] => Add0.IN17
RELATION[15] => Add1.IN17
RELATION[16] => Add0.IN16
RELATION[16] => Add1.IN16
RELATION[17] => Add0.IN15
RELATION[17] => Add1.IN15
RELATION[18] => Add0.IN14
RELATION[18] => Add1.IN14
RELATION[19] => Add0.IN13
RELATION[19] => Add1.IN13
RELATION[20] => Add0.IN12
RELATION[20] => Add1.IN12
RELATION[21] => Add0.IN11
RELATION[21] => Add1.IN11
RELATION[22] => Add0.IN10
RELATION[22] => Add1.IN10
RELATION[23] => Add0.IN9
RELATION[23] => Add1.IN9
POSX[0] <= intPosX[15].DB_MAX_OUTPUT_PORT_TYPE
POSX[1] <= intPosX[16].DB_MAX_OUTPUT_PORT_TYPE
POSX[2] <= intPosX[17].DB_MAX_OUTPUT_PORT_TYPE
POSX[3] <= intPosX[18].DB_MAX_OUTPUT_PORT_TYPE
POSX[4] <= intPosX[19].DB_MAX_OUTPUT_PORT_TYPE
POSX[5] <= intPosX[20].DB_MAX_OUTPUT_PORT_TYPE
POSX[6] <= intPosX[21].DB_MAX_OUTPUT_PORT_TYPE
POSX[7] <= intPosX[22].DB_MAX_OUTPUT_PORT_TYPE
POSX[8] <= intPosX[23].DB_MAX_OUTPUT_PORT_TYPE
POSX[9] <= intPosX[24].DB_MAX_OUTPUT_PORT_TYPE
POSX[10] <= intPosX[25].DB_MAX_OUTPUT_PORT_TYPE
POSX[11] <= intPosX[26].DB_MAX_OUTPUT_PORT_TYPE
POSX[12] <= intPosX[27].DB_MAX_OUTPUT_PORT_TYPE
POSX[13] <= intPosX[28].DB_MAX_OUTPUT_PORT_TYPE
POSX[14] <= intPosX[29].DB_MAX_OUTPUT_PORT_TYPE
POSX[15] <= intPosX[30].DB_MAX_OUTPUT_PORT_TYPE
POSX[16] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[17] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[18] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[19] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[20] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[21] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[22] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[23] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[24] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[25] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[26] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[27] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[28] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[29] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[30] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSX[31] <= intPosX[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[0] <= intPosY[15].DB_MAX_OUTPUT_PORT_TYPE
POSY[1] <= intPosY[16].DB_MAX_OUTPUT_PORT_TYPE
POSY[2] <= intPosY[17].DB_MAX_OUTPUT_PORT_TYPE
POSY[3] <= intPosY[18].DB_MAX_OUTPUT_PORT_TYPE
POSY[4] <= intPosY[19].DB_MAX_OUTPUT_PORT_TYPE
POSY[5] <= intPosY[20].DB_MAX_OUTPUT_PORT_TYPE
POSY[6] <= intPosY[21].DB_MAX_OUTPUT_PORT_TYPE
POSY[7] <= intPosY[22].DB_MAX_OUTPUT_PORT_TYPE
POSY[8] <= intPosY[23].DB_MAX_OUTPUT_PORT_TYPE
POSY[9] <= intPosY[24].DB_MAX_OUTPUT_PORT_TYPE
POSY[10] <= intPosY[25].DB_MAX_OUTPUT_PORT_TYPE
POSY[11] <= intPosY[26].DB_MAX_OUTPUT_PORT_TYPE
POSY[12] <= intPosY[27].DB_MAX_OUTPUT_PORT_TYPE
POSY[13] <= intPosY[28].DB_MAX_OUTPUT_PORT_TYPE
POSY[14] <= intPosY[29].DB_MAX_OUTPUT_PORT_TYPE
POSY[15] <= intPosY[30].DB_MAX_OUTPUT_PORT_TYPE
POSY[16] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[17] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[18] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[19] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[20] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[21] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[22] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[23] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[24] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[25] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[26] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[27] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[28] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[29] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[30] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
POSY[31] <= intPosY[31].DB_MAX_OUTPUT_PORT_TYPE
ROT[0] <= intRot[16].DB_MAX_OUTPUT_PORT_TYPE
ROT[1] <= intRot[17].DB_MAX_OUTPUT_PORT_TYPE
ROT[2] <= intRot[18].DB_MAX_OUTPUT_PORT_TYPE
ROT[3] <= intRot[19].DB_MAX_OUTPUT_PORT_TYPE
ROT[4] <= intRot[20].DB_MAX_OUTPUT_PORT_TYPE
ROT[5] <= intRot[21].DB_MAX_OUTPUT_PORT_TYPE
ROT[6] <= intRot[22].DB_MAX_OUTPUT_PORT_TYPE
ROT[7] <= intRot[23].DB_MAX_OUTPUT_PORT_TYPE
ROT[8] <= intRot[24].DB_MAX_OUTPUT_PORT_TYPE
ROT[9] <= intRot[25].DB_MAX_OUTPUT_PORT_TYPE
ROT[10] <= intRot[26].DB_MAX_OUTPUT_PORT_TYPE
ROT[11] <= intRot[27].DB_MAX_OUTPUT_PORT_TYPE
ROT[12] <= intRot[28].DB_MAX_OUTPUT_PORT_TYPE
ROT[13] <= intRot[29].DB_MAX_OUTPUT_PORT_TYPE
ROT[14] <= intRot[30].DB_MAX_OUTPUT_PORT_TYPE
ROT[15] <= intRot[31].DB_MAX_OUTPUT_PORT_TYPE
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosX.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intPosY.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => intRot.OUTPUTSELECT
RESET => lastCod1.OUTPUTSELECT
RESET => lastCod1.OUTPUTSELECT
RESET => lastCod2.OUTPUTSELECT
RESET => lastCod2.OUTPUTSELECT
H => TABLE_SINUS:sin.H
H => lastCod2[0].CLK
H => lastCod2[1].CLK
H => lastCod1[0].CLK
H => lastCod1[1].CLK
H => intRot[0].CLK
H => intRot[1].CLK
H => intRot[2].CLK
H => intRot[3].CLK
H => intRot[4].CLK
H => intRot[5].CLK
H => intRot[6].CLK
H => intRot[7].CLK
H => intRot[8].CLK
H => intRot[9].CLK
H => intRot[10].CLK
H => intRot[11].CLK
H => intRot[12].CLK
H => intRot[13].CLK
H => intRot[14].CLK
H => intRot[15].CLK
H => intRot[16].CLK
H => intRot[17].CLK
H => intRot[18].CLK
H => intRot[19].CLK
H => intRot[20].CLK
H => intRot[21].CLK
H => intRot[22].CLK
H => intRot[23].CLK
H => intRot[24].CLK
H => intRot[25].CLK
H => intRot[26].CLK
H => intRot[27].CLK
H => intRot[28].CLK
H => intRot[29].CLK
H => intRot[30].CLK
H => intRot[31].CLK
H => intPosY[0].CLK
H => intPosY[1].CLK
H => intPosY[2].CLK
H => intPosY[3].CLK
H => intPosY[4].CLK
H => intPosY[5].CLK
H => intPosY[6].CLK
H => intPosY[7].CLK
H => intPosY[8].CLK
H => intPosY[9].CLK
H => intPosY[10].CLK
H => intPosY[11].CLK
H => intPosY[12].CLK
H => intPosY[13].CLK
H => intPosY[14].CLK
H => intPosY[15].CLK
H => intPosY[16].CLK
H => intPosY[17].CLK
H => intPosY[18].CLK
H => intPosY[19].CLK
H => intPosY[20].CLK
H => intPosY[21].CLK
H => intPosY[22].CLK
H => intPosY[23].CLK
H => intPosY[24].CLK
H => intPosY[25].CLK
H => intPosY[26].CLK
H => intPosY[27].CLK
H => intPosY[28].CLK
H => intPosY[29].CLK
H => intPosY[30].CLK
H => intPosY[31].CLK
H => intPosX[0].CLK
H => intPosX[1].CLK
H => intPosX[2].CLK
H => intPosX[3].CLK
H => intPosX[4].CLK
H => intPosX[5].CLK
H => intPosX[6].CLK
H => intPosX[7].CLK
H => intPosX[8].CLK
H => intPosX[9].CLK
H => intPosX[10].CLK
H => intPosX[11].CLK
H => intPosX[12].CLK
H => intPosX[13].CLK
H => intPosX[14].CLK
H => intPosX[15].CLK
H => intPosX[16].CLK
H => intPosX[17].CLK
H => intPosX[18].CLK
H => intPosX[19].CLK
H => intPosX[20].CLK
H => intPosX[21].CLK
H => intPosX[22].CLK
H => intPosX[23].CLK
H => intPosX[24].CLK
H => intPosX[25].CLK
H => intPosX[26].CLK
H => intPosX[27].CLK
H => intPosX[28].CLK
H => intPosX[29].CLK
H => intPosX[30].CLK
H => intPosX[31].CLK


|EBI_SLAVE|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin
H => COSINUS[0]~reg0.CLK
H => COSINUS[1]~reg0.CLK
H => COSINUS[2]~reg0.CLK
H => COSINUS[3]~reg0.CLK
H => COSINUS[4]~reg0.CLK
H => COSINUS[5]~reg0.CLK
H => COSINUS[6]~reg0.CLK
H => COSINUS[7]~reg0.CLK
H => COSINUS[8]~reg0.CLK
H => COSINUS[9]~reg0.CLK
H => COSINUS[10]~reg0.CLK
H => COSINUS[11]~reg0.CLK
H => COSINUS[12]~reg0.CLK
H => COSINUS[13]~reg0.CLK
H => COSINUS[14]~reg0.CLK
H => COSINUS[15]~reg0.CLK
H => SINUS[0]~reg0.CLK
H => SINUS[1]~reg0.CLK
H => SINUS[2]~reg0.CLK
H => SINUS[3]~reg0.CLK
H => SINUS[4]~reg0.CLK
H => SINUS[5]~reg0.CLK
H => SINUS[6]~reg0.CLK
H => SINUS[7]~reg0.CLK
H => SINUS[8]~reg0.CLK
H => SINUS[9]~reg0.CLK
H => SINUS[10]~reg0.CLK
H => SINUS[11]~reg0.CLK
H => SINUS[12]~reg0.CLK
H => SINUS[13]~reg0.CLK
H => SINUS[14]~reg0.CLK
H => SINUS[15]~reg0.CLK
ANGLE[0] => ~NO_FANOUT~
ANGLE[1] => ~NO_FANOUT~
ANGLE[2] => ~NO_FANOUT~
ANGLE[3] => ~NO_FANOUT~
ANGLE[4] => TABLE.RADDR
ANGLE[4] => TABLE.PORTBRADDR
ANGLE[5] => TABLE.RADDR1
ANGLE[5] => TABLE.PORTBRADDR1
ANGLE[6] => TABLE.RADDR2
ANGLE[6] => TABLE.PORTBRADDR2
ANGLE[7] => TABLE.RADDR3
ANGLE[7] => TABLE.PORTBRADDR3
ANGLE[8] => Add0.IN16
ANGLE[8] => TABLE.RADDR4
ANGLE[9] => Add0.IN15
ANGLE[9] => TABLE.RADDR5
ANGLE[10] => Add0.IN14
ANGLE[10] => TABLE.RADDR6
ANGLE[11] => Add0.IN13
ANGLE[11] => TABLE.RADDR7
ANGLE[12] => Add0.IN12
ANGLE[12] => TABLE.RADDR8
ANGLE[13] => Add0.IN11
ANGLE[13] => TABLE.RADDR9
ANGLE[14] => Add0.IN10
ANGLE[14] => TABLE.RADDR10
ANGLE[15] => Add0.IN9
ANGLE[15] => TABLE.RADDR11
SINUS[0] <= SINUS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[1] <= SINUS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[2] <= SINUS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[3] <= SINUS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[4] <= SINUS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[5] <= SINUS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[6] <= SINUS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[7] <= SINUS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[8] <= SINUS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[9] <= SINUS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[10] <= SINUS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[11] <= SINUS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[12] <= SINUS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[13] <= SINUS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[14] <= SINUS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SINUS[15] <= SINUS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[0] <= COSINUS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[1] <= COSINUS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[2] <= COSINUS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[3] <= COSINUS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[4] <= COSINUS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[5] <= COSINUS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[6] <= COSINUS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[7] <= COSINUS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[8] <= COSINUS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[9] <= COSINUS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[10] <= COSINUS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[11] <= COSINUS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[12] <= COSINUS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[13] <= COSINUS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[14] <= COSINUS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
COSINUS[15] <= COSINUS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|COUNTER_ROTATIF:counterrot1
H => lastBuffin[0].CLK
H => lastBuffin[1].CLK
H => DIR.CLK
H => BUFFOUT[0].CLK
H => BUFFOUT[1].CLK
H => lastSig[0].CLK
H => lastSig[1].CLK
H => BUFFIN[0].CLK
H => BUFFIN[1].CLK
SIG[0] => filtreRebound.IN1
SIG[0] => BUFFIN.DATAB
SIG[0] => lastSig[0].DATAIN
SIG[1] => BUFFIN.DATAB
SIG[1] => filtreRebound.IN1
SIG[1] => lastSig[1].DATAIN
SORT[0] <= BUFFOUT[0].DB_MAX_OUTPUT_PORT_TYPE
SORT[1] <= BUFFOUT[1].DB_MAX_OUTPUT_PORT_TYPE
RESET => BUFFIN.OUTPUTSELECT
RESET => BUFFIN.OUTPUTSELECT
RESET => BUFFOUT.OUTPUTSELECT
RESET => BUFFOUT.OUTPUTSELECT
RESET => DIR.ENA


|EBI_SLAVE|COUNTER_ROTATIF:counterrot2
H => lastBuffin[0].CLK
H => lastBuffin[1].CLK
H => DIR.CLK
H => BUFFOUT[0].CLK
H => BUFFOUT[1].CLK
H => lastSig[0].CLK
H => lastSig[1].CLK
H => BUFFIN[0].CLK
H => BUFFIN[1].CLK
SIG[0] => filtreRebound.IN1
SIG[0] => BUFFIN.DATAB
SIG[0] => lastSig[0].DATAIN
SIG[1] => BUFFIN.DATAB
SIG[1] => filtreRebound.IN1
SIG[1] => lastSig[1].DATAIN
SORT[0] <= BUFFOUT[0].DB_MAX_OUTPUT_PORT_TYPE
SORT[1] <= BUFFOUT[1].DB_MAX_OUTPUT_PORT_TYPE
RESET => BUFFIN.OUTPUTSELECT
RESET => BUFFIN.OUTPUTSELECT
RESET => BUFFOUT.OUTPUTSELECT
RESET => BUFFOUT.OUTPUTSELECT
RESET => DIR.ENA


|EBI_SLAVE|PWM_GEN:pwm
H => ~NO_FANOUT~
RESET => diviseur[31].OUTPUTSELECT
RESET => diviseur[30].OUTPUTSELECT
RESET => diviseur[29].OUTPUTSELECT
RESET => diviseur[28].OUTPUTSELECT
RESET => diviseur[27].OUTPUTSELECT
RESET => diviseur[26].OUTPUTSELECT
RESET => diviseur[25].OUTPUTSELECT
RESET => diviseur[24].OUTPUTSELECT
RESET => diviseur[23].OUTPUTSELECT
RESET => diviseur[22].OUTPUTSELECT
RESET => diviseur[21].OUTPUTSELECT
RESET => diviseur[20].OUTPUTSELECT
RESET => diviseur[19].OUTPUTSELECT
RESET => diviseur[18].OUTPUTSELECT
RESET => diviseur[17].OUTPUTSELECT
RESET => diviseur[16].OUTPUTSELECT
RESET => diviseur[15].OUTPUTSELECT
RESET => diviseur[14].OUTPUTSELECT
RESET => diviseur[13].OUTPUTSELECT
RESET => diviseur[12].OUTPUTSELECT
RESET => diviseur[11].OUTPUTSELECT
RESET => diviseur[10].OUTPUTSELECT
RESET => diviseur[9].OUTPUTSELECT
RESET => diviseur[8].OUTPUTSELECT
RESET => diviseur[7].OUTPUTSELECT
RESET => diviseur[6].OUTPUTSELECT
RESET => diviseur[5].OUTPUTSELECT
RESET => diviseur[4].OUTPUTSELECT
RESET => diviseur[3].OUTPUTSELECT
RESET => diviseur[2].OUTPUTSELECT
RESET => diviseur[1].OUTPUTSELECT
RESET => diviseur[0].OUTPUTSELECT
RESET => compteur[31].ACLR
RESET => compteur[30].ACLR
RESET => compteur[29].ACLR
RESET => compteur[28].ACLR
RESET => compteur[27].ACLR
RESET => compteur[26].ACLR
RESET => compteur[25].ACLR
RESET => compteur[24].ACLR
RESET => compteur[23].ACLR
RESET => compteur[22].ACLR
RESET => compteur[21].ACLR
RESET => compteur[20].ACLR
RESET => compteur[19].ACLR
RESET => compteur[18].ACLR
RESET => compteur[17].ACLR
RESET => compteur[16].ACLR
RESET => compteur[15].ACLR
RESET => compteur[14].ACLR
RESET => compteur[13].ACLR
RESET => compteur[12].ACLR
RESET => compteur[11].ACLR
RESET => compteur[10].ACLR
RESET => compteur[9].ACLR
RESET => compteur[8].ACLR
RESET => compteur[7].ACLR
RESET => compteur[6].ACLR
RESET => compteur[5].ACLR
RESET => compteur[4].ACLR
RESET => compteur[3].ACLR
RESET => compteur[2].ACLR
RESET => PWM1[0]$latch.ACLR
RESET => PWM2[0]$latch.ACLR
RESET => PWM3[0]$latch.ACLR
RESET => PWM4[0]$latch.ACLR
RESET => compteur[0].ACLR
RESET => compteur[1].ACLR
VAL1[0] => mod1[0].IN0
VAL1[1] => mod1[1].IN0
VAL1[2] => mod1[2].IN0
VAL1[3] => mod1[3].IN0
VAL1[4] => mod1[4].IN0
VAL1[5] => mod1[5].IN0
VAL1[6] => mod1[6].IN0
VAL1[7] => mod1[0].IN1
VAL1[7] => mod1[1].IN1
VAL1[7] => mod1[2].IN1
VAL1[7] => mod1[3].IN1
VAL1[7] => mod1[4].IN1
VAL1[7] => mod1[5].IN1
VAL1[7] => mod1[6].IN1
VAL1[7] => PWM1[1].DATAIN
VAL2[0] => mod2[0].IN0
VAL2[1] => mod2[1].IN0
VAL2[2] => mod2[2].IN0
VAL2[3] => mod2[3].IN0
VAL2[4] => mod2[4].IN0
VAL2[5] => mod2[5].IN0
VAL2[6] => mod2[6].IN0
VAL2[7] => mod2[0].IN1
VAL2[7] => mod2[1].IN1
VAL2[7] => mod2[2].IN1
VAL2[7] => mod2[3].IN1
VAL2[7] => mod2[4].IN1
VAL2[7] => mod2[5].IN1
VAL2[7] => mod2[6].IN1
VAL2[7] => PWM2[1].DATAIN
VAL3[0] => mod3[0].IN0
VAL3[1] => mod3[1].IN0
VAL3[2] => mod3[2].IN0
VAL3[3] => mod3[3].IN0
VAL3[4] => mod3[4].IN0
VAL3[5] => mod3[5].IN0
VAL3[6] => mod3[6].IN0
VAL3[7] => mod3[0].IN1
VAL3[7] => mod3[1].IN1
VAL3[7] => mod3[2].IN1
VAL3[7] => mod3[3].IN1
VAL3[7] => mod3[4].IN1
VAL3[7] => mod3[5].IN1
VAL3[7] => mod3[6].IN1
VAL3[7] => PWM3[1].DATAIN
VAL4[0] => mod4[0].IN0
VAL4[1] => mod4[1].IN0
VAL4[2] => mod4[2].IN0
VAL4[3] => mod4[3].IN0
VAL4[4] => mod4[4].IN0
VAL4[5] => mod4[5].IN0
VAL4[6] => mod4[6].IN0
VAL4[7] => mod4[0].IN1
VAL4[7] => mod4[1].IN1
VAL4[7] => mod4[2].IN1
VAL4[7] => mod4[3].IN1
VAL4[7] => mod4[4].IN1
VAL4[7] => mod4[5].IN1
VAL4[7] => mod4[6].IN1
VAL4[7] => PWM4[1].DATAIN
PWM1[0] <= PWM1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
PWM1[1] <= VAL1[7].DB_MAX_OUTPUT_PORT_TYPE
PWM2[0] <= PWM2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
PWM2[1] <= VAL2[7].DB_MAX_OUTPUT_PORT_TYPE
PWM3[0] <= PWM3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
PWM3[1] <= VAL3[7].DB_MAX_OUTPUT_PORT_TYPE
PWM4[0] <= PWM4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
PWM4[1] <= VAL4[7].DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|TIME_GENERATOR:timer
H => int_sec[0].CLK
H => int_sec[1].CLK
H => int_sec[2].CLK
H => int_sec[3].CLK
H => int_sec[4].CLK
H => int_sec[5].CLK
H => int_sec[6].CLK
H => int_sec[7].CLK
H => int_sec[8].CLK
H => int_sec[9].CLK
H => int_sec[10].CLK
H => int_sec[11].CLK
H => int_sec[12].CLK
H => int_sec[13].CLK
H => int_sec[14].CLK
H => int_sec[15].CLK
H => int_sec[16].CLK
H => int_sec[17].CLK
H => int_sec[18].CLK
H => int_sec[19].CLK
H => int_sec[20].CLK
H => int_sec[21].CLK
H => int_sec[22].CLK
H => int_sec[23].CLK
H => int_sec[24].CLK
H => int_sec[25].CLK
H => int_sec[26].CLK
H => int_sec[27].CLK
H => int_sec[28].CLK
H => int_sec[29].CLK
H => int_sec[30].CLK
H => int_sec[31].CLK
H => int_milis[0].CLK
H => int_milis[1].CLK
H => int_milis[2].CLK
H => int_milis[3].CLK
H => int_milis[4].CLK
H => int_milis[5].CLK
H => int_milis[6].CLK
H => int_milis[7].CLK
H => int_milis[8].CLK
H => int_milis[9].CLK
H => int_milis[10].CLK
H => int_milis[11].CLK
H => int_milis[12].CLK
H => int_milis[13].CLK
H => int_milis[14].CLK
H => int_milis[15].CLK
H => int_milis[16].CLK
H => int_milis[17].CLK
H => int_milis[18].CLK
H => int_milis[19].CLK
H => int_milis[20].CLK
H => int_milis[21].CLK
H => int_milis[22].CLK
H => int_milis[23].CLK
H => int_milis[24].CLK
H => int_milis[25].CLK
H => int_milis[26].CLK
H => int_milis[27].CLK
H => int_milis[28].CLK
H => int_milis[29].CLK
H => int_milis[30].CLK
H => int_milis[31].CLK
H => int_micros[0].CLK
H => int_micros[1].CLK
H => int_micros[2].CLK
H => int_micros[3].CLK
H => int_micros[4].CLK
H => int_micros[5].CLK
H => int_micros[6].CLK
H => int_micros[7].CLK
H => int_micros[8].CLK
H => int_micros[9].CLK
H => int_micros[10].CLK
H => int_micros[11].CLK
H => int_micros[12].CLK
H => int_micros[13].CLK
H => int_micros[14].CLK
H => int_micros[15].CLK
H => int_micros[16].CLK
H => int_micros[17].CLK
H => int_micros[18].CLK
H => int_micros[19].CLK
H => int_micros[20].CLK
H => int_micros[21].CLK
H => int_micros[22].CLK
H => int_micros[23].CLK
H => int_micros[24].CLK
H => int_micros[25].CLK
H => int_micros[26].CLK
H => int_micros[27].CLK
H => int_micros[28].CLK
H => int_micros[29].CLK
H => int_micros[30].CLK
H => int_micros[31].CLK
H => compteur[0].CLK
H => compteur[1].CLK
H => compteur[2].CLK
H => compteur[3].CLK
H => compteur[4].CLK
H => compteur[5].CLK
H => compteur[6].CLK
H => compteur[7].CLK
H => compteur[8].CLK
H => compteur[9].CLK
H => compteur[10].CLK
H => compteur[11].CLK
H => compteur[12].CLK
H => compteur[13].CLK
H => compteur[14].CLK
H => compteur[15].CLK
H => compteur[16].CLK
H => compteur[17].CLK
H => compteur[18].CLK
H => compteur[19].CLK
H => compteur[20].CLK
H => compteur[21].CLK
H => compteur[22].CLK
H => compteur[23].CLK
H => compteur[24].CLK
H => compteur[25].CLK
H => compteur[26].CLK
H => compteur[27].CLK
H => compteur[28].CLK
H => compteur[29].CLK
H => compteur[30].CLK
H => compteur[31].CLK
RESET => int_sec[0].ACLR
RESET => int_sec[1].ACLR
RESET => int_sec[2].ACLR
RESET => int_sec[3].ACLR
RESET => int_sec[4].ACLR
RESET => int_sec[5].ACLR
RESET => int_sec[6].ACLR
RESET => int_sec[7].ACLR
RESET => int_sec[8].ACLR
RESET => int_sec[9].ACLR
RESET => int_sec[10].ACLR
RESET => int_sec[11].ACLR
RESET => int_sec[12].ACLR
RESET => int_sec[13].ACLR
RESET => int_sec[14].ACLR
RESET => int_sec[15].ACLR
RESET => int_sec[16].ACLR
RESET => int_sec[17].ACLR
RESET => int_sec[18].ACLR
RESET => int_sec[19].ACLR
RESET => int_sec[20].ACLR
RESET => int_sec[21].ACLR
RESET => int_sec[22].ACLR
RESET => int_sec[23].ACLR
RESET => int_sec[24].ACLR
RESET => int_sec[25].ACLR
RESET => int_sec[26].ACLR
RESET => int_sec[27].ACLR
RESET => int_sec[28].ACLR
RESET => int_sec[29].ACLR
RESET => int_sec[30].ACLR
RESET => int_sec[31].ACLR
RESET => int_milis[0].ACLR
RESET => int_milis[1].ACLR
RESET => int_milis[2].ACLR
RESET => int_milis[3].ACLR
RESET => int_milis[4].ACLR
RESET => int_milis[5].ACLR
RESET => int_milis[6].ACLR
RESET => int_milis[7].ACLR
RESET => int_milis[8].ACLR
RESET => int_milis[9].ACLR
RESET => int_milis[10].ACLR
RESET => int_milis[11].ACLR
RESET => int_milis[12].ACLR
RESET => int_milis[13].ACLR
RESET => int_milis[14].ACLR
RESET => int_milis[15].ACLR
RESET => int_milis[16].ACLR
RESET => int_milis[17].ACLR
RESET => int_milis[18].ACLR
RESET => int_milis[19].ACLR
RESET => int_milis[20].ACLR
RESET => int_milis[21].ACLR
RESET => int_milis[22].ACLR
RESET => int_milis[23].ACLR
RESET => int_milis[24].ACLR
RESET => int_milis[25].ACLR
RESET => int_milis[26].ACLR
RESET => int_milis[27].ACLR
RESET => int_milis[28].ACLR
RESET => int_milis[29].ACLR
RESET => int_milis[30].ACLR
RESET => int_milis[31].ACLR
RESET => int_micros[0].ACLR
RESET => int_micros[1].ACLR
RESET => int_micros[2].ACLR
RESET => int_micros[3].ACLR
RESET => int_micros[4].ACLR
RESET => int_micros[5].ACLR
RESET => int_micros[6].ACLR
RESET => int_micros[7].ACLR
RESET => int_micros[8].ACLR
RESET => int_micros[9].ACLR
RESET => int_micros[10].ACLR
RESET => int_micros[11].ACLR
RESET => int_micros[12].ACLR
RESET => int_micros[13].ACLR
RESET => int_micros[14].ACLR
RESET => int_micros[15].ACLR
RESET => int_micros[16].ACLR
RESET => int_micros[17].ACLR
RESET => int_micros[18].ACLR
RESET => int_micros[19].ACLR
RESET => int_micros[20].ACLR
RESET => int_micros[21].ACLR
RESET => int_micros[22].ACLR
RESET => int_micros[23].ACLR
RESET => int_micros[24].ACLR
RESET => int_micros[25].ACLR
RESET => int_micros[26].ACLR
RESET => int_micros[27].ACLR
RESET => int_micros[28].ACLR
RESET => int_micros[29].ACLR
RESET => int_micros[30].ACLR
RESET => int_micros[31].ACLR
RESET => compteur[0].ACLR
RESET => compteur[1].ACLR
RESET => compteur[2].ACLR
RESET => compteur[3].ACLR
RESET => compteur[4].ACLR
RESET => compteur[5].ACLR
RESET => compteur[6].ACLR
RESET => compteur[7].ACLR
RESET => compteur[8].ACLR
RESET => compteur[9].ACLR
RESET => compteur[10].ACLR
RESET => compteur[11].ACLR
RESET => compteur[12].ACLR
RESET => compteur[13].ACLR
RESET => compteur[14].ACLR
RESET => compteur[15].ACLR
RESET => compteur[16].ACLR
RESET => compteur[17].ACLR
RESET => compteur[18].ACLR
RESET => compteur[19].ACLR
RESET => compteur[20].ACLR
RESET => compteur[21].ACLR
RESET => compteur[22].ACLR
RESET => compteur[23].ACLR
RESET => compteur[24].ACLR
RESET => compteur[25].ACLR
RESET => compteur[26].ACLR
RESET => compteur[27].ACLR
RESET => compteur[28].ACLR
RESET => compteur[29].ACLR
RESET => compteur[30].ACLR
RESET => compteur[31].ACLR
MICROS[0] <= int_micros[0].DB_MAX_OUTPUT_PORT_TYPE
MICROS[1] <= int_micros[1].DB_MAX_OUTPUT_PORT_TYPE
MICROS[2] <= int_micros[2].DB_MAX_OUTPUT_PORT_TYPE
MICROS[3] <= int_micros[3].DB_MAX_OUTPUT_PORT_TYPE
MICROS[4] <= int_micros[4].DB_MAX_OUTPUT_PORT_TYPE
MICROS[5] <= int_micros[5].DB_MAX_OUTPUT_PORT_TYPE
MICROS[6] <= int_micros[6].DB_MAX_OUTPUT_PORT_TYPE
MICROS[7] <= int_micros[7].DB_MAX_OUTPUT_PORT_TYPE
MICROS[8] <= int_micros[8].DB_MAX_OUTPUT_PORT_TYPE
MICROS[9] <= int_micros[9].DB_MAX_OUTPUT_PORT_TYPE
MILIS[0] <= int_milis[0].DB_MAX_OUTPUT_PORT_TYPE
MILIS[1] <= int_milis[1].DB_MAX_OUTPUT_PORT_TYPE
MILIS[2] <= int_milis[2].DB_MAX_OUTPUT_PORT_TYPE
MILIS[3] <= int_milis[3].DB_MAX_OUTPUT_PORT_TYPE
MILIS[4] <= int_milis[4].DB_MAX_OUTPUT_PORT_TYPE
MILIS[5] <= int_milis[5].DB_MAX_OUTPUT_PORT_TYPE
MILIS[6] <= int_milis[6].DB_MAX_OUTPUT_PORT_TYPE
MILIS[7] <= int_milis[7].DB_MAX_OUTPUT_PORT_TYPE
MILIS[8] <= int_milis[8].DB_MAX_OUTPUT_PORT_TYPE
MILIS[9] <= int_milis[9].DB_MAX_OUTPUT_PORT_TYPE
SEC[0] <= int_sec[0].DB_MAX_OUTPUT_PORT_TYPE
SEC[1] <= int_sec[1].DB_MAX_OUTPUT_PORT_TYPE
SEC[2] <= int_sec[2].DB_MAX_OUTPUT_PORT_TYPE
SEC[3] <= int_sec[3].DB_MAX_OUTPUT_PORT_TYPE
SEC[4] <= int_sec[4].DB_MAX_OUTPUT_PORT_TYPE
SEC[5] <= int_sec[5].DB_MAX_OUTPUT_PORT_TYPE
SEC[6] <= int_sec[6].DB_MAX_OUTPUT_PORT_TYPE
SEC[7] <= int_sec[7].DB_MAX_OUTPUT_PORT_TYPE
SEC[8] <= int_sec[8].DB_MAX_OUTPUT_PORT_TYPE
SEC[9] <= int_sec[9].DB_MAX_OUTPUT_PORT_TYPE


|EBI_SLAVE|SERVO_GEN:servos
H => PWM[0]~reg0.CLK
H => PWM[1]~reg0.CLK
H => PWM[2]~reg0.CLK
H => PWM[3]~reg0.CLK
H => PWM[4]~reg0.CLK
H => PWM[5]~reg0.CLK
H => PWM[6]~reg0.CLK
H => PWM[7]~reg0.CLK
H => PWM[8]~reg0.CLK
H => PWM[9]~reg0.CLK
H => PWM[10]~reg0.CLK
H => PWM[11]~reg0.CLK
H => PWM[12]~reg0.CLK
H => PWM[13]~reg0.CLK
H => PWM[14]~reg0.CLK
H => PWM[15]~reg0.CLK
H => diviseur[0].CLK
H => diviseur[1].CLK
H => diviseur[2].CLK
H => diviseur[3].CLK
H => diviseur[4].CLK
H => diviseur[5].CLK
H => diviseur[6].CLK
H => diviseur[7].CLK
H => diviseur[8].CLK
H => diviseur[9].CLK
H => diviseur[10].CLK
H => diviseur[11].CLK
H => diviseur[12].CLK
H => diviseur[13].CLK
H => diviseur[14].CLK
H => diviseur[15].CLK
H => diviseur[16].CLK
H => diviseur[17].CLK
H => diviseur[18].CLK
H => diviseur[19].CLK
H => diviseur[20].CLK
H => diviseur[21].CLK
H => diviseur[22].CLK
H => diviseur[23].CLK
H => diviseur[24].CLK
H => diviseur[25].CLK
H => diviseur[26].CLK
H => diviseur[27].CLK
H => diviseur[28].CLK
H => diviseur[29].CLK
H => diviseur[30].CLK
H => diviseur[31].CLK
H => compteur[0].CLK
H => compteur[1].CLK
H => compteur[2].CLK
H => compteur[3].CLK
H => compteur[4].CLK
H => compteur[5].CLK
H => compteur[6].CLK
H => compteur[7].CLK
H => compteur[8].CLK
H => compteur[9].CLK
H => compteur[10].CLK
H => compteur[11].CLK
H => compteur[12].CLK
H => compteur[13].CLK
H => compteur[14].CLK
H => compteur[15].CLK
H => compteur[16].CLK
H => compteur[17].CLK
H => compteur[18].CLK
H => compteur[19].CLK
H => compteur[20].CLK
H => compteur[21].CLK
H => compteur[22].CLK
H => compteur[23].CLK
H => compteur[24].CLK
H => compteur[25].CLK
H => compteur[26].CLK
H => compteur[27].CLK
H => compteur[28].CLK
H => compteur[29].CLK
H => compteur[30].CLK
H => compteur[31].CLK
RESET => PWM[0]~reg0.ACLR
RESET => PWM[1]~reg0.ACLR
RESET => PWM[2]~reg0.ACLR
RESET => PWM[3]~reg0.ACLR
RESET => PWM[4]~reg0.ACLR
RESET => PWM[5]~reg0.ACLR
RESET => PWM[6]~reg0.ACLR
RESET => PWM[7]~reg0.ACLR
RESET => PWM[8]~reg0.ACLR
RESET => PWM[9]~reg0.ACLR
RESET => PWM[10]~reg0.ACLR
RESET => PWM[11]~reg0.ACLR
RESET => PWM[12]~reg0.ACLR
RESET => PWM[13]~reg0.ACLR
RESET => PWM[14]~reg0.ACLR
RESET => PWM[15]~reg0.ACLR
RESET => diviseur[0].ACLR
RESET => diviseur[1].ACLR
RESET => diviseur[2].ACLR
RESET => diviseur[3].ACLR
RESET => diviseur[4].ACLR
RESET => diviseur[5].ACLR
RESET => diviseur[6].ACLR
RESET => diviseur[7].ACLR
RESET => diviseur[8].ACLR
RESET => diviseur[9].ACLR
RESET => diviseur[10].ACLR
RESET => diviseur[11].ACLR
RESET => diviseur[12].ACLR
RESET => diviseur[13].ACLR
RESET => diviseur[14].ACLR
RESET => diviseur[15].ACLR
RESET => diviseur[16].ACLR
RESET => diviseur[17].ACLR
RESET => diviseur[18].ACLR
RESET => diviseur[19].ACLR
RESET => diviseur[20].ACLR
RESET => diviseur[21].ACLR
RESET => diviseur[22].ACLR
RESET => diviseur[23].ACLR
RESET => diviseur[24].ACLR
RESET => diviseur[25].ACLR
RESET => diviseur[26].ACLR
RESET => diviseur[27].ACLR
RESET => diviseur[28].ACLR
RESET => diviseur[29].ACLR
RESET => diviseur[30].ACLR
RESET => diviseur[31].ACLR
RESET => compteur[0].ACLR
RESET => compteur[1].ACLR
RESET => compteur[2].ACLR
RESET => compteur[3].ACLR
RESET => compteur[4].ACLR
RESET => compteur[5].ACLR
RESET => compteur[6].ACLR
RESET => compteur[7].ACLR
RESET => compteur[8].ACLR
RESET => compteur[9].ACLR
RESET => compteur[10].ACLR
RESET => compteur[11].ACLR
RESET => compteur[12].ACLR
RESET => compteur[13].ACLR
RESET => compteur[14].ACLR
RESET => compteur[15].ACLR
RESET => compteur[16].ACLR
RESET => compteur[17].ACLR
RESET => compteur[18].ACLR
RESET => compteur[19].ACLR
RESET => compteur[20].ACLR
RESET => compteur[21].ACLR
RESET => compteur[22].ACLR
RESET => compteur[23].ACLR
RESET => compteur[24].ACLR
RESET => compteur[25].ACLR
RESET => compteur[26].ACLR
RESET => compteur[27].ACLR
RESET => compteur[28].ACLR
RESET => compteur[29].ACLR
RESET => compteur[30].ACLR
RESET => compteur[31].ACLR
VAL0[0] => Equal2.IN63
VAL0[1] => Equal2.IN62
VAL0[2] => Equal2.IN61
VAL0[3] => Equal2.IN60
VAL0[4] => Equal2.IN59
VAL0[5] => Equal2.IN58
VAL0[6] => Equal2.IN57
VAL0[7] => Equal2.IN56
VAL0[8] => Equal2.IN55
VAL0[9] => Equal2.IN54
VAL0[10] => Equal2.IN53
VAL0[11] => Equal2.IN52
VAL0[12] => ~NO_FANOUT~
VAL0[13] => ~NO_FANOUT~
VAL0[14] => ~NO_FANOUT~
VAL0[15] => ~NO_FANOUT~
VAL1[0] => Equal3.IN63
VAL1[1] => Equal3.IN62
VAL1[2] => Equal3.IN61
VAL1[3] => Equal3.IN60
VAL1[4] => Equal3.IN59
VAL1[5] => Equal3.IN58
VAL1[6] => Equal3.IN57
VAL1[7] => Equal3.IN56
VAL1[8] => Equal3.IN55
VAL1[9] => Equal3.IN54
VAL1[10] => Equal3.IN53
VAL1[11] => Equal3.IN52
VAL1[12] => ~NO_FANOUT~
VAL1[13] => ~NO_FANOUT~
VAL1[14] => ~NO_FANOUT~
VAL1[15] => ~NO_FANOUT~
VAL2[0] => Equal4.IN63
VAL2[1] => Equal4.IN62
VAL2[2] => Equal4.IN61
VAL2[3] => Equal4.IN60
VAL2[4] => Equal4.IN59
VAL2[5] => Equal4.IN58
VAL2[6] => Equal4.IN57
VAL2[7] => Equal4.IN56
VAL2[8] => Equal4.IN55
VAL2[9] => Equal4.IN54
VAL2[10] => Equal4.IN53
VAL2[11] => Equal4.IN52
VAL2[12] => ~NO_FANOUT~
VAL2[13] => ~NO_FANOUT~
VAL2[14] => ~NO_FANOUT~
VAL2[15] => ~NO_FANOUT~
VAL3[0] => Equal5.IN63
VAL3[1] => Equal5.IN62
VAL3[2] => Equal5.IN61
VAL3[3] => Equal5.IN60
VAL3[4] => Equal5.IN59
VAL3[5] => Equal5.IN58
VAL3[6] => Equal5.IN57
VAL3[7] => Equal5.IN56
VAL3[8] => Equal5.IN55
VAL3[9] => Equal5.IN54
VAL3[10] => Equal5.IN53
VAL3[11] => Equal5.IN52
VAL3[12] => ~NO_FANOUT~
VAL3[13] => ~NO_FANOUT~
VAL3[14] => ~NO_FANOUT~
VAL3[15] => ~NO_FANOUT~
VAL4[0] => Equal6.IN63
VAL4[1] => Equal6.IN62
VAL4[2] => Equal6.IN61
VAL4[3] => Equal6.IN60
VAL4[4] => Equal6.IN59
VAL4[5] => Equal6.IN58
VAL4[6] => Equal6.IN57
VAL4[7] => Equal6.IN56
VAL4[8] => Equal6.IN55
VAL4[9] => Equal6.IN54
VAL4[10] => Equal6.IN53
VAL4[11] => Equal6.IN52
VAL4[12] => ~NO_FANOUT~
VAL4[13] => ~NO_FANOUT~
VAL4[14] => ~NO_FANOUT~
VAL4[15] => ~NO_FANOUT~
VAL5[0] => Equal7.IN63
VAL5[1] => Equal7.IN62
VAL5[2] => Equal7.IN61
VAL5[3] => Equal7.IN60
VAL5[4] => Equal7.IN59
VAL5[5] => Equal7.IN58
VAL5[6] => Equal7.IN57
VAL5[7] => Equal7.IN56
VAL5[8] => Equal7.IN55
VAL5[9] => Equal7.IN54
VAL5[10] => Equal7.IN53
VAL5[11] => Equal7.IN52
VAL5[12] => ~NO_FANOUT~
VAL5[13] => ~NO_FANOUT~
VAL5[14] => ~NO_FANOUT~
VAL5[15] => ~NO_FANOUT~
VAL6[0] => Equal8.IN63
VAL6[1] => Equal8.IN62
VAL6[2] => Equal8.IN61
VAL6[3] => Equal8.IN60
VAL6[4] => Equal8.IN59
VAL6[5] => Equal8.IN58
VAL6[6] => Equal8.IN57
VAL6[7] => Equal8.IN56
VAL6[8] => Equal8.IN55
VAL6[9] => Equal8.IN54
VAL6[10] => Equal8.IN53
VAL6[11] => Equal8.IN52
VAL6[12] => ~NO_FANOUT~
VAL6[13] => ~NO_FANOUT~
VAL6[14] => ~NO_FANOUT~
VAL6[15] => ~NO_FANOUT~
VAL7[0] => Equal9.IN63
VAL7[1] => Equal9.IN62
VAL7[2] => Equal9.IN61
VAL7[3] => Equal9.IN60
VAL7[4] => Equal9.IN59
VAL7[5] => Equal9.IN58
VAL7[6] => Equal9.IN57
VAL7[7] => Equal9.IN56
VAL7[8] => Equal9.IN55
VAL7[9] => Equal9.IN54
VAL7[10] => Equal9.IN53
VAL7[11] => Equal9.IN52
VAL7[12] => ~NO_FANOUT~
VAL7[13] => ~NO_FANOUT~
VAL7[14] => ~NO_FANOUT~
VAL7[15] => ~NO_FANOUT~
VAL8[0] => Equal10.IN63
VAL8[1] => Equal10.IN62
VAL8[2] => Equal10.IN61
VAL8[3] => Equal10.IN60
VAL8[4] => Equal10.IN59
VAL8[5] => Equal10.IN58
VAL8[6] => Equal10.IN57
VAL8[7] => Equal10.IN56
VAL8[8] => Equal10.IN55
VAL8[9] => Equal10.IN54
VAL8[10] => Equal10.IN53
VAL8[11] => Equal10.IN52
VAL8[12] => ~NO_FANOUT~
VAL8[13] => ~NO_FANOUT~
VAL8[14] => ~NO_FANOUT~
VAL8[15] => ~NO_FANOUT~
VAL9[0] => Equal11.IN63
VAL9[1] => Equal11.IN62
VAL9[2] => Equal11.IN61
VAL9[3] => Equal11.IN60
VAL9[4] => Equal11.IN59
VAL9[5] => Equal11.IN58
VAL9[6] => Equal11.IN57
VAL9[7] => Equal11.IN56
VAL9[8] => Equal11.IN55
VAL9[9] => Equal11.IN54
VAL9[10] => Equal11.IN53
VAL9[11] => Equal11.IN52
VAL9[12] => ~NO_FANOUT~
VAL9[13] => ~NO_FANOUT~
VAL9[14] => ~NO_FANOUT~
VAL9[15] => ~NO_FANOUT~
VAL10[0] => Equal12.IN63
VAL10[1] => Equal12.IN62
VAL10[2] => Equal12.IN61
VAL10[3] => Equal12.IN60
VAL10[4] => Equal12.IN59
VAL10[5] => Equal12.IN58
VAL10[6] => Equal12.IN57
VAL10[7] => Equal12.IN56
VAL10[8] => Equal12.IN55
VAL10[9] => Equal12.IN54
VAL10[10] => Equal12.IN53
VAL10[11] => Equal12.IN52
VAL10[12] => ~NO_FANOUT~
VAL10[13] => ~NO_FANOUT~
VAL10[14] => ~NO_FANOUT~
VAL10[15] => ~NO_FANOUT~
VAL11[0] => Equal13.IN63
VAL11[1] => Equal13.IN62
VAL11[2] => Equal13.IN61
VAL11[3] => Equal13.IN60
VAL11[4] => Equal13.IN59
VAL11[5] => Equal13.IN58
VAL11[6] => Equal13.IN57
VAL11[7] => Equal13.IN56
VAL11[8] => Equal13.IN55
VAL11[9] => Equal13.IN54
VAL11[10] => Equal13.IN53
VAL11[11] => Equal13.IN52
VAL11[12] => ~NO_FANOUT~
VAL11[13] => ~NO_FANOUT~
VAL11[14] => ~NO_FANOUT~
VAL11[15] => ~NO_FANOUT~
VAL12[0] => Equal14.IN63
VAL12[1] => Equal14.IN62
VAL12[2] => Equal14.IN61
VAL12[3] => Equal14.IN60
VAL12[4] => Equal14.IN59
VAL12[5] => Equal14.IN58
VAL12[6] => Equal14.IN57
VAL12[7] => Equal14.IN56
VAL12[8] => Equal14.IN55
VAL12[9] => Equal14.IN54
VAL12[10] => Equal14.IN53
VAL12[11] => Equal14.IN52
VAL12[12] => ~NO_FANOUT~
VAL12[13] => ~NO_FANOUT~
VAL12[14] => ~NO_FANOUT~
VAL12[15] => ~NO_FANOUT~
VAL13[0] => Equal15.IN63
VAL13[1] => Equal15.IN62
VAL13[2] => Equal15.IN61
VAL13[3] => Equal15.IN60
VAL13[4] => Equal15.IN59
VAL13[5] => Equal15.IN58
VAL13[6] => Equal15.IN57
VAL13[7] => Equal15.IN56
VAL13[8] => Equal15.IN55
VAL13[9] => Equal15.IN54
VAL13[10] => Equal15.IN53
VAL13[11] => Equal15.IN52
VAL13[12] => ~NO_FANOUT~
VAL13[13] => ~NO_FANOUT~
VAL13[14] => ~NO_FANOUT~
VAL13[15] => ~NO_FANOUT~
VAL14[0] => Equal16.IN63
VAL14[1] => Equal16.IN62
VAL14[2] => Equal16.IN61
VAL14[3] => Equal16.IN60
VAL14[4] => Equal16.IN59
VAL14[5] => Equal16.IN58
VAL14[6] => Equal16.IN57
VAL14[7] => Equal16.IN56
VAL14[8] => Equal16.IN55
VAL14[9] => Equal16.IN54
VAL14[10] => Equal16.IN53
VAL14[11] => Equal16.IN52
VAL14[12] => ~NO_FANOUT~
VAL14[13] => ~NO_FANOUT~
VAL14[14] => ~NO_FANOUT~
VAL14[15] => ~NO_FANOUT~
VAL15[0] => Equal17.IN63
VAL15[1] => Equal17.IN62
VAL15[2] => Equal17.IN61
VAL15[3] => Equal17.IN60
VAL15[4] => Equal17.IN59
VAL15[5] => Equal17.IN58
VAL15[6] => Equal17.IN57
VAL15[7] => Equal17.IN56
VAL15[8] => Equal17.IN55
VAL15[9] => Equal17.IN54
VAL15[10] => Equal17.IN53
VAL15[11] => Equal17.IN52
VAL15[12] => ~NO_FANOUT~
VAL15[13] => ~NO_FANOUT~
VAL15[14] => ~NO_FANOUT~
VAL15[15] => ~NO_FANOUT~
PWM[0] <= PWM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[1] <= PWM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[2] <= PWM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[3] <= PWM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[4] <= PWM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[5] <= PWM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[6] <= PWM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[7] <= PWM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[8] <= PWM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[9] <= PWM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[10] <= PWM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[11] <= PWM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[12] <= PWM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[13] <= PWM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[14] <= PWM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PWM[15] <= PWM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


