{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 10:11:28 2020 " "Info: Processing started: Tue Oct 20 10:11:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIR_filter -c IIR_filter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IIR_filter -c IIR_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/registersigned.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/registersigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSigned-rtl " "Info: Found design unit 1: RegisterSigned-rtl" {  } { { "../VHDL_source/components/RegisterSigned.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/RegisterSigned.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSigned " "Info: Found entity 1: RegisterSigned" {  } { { "../VHDL_source/components/RegisterSigned.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/RegisterSigned.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/multiplier.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-Behavior " "Info: Found design unit 1: multiplier-Behavior" {  } { { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Info: Found entity 1: multiplier" {  } { { "../VHDL_source/components/multiplier.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/multiplier.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF-rtl " "Info: Found design unit 1: FF-rtl" {  } { { "../VHDL_source/components/FF.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/FF.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FF " "Info: Found entity 1: FF" {  } { { "../VHDL_source/components/FF.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/FF.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavior " "Info: Found design unit 1: Counter-Behavior" {  } { { "../VHDL_source/components/Counter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/Counter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "../VHDL_source/components/Counter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/Counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/components/adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-Behavior " "Info: Found design unit 1: adder-Behavior" {  } { { "../VHDL_source/components/adder.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/adder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "../VHDL_source/components/adder.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/components/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acamp/desktop/lab_isa/lab1/vhdl_source/iir_filter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/acamp/desktop/lab_isa/lab1/vhdl_source/iir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IIR_filter-structure " "Info: Found design unit 1: IIR_filter-structure" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Info: Found entity 1: IIR_filter" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IIR_filter " "Info: Elaborating entity \"IIR_filter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a0_in IIR_filter.vhd(79) " "Warning (10036): Verilog HDL or VHDL warning at IIR_filter.vhd(79): object \"a0_in\" assigned a value but never read" {  } { { "../VHDL_source/IIR_filter.vhd" "" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSigned RegisterSigned:DIN_reg " "Info: Elaborating entity \"RegisterSigned\" for hierarchy \"RegisterSigned:DIN_reg\"" {  } { { "../VHDL_source/IIR_filter.vhd" "DIN_reg" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF FF:VIN_reg " "Info: Elaborating entity \"FF\" for hierarchy \"FF:VIN_reg\"" {  } { { "../VHDL_source/IIR_filter.vhd" "VIN_reg" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:mult_b0 " "Info: Elaborating entity \"multiplier\" for hierarchy \"multiplier:mult_b0\"" {  } { { "../VHDL_source/IIR_filter.vhd" "mult_b0" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_b0 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:add_b0\"" {  } { { "../VHDL_source/IIR_filter.vhd" "add_b0" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:count " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:count\"" {  } { { "../VHDL_source/IIR_filter.vhd" "count" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSigned RegisterSigned:DOUT_reg " "Info: Elaborating entity \"RegisterSigned\" for hierarchy \"RegisterSigned:DOUT_reg\"" {  } { { "../VHDL_source/IIR_filter.vhd" "DOUT_reg" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "saturation Saturator " "Error: Node instance \"saturation\" instantiates undefined entity \"Saturator\"" {  } { { "../VHDL_source/IIR_filter.vhd" "saturation" { Text "C:/Users/acamp/Desktop/Lab_ISA/LAB1/VHDL_source/IIR_filter.vhd" 206 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Error: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 20 10:11:32 2020 " "Error: Processing ended: Tue Oct 20 10:11:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
