/*
mgsim: Microgrid Simulator
Copyright (C) 2006,2007,2008,2009,2010  The Microgrid Project.

This library is free software; you can redistribute it and/or
modify it under the terms of the GNU Library General Public
License as published by the Free Software Foundation; either
version 2 of the License, or (at your option) any later version.

This library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
Library General Public License for more details.

You should have received a copy of the GNU Library General Public
License along with this library; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA
*/
#include "RegisterFile.h"
#include "Processor.h"
#include "config.h"
#include "range.h"
#include <cassert>
#include <iomanip>
using namespace std;

namespace Simulator
{

//
// RegisterFile implementation
//

RegisterFile::RegisterFile(const std::string& name, Processor& parent, Allocator& alloc, Network& network, const Config& config)
  : Structure<RegAddr>(name, parent),
    Storage(*parent.GetKernel()),
    p_pipelineR1(*this, "p_pipelineR1"),
    p_pipelineR2(*this, "p_pipelineR2"),
    p_pipelineW (*this, "p_pipelineW"),
    p_asyncR    (*this, "p_asyncR"),
    p_asyncW    (*this, "p_asyncW"),
    m_parent(parent), m_allocator(alloc), m_network(network),
    m_nUpdates(0),
    m_integers(config.getInteger<size_t>("NumIntRegisters", 1024)),
    m_floats  (config.getInteger<size_t>("NumFltRegisters", 128))
{
    // Initialize all registers to empty
    for (RegSize i = 0; i < m_integers.size(); ++i)
    {
        m_integers[i] = MAKE_EMPTY_REG();
    }

    for (RegSize i = 0; i < m_floats.size(); ++i)
    {
        m_floats[i] = MAKE_EMPTY_REG();
    }
    
    // Set port priorities; first port has highest priority
    AddPort(p_pipelineW);
    AddPort(p_asyncW);
}

RegSize RegisterFile::GetSize(RegType type) const
{
    const vector<RegValue>& regs = (type == RT_FLOAT) ? m_floats : m_integers;
    return regs.size();
}

bool RegisterFile::ReadRegister(const RegAddr& addr, RegValue& data) const
{
    const vector<RegValue>& regs = (addr.type == RT_FLOAT) ? m_floats : m_integers;
    if (addr.index >= regs.size())
    {
        throw SimulationException("A component attempted to read from a non-existing register", *this);
    }
    data = regs[addr.index];
    return true;
}

// Admin version
bool RegisterFile::WriteRegister(const RegAddr& addr, const RegValue& data)
{
    vector<RegValue>& regs = (addr.type == RT_FLOAT) ? m_floats : m_integers;
    if (addr.index < regs.size())
    {
        regs[addr.index] = data;
        return true;
    }
    return false;
}

bool RegisterFile::Clear(const RegAddr& addr, RegSize size)
{
    std::vector<RegValue>& regs = (addr.type == RT_FLOAT) ? m_floats : m_integers;
    if (addr.index + size > regs.size())
    {
        throw SimulationException("A component attempted to clear a non-existing register", *this);
    }

    if (Object::IsCommitting())
    {
        const RegValue value = MAKE_EMPTY_REG();
        for (RegSize i = 0; i < size; ++i)
        {
            regs[addr.index + i] = value;
        }
    }

    return true;
}

bool RegisterFile::WriteRegister(const RegAddr& addr, const RegValue& data, bool from_memory)
{
    std::vector<RegValue>& regs = (addr.type == RT_FLOAT) ? m_floats : m_integers;
    if (addr.index >= regs.size())
    {
        throw SimulationException("A component attempted to write to a non-existing register", *this);
    }
    
    assert(data.m_state == RST_EMPTY || data.m_state == RST_PENDING || data.m_state == RST_WAITING || data.m_state == RST_FULL);
    
    if (data.m_state == RST_EMPTY || data.m_state == RST_PENDING)
    {
        assert(data.m_waiting.head == INVALID_TID);
    }

    const RegValue& value = regs[addr.index];
    if (value.m_state != RST_FULL)
    {
        if (value.m_state == RST_WAITING && data.m_state == RST_EMPTY)
        {
            throw SimulationException("Resetting a waiting register", *this);
        }

        if (value.m_memory.size != 0)
        {
            // Check that the memory information isn't changed
            if (data.m_state              == RST_FULL ||
                data.m_memory.fid         != value.m_memory.fid ||
                data.m_memory.offset      != value.m_memory.offset ||
                data.m_memory.size        != value.m_memory.size ||
                data.m_memory.sign_extend != value.m_memory.sign_extend ||
                data.m_memory.next        != value.m_memory.next)
            {
                if (!from_memory)
                {
                    // Only the memory can change memory-pending registers
                    throw SimulationException("Writing to a memory-load destination register", *this);
                }
            }
        }        
       
        if (data.m_state == RST_FULL)
        {
            if (value.m_state == RST_WAITING && value.m_waiting.head != INVALID_TID)
            {
                // This write caused a reschedule
                if (!m_allocator.ActivateThreads(value.m_waiting))
                {
                    DeadlockWrite("Unable to wake up threads from %s", addr.str().c_str());
                    return false;
                }
            }

            if (value.m_remote.fid != INVALID_LFID)
            {
                // Writing data to a register that has a remote suspension. Send the data to the other processor.
                if (!m_network.SendRegister(value.m_remote, data))
                {
                    DeadlockWrite("Unable to send register from %s", addr.str().c_str());
                    return false;
                }
            }
        }
    }
    
    if (Object::IsCommitting())
    {
#ifndef NDEBUG
        // Paranoid sanity check:
        // We cannot have multiple writes to same register in a cycle
        for (unsigned int i = 0; i < m_nUpdates; ++i)
        {
            assert(m_updates[i].first != addr);
        }
#endif

        // Queue the update
        assert(m_nUpdates < MAX_UPDATES);
        m_updates[m_nUpdates] = make_pair(addr, data);
        if (m_nUpdates == 0) {
            RegisterUpdate();
        }
        m_nUpdates++;
    }
    return true;
}

void RegisterFile::Update()
{
    // Commit the queued updates to registers
    assert(m_nUpdates > 0);
    for (unsigned int i = 0; i < m_nUpdates; ++i)
    {
        vector<RegValue>& regs = (m_updates[i].first.type == RT_FLOAT) ? m_floats : m_integers;
        regs[ m_updates[i].first.index ] = m_updates[i].second;
    }
    m_nUpdates = 0;
}

void RegisterFile::Cmd_Help(std::ostream& out, const std::vector<std::string>& /*arguments*/) const
{
    out <<
    "The Register File stores the register for all threads running on a processor.\n"
    "Each register consists of data and state bits.\n\n"
    "Supported operations:\n"
    "- read <component> [type] [range]\n"
    "  Reads and displays the used registers. The optional type argument can be\n"
    "  used to select between the integer (\"int\") and floating-point (\"float\")\n"
    "  Register Files.\n"
    "  An optional range argument can be given to only read those registers. The\n"
    "  range is a comma-seperated list of register ranges. Example ranges:\n"
    "  \"1\", \"1-4,15,7-8\", \"all\"\n";
}

void RegisterFile::Cmd_Read(std::ostream& out, const std::vector<std::string>& arguments) const
{
    const RAUnit*    rau    = NULL;
    const Allocator* alloc  = NULL;

    // Find the RAUnit and FamilyTable in the same processor
    for (unsigned int i = 0; i < m_parent.GetNumChildren(); ++i)
    {
        const Object* child = m_parent.GetChild(i);
        if (rau   == NULL) rau   = dynamic_cast<const RAUnit*>(child);
        if (alloc == NULL) alloc = dynamic_cast<const Allocator*>(child);
    }

    RegType type = RT_INTEGER;
    size_t  i    = 0;
    if (!arguments.empty())
    {
        if (arguments[i] == "float") {
            type = RT_FLOAT;
            i++;
        } else if (arguments[i] == "integer") {
            type = RT_INTEGER;
            i++;
        }
    }
        
    vector<LFID> regs(GetSize(type), INVALID_LFID);
    if (rau != NULL)
    {
        const RAUnit::List& list = rau->m_types[type].list;
        const RegSize blockSize  = rau->m_types[type].blockSize;
        for (size_t i = 0; i < list.size();)
        {
            if (list[i].first != 0)
            {
                for (size_t j = 0; j < list[i].first * blockSize; ++j)
                {
                    regs[i * blockSize + j] = list[i].second;
                }
                i += list[i].first;
            }
            else i++;
        }
    }

    set<RegIndex> indices;
    if (i < arguments.size())
    {
        indices = parse_range<RegIndex>(arguments[i], 0, regs.size());
    }
    else
    {
        // Default: add all registers that are part of a family
        for (size_t i = 0; i < regs.size(); i++)
        {
            if (regs[i] != INVALID_LFID)
            {
                indices.insert(i);
            }
        }
    }

    static const char* RegisterStateNames[5] = {
        "", "Empty", "Pending", "Waiting", "Full"
    };

    out << "      |  State  | MR |       Value      | Fam | Thread | Type"       << endl;
    out << "------+---------+----+------------------+-----+--------+-----------" << endl;
    for (set<RegIndex>::const_reverse_iterator p = indices.rbegin(); p != indices.rend(); ++p)
    {
        RegAddr  addr = MAKE_REGADDR(type, *p);
        LFID     fid  = regs[*p];
        RegValue value;
        ReadRegister(addr, value);
        out << addr << " | " << setw(7) << setfill(' ') << RegisterStateNames[value.m_state] << " | ";
        if (value.m_state != RST_FULL)
        {
            out << (value.m_memory.size != 0            ? 'M' : ' ');
            out << (value.m_remote.fid  != INVALID_LFID ? 'R' : ' ');
        }
        else
        {
            out << "  ";
        }
        out << " | ";

        stringstream ss;
        switch (value.m_state)
        {
        case RST_FULL:
            switch (type)
            {
            case RT_INTEGER: ss << setw(16 - sizeof(Integer) * 2) << setfill(' ') << ""
                                << setw(     sizeof(Integer) * 2) << setfill('0') << hex << value.m_integer; break;
            case RT_FLOAT:   ss << setw(16 - sizeof(Integer) * 2) << setfill(' ') << ""
                                << setw(     sizeof(Integer) * 2) << setfill('0') << hex << value.m_float.integer; break;
            }
            break;

        case RST_WAITING:
            ss << "   " << setfill(' ') << dec << setw(4) << value.m_waiting.head << " - " << setw(4) << value.m_waiting.tail << "  "; break;
            break;

        case RST_INVALID:
        case RST_PENDING:
        case RST_EMPTY:
            ss << setw(16) << " ";
            break;
        }

        out << ss.str().substr(0, 16) << " | ";
        if (fid != INVALID_LFID) out << "F" << setw(2) << setfill('0') << dec << fid; else out << "   ";
        out << " |  ";

        RegClass group = RC_LOCAL;
        TID      tid   = (fid != INVALID_LFID) ? alloc->GetRegisterType(fid, addr, &group) : INVALID_TID;
        if (tid != INVALID_TID) {
            out << "T" << setw(4) << setfill('0') << tid;
        } else {
            out << "  -  ";
        }
        out << " | ";
        switch (group)
        {
            case RC_GLOBAL:    out << "Global"; break;
            case RC_DEPENDENT: out << "Dependent"; break;
            case RC_SHARED:    out << "Shared"; break;
            case RC_LOCAL:
                if (tid != INVALID_TID) out << "Local";
                break;
            case RC_RAZ: break;
        }
        out << endl;
    }
}

}
