
---------- Begin Simulation Statistics ----------
final_tick                               1161665844000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99656                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739300                       # Number of bytes of host memory used
host_op_rate                                    99947                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14459.06                       # Real time elapsed on the host
host_tick_rate                               80341712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440932525                       # Number of instructions simulated
sim_ops                                    1445137553                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.161666                       # Number of seconds simulated
sim_ticks                                1161665844000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.100140                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              170689138                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           193744458                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16656341                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        264222652                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20560232                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21354835                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          794603                       # Number of indirect misses.
system.cpu0.branchPred.lookups              333704351                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149448                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050465                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10064073                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654274                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30541350                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160645                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       67005475                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250509289                       # Number of instructions committed
system.cpu0.commit.committedOps            1251563045                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2158378656                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.579863                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.300413                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1532754665     71.01%     71.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    371237984     17.20%     88.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     98092677      4.54%     92.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     89690088      4.16%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22336699      1.03%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5612004      0.26%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3460496      0.16%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4652693      0.22%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30541350      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2158378656                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112949                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209809296                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697697                       # Number of loads committed
system.cpu0.commit.membars                    2104073                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104079      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699523508     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831886      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389748154     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255533     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251563045                       # Class of committed instruction
system.cpu0.commit.refs                     536003715                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250509289                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251563045                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.853920                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.853920                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            240083503                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6620899                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           169135574                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1347427859                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               980328817                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                939795644                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10074811                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13625185                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3349298                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  333704351                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                248546997                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1203175336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5275710                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1378178608                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33334188                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143941                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         953789446                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         191249370                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594467                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2173632073                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635721                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907517                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1201124669     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               723930188     33.31%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               128676836      5.92%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                98002062      4.51%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12305924      0.57%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4455341      0.20%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  929322      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203648      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4083      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2173632073                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      144712042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10127701                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               320989215                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.555048                       # Inst execution rate
system.cpu0.iew.exec_refs                   554905061                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 148995725                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              196306524                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415622034                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2475276                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5580897                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152424486                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1318530471                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            405909336                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7341420                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1286791797                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1324420                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6711712                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10074811                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9175517                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       134230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19708441                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17349                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9276                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4508384                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26924337                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5118468                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9276                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       727094                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9400607                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                536908310                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1278288672                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.898506                       # average fanout of values written-back
system.cpu0.iew.wb_producers                482415477                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551380                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1278349283                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1579037424                       # number of integer regfile reads
system.cpu0.int_regfile_writes              818456172                       # number of integer regfile writes
system.cpu0.ipc                              0.539398                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.539398                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106145      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            718743475     55.54%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834075      0.91%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100407      0.16%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411016723     31.76%     88.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148332342     11.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1294133218                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1702570                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001316                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 306166     17.98%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1175026     69.01%     87.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               221376     13.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1293729590                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4763718113                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1278288621                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1385506849                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1311112740                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1294133218                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7417731                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       66967422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           117139                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4257086                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41204951                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2173632073                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.595378                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797682                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1217917694     56.03%     56.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          686397394     31.58%     87.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          215147874      9.90%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43717904      2.01%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7949241      0.37%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1186260      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             793093      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             381362      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             141251      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2173632073                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.558214                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20153735                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2529514                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415622034                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152424486                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2075                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2318344115                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4987587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              210443450                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800536327                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4666665                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               994443695                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11295170                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10211                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1632303886                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1333308736                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          862431480                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                928124690                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14236149                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10074811                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30382444                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61895148                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1632303842                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        162983                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6298                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11510259                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6251                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3446379462                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2652408370                       # The number of ROB writes
system.cpu0.timesIdled                       31195958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2042                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.151884                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12286993                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13938435                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1799859                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18089015                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            660766                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         673045                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12279                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21100952                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41796                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050225                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1329854                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229250                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2139721                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11304511                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67682872                       # Number of instructions committed
system.cpu1.commit.committedOps              68733312                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    293419814                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.234249                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.957075                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    264564050     90.17%     90.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14425761      4.92%     95.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5481482      1.87%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4191579      1.43%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       901763      0.31%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       444288      0.15%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1074600      0.37%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       196570      0.07%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2139721      0.73%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    293419814                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074953                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65717962                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752531                       # Number of loads committed
system.cpu1.commit.membars                    2100531                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100531      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43604370     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802756     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225511      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68733312                       # Class of committed instruction
system.cpu1.commit.refs                      23028279                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67682872                       # Number of Instructions Simulated
system.cpu1.committedOps                     68733312                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.388040                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.388040                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            234749791                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               501876                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11715584                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84538418                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16878043                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40089851                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1331230                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1207764                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2674481                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21100952                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14231404                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    278244003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               170880                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88009126                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3602470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.071048                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15678146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12947759                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.296332                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         295723396                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.301161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.732175                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               239337768     80.93%     80.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35683280     12.07%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11472470      3.88%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7176836      2.43%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1424277      0.48%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  572187      0.19%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   53791      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1316      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1471      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           295723396                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1271739                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1400937                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17855664                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257303                       # Inst execution rate
system.cpu1.iew.exec_refs                    25818244                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6597026                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              201524487                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19771181                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051107                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1153841                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6898343                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80009078                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19221218                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1320324                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76417784                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                968402                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4893796                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1331230                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7005691                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        63551                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          654822                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        15881                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1936                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         9692                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3018650                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       622595                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1936                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       405929                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        995008                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42418580                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75417316                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838811                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35581189                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253935                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75462150                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97160901                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50576397                       # number of integer regfile writes
system.cpu1.ipc                              0.227892                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.227892                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100749      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49403420     63.55%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20628839     26.54%     92.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5604945      7.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77738108                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1506077                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019374                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 357085     23.71%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                931856     61.87%     85.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               217134     14.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77143422                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         452850364                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75417304                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91286195                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76857329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77738108                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151749                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11275765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           144701                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           346                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4878742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    295723396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.262874                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.740953                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          248271879     83.95%     83.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29554651      9.99%     93.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11180774      3.78%     97.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3498216      1.18%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1963647      0.66%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             464674      0.16%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             484726      0.16%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             197685      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             107144      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      295723396                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.261749                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7122889                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          733262                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19771181                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6898343                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu1.numCycles                       296995135                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2026330641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              216591464                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45690728                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7241561                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19001559                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2751642                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                23134                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105266741                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82671861                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55418670                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40047167                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8648841                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1331230                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18722399                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9727942                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105266729                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29577                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               853                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14415758                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           852                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   371316824                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162386068                       # The number of ROB writes
system.cpu1.timesIdled                          21049                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.763409                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               12505805                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14929914                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2074839                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         19318370                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            614686                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         625387                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           10701                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22201504                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30947                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050181                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1472399                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102589                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2039173                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151291                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17136684                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64194346                       # Number of instructions committed
system.cpu2.commit.committedOps              65244734                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    277584564                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.235045                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.961885                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    250455152     90.23%     90.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13393360      4.82%     95.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5188136      1.87%     96.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3986546      1.44%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       851091      0.31%     98.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       414981      0.15%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1070064      0.39%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       186061      0.07%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2039173      0.73%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    277584564                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013844                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62345437                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862591                       # Number of loads committed
system.cpu2.commit.membars                    2100471                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100471      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41199620     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912772     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031727      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65244734                       # Class of committed instruction
system.cpu2.commit.refs                      21944511                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64194346                       # Number of Instructions Simulated
system.cpu2.committedOps                     65244734                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.383783                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.383783                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            217929802                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               630389                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11553942                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              88478205                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17350684                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 41216317                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1473660                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1366681                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2759639                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22201504                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 15068754                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    262096023                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               216250                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      97626819                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4152200                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.078893                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16557978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          13120491                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.346915                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         280730102                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.354734                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.811140                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               219685488     78.26%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37585247     13.39%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12957933      4.62%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7696572      2.74%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1278645      0.46%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1279367      0.46%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  245739      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     975      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           280730102                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         683955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1539307                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17302431                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.261850                       # Inst execution rate
system.cpu2.iew.exec_refs                    24583013                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6387628                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              185436490                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             20729987                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1432246                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1603881                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7443530                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           82355444                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18195385                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1288362                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73688390                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                947980                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4757255                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1473660                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6889913                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        63404                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          582645                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        16368                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1880                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        11633                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4867396                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1361610                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1880                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       361930                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1177377                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40931154                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72753525                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.834702                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34165335                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.258528                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72795583                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                94041201                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48646702                       # number of integer regfile writes
system.cpu2.ipc                              0.228114                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.228114                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100681      2.80%      2.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47917961     63.91%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19560167     26.09%     92.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5397798      7.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74976752                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1473597                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019654                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 350289     23.77%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     23.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                912741     61.94%     85.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               210565     14.29%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              74349654                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         432288801                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72753513                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         99467406                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  78060303                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74976752                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4295141                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17110709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           131624                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1143850                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9739863                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    280730102                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.267078                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.745294                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          234735985     83.62%     83.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29030310     10.34%     93.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10433217      3.72%     97.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3399355      1.21%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1930045      0.69%     99.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             436371      0.16%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             471821      0.17%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             195002      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              97996      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      280730102                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.266429                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9033307                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1079374                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            20729987                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7443530                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       281414057                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2041911705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              200146078                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43496819                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6741169                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19784839                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2624485                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                22243                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            108761175                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              85763121                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           57629517                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 40622615                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               8808548                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1473660                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             18672432                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14132698                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       108761163                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30478                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               807                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13818325                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   357925613                       # The number of ROB reads
system.cpu2.rob.rob_writes                  167913979                       # The number of ROB writes
system.cpu2.timesIdled                          15183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.474336                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10060749                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12198642                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1327659                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14930950                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            512242                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         522662                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           10420                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17174556                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19006                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050222                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           941885                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13569495                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1978271                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8538828                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58546018                       # Number of instructions committed
system.cpu3.commit.committedOps              59596462                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    247133711                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.241151                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.988145                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    222886441     90.19%     90.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11949674      4.84%     95.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4511292      1.83%     96.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3443949      1.39%     98.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       763805      0.31%     98.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       364504      0.15%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1061976      0.43%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       173799      0.07%     99.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1978271      0.80%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    247133711                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865542                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56845061                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14732141                       # Number of loads committed
system.cpu3.commit.membars                    2100524                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100524      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37249777     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15782363     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463654      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59596462                       # Class of committed instruction
system.cpu3.commit.refs                      20246029                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58546018                       # Number of Instructions Simulated
system.cpu3.committedOps                     59596462                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.257453                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.257453                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            200524584                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               407392                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9609619                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71302118                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13066237                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31676508                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                942960                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1002659                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2619573                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17174556                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11313191                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    235242734                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                95641                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73819751                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2657468                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.068903                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12258379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10572991                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.296159                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         248829862                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.300894                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.735823                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               201587626     81.01%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30027160     12.07%     93.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9319878      3.75%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5974468      2.40%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1352949      0.54%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  538115      0.22%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29149      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     383      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     134      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           248829862                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         427044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              995389                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14834062                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.262823                       # Inst execution rate
system.cpu3.iew.exec_refs                    22411648                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5709176                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              167225307                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17025011                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051139                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           814021                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5904560                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68114127                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16702472                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           952131                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65510373                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                924194                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4703890                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                942960                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6837395                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        59235                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          491012                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13790                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1328                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10102                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2292870                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       390672                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1328                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254406                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        740983                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 36815550                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64745567                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.847066                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31185193                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.259754                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64780662                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83165084                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43687518                       # number of integer regfile writes
system.cpu3.ipc                              0.234882                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.234882                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100749      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41677091     62.71%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17988134     27.07%     92.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4696384      7.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66462504                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1444196                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021729                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 338887     23.47%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     23.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                901870     62.45%     85.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               203437     14.09%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65805937                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         383318086                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64745555                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76632737                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64962309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66462504                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151818                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8517664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           119046                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           397                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3529985                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    248829862                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.267100                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.755416                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          208770301     83.90%     83.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24828391      9.98%     93.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9332653      3.75%     97.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2877718      1.16%     98.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1860558      0.75%     99.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             431207      0.17%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             452611      0.18%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             189664      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              86759      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      248829862                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.266643                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6734955                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          667763                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17025011                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5904560                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    225                       # number of misc regfile reads
system.cpu3.numCycles                       249256906                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2074069016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              182350501                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39881621                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6895902                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14734334                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2581823                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20235                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88948658                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69997683                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47231566                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32044920                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               8972300                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                942960                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             18728309                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7349945                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88948646                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28838                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               842                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14620114                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           842                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   313289586                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137970612                       # The number of ROB writes
system.cpu3.timesIdled                           9980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2241239                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               112922                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2531194                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15878222                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6567321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13025281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       859079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       108691                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69193636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5850441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139202652                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5959132                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3512569                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3756364                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2701499                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              939                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            580                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3051471                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3051439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3512569                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1822                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19589252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19589252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    660503808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               660503808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1352                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6567381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6567381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6567381                       # Request fanout histogram
system.membus.respLayer1.occupancy        34932403488                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29776206670                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8649267546.610170                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   52453485908.466301                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        67000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 501641966000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   141052273500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1020613570500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     15037563                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15037563                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     15037563                       # number of overall hits
system.cpu2.icache.overall_hits::total       15037563                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        31191                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         31191                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        31191                       # number of overall misses
system.cpu2.icache.overall_misses::total        31191                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    937828000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    937828000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    937828000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    937828000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     15068754                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15068754                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     15068754                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15068754                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002070                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002070                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002070                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002070                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 30067.262993                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30067.262993                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 30067.262993                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30067.262993                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25673                       # number of writebacks
system.cpu2.icache.writebacks::total            25673                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         5486                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5486                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         5486                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5486                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25705                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25705                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25705                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25705                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    800770000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    800770000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    800770000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    800770000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001706                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001706                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001706                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001706                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 31152.304999                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31152.304999                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 31152.304999                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31152.304999                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25673                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     15037563                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15037563                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        31191                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        31191                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    937828000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    937828000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     15068754                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15068754                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 30067.262993                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30067.262993                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         5486                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5486                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25705                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25705                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    800770000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    800770000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001706                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001706                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 31152.304999                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31152.304999                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990330                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14029830                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25673                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           546.481907                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        345318000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990330                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999698                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999698                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         30163213                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        30163213                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17592266                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17592266                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17592266                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17592266                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4779764                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4779764                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4779764                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4779764                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 448983062017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 448983062017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 448983062017                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 448983062017                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22372030                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22372030                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22372030                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22372030                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.213649                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.213649                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.213649                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.213649                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 93934.148635                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93934.148635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 93934.148635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93934.148635                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5142910                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       195605                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            69901                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2275                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    73.574198                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.980220                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1469797                       # number of writebacks
system.cpu2.dcache.writebacks::total          1469797                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3723629                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3723629                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3723629                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3723629                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1056135                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1056135                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1056135                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1056135                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  96326357503                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  96326357503                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  96326357503                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  96326357503                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047208                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91206.481655                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91206.481655                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91206.481655                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91206.481655                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1469797                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14620991                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14620991                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2719729                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2719729                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 248289721500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 248289721500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17340720                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17340720                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.156841                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.156841                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91292.081490                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91292.081490                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2125868                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2125868                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       593861                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       593861                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48534300000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48534300000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034247                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034247                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 81726.700356                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81726.700356                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2971275                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2971275                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2060035                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2060035                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 200693340517                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 200693340517                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031310                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031310                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.409443                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.409443                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97422.296474                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97422.296474                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1597761                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1597761                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       462274                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       462274                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  47792057503                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  47792057503                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091879                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091879                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 103384.697177                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 103384.697177                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6589500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6589500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.373406                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.373406                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32143.902439                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32143.902439                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           87                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3536500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3536500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.158470                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.158470                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 40649.425287                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40649.425287                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          182                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1209000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1209000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          397                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          397                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458438                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458438                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6642.857143                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6642.857143                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          179                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1057000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1057000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.450882                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.450882                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5905.027933                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5905.027933                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       286000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       286000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       259000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       259000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634873                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634873                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415308                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415308                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46680433000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46680433000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050181                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050181                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395463                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395463                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112399.551658                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112399.551658                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415308                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415308                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46265125000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46265125000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395463                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395463                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111399.551658                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111399.551658                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.478062                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19698326                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1471295                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.388427                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        345329500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.478062                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.889939                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.889939                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48317636                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48317636                       # Number of data accesses
system.cpu3.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7567045010.948905                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   48744103196.965508                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 501642053000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   124980677500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1036685166500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11294650                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11294650                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11294650                       # number of overall hits
system.cpu3.icache.overall_hits::total       11294650                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18541                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18541                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18541                       # number of overall misses
system.cpu3.icache.overall_misses::total        18541                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    584373000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    584373000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    584373000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    584373000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11313191                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11313191                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11313191                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11313191                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001639                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001639                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001639                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001639                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 31517.879295                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 31517.879295                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 31517.879295                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 31517.879295                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          267                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    33.375000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15915                       # number of writebacks
system.cpu3.icache.writebacks::total            15915                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2594                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2594                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2594                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2594                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15947                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15947                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15947                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15947                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    511091500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    511091500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    511091500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    511091500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001410                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001410                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001410                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001410                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 32049.382329                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32049.382329                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 32049.382329                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32049.382329                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15915                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11294650                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11294650                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18541                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18541                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    584373000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    584373000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11313191                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11313191                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001639                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001639                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 31517.879295                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 31517.879295                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2594                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2594                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15947                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15947                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    511091500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    511091500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001410                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001410                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 32049.382329                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32049.382329                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990198                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10983814                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15915                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           690.154822                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        352307000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990198                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999694                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999694                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22642329                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22642329                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15833924                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15833924                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15833924                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15833924                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4588104                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4588104                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4588104                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4588104                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 437963077384                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 437963077384                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 437963077384                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 437963077384                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20422028                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20422028                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20422028                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20422028                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224664                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224664                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224664                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224664                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 95456.222741                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 95456.222741                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 95456.222741                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95456.222741                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4925330                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       184177                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            65858                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2185                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.787118                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.291533                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1337332                       # number of writebacks
system.cpu3.dcache.writebacks::total          1337332                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3608059                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3608059                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3608059                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3608059                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       980045                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       980045                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       980045                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       980045                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  89924288974                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  89924288974                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  89924288974                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  89924288974                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047990                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047990                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047990                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047990                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91755.265293                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91755.265293                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91755.265293                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91755.265293                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1337332                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13337304                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13337304                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2621508                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2621508                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 243614447500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 243614447500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15958812                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15958812                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.164267                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164267                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92929.126098                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92929.126098                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2060750                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2060750                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       560758                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       560758                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  46573914000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  46573914000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.035138                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035138                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83055.282314                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83055.282314                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2496620                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2496620                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1966596                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1966596                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 194348629884                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 194348629884                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4463216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4463216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.440623                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.440623                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98824.888225                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98824.888225                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1547309                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1547309                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       419287                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       419287                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  43350374974                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  43350374974                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093943                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093943                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 103390.696525                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 103390.696525                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          238                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          238                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6874000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6874000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.407534                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.407534                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28882.352941                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28882.352941                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          125                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.214041                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.214041                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        27936                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27936                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1198000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1198000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.434447                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.434447                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7088.757396                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7088.757396                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          159                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1058000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1058000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.408740                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.408740                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6654.088050                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6654.088050                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       150500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       150500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       131500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       131500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691399                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691399                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358823                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358823                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  38530385500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  38530385500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050222                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050222                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341664                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341664                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 107379.921298                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 107379.921298                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358823                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358823                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38171562500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38171562500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341664                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341664                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 106379.921298                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 106379.921298                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.639850                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17863860                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1338693                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.344254                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        352318500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.639850                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.832495                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.832495                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44285166                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44285166                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       166253400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   349136811.634944                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1205636000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1159172043000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2493801000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    211817870                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       211817870                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    211817870                       # number of overall hits
system.cpu0.icache.overall_hits::total      211817870                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36729127                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36729127                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36729127                       # number of overall misses
system.cpu0.icache.overall_misses::total     36729127                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 479329633499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 479329633499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 479329633499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 479329633499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    248546997                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    248546997                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    248546997                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    248546997                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147775                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147775                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147775                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147775                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13050.395494                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13050.395494                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13050.395494                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13050.395494                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1918                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          361                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.142857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    90.250000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34632827                       # number of writebacks
system.cpu0.icache.writebacks::total         34632827                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2096266                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2096266                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2096266                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2096266                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34632861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34632861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34632861                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34632861                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424757786500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424757786500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424757786500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424757786500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.139341                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.139341                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.139341                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.139341                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12264.588435                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12264.588435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12264.588435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12264.588435                       # average overall mshr miss latency
system.cpu0.icache.replacements              34632827                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    211817870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      211817870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36729127                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36729127                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 479329633499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 479329633499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    248546997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    248546997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147775                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147775                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13050.395494                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13050.395494                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2096266                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2096266                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34632861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34632861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424757786500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424757786500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.139341                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.139341                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12264.588435                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12264.588435                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246450494                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34632827                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.116095                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        531726853                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       531726853                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481449366                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481449366                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481449366                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481449366                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46004959                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46004959                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46004959                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46004959                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1172604234410                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1172604234410                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1172604234410                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1172604234410                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527454325                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527454325                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527454325                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527454325                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087221                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087221                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087221                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087221                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25488.648613                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25488.648613                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25488.648613                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25488.648613                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8350900                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       198655                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           156531                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2336                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.349816                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.040668                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30519392                       # number of writebacks
system.cpu0.dcache.writebacks::total         30519392                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15950644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15950644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15950644                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15950644                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30054315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30054315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30054315                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30054315                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 502908081853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 502908081853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 502908081853                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 502908081853                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056980                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056980                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056980                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056980                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16733.307076                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16733.307076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16733.307076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16733.307076                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30519392                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    344098221                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      344098221                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37104610                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37104610                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 806471494000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 806471494000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381202831                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381202831                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.097336                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.097336                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21735.075345                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21735.075345                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10292999                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10292999                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26811611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26811611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 402927964000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 402927964000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070334                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070334                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15028.114648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15028.114648                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137351145                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137351145                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8900349                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8900349                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 366132740410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 366132740410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.060856                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060856                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41136.897037                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41136.897037                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5657645                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5657645                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3242704                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3242704                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  99980117853                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  99980117853                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022172                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022172                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30832.329393                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30832.329393                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2323                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2323                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1845                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1845                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10812000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10812000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442658                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442658                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5860.162602                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5860.162602                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2037000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2037000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016555                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016555                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 29521.739130                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29521.739130                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          226                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          226                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2124000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2124000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.055706                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055706                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9398.230088                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9398.230088                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          225                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          225                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1899000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1899000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.055460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         8440                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8440                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466322                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466322                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52854264000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52854264000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050465                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050465                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443920                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443920                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113342.848933                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113342.848933                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466322                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466322                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52387942000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52387942000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443920                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443920                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112342.848933                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112342.848933                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997802                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          512559727                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30520411                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.793998                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997802                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087546473                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087546473                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34562760                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28821783                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               20352                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              361803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               20157                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              354809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               12307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              355283                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64509254                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34562760                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28821783                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              20352                       # number of overall hits
system.l2.overall_hits::.cpu1.data             361803                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              20157                       # number of overall hits
system.l2.overall_hits::.cpu2.data             354809                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              12307                       # number of overall hits
system.l2.overall_hits::.cpu3.data             355283                       # number of overall hits
system.l2.overall_hits::total                64509254                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             70100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1696261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1186839                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5548                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1114145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3640                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            981323                       # number of demand (read+write) misses
system.l2.demand_misses::total                5067749                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            70100                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1696261                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9893                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1186839                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5548                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1114145                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3640                       # number of overall misses
system.l2.overall_misses::.cpu3.data           981323                       # number of overall misses
system.l2.overall_misses::total               5067749                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6127572997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 188678417375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    982192997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 142300104472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    533595997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 135203453942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    346793998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 120973582795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     595145714573                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6127572997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 188678417375                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    982192997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 142300104472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    533595997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 135203453942                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    346793998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 120973582795                       # number of overall miss cycles
system.l2.overall_miss_latency::total    595145714573                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34632860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30518044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30245                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1548642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25705                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1468954                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1336606                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69577003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34632860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30518044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30245                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1548642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25705                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1468954                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1336606                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69577003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.327095                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.766374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.215833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.758461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.228256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.734190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072837                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.327095                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.766374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.215833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.758461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.228256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.734190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072837                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87411.882981                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111231.949196                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99281.612959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119898.406163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96178.081651                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121351.757574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95273.076374                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 123276.008812                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117437.883086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87411.882981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111231.949196                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99281.612959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119898.406163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96178.081651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121351.757574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95273.076374                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 123276.008812                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117437.883086                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2340223                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     55947                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.829285                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    668282                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3756364                       # number of writebacks
system.l2.writebacks::total                   3756364                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          78498                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            560                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          44075                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            468                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          43378                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          41769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              209362                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         78498                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           560                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         44075                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           468                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         43378                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         41769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             209362                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        69879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1617763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1142764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1070767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       939554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4858387                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        69879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1617763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1142764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1070767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       939554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1711669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6570056                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5415326498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 165688947964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    852906997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 126401647042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    452167997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 120077158531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    287472498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 107232736861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 526408364388                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5415326498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 165688947964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    852906997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 126401647042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    452167997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 120077158531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    287472498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 107232736861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 190788517984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 717196882372                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.053010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.308580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.737914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.197627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.728932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.203612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.702940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069827                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.053010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.308580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.737914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.197627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.728932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.203612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.702940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094429                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77495.764078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102418.554488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91386.156327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110610.455914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89009.448228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112141.258118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88534.800739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114131.531409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108350.439022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77495.764078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102418.554488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91386.156327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110610.455914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89009.448228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112141.258118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88534.800739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114131.531409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 111463.441813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109161.456519                       # average overall mshr miss latency
system.l2.replacements                       12402066                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8099595                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8099595                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8099595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8099595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61037859                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61037859                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61037859                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61037859                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1711669                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1711669                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 190788517984                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 190788517984                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 111463.441813                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 111463.441813                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  112                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                119                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       392500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       452500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.971831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.276596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.350000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.301887                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.515152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5688.405797                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1404.761905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3802.521008                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           119                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1386500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       266000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       419999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       325500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2397999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.971831                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.276596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.350000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.301887                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.515152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20094.202899                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20461.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19999.952381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20343.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20151.252101                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.407407                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.588235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           80                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       844999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       220500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       367000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1635499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.407407                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.588235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20609.731707                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20045.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20388.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20443.737500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2695871                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           130948                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           135287                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           148475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3110581                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1017882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         799338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         740306                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         627931                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3185457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 117168623342                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  96386239564                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  90536915360                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  78042547133                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  382134325399                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3713753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       930286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       875593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       776406                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6296038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.274084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.859239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.845491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.808766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.505946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115110.222346                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120582.581541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122296.611617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 124285.227410                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119962.167249                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56446                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27080                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        26993                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        26192                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           136711                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       961436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       772258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       713313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       601739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3048746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 102483743841                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  85809744525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  80521155846                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  69193358106                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 338008002318                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.258885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.830130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.814663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.775031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.484232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106594.452299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111115.384399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112883.342721                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 114988.987096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110867.878898                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34562760                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         20352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         20157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         12307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34615576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        70100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3640                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6127572997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    982192997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    533595997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    346793998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7990155989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34632860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15947                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34704757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.327095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.215833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.228256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87411.882981                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99281.612959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96178.081651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95273.076374                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89594.823886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          221                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          560                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          468                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          393                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1642                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        69879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3247                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5415326498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    852906997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    452167997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    287472498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7007873990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.308580                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.197627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.203612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77495.764078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91386.156327                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89009.448228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88534.800739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80054.307109                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26125912                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       230855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       219522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       206808                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26783097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       678379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       387501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       373839                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       353392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1793111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  71509794033                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45913864908                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  44666538582                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42931035662                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 205021233185                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26804291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       618356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       560200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28576208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.626663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.630036                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.630832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105412.747200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118487.087538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119480.681743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121482.760396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114338.283121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22052                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16995                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        16385                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        15577                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        71009                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       656327                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       370506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       357454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       337815                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1722102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63205204123                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40591902517                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  39556002685                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38039378755                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 181392488080                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024486                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.599179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.602422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.603026                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96301.392634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109558.016650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110660.400177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112604.173157                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105332.023353                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          330                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          344                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          308                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          309                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1291                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          664                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          557                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          578                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          568                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2367                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12444910                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11975899                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     11975918                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     10616428                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     47013155                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          994                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          901                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          886                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          877                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3658                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.668008                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.618202                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.652370                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.647662                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.647075                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18742.334337                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21500.716338                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 20719.581315                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 18690.894366                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19861.915927                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          150                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          145                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          129                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          122                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          546                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          514                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          412                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          449                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          446                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1821                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10612391                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      8583917                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      9346909                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      9296901                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     37840118                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.517103                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.457270                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.506772                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.508552                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.497813                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20646.675097                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20834.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20817.169265                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20845.069507                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20779.856123                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999901                       # Cycle average of tags in use
system.l2.tags.total_refs                   140212049                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12403902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.303866                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.139331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.159653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.496117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.058606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.949087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.804293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.350150                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.455302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.255471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1122151830                       # Number of tag accesses
system.l2.tags.data_accesses               1122151830                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4472192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     103598208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        597312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      73182912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        325120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      68572608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        207808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      60175040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    108965312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          420096512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4472192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       597312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       325120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       207808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5602432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240407296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240407296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          69878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1618722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1143483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1071447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         940235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1702583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6564008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3756364                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3756364                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3849809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         89180730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           514186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         62998247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           279874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59029547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           178888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         51800645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     93800909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361632835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3849809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       514186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       279874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       178888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4822757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206950473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206950473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206950473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3849809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        89180730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          514186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        62998247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          279874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59029547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          178888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        51800645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     93800909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            568583308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3724004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     69878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1580912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1140004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1067462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    936006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1702417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003361332750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229975                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229975                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12693812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3510944                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6564008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3756364                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6564008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3756364                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49669                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 32360                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            372926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            374357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            377501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            411450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            651684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            478400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            393546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            389039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            372875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            445432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           379343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           387796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           366574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           374172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           363895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           375349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            236354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            243297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           229766                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 337963947223                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32571695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            460107803473                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51880.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70630.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        37                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2983870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1618597                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6564008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3756364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1453754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1535479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1149563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  671168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  304617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  154032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  117625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   99958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   90052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   91709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 134086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 195965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 160472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  79896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  65584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  52762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  17424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 136008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 191617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 221064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 230903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 232393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 233433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 236612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 241610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 237441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 234477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 220054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 215057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 220210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  21170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  25423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  28927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  31578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  32867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  33359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  33622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  33697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  34171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  39392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  29060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     76                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5635833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.264714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.006506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.352950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4450681     78.97%     78.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       684435     12.14%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       181259      3.22%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       119497      2.12%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37760      0.67%     97.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20557      0.36%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15858      0.28%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13085      0.23%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112701      2.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5635833                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.325909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.272909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.114886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229970    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229975                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.723033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           211544     91.99%     91.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1809      0.79%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10981      4.77%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3598      1.56%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1198      0.52%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              435      0.19%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              229      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               89      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               44      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229975                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              416917696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3178816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238334464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               420096512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240407296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       358.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1161665749000                       # Total gap between requests
system.mem_ctrls.avgGap                     112560.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4472192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    101178368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       597312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     72960256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       325120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     68317568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       207808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59904384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    108954688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238334464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3849809.326062960085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 87097652.498423635960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 514185.729988631734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 62806577.620267875493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 279873.942820341676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58809999.754111729562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 178887.931562529440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51567655.457381248474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 93791763.408342063427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205166111.434709608555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        69878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1618722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1143483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1071447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3247                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       940235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1702583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3756364                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2511939543                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  98466438812                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    458981787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  78535952629                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    237352759                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  75237586327                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    150160006                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  67907021747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 136602369863                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27933066042744                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35947.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60829.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49178.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68681.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46722.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70220.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46245.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72223.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     80232.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7436197.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19691284620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10466135625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21887213040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9673991100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     91700600160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     157289088900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     313625714880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       624334028325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.447177                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 813509363722                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38790440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 309366040278                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20548670100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10921850610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24625167420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9765163620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     91700600160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     288109404150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     203461238880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       649132094940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.794165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 525771250749                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38790440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 597104153251                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7558435973.880597                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49280675719.507736                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        48000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 501641987500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   148835423500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1012830420500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14195770                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14195770                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14195770                       # number of overall hits
system.cpu1.icache.overall_hits::total       14195770                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35634                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35634                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35634                       # number of overall misses
system.cpu1.icache.overall_misses::total        35634                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1423980999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1423980999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1423980999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1423980999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14231404                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14231404                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14231404                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14231404                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002504                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002504                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002504                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002504                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 39961.300977                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39961.300977                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 39961.300977                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39961.300977                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          661                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    82.625000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30213                       # number of writebacks
system.cpu1.icache.writebacks::total            30213                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5389                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5389                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5389                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5389                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30245                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30245                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30245                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30245                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1258739999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1258739999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1258739999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1258739999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002125                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002125                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002125                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002125                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41618.118664                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41618.118664                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41618.118664                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41618.118664                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30213                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14195770                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14195770                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1423980999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1423980999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14231404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14231404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002504                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002504                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 39961.300977                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39961.300977                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5389                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5389                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30245                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30245                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1258739999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1258739999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41618.118664                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41618.118664                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984103                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13912379                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30213                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           460.476583                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        337937000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984103                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999503                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999503                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28493053                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28493053                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18561826                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18561826                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18561826                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18561826                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4954973                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4954973                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4954973                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4954973                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 453819387280                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 453819387280                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 453819387280                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 453819387280                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23516799                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23516799                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23516799                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23516799                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210699                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210699                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210699                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210699                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91588.670065                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91588.670065                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91588.670065                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91588.670065                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5189320                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       166926                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            70896                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2116                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.196231                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.887524                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1549384                       # number of writebacks
system.cpu1.dcache.writebacks::total          1549384                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3850317                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3850317                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3850317                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3850317                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1104656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1104656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1104656                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1104656                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  99750247108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  99750247108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  99750247108                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  99750247108                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046973                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046973                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046973                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046973                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90299.828280                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90299.828280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90299.828280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90299.828280                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1549384                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15472763                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15472763                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2818942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2818942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 251817159500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 251817159500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18291705                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18291705                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154110                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154110                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89330.379802                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89330.379802                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2200124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2200124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       618818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       618818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  49963990500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  49963990500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80741.010281                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80741.010281                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3089063                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3089063                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2136031                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2136031                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 202002227780                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 202002227780                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225094                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225094                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.408802                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.408802                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94568.958868                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94568.958868                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1650193                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1650193                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       485838                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       485838                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  49786256608                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  49786256608                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092982                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092982                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102475.015557                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102475.015557                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          221                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6552500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6552500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.399638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.399638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29649.321267                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29649.321267                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          111                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          111                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.200723                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.200723                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31509.009009                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31509.009009                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          225                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          225                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       964000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       964000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.391892                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.391892                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6648.275862                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6648.275862                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.391892                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.391892                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5827.586207                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5827.586207                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       227000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       227000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       201000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       201000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603717                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603717                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446508                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446508                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50609645000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50609645000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050225                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050225                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425155                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425155                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113345.438380                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113345.438380                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446508                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446508                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50163137000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50163137000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425155                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425155                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112345.438380                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112345.438380                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.325763                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20716607                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1551041                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.356582                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        337948500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.325763                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.916430                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.916430                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50686964                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50686964                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1161665844000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63283432                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11855959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61480937                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8645702                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2863068                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1051                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           636                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1687                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           72                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6299148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6299148                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34704757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28578677                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3658                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103898546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91559473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        90703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4650437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        77083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4411455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        47809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4014053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208749559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4433003904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3906395904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3869312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    198273664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3288192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    188080128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2039168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    171131968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8906082240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15272106                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240769024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         84867990                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088153                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347908                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78456065     92.44%     92.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5891249      6.94%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  77995      0.09%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 337701      0.40%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 103903      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1077      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           84867990                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139198276441                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2209377724                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38849854                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2010264217                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24153943                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45783944396                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51950266030                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2329068533                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45708239                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1788208320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127068                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783332                       # Number of bytes of host memory used
host_op_rate                                   127809                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19384.63                       # Real time elapsed on the host
host_tick_rate                               32321615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463156342                       # Number of instructions simulated
sim_ops                                    2477527516                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.626542                       # Number of seconds simulated
sim_ticks                                626542476000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.063361                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               88958809                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            98773583                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10235103                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122263986                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9044797                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9261275                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          216478                       # Number of indirect misses.
system.cpu0.branchPred.lookups              166659831                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       152123                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24216                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9931106                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67465250                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9348489                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5857415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      273407361                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275329539                       # Number of instructions committed
system.cpu0.commit.committedOps             278233952                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1196482452                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.232543                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.947477                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1076348442     89.96%     89.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62092900      5.19%     95.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23632224      1.98%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14772842      1.23%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4943699      0.41%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3160244      0.26%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1091134      0.09%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1092478      0.09%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9348489      0.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1196482452                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7529384                       # Number of function calls committed.
system.cpu0.commit.int_insts                264136093                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63895601                       # Number of loads committed
system.cpu0.commit.membars                    4362592                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4363427      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203956944     73.30%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63919345     22.97%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5887988      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278233952                       # Class of committed instruction
system.cpu0.commit.refs                      69807871                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275329539                       # Number of Instructions Simulated
system.cpu0.committedOps                    278233952                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.531592                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.531592                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            826124425                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               311255                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75374750                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             593806829                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                97456796                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                296221060                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9932642                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               297832                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9392259                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  166659831                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                101828501                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1113434966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1651180                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     686091753                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4400                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        26990                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               20482040                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133576                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         115419701                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          98003606                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.549894                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1239127182                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.560184                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.944956                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               798976474     64.48%     64.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               261847155     21.13%     85.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142307747     11.48%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17114716      1.38%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5157616      0.42%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9948744      0.80%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  486825      0.04%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3265943      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   21962      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1239127182                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2185                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1434                       # number of floating regfile writes
system.cpu0.idleCycles                        8553924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10540167                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107892394                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.372844                       # Inst execution rate
system.cpu0.iew.exec_refs                   116933051                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7015730                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              146757443                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125875950                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2939862                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5834640                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9370958                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          550795374                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109917321                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9558059                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            465190524                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1078744                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             43938554                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9932642                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             45585690                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1018966                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          182954                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          688                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1307                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11358                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61980349                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3458688                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1307                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4861038                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5679129                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                341383144                       # num instructions consuming a value
system.cpu0.iew.wb_count                    450750855                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753628                       # average fanout of values written-back
system.cpu0.iew.wb_producers                257275915                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.361271                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     452103207                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               604004297                       # number of integer regfile reads
system.cpu0.int_regfile_writes              341627095                       # number of integer regfile writes
system.cpu0.ipc                              0.220673                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.220673                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4368540      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349985226     73.72%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32688      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82522      0.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 88      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                874      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                47      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113243230     23.85%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7034013      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            610      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             474748582                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2412                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4775                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2807                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1468726                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003094                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 642819     43.77%     43.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     43.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     81      0.01%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     43.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                796216     54.21%     97.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                29497      2.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               33      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             471846356                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2190917232                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    450748538                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        823355043                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 540626550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                474748582                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10168824                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      272561425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           828934                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4311409                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130650351                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1239127182                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.383131                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.882584                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          967048558     78.04%     78.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          145685739     11.76%     89.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84649447      6.83%     96.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22430210      1.81%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9585107      0.77%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5814963      0.47%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2744751      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             757686      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             410721      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1239127182                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.380505                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6134953                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          957929                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125875950                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9370958                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3372                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1247681106                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5403901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              252766854                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205763679                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5625549                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               105441303                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              48720146                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1192423                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761157194                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             573868099                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          431998493                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                294689842                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6360746                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9932642                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             64242950                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               226234819                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2388                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761154806                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     512053591                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3072026                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29218045                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3071594                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1738767879                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1146242045                       # The number of ROB writes
system.cpu0.timesIdled                         335586                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  665                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.908918                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               82711233                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            90982529                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9090348                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        110006161                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8207044                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8225082                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           18038                       # Number of indirect misses.
system.cpu1.branchPred.lookups              151572895                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       133146                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1689                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8882304                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64165654                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9242403                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5792549                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      240510032                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259311872                       # Number of instructions committed
system.cpu1.commit.committedOps             262206894                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1056744650                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.248127                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.984051                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    944611081     89.39%     89.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57440625      5.44%     94.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22506924      2.13%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13766174      1.30%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4501691      0.43%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2620211      0.25%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       981931      0.09%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1073610      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9242403      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1056744650                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7106639                       # Number of function calls committed.
system.cpu1.commit.int_insts                248217615                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60543848                       # Number of loads committed
system.cpu1.commit.membars                    4342853                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4342853      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192860155     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             62      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60545537     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4458191      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262206894                       # Class of committed instruction
system.cpu1.commit.refs                      65003728                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259311872                       # Number of Instructions Simulated
system.cpu1.committedOps                    262206894                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.220745                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.220745                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            726103568                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               209770                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            70722248                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             539700819                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80429847                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                270364147                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8882853                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               182300                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8258669                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  151572895                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92099141                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    988046873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1469983                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     618981593                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               18181794                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.138487                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          96901297                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          90918277                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.565544                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1094039084                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.573719                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.946699                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               695415238     63.56%     63.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               233575225     21.35%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               135190325     12.36%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14798801      1.35%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3208833      0.29%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7601174      0.69%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1269797      0.12%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2978838      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     853      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1094039084                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         450163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9458477                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101184980                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.395879                       # Inst execution rate
system.cpu1.iew.exec_refs                   108107817                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5220433                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               98289234                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            115441728                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2791059                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4915493                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7336512                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          501880547                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            102887384                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8585885                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            433285020                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                708485                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             45641268                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8882853                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             46639547                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       962575                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11023                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     54897880                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2876632                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           217                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4266644                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5191833                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                316236046                       # num instructions consuming a value
system.cpu1.iew.wb_count                    419533629                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.759874                       # average fanout of values written-back
system.cpu1.iew.wb_producers                240299667                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.383315                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420843256                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               561568392                       # number of integer regfile reads
system.cpu1.int_regfile_writes              318166404                       # number of integer regfile writes
system.cpu1.ipc                              0.236925                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.236925                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4343341      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            326452990     73.88%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  98      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           105842871     23.95%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5231509      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             441870905                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1412799                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003197                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 655099     46.37%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     46.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                757684     53.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   16      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             438940363                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1980042862                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    419533629                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        741554282                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 492113063                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                441870905                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9767484                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      239673653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           849169                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3974935                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    105748364                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1094039084                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.403890                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.905190                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          842032436     76.97%     76.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          133949276     12.24%     89.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79201411      7.24%     96.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20608819      1.88%     98.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8824398      0.81%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5640850      0.52%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2685198      0.25%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             694248      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             402448      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1094039084                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.403723                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5780773                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          822206                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           115441728                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7336512                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    488                       # number of misc regfile reads
system.cpu1.numCycles                      1094489247                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   158360484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              202269073                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194241522                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3631781                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87517385                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              44762414                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               975397                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            688689360                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             521288974                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          392691146                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                269021645                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6406275                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8882853                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             58372003                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               198449624                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       688689360                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     467976125                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2986100                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25684867                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2987716                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1550216365                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1043056527                       # The number of ROB writes
system.cpu1.timesIdled                           4890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.329595                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               84987372                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            94085855                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10058394                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        104607643                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8747368                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9002567                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          255199                       # Number of indirect misses.
system.cpu2.branchPred.lookups              146457736                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       129586                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1689                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          8991286                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61393295                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9296922                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4952704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      215607859                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249075992                       # Number of instructions committed
system.cpu2.commit.committedOps             251551122                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    932913438                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.269640                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.024262                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    823835599     88.31%     88.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57850821      6.20%     94.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     21036917      2.25%     96.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12606368      1.35%     98.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4493584      0.48%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2284676      0.24%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       525586      0.06%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       982965      0.11%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9296922      1.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    932913438                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6552108                       # Number of function calls committed.
system.cpu2.commit.int_insts                238196243                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58210666                       # Number of loads committed
system.cpu2.commit.membars                    3713010                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3713010      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185378782     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             54      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58212355     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246825      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251551122                       # Class of committed instruction
system.cpu2.commit.refs                      62459180                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249075992                       # Number of Instructions Simulated
system.cpu2.committedOps                    251551122                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.884639                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.884639                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            592070509                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1071172                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            71791880                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             514280982                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83681634                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                275830941                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               8991830                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               504009                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6507401                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  146457736                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 91062951                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    859931170                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1446743                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     596271973                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               20117876                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.151367                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          97092195                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          93734740                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.616257                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         967082315                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.626078                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.955513                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               576257115     59.59%     59.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               232991976     24.09%     83.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               131760463     13.62%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12629917      1.31%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2559008      0.26%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6845876      0.71%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1670271      0.17%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2362302      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    5387      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           967082315                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         488019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9470822                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                95967120                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.423418                       # Inst execution rate
system.cpu2.iew.exec_refs                   101743427                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5026973                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               78045643                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            107271459                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2132968                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11432244                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6678422                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          466328444                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             96716454                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8304590                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            409687006                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                672136                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             47347878                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               8991830                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             48238336                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       951907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10956                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     49060793                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2429908                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           154                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3762621                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5708201                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                291198521                       # num instructions consuming a value
system.cpu2.iew.wb_count                    396393925                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.772670                       # average fanout of values written-back
system.cpu2.iew.wb_producers                225000226                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.409680                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     397395028                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               531542012                       # number of integer regfile reads
system.cpu2.int_regfile_writes              299826286                       # number of integer regfile writes
system.cpu2.ipc                              0.257424                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.257424                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3713493      0.89%      0.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            309786393     74.11%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  80      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.00% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            99452017     23.79%     98.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5039517      1.21%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             417991596                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1563869                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003741                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 806637     51.58%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     51.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                757210     48.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   22      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             415841972                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1805545666                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    396393925                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        681105854                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 458567668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                417991596                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7760776                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      214777322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           916290                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2808072                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     88458774                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    967082315                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.432219                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.914133                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          724305625     74.90%     74.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130143681     13.46%     88.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78451948      8.11%     96.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18564612      1.92%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7386038      0.76%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5146437      0.53%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2010389      0.21%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             677168      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             396417      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      967082315                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.432001                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5088345                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          779444                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           107271459                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6678422                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    483                       # number of misc regfile reads
system.cpu2.numCycles                       967570334                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   285279341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              188733249                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186712031                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2959627                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                91688592                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              43366207                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               923183                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            647208707                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             491283600                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          368453794                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                272223377                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6712821                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               8991830                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             56140887                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               181741763                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       647208707                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     349304380                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2291552                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23153228                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2293291                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1390772858                       # The number of ROB reads
system.cpu2.rob.rob_writes                  968608242                       # The number of ROB writes
system.cpu2.timesIdled                           5000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.604944                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               74858195                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            81718510                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7570118                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         94926807                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6372213                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6389591                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           17378                       # Number of indirect misses.
system.cpu3.branchPred.lookups              131167364                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       116642                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1673                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7332085                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58338178                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10603766                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3785647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      206567368                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238506414                       # Number of instructions committed
system.cpu3.commit.committedOps             240397995                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    788412035                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.304914                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.137846                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    692948449     87.89%     87.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     48038395      6.09%     93.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17595748      2.23%     96.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11265399      1.43%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4119518      0.52%     98.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2086461      0.26%     98.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       648691      0.08%     98.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1105608      0.14%     98.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10603766      1.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    788412035                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5774405                       # Number of function calls committed.
system.cpu3.commit.int_insts                227917096                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55625787                       # Number of loads committed
system.cpu3.commit.membars                    2837694                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2837694      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       177965113     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             60      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55627460     23.14%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967572      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240397995                       # Class of committed instruction
system.cpu3.commit.refs                      59595032                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238506414                       # Number of Instructions Simulated
system.cpu3.committedOps                    240397995                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.441307                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.441307                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            485377892                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               240220                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            65401444                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             478742910                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71104835                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                249346924                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7332647                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               214454                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7144738                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  131167364                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 78665734                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    730121597                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1339203                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     540219570                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15141360                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.159809                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          82614759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          81230408                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.658183                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         820307036                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.667289                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.968919                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               468395311     57.10%     57.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               205705620     25.08%     82.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               124095947     15.13%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9941734      1.21%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2495521      0.30%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6165457      0.75%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1705087      0.21%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1799638      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2721      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           820307036                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         466682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7829648                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                90854372                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.477389                       # Inst execution rate
system.cpu3.iew.exec_refs                    97319564                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4743339                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78024503                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            102411721                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1756274                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4418420                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6340475                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          446224203                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             92576225                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7424021                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            391828503                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                749973                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             46065886                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7332647                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             47065680                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       928515                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11165                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     46785934                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2371230                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           128                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3301640                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4528008                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                281721873                       # num instructions consuming a value
system.cpu3.iew.wb_count                    379336510                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.771912                       # average fanout of values written-back
system.cpu3.iew.wb_producers                217464368                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.462169                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     380493826                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               509330351                       # number of integer regfile reads
system.cpu3.int_regfile_writes              288189962                       # number of integer regfile writes
system.cpu3.ipc                              0.290587                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.290587                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2838196      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            296397065     74.24%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  95      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            95261641     23.86%     98.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4755431      1.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             399252524                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1766395                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004424                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1012240     57.31%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     57.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                754119     42.69%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   36      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             398180723                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1621484972                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    379336510                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        652050492                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 440117195                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                399252524                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6107008                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      205826208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           906493                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2321361                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     86490575                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    820307036                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.486711                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.982952                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          594877037     72.52%     72.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118117611     14.40%     86.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72277217      8.81%     95.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18199642      2.22%     97.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7663291      0.93%     98.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5220862      0.64%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2827638      0.34%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             731653      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             392085      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      820307036                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.486434                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4673024                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          828426                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           102411721                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6340475                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    502                       # number of misc regfile reads
system.cpu3.numCycles                       820773718                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   432075962                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              190746017                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179088001                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3055483                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77456159                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              43275930                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               898347                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            612610637                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             463105773                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          350293461                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                247876236                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6295466                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7332647                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             55632415                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               171205460                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       612610637                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     241263562                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1915824                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 22951747                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1917553                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1224770629                       # The number of ROB reads
system.cpu3.rob.rob_writes                  926029580                       # The number of ROB writes
system.cpu3.timesIdled                           4808                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4082628                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                28907                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4515927                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             100224181                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     30285680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      59726253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2373527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       822354                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30205237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     24093890                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62241354                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       24916244                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29852648                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5159798                       # Transaction distribution
system.membus.trans_dist::CleanEvict         24293508                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            15403                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5286                       # Transaction distribution
system.membus.trans_dist::ReadExReq            399440                       # Transaction distribution
system.membus.trans_dist::ReadExResp           399365                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29852649                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           169                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     89978266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               89978266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2266355904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2266355904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4515                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          30272947                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                30272947    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            30272947                       # Request fanout histogram
system.membus.respLayer1.occupancy       162423857302                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         87112738921                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                562                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          282                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    506232092.198582                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1380202353.987497                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          282    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5856140000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            282                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   483785026000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 142757450000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     91056564                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        91056564                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     91056564                       # number of overall hits
system.cpu2.icache.overall_hits::total       91056564                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6387                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6387                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6387                       # number of overall misses
system.cpu2.icache.overall_misses::total         6387                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    468667999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    468667999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    468667999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    468667999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     91062951                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     91062951                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     91062951                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     91062951                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000070                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000070                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73378.424769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73378.424769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73378.424769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73378.424769                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2397                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   108.954545                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5947                       # number of writebacks
system.cpu2.icache.writebacks::total             5947                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          440                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          440                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          440                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          440                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5947                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5947                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5947                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5947                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    438398999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    438398999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    438398999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    438398999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73717.672608                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73717.672608                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73717.672608                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73717.672608                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5947                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     91056564                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       91056564                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6387                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6387                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    468667999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    468667999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     91062951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     91062951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73378.424769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73378.424769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          440                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          440                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5947                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5947                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    438398999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    438398999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73717.672608                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73717.672608                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           92095949                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5979                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15403.236160                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        182131849                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       182131849                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77172620                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77172620                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77172620                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77172620                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16635631                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16635631                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16635631                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16635631                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1481803345590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1481803345590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1481803345590                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1481803345590                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     93808251                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     93808251                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     93808251                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     93808251                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.177337                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.177337                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.177337                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.177337                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89074.069122                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89074.069122                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89074.069122                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89074.069122                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     85892711                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       279349                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1076446                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3872                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.792866                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.145919                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6923131                       # number of writebacks
system.cpu2.dcache.writebacks::total          6923131                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9703415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9703415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9703415                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9703415                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6932216                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6932216                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6932216                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6932216                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 727949897185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 727949897185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 727949897185                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 727949897185                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073898                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073898                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073898                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073898                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 105009.696349                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105009.696349                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 105009.696349                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105009.696349                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6923131                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     75766939                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       75766939                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15032009                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15032009                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1322738707000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1322738707000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     90798948                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     90798948                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165553                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165553                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87994.805418                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87994.805418                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8213840                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8213840                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6818169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6818169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 713666937500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 713666937500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.075091                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.075091                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104671.347615                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104671.347615                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1405681                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1405681                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1603622                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1603622                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 159064638590                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 159064638590                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3009303                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3009303                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.532888                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.532888                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99190.855819                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99190.855819                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1489575                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1489575                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114047                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114047                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14282959685                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14282959685                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037898                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037898                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125237.487045                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125237.487045                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1234184                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1234184                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3728                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3728                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     75514000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     75514000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1237912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1237912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20255.901288                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20255.901288                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          377                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          377                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3351                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3351                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     66494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     66494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002707                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002707                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 19843.031931                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19843.031931                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1235752                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1235752                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1729                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1729                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     29014000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29014000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1237481                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1237481                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001397                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001397                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 16780.798149                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16780.798149                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1714                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1714                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     27373000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     27373000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001385                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001385                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 15970.245041                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15970.245041                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       882000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       882000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       809000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       809000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          353                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            353                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1336                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1336                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     83533496                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     83533496                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1689                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1689                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.791001                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.791001                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 62525.071856                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 62525.071856                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1336                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1336                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     82197496                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     82197496                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.791001                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.791001                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 61525.071856                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 61525.071856                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.396370                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86596805                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6932035                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.492263                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.396370                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.981137                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.981137                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        199502674                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       199502674                       # Number of data accesses
system.cpu3.numPwrStateTransitions                546                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    788889611.313869                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2058152961.971298                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7890610500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   410386722500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 216155753500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     78659674                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        78659674                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     78659674                       # number of overall hits
system.cpu3.icache.overall_hits::total       78659674                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6060                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6060                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6060                       # number of overall misses
system.cpu3.icache.overall_misses::total         6060                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    423566500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    423566500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    423566500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    423566500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     78665734                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     78665734                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     78665734                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     78665734                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000077                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000077                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 69895.462046                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 69895.462046                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 69895.462046                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 69895.462046                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          674                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.125000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5630                       # number of writebacks
system.cpu3.icache.writebacks::total             5630                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          430                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          430                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5630                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5630                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5630                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5630                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    395750500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    395750500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    395750500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    395750500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70293.161634                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70293.161634                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70293.161634                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70293.161634                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5630                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     78659674                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       78659674                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6060                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6060                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    423566500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    423566500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     78665734                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     78665734                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 69895.462046                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 69895.462046                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          430                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          430                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5630                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5630                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    395750500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    395750500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70293.161634                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70293.161634                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           78992087                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5662                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13951.269339                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        157337098                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       157337098                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73920422                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73920422                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73920422                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73920422                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16080233                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16080233                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16080233                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16080233                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1409204695603                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1409204695603                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1409204695603                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1409204695603                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     90000655                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90000655                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     90000655                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90000655                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.178668                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.178668                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.178668                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.178668                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 87635.838088                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 87635.838088                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 87635.838088                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87635.838088                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     83008276                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       262215                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1045354                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3840                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.406857                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.285156                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6208582                       # number of writebacks
system.cpu3.dcache.writebacks::total          6208582                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      9863260                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      9863260                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      9863260                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      9863260                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6216973                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6216973                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6216973                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6216973                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 649612087702                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 649612087702                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 649612087702                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 649612087702                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069077                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069077                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069077                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069077                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104490.093121                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104490.093121                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104490.093121                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104490.093121                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6208582                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72401706                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72401706                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     14577155                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     14577155                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1261322476000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1261322476000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     86978861                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86978861                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.167594                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.167594                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86527.341995                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86527.341995                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8474029                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8474029                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6103126                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6103126                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 636246565000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 636246565000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.070168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104249.292084                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104249.292084                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1518716                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1518716                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1503078                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1503078                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 147882219603                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 147882219603                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021794                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021794                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.497412                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.497412                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98386.257801                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98386.257801                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1389231                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1389231                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       113847                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113847                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  13365522702                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13365522702                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037675                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037675                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 117398.989012                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 117398.989012                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       942408                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       942408                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3761                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3761                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     79293500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     79293500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       946169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       946169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003975                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003975                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21083.089604                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21083.089604                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          352                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          352                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3409                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3409                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     67497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     67497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003603                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 19799.794661                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19799.794661                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       944258                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       944258                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1482                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1482                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     27411000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     27411000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       945740                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       945740                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001567                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001567                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 18495.951417                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 18495.951417                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1466                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1466                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     26004000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     26004000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001550                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001550                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 17738.062756                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17738.062756                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       702000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       702000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       643000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       643000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          346                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            346                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1327                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1327                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     83370999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     83370999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1673                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1673                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.793186                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.793186                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 62826.675961                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 62826.675961                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1327                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1327                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     82043999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     82043999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.793186                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.793186                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 61826.675961                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 61826.675961                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.446768                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           82043939                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6217113                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.196469                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.446768                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982712                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982712                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        190005560                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       190005560                       # Number of data accesses
system.cpu0.numPwrStateTransitions                196                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           98                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    27571423.469388                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   27526279.498184                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           98    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    200605000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             98                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   623840476500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2701999500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101382632                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101382632                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101382632                       # number of overall hits
system.cpu0.icache.overall_hits::total      101382632                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       445869                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        445869                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       445869                       # number of overall misses
system.cpu0.icache.overall_misses::total       445869                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10506209497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10506209497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10506209497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10506209497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    101828501                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    101828501                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    101828501                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    101828501                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004379                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004379                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004379                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004379                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23563.444637                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23563.444637                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23563.444637                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23563.444637                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4705                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.556962                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       401527                       # number of writebacks
system.cpu0.icache.writebacks::total           401527                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44342                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44342                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44342                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44342                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       401527                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       401527                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       401527                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       401527                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9333433999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9333433999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9333433999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9333433999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003943                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003943                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003943                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003943                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23244.847791                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23244.847791                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23244.847791                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23244.847791                       # average overall mshr miss latency
system.cpu0.icache.replacements                401527                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101382632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101382632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       445869                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       445869                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10506209497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10506209497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    101828501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    101828501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004379                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004379                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23563.444637                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23563.444637                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44342                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44342                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       401527                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       401527                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9333433999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9333433999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003943                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003943                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23244.847791                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23244.847791                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101784394                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           401559                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           253.473074                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        204058529                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       204058529                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88865051                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88865051                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88865051                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88865051                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19124929                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19124929                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19124929                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19124929                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1647829711495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1647829711495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1647829711495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1647829711495                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107989980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107989980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107989980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107989980                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177099                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177099                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177099                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177099                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86161.350533                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86161.350533                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86161.350533                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86161.350533                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     93650011                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       237004                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1253857                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3459                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.689547                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.518069                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9596753                       # number of writebacks
system.cpu0.dcache.writebacks::total          9596753                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9521495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9521495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9521495                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9521495                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9603434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9603434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9603434                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9603434                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 936962020994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 936962020994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 936962020994                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 936962020994                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088929                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088929                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088929                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088929                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97565.310596                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97565.310596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97565.310596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97565.310596                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9596753                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86120168                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86120168                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17450865                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17450865                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1494966326000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1494966326000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103571033                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103571033                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.168492                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.168492                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85667.176154                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85667.176154                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8016850                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8016850                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9434015                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9434015                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 921844579000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 921844579000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091087                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091087                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97714.979147                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97714.979147                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2744883                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2744883                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1674064                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1674064                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 152863385495                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 152863385495                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4418947                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4418947                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.378838                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.378838                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91312.748793                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91312.748793                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1504645                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1504645                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       169419                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       169419                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15117441994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15117441994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038339                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038339                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89231.089748                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89231.089748                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1477952                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1477952                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9091                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9091                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    129386000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    129386000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1487043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1487043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006113                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006113                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14232.317677                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14232.317677                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5568                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5568                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3523                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3523                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     65191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     65191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18504.399659                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18504.399659                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1467529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1467529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1562                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1562                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     29002500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29002500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1469091                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1469091                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001063                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001063                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18567.541613                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18567.541613                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1548                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1548                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     27457500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     27457500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001054                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001054                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17737.403101                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17737.403101                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21237                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21237                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2979                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2979                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    112231000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    112231000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24216                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24216                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.123018                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.123018                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37674.051695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37674.051695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2979                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2979                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    109252000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    109252000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.123018                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.123018                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36674.051695                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36674.051695                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.985228                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          101461578                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9604186                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.564308                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.985228                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999538                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999538                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        231544814                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       231544814                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              348451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1419742                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1955                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              939483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              780611                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1777                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              778724                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4272605                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             348451                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1419742                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1955                       # number of overall hits
system.l2.overall_hits::.cpu1.data             939483                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1862                       # number of overall hits
system.l2.overall_hits::.cpu2.data             780611                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1777                       # number of overall hits
system.l2.overall_hits::.cpu3.data             778724                       # number of overall hits
system.l2.overall_hits::total                 4272605                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8172965                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3970                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6999932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4085                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6139591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5426678                       # number of demand (read+write) misses
system.l2.demand_misses::total               26804151                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53077                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8172965                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3970                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6999932                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4085                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6139591                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3853                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5426678                       # number of overall misses
system.l2.overall_misses::total              26804151                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4531124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 902975233611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    373356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 793885266576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    406544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 705888012112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    365513000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 628925299091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3037350348890                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4531124000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 902975233611                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    373356500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 793885266576                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    406544000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 705888012112                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    365513000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 628925299091                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3037350348890                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          401528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9592707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7939415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6920202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6205402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31076756                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         401528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9592707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7939415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6920202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6205402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31076756                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.132188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.851998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.670042                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.881668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.686901                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.887198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.684369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.874509                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.862514                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.132188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.851998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.670042                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.881668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.686901                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.887198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.684369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.874509                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.862514                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85368.879176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110483.188612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94044.458438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113413.282668                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99521.175031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114973.132919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94864.521152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115895.083344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113316.416882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85368.879176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110483.188612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94044.458438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113413.282668                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99521.175031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114973.132919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94864.521152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115895.083344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113316.416882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             198058                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6367                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.106958                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2519240                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5159798                       # number of writebacks
system.l2.writebacks::total                   5159798                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          21825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          19084                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            694                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          14649                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          16420                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               74100                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         21825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         19084                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           694                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         14649                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         16420                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              74100                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8151140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6980848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6124942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5410258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26730051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8151140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6980848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6124942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5410258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3559457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         30289508                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3995215001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 820169980232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    284294500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 722922183200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    319480501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 643717778245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    285796002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 573832200741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2765526928422                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3995215001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 820169980232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    284294500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 722922183200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    319480501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 643717778245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    285796002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 573832200741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 314285165652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3079812094074                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.131956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.849723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.547004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.879265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.570203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.885081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.576732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.871863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.131956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.849723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.547004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.879265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.570203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.885081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.576732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.871863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.974668                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75404.178639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100620.278910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87718.142549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103557.932102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94214.243881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105097.775333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88018.479212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 106063.740535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103461.341261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75404.178639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100620.278910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87718.142549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103557.932102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94214.243881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105097.775333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88018.479212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 106063.740535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88295.817495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101679.172011                       # average overall mshr miss latency
system.l2.replacements                       54266667                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5474710                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5474710                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5474710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5474710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24239634                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24239634                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24239634                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24239634                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3559457                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3559457                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 314285165652                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 314285165652                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88295.817495                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88295.817495                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1931                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2837                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1810                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1641                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8219                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3365                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4794                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2743                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              13429                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     78559499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    106252500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     61865998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     52401500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    299079497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5296                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7631                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4553                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21648                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.635385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.628227                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.602460                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.606286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.620334                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 23346.062110                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 22163.642053                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 22554.137076                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 20736.644242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22271.166654                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           37                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              98                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3341                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4757                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2724                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2509                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         13331                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     68331500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     97695997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     55487000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     51016499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    272530996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.630853                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.623378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.598287                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.601967                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.615807                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20452.409458                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20537.312802                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20369.676946                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20333.399362                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20443.402295                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           237                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           262                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           245                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           224                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                968                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          711                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          749                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          696                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          653                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2809                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9308000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10672500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9992500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      7651000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37624000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          948                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1011                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          941                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          877                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3777                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.740851                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.739639                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.744584                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.743712                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13091.420534                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 14248.998665                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 14357.040230                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 11716.692190                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13394.090424                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            44                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          703                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          741                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          689                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          632                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2765                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     14232500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     15024000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13821000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     13647995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     56725495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.741561                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.732938                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.732200                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.720639                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.732062                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20245.376956                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20275.303644                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20059.506531                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21594.928797                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20515.549729                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            53253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            13169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83920                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         113079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         101066                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         103252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          97777                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              415174                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14134668000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13388247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  13991327500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  13022234498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54536476998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       166332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            499094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.679839                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.912008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.930207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.881303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.831855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 124998.169421                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132470.336216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 135506.600356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133183.003140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 131358.122132                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5727                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3662                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         1753                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4672                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15814                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       107352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        97404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       101499                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        93105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         399360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12789150500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12255582000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  12884403000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11877884498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  49807019998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.645408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.914414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.839192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.800170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 119132.857329                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125822.163361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 126941.181687                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127575.151689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124717.097351                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        348451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             354045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            64985                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4531124000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    373356500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    406544000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    365513000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5676537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       401528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5947                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         419030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.132188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.670042                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.686901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.684369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.155084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85368.879176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94044.458438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99521.175031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94864.521152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87351.504193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          729                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          694                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          606                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2122                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52984                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3247                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        62863                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3995215001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    284294500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    319480501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    285796002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4884786004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.131956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.547004                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.570203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.576732                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.150020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75404.178639                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87718.142549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94214.243881                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88018.479212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77705.263891                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1366489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       929732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       772864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       765555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3834640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8059886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6898866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6036339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5328901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26323992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 888840565611                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 780497019576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 691896684612                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 615903064593                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2977137334392                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9426375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7828598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6809203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6094456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30158632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.855036                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.881239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.886497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.874385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.872851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110279.545593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113134.103427                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114621.906525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115577.877051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113095.967146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16098                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15422                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        12896                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        11748                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56164                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8043788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6883444                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6023443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5317153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26267828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 807380829732                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 710666601200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 630833375245                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 561954316243                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2710835122420                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.853328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.879269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.884603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.872457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.870989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100373.210946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103242.882662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104729.699483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105687.069047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103199.820039                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          445                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               445                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          275                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             275                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6011000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6011000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          720                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           720                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.381944                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.381944                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21858.181818                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21858.181818                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          106                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          106                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          169                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          169                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3274500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3274500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.234722                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.234722                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19375.739645                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19375.739645                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999910                       # Cycle average of tags in use
system.l2.tags.total_refs                    64259616                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  54267282                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.184132                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.026656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.301913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.783128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.691989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.081650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.051502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.045647                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.422291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.184111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.120187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.095026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.078930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.094463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 540806578                       # Number of tag accesses
system.l2.tags.data_accesses                540806578                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3390912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     521675008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        207424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     446774080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        217024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     391997504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        207808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     346256832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    225402240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1936128832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3390912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       207424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       217024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       207808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4023168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330227072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330227072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8151172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6980845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6124961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5410263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3521910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            30252013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5159798                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5159798                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5412102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        832625126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           331061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        713078677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           346384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        625651921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           331674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        552647020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    359755721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3090179686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5412102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       331061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       346384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       331674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6421221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      527062545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            527062545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      527062545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5412102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       832625126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          331061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       713078677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          346384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       625651921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          331674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       552647020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    359755721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3617242231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5149767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8105370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6963224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6105354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5392785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3513250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415332500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319451                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319451                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            48274891                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4853254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    30252014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5159798                       # Number of write requests accepted
system.mem_ctrls.readBursts                  30252014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5159798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 109168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10031                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1787518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1783610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1746225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1707978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1752713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2340100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2092943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2011436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2027338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2303100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2045808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1945805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1664513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1669224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1620110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1644425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            321978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            319994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            338843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            333799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293707                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1294964977937                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               150714230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1860143340437                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42960.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61710.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9399656                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3209415                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              30252014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5159798                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3511752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4717775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4758245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4311362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3683626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2933941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2179776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1520391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1005955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  631974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 388245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 236134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 127457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  68484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  36019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   8311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 238091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 288398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 307477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 317552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 329080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 337674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 343647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 358521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 369466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 348031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 339549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 335457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 331054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 330502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22683553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.575678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.560149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.285818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     17997775     79.34%     79.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3188670     14.06%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       757460      3.34%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       372924      1.64%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       119586      0.53%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        62944      0.28%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40354      0.18%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24791      0.11%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119049      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22683553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      94.358355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.375159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.538823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          73304     22.95%     22.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        102805     32.18%     55.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         22856      7.15%     62.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        33513     10.49%     72.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        31025      9.71%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        17884      5.60%     88.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        10398      3.25%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         6742      2.11%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         5058      1.58%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3894      1.22%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2975      0.93%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2527      0.79%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         2080      0.65%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447         1669      0.52%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479         1151      0.36%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          795      0.25%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          416      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          198      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           88      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           32      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           14      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.120685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.111704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.571215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           302506     94.70%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4151      1.30%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7206      2.26%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3449      1.08%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1381      0.43%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              508      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              188      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               50      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319451                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1929142144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6986752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329585216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1936128896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330227072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3079.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       526.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3090.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    527.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  626542547500                       # Total gap between requests
system.mem_ctrls.avgGap                      17693.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3390976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    518743680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       207424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    445646336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       217024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    390742656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       207808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    345138240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    224848000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329585216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5412204.487154355273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 827946547.713390707970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 331061.353292829241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 711278729.009906768799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 346383.538727548264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 623649107.550690650940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 331674.240710218030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 550861678.530475258827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 358871119.856844305992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 526038103.759784042835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8151172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6980845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6124961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3247                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5410263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3521910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5159798                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1804614560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 482310715085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    148039755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 433322026000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    176979018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 389731287903                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    149359511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 349513694464                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 202986624141                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15686117056788                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34059.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59170.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45677.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62073.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52190.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63630.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45999.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     64601.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57635.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3040064.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          80354980860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          42709707975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        106531106220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13237502400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      49458851520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     283927193310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1495726560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       577715068845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        922.068481                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1579032928                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20921680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 604041763072                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          81605516160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43374375660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        108688807080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13644291780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      49458851520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     282923171370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2341218720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       582036232290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        928.965321                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3783628893                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20921680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 601837167107                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                546                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    289408718.978102                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   710031645.354390                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2896634000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            274                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   547244487000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  79297989000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92092863                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92092863                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92092863                       # number of overall hits
system.cpu1.icache.overall_hits::total       92092863                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6278                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6278                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6278                       # number of overall misses
system.cpu1.icache.overall_misses::total         6278                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    430994498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    430994498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    430994498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    430994498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92099141                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92099141                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92099141                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92099141                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000068                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000068                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68651.560688                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68651.560688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68651.560688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68651.560688                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          894                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5925                       # number of writebacks
system.cpu1.icache.writebacks::total             5925                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          353                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          353                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          353                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          353                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5925                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5925                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5925                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5925                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    406275498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    406275498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    406275498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    406275498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68569.704304                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68569.704304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68569.704304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68569.704304                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5925                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92092863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92092863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6278                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6278                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    430994498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    430994498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92099141                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92099141                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68651.560688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68651.560688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          353                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          353                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5925                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5925                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    406275498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    406275498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68569.704304                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68569.704304                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           92412424                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5957                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15513.248951                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        184204207                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       184204207                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82518712                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82518712                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82518712                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82518712                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17260579                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17260579                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17260579                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17260579                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1532763300651                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1532763300651                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1532763300651                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1532763300651                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     99779291                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     99779291                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     99779291                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     99779291                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172988                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172988                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172988                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172988                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88801.383815                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88801.383815                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88801.383815                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88801.383815                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     87495532                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       238013                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1110650                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3494                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.778672                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.120492                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7941762                       # number of writebacks
system.cpu1.dcache.writebacks::total          7941762                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9310137                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9310137                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9310137                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9310137                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7950442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7950442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7950442                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7950442                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 819706360744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 819706360744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 819706360744                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 819706360744                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079680                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079680                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079680                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079680                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103101.986122                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103101.986122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103101.986122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103101.986122                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7941761                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81071254                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81071254                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15697365                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15697365                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1380522197500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1380522197500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     96768619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     96768619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87946.110541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87946.110541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7863912                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7863912                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7833453                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7833453                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 805927559000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 805927559000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102882.797535                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102882.797535                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1447458                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1447458                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1563214                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1563214                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 152241103151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 152241103151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010672                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010672                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.519224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.519224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97389.802772                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97389.802772                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1446225                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1446225                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       116989                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       116989                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13778801744                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13778801744                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038858                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038858                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 117778.609476                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 117778.609476                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1444112                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1444112                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3828                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3828                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     78415000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     78415000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1447940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1447940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002644                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002644                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20484.587252                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20484.587252                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          359                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          359                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3469                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3469                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     68037000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     68037000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002396                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002396                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19612.856731                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19612.856731                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1445713                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1445713                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1763                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1763                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     30864500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     30864500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1447476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1447476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17506.806580                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17506.806580                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1742                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1742                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     29197500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     29197500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001203                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001203                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16760.907003                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16760.907003                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       888000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       888000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       813000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       813000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          359                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            359                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1330                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1330                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     86007500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     86007500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1689                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1689                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.787448                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.787448                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 64667.293233                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 64667.293233                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1330                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1330                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     84677500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     84677500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.787448                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.787448                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 63667.293233                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 63667.293233                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.947381                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93390374                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7947327                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.751168                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.947381                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998356                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998356                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        213300090                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       213300090                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 626542476000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30618288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10634508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25614526                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        49106869                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6099848                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23605                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29865                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          210                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           500358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          500358                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        419030                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30199259                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          720                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          720                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1204582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28807923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23846845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20787483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18642241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93341580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51395456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1228125120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       758400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1016395072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       761216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885972928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       720640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    794494720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3978623552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        60413058                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332921664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         91517490                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.324593                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.578451                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65133546     71.17%     71.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24646053     26.93%     98.10% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 527067      0.58%     98.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 837559      0.92%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 373263      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           91517490                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62211307206                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10414394573                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9275134                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9340308977                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8752721                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14423958722                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         602458634                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11940293729                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9262500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
