#include <inttypes.h>
#include <pigpiod_if2.h>

#include "breadboard.h"
#include "iq_audio_source.h"

#define I2C_WRITE 0x60
#define I2C_READ 0x61
#define I2C_BUS 1

Breadboard::Breadboard() { pigpio = pigpio_start(NULL, NULL); }

Breadboard::~Breadboard() { pigpio_stop(pigpio); }

gr::basic_block_sptr Breadboard::source() { return iq_audio_source::make(); }

void Breadboard::set_freq(double f) { si5351aSetFrequency(uint32_t(f * 4)); }

double Breadboard::get_freq() { return last_freq; }

//
// Set up specified PLL with mult, num and denom
// mult is 15..90
// num is 0..1,048,575 (0xFFFFF)
// denom is 0..1,048,575 (0xFFFFF)
//
void Breadboard::setupPLL(int i2c, uint8_t pll, uint8_t mult, uint32_t num,
                          uint32_t denom) {
  uint32_t P1; // PLL config register P1
  uint32_t P2; // PLL config register P2
  uint32_t P3; // PLL config register P3

  P1 = (uint32_t)(128 * ((float)num / (float)denom));
  P1 = (uint32_t)(128 * (uint32_t)(mult) + P1 - 512);
  P2 = (uint32_t)(128 * ((float)num / (float)denom));
  P2 = (uint32_t)(128 * num - denom * P2);
  P3 = denom;

  i2c_write_byte_data(pigpio, i2c, pll + 0, (P3 & 0x0000FF00) >> 8);
  i2c_write_byte_data(pigpio, i2c, pll + 1, (P3 & 0x000000FF));
  i2c_write_byte_data(pigpio, i2c, pll + 2, (P1 & 0x00030000) >> 16);
  i2c_write_byte_data(pigpio, i2c, pll + 3, (P1 & 0x0000FF00) >> 8);
  i2c_write_byte_data(pigpio, i2c, pll + 4, (P1 & 0x000000FF));
  i2c_write_byte_data(pigpio, i2c, pll + 5,
                      ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16));
  i2c_write_byte_data(pigpio, i2c, pll + 6, (P2 & 0x0000FF00) >> 8);
  i2c_write_byte_data(pigpio, i2c, pll + 7, (P2 & 0x000000FF));
}

//
// Set up MultiSynth with integer divider and R divider
// R divider is the bit value which is OR'ed onto the appropriate register, it
// is a #define in si5351a.h
//
void Breadboard::setupMultisynth(int i2c, uint8_t synth, uint32_t divider,
                                 uint8_t rDiv) {
  uint32_t P1; // Synth config register P1
  uint32_t P2; // Synth config register P2
  uint32_t P3; // Synth config register P3

  P1 = 128 * divider - 512;
  P2 = 0; // P2 = 0, P3 = 1 forces an integer value for the divider
  P3 = 1;

  i2c_write_byte_data(pigpio, i2c, synth + 0, (P3 & 0x0000FF00) >> 8);
  i2c_write_byte_data(pigpio, i2c, synth + 1, (P3 & 0x000000FF));
  i2c_write_byte_data(pigpio, i2c, synth + 2, ((P1 & 0x00030000) >> 16) | rDiv);
  i2c_write_byte_data(pigpio, i2c, synth + 3, (P1 & 0x0000FF00) >> 8);
  i2c_write_byte_data(pigpio, i2c, synth + 4, (P1 & 0x000000FF));
  i2c_write_byte_data(pigpio, i2c, synth + 5,
                      ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16));
  i2c_write_byte_data(pigpio, i2c, synth + 6, (P2 & 0x0000FF00) >> 8);
  i2c_write_byte_data(pigpio, i2c, synth + 7, (P2 & 0x000000FF));
}

//
// Switches off Si5351a output
// Example: si5351aOutputOff(SI_CLK0_CONTROL);
// will switch off output CLK0
//
void Breadboard::si5351aOutputOff(uint8_t clk) {
  int i2c = i2c_open(pigpio, I2C_BUS, I2C_WRITE, 0);

  i2c_write_byte_data(pigpio, i2c, 0x80, clk);

  i2c_close(pigpio, i2c);
}

//
// Set CLK0 output ON and to the specified frequency
// Frequency is in the range 1MHz to 150MHz
// Example: si5351aSetFrequency(10000000);
// will set output CLK0 to 10MHz
//
// This example sets up PLL A and MultiSynth 0 and produces the output on CLK0
//
void Breadboard::si5351aSetFrequency(uint32_t frequency) {
  uint32_t pllFreq;
  uint32_t xtalFreq = XTAL_FREQ;
  uint32_t l;
  float f;
  uint8_t mult;
  uint32_t num;
  uint32_t denom;
  uint32_t divider;

  int i2c = i2c_open(pigpio, I2C_BUS, I2C_WRITE, 0);

  divider = 900000000 / frequency; // Calculate the division ratio. 900,000,000
                                   // is the maximum internal
  // PLL frequency: 900MHz
  if (divider % 2)
    divider--; // Ensure an even integer division ratio

  pllFreq = divider * frequency; // Calculate the pllFrequency: the divider *
                                 // desired output frequency

  mult =
      pllFreq /
      xtalFreq; // Determine the multiplier to get to the required pllFrequency
  l = pllFreq % xtalFreq; // It has three parts:
  f = l;                  // mult is an integer that must be in the range 15..90
  f *= 1048575;  // num and denom are the fractional parts, the numerator and
                 // denominator
  f /= xtalFreq; // each is 20 bits (range 0..1048575)
  num = f;       // the actual multiplier is  mult + num / denom
  denom =
      1048575; // For simplicity we set the denominator to the maximum 1048575

  // Set up PLL A with the calculated multiplication ratio
  setupPLL(i2c, SI_SYNTH_PLL_A, mult, num, denom);
  // Set up MultiSynth divider 0, with the calculated divider.
  // The final R division stage can divide by a power of two, from 1..128.
  // reprented by constants SI_R_DIV1 to SI_R_DIV128 (see si5351a.h header file)
  // If you want to output frequencies below 1MHz, you have to use the
  // final R division stage
  setupMultisynth(i2c, SI_SYNTH_MS_0, divider, SI_R_DIV_1);
  // Reset the PLL. This causes a glitch in the output. For small changes to
  // the parameters, you don't need to reset the PLL, and there is no glitch
  i2c_write_byte_data(pigpio, i2c, SI_PLL_RESET, 0xA0);
  // Finally switch on the CLK0 output (0x4F)
  // and set the MultiSynth0 input to be PLL A
  i2c_write_byte_data(pigpio, i2c, SI_CLK0_CONTROL, 0x4F | SI_CLK_SRC_PLL_A);

  i2c_close(pigpio, i2c);
}
