Classic Timing Analyzer report for kx9016
Fri Feb 18 21:57:27 2022
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'STEP'
  8. Clock Hold: 'STEP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                              ; To                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 10.833 ns                        ; IN[8]                             ; CONTRLA:inst5|current_state.jmpgt6 ; --         ; STEP     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 22.258 ns                        ; REG16A_V:inst2|c_out[4]           ; ALU[11]                            ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 17.832 ns                        ; IN[8]                             ; ALU[12]                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.691 ns                         ; IN[15]                            ; REG16A_V:inst|c_out[15]            ; --         ; CLK      ; 0            ;
; Clock Setup: 'STEP'          ; N/A                                      ; None          ; 67.27 MHz ( period = 14.865 ns ) ; REG_AR7:inst8|ramdata~38          ; CONTRLA:inst5|current_state.jmpgt6 ; STEP       ; STEP     ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 105.97 MHz ( period = 9.437 ns ) ; REG16A_V:inst2|c_out[4]           ; REGT_V:inst11|v1[2]                ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'STEP'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CONTRLA:inst5|current_state.rotl1 ; REGT_V:inst11|v1[15]               ; STEP       ; STEP     ; 10000        ;
; Total number of failed paths ;                                          ;               ;                                  ;                                   ;                                    ;            ;          ; 10000        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; STEP            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                      ; To                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 105.97 MHz ( period = 9.437 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 11.031 ns               ;
; N/A                                     ; 106.52 MHz ( period = 9.388 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.961 ns               ;
; N/A                                     ; 106.80 MHz ( period = 9.363 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.947 ns               ;
; N/A                                     ; 107.10 MHz ( period = 9.337 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.910 ns               ;
; N/A                                     ; 107.96 MHz ( period = 9.263 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.847 ns               ;
; N/A                                     ; 109.16 MHz ( period = 9.161 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.752 ns               ;
; N/A                                     ; 109.54 MHz ( period = 9.129 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.702 ns               ;
; N/A                                     ; 109.95 MHz ( period = 9.095 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.670 ns               ;
; N/A                                     ; 110.89 MHz ( period = 9.018 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.607 ns               ;
; N/A                                     ; 111.15 MHz ( period = 8.997 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGA_V:inst10|c_out[15]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 6.398 ns                ;
; N/A                                     ; 111.50 MHz ( period = 8.969 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.563 ns               ;
; N/A                                     ; 111.54 MHz ( period = 8.965 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.538 ns               ;
; N/A                                     ; 111.86 MHz ( period = 8.940 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[11]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.532 ns               ;
; N/A                                     ; 111.92 MHz ( period = 8.935 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.519 ns               ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.482 ns               ;
; N/A                                     ; 112.85 MHz ( period = 8.861 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 113.15 MHz ( period = 8.838 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.432 ns               ;
; N/A                                     ; 113.19 MHz ( period = 8.835 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.419 ns               ;
; N/A                                     ; 114.43 MHz ( period = 8.739 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.330 ns               ;
; N/A                                     ; 114.98 MHz ( period = 8.697 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.264 ns               ;
; N/A                                     ; 115.04 MHz ( period = 8.693 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.282 ns               ;
; N/A                                     ; 115.61 MHz ( period = 8.650 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.248 ns               ;
; N/A                                     ; 116.35 MHz ( period = 8.595 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.184 ns               ;
; N/A                                     ; 116.39 MHz ( period = 8.592 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[9]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.181 ns               ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 116.70 MHz ( period = 8.569 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGA_V:inst10|c_out[15]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 5.970 ns                ;
; N/A                                     ; 117.21 MHz ( period = 8.532 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.105 ns               ;
; N/A                                     ; 117.41 MHz ( period = 8.517 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[11]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.109 ns               ;
; N/A                                     ; 117.70 MHz ( period = 8.496 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.499 ns               ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.499 ns               ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.499 ns               ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.499 ns               ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.499 ns               ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.499 ns               ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.499 ns               ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.499 ns               ;
; N/A                                     ; 118.16 MHz ( period = 8.463 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.052 ns               ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 118.50 MHz ( period = 8.439 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGA_V:inst13|c_out[15]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 7.779 ns                ;
; N/A                                     ; 118.75 MHz ( period = 8.421 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 118.75 MHz ( period = 8.421 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 118.75 MHz ( period = 8.421 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 118.75 MHz ( period = 8.421 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 118.75 MHz ( period = 8.421 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 118.75 MHz ( period = 8.421 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 118.75 MHz ( period = 8.421 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 118.75 MHz ( period = 8.421 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 118.76 MHz ( period = 8.420 ns )                    ; REG16A_V:inst2|c_out[11]                                                                                  ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.018 ns               ;
; N/A                                     ; 119.18 MHz ( period = 8.391 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.968 ns                ;
; N/A                                     ; 119.22 MHz ( period = 8.388 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~146                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 8.175 ns                ;
; N/A                                     ; 119.26 MHz ( period = 8.385 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLK        ; CLK      ; None                        ; None                      ; 7.721 ns                ;
; N/A                                     ; 119.26 MHz ( period = 8.385 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.973 ns                ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 119.46 MHz ( period = 8.371 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 119.47 MHz ( period = 8.370 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.964 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.936 ns                ;
; N/A                                     ; 119.76 MHz ( period = 8.350 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~65                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.121 ns                ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~33                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.118 ns                ;
; N/A                                     ; 119.89 MHz ( period = 8.341 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_datain_reg13 ; CLK        ; CLK      ; None                        ; None                      ; 7.677 ns                ;
; N/A                                     ; 120.37 MHz ( period = 8.308 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.887 ns                ;
; N/A                                     ; 120.55 MHz ( period = 8.295 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.884 ns                ;
; N/A                                     ; 120.70 MHz ( period = 8.285 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.873 ns                ;
; N/A                                     ; 120.74 MHz ( period = 8.282 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 120.74 MHz ( period = 8.282 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 120.74 MHz ( period = 8.282 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 120.74 MHz ( period = 8.282 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 120.74 MHz ( period = 8.282 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 120.74 MHz ( period = 8.282 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 120.74 MHz ( period = 8.282 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 120.74 MHz ( period = 8.282 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 120.76 MHz ( period = 8.281 ns )                    ; REG16A_V:inst2|c_out[0]                                                                                   ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.854 ns                ;
; N/A                                     ; 120.85 MHz ( period = 8.275 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; REG16A_V:inst2|c_out[1]                                                                                   ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.855 ns                ;
; N/A                                     ; 121.20 MHz ( period = 8.251 ns )                    ; REG16A_V:inst2|c_out[0]                                                                                   ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.835 ns                ;
; N/A                                     ; 121.29 MHz ( period = 8.245 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~66                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 121.29 MHz ( period = 8.245 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~34                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~76                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.024 ns                ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 121.37 MHz ( period = 8.239 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~60                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 121.39 MHz ( period = 8.238 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 121.39 MHz ( period = 8.238 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 121.39 MHz ( period = 8.238 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 121.39 MHz ( period = 8.238 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 121.39 MHz ( period = 8.238 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 121.39 MHz ( period = 8.238 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 121.39 MHz ( period = 8.238 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 121.39 MHz ( period = 8.238 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~44                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~28                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 8.013 ns                ;
; N/A                                     ; 121.58 MHz ( period = 8.225 ns )                    ; REG16A_V:inst2|c_out[0]                                                                                   ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.798 ns                ;
; N/A                                     ; 121.77 MHz ( period = 8.212 ns )                    ; REG16A_V:inst2|c_out[1]                                                                                   ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.785 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.803 ns                ;
; N/A                                     ; 122.06 MHz ( period = 8.193 ns )                    ; REG16A_V:inst2|c_out[3]                                                                                   ; REGT_V:inst11|v1[9]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.782 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; REG16A_V:inst2|c_out[1]                                                                                   ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.771 ns                ;
; N/A                                     ; 122.22 MHz ( period = 8.182 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.780 ns                ;
; N/A                                     ; 122.34 MHz ( period = 8.174 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 122.34 MHz ( period = 8.174 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 122.34 MHz ( period = 8.174 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 122.34 MHz ( period = 8.174 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 122.34 MHz ( period = 8.174 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 122.34 MHz ( period = 8.174 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 122.34 MHz ( period = 8.174 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 122.34 MHz ( period = 8.174 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLK        ; CLK      ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 122.37 MHz ( period = 8.172 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~55                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 122.37 MHz ( period = 8.172 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~23                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 122.41 MHz ( period = 8.169 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~114                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 7.959 ns                ;
; N/A                                     ; 122.43 MHz ( period = 8.168 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~98                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 122.49 MHz ( period = 8.164 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGT_V:inst11|v1[6]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.731 ns                ;
; N/A                                     ; 122.53 MHz ( period = 8.161 ns )                    ; REG16A_V:inst2|c_out[11]                                                                                  ; REGT_V:inst11|v1[12]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.738 ns                ;
; N/A                                     ; 122.53 MHz ( period = 8.161 ns )                    ; REG16A_V:inst2|c_out[1]                                                                                   ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.734 ns                ;
; N/A                                     ; 122.62 MHz ( period = 8.155 ns )                    ; REG16A_V:inst2|c_out[11]                                                                                  ; REGT_V:inst11|v1[15]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.743 ns                ;
; N/A                                     ; 122.64 MHz ( period = 8.154 ns )                    ; REG16A_V:inst2|c_out[12]                                                                                  ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.752 ns                ;
; N/A                                     ; 122.64 MHz ( period = 8.154 ns )                    ; REG16A_V:inst2|c_out[0]                                                                                   ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.748 ns                ;
; N/A                                     ; 122.68 MHz ( period = 8.151 ns )                    ; REG16A_V:inst2|c_out[0]                                                                                   ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 122.80 MHz ( period = 8.143 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~82                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; 122.93 MHz ( period = 8.135 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~103                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 7.925 ns                ;
; N/A                                     ; 122.97 MHz ( period = 8.132 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[13]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.709 ns                ;
; N/A                                     ; 123.02 MHz ( period = 8.129 ns )                    ; REG16A_V:inst2|c_out[11]                                                                                  ; REGT_V:inst11|v1[14]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.706 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~87                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 123.27 MHz ( period = 8.112 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 123.27 MHz ( period = 8.112 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 123.27 MHz ( period = 8.112 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 123.27 MHz ( period = 8.112 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 123.27 MHz ( period = 8.112 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 123.27 MHz ( period = 8.112 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 123.27 MHz ( period = 8.112 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 123.27 MHz ( period = 8.112 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 123.41 MHz ( period = 8.103 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[8]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.696 ns                ;
; N/A                                     ; 123.52 MHz ( period = 8.096 ns )                    ; REG16A_V:inst2|c_out[14]                                                                                  ; REGT_V:inst11|v1[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.694 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 123.61 MHz ( period = 8.090 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~78                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.873 ns                ;
; N/A                                     ; 123.64 MHz ( period = 8.088 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~46                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.872 ns                ;
; N/A                                     ; 123.64 MHz ( period = 8.088 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~30                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.872 ns                ;
; N/A                                     ; 123.66 MHz ( period = 8.087 ns )                    ; REG16A_V:inst2|c_out[1]                                                                                   ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.671 ns                ;
; N/A                                     ; 123.67 MHz ( period = 8.086 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 7.422 ns                ;
; N/A                                     ; 123.79 MHz ( period = 8.078 ns )                    ; REG16A_V:inst2|c_out[11]                                                                                  ; REGT_V:inst11|v1[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.657 ns                ;
; N/A                                     ; 124.02 MHz ( period = 8.063 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~39                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 124.07 MHz ( period = 8.060 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REGA_V:inst13|c_out[11]                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 124.15 MHz ( period = 8.055 ns )                    ; REG16A_V:inst2|c_out[11]                                                                                  ; REGT_V:inst11|v1[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.643 ns                ;
; N/A                                     ; 124.15 MHz ( period = 8.055 ns )                    ; REG16A_V:inst2|c_out[0]                                                                                   ; REGT_V:inst11|v1[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 124.52 MHz ( period = 8.031 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~113                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 7.821 ns                ;
; N/A                                     ; 124.52 MHz ( period = 8.031 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~97                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.821 ns                ;
; N/A                                     ; 124.56 MHz ( period = 8.028 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~50                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.812 ns                ;
; N/A                                     ; 124.58 MHz ( period = 8.027 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~49                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 7.787 ns                ;
; N/A                                     ; 124.64 MHz ( period = 8.023 ns )                    ; REG16A_V:inst2|c_out[4]                                                                                   ; REG_AR7:inst8|ramdata~130                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 7.813 ns                ;
; N/A                                     ; 124.67 MHz ( period = 8.021 ns )                    ; REG16A_V:inst2|c_out[15]                                                                                  ; REGT_V:inst11|v1[10]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.614 ns                ;
; N/A                                     ; 124.78 MHz ( period = 8.014 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; REGT_V:inst11|v1[11]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.025 ns               ;
; N/A                                     ; 124.78 MHz ( period = 8.014 ns )                    ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; REGT_V:inst11|v1[11]                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.025 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                           ;                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'STEP'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 67.27 MHz ( period = 14.865 ns )                    ; REG_AR7:inst8|ramdata~38  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 67.28 MHz ( period = 14.864 ns )                    ; REG_AR7:inst8|ramdata~38  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.899 ns                ;
; N/A                                     ; 67.28 MHz ( period = 14.863 ns )                    ; REG_AR7:inst8|ramdata~38  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.898 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.862 ns )                    ; REG_AR7:inst8|ramdata~38  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.897 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; REG_AR7:inst8|ramdata~38  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 8.148 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; REG_AR7:inst8|ramdata~118 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.511 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.505 ns )                    ; REG_AR7:inst8|ramdata~118 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.510 ns                ;
; N/A                                     ; 68.95 MHz ( period = 14.504 ns )                    ; REG_AR7:inst8|ramdata~118 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 68.95 MHz ( period = 14.503 ns )                    ; REG_AR7:inst8|ramdata~118 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.508 ns                ;
; N/A                                     ; 69.00 MHz ( period = 14.492 ns )                    ; REG_AR7:inst8|ramdata~145 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 69.01 MHz ( period = 14.491 ns )                    ; REG_AR7:inst8|ramdata~145 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.508 ns                ;
; N/A                                     ; 69.01 MHz ( period = 14.490 ns )                    ; REG_AR7:inst8|ramdata~145 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.507 ns                ;
; N/A                                     ; 69.02 MHz ( period = 14.489 ns )                    ; REG_AR7:inst8|ramdata~145 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.506 ns                ;
; N/A                                     ; 69.02 MHz ( period = 14.489 ns )                    ; REG_AR7:inst8|ramdata~46  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 69.02 MHz ( period = 14.488 ns )                    ; REG_AR7:inst8|ramdata~46  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.499 ns                ;
; N/A                                     ; 69.03 MHz ( period = 14.487 ns )                    ; REG_AR7:inst8|ramdata~46  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.498 ns                ;
; N/A                                     ; 69.03 MHz ( period = 14.486 ns )                    ; REG_AR7:inst8|ramdata~46  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.497 ns                ;
; N/A                                     ; 69.21 MHz ( period = 14.449 ns )                    ; REG_AR7:inst8|ramdata~130 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.454 ns                ;
; N/A                                     ; 69.21 MHz ( period = 14.448 ns )                    ; REG_AR7:inst8|ramdata~130 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.453 ns                ;
; N/A                                     ; 69.22 MHz ( period = 14.447 ns )                    ; REG_AR7:inst8|ramdata~130 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.452 ns                ;
; N/A                                     ; 69.22 MHz ( period = 14.446 ns )                    ; REG_AR7:inst8|ramdata~130 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.451 ns                ;
; N/A                                     ; 69.26 MHz ( period = 14.439 ns )                    ; REG_AR7:inst8|ramdata~43  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.450 ns                ;
; N/A                                     ; 69.26 MHz ( period = 14.438 ns )                    ; REG_AR7:inst8|ramdata~43  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.449 ns                ;
; N/A                                     ; 69.27 MHz ( period = 14.437 ns )                    ; REG_AR7:inst8|ramdata~43  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 69.27 MHz ( period = 14.437 ns )                    ; REG_AR7:inst8|ramdata~118 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 69.27 MHz ( period = 14.436 ns )                    ; REG_AR7:inst8|ramdata~43  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.447 ns                ;
; N/A                                     ; 69.33 MHz ( period = 14.423 ns )                    ; REG_AR7:inst8|ramdata~145 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.757 ns                ;
; N/A                                     ; 69.35 MHz ( period = 14.420 ns )                    ; REG_AR7:inst8|ramdata~46  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.748 ns                ;
; N/A                                     ; 69.38 MHz ( period = 14.413 ns )                    ; REG_AR7:inst8|ramdata~134 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 69.39 MHz ( period = 14.412 ns )                    ; REG_AR7:inst8|ramdata~134 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.420 ns                ;
; N/A                                     ; 69.39 MHz ( period = 14.411 ns )                    ; REG_AR7:inst8|ramdata~134 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; REG_AR7:inst8|ramdata~134 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; REG_AR7:inst8|ramdata~44  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.409 ns )                    ; REG_AR7:inst8|ramdata~44  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.420 ns                ;
; N/A                                     ; 69.41 MHz ( period = 14.408 ns )                    ; REG_AR7:inst8|ramdata~44  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 69.41 MHz ( period = 14.407 ns )                    ; REG_AR7:inst8|ramdata~44  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 69.54 MHz ( period = 14.380 ns )                    ; REG_AR7:inst8|ramdata~130 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.702 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; REG_AR7:inst8|ramdata~43  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.698 ns                ;
; N/A                                     ; 69.62 MHz ( period = 14.364 ns )                    ; REG_AR7:inst8|ramdata~117 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.369 ns                ;
; N/A                                     ; 69.62 MHz ( period = 14.363 ns )                    ; REG_AR7:inst8|ramdata~117 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.368 ns                ;
; N/A                                     ; 69.63 MHz ( period = 14.362 ns )                    ; REG_AR7:inst8|ramdata~117 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 69.63 MHz ( period = 14.361 ns )                    ; REG_AR7:inst8|ramdata~117 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.366 ns                ;
; N/A                                     ; 69.64 MHz ( period = 14.360 ns )                    ; REG_AR7:inst8|ramdata~39  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.371 ns                ;
; N/A                                     ; 69.64 MHz ( period = 14.359 ns )                    ; REG_AR7:inst8|ramdata~39  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.370 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; REG_AR7:inst8|ramdata~39  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.369 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.357 ns )                    ; REG_AR7:inst8|ramdata~39  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.368 ns                ;
; N/A                                     ; 69.72 MHz ( period = 14.344 ns )                    ; REG_AR7:inst8|ramdata~134 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.669 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.341 ns )                    ; REG_AR7:inst8|ramdata~44  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.669 ns                ;
; N/A                                     ; 69.83 MHz ( period = 14.321 ns )                    ; REG_AR7:inst8|ramdata~36  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.332 ns                ;
; N/A                                     ; 69.83 MHz ( period = 14.320 ns )                    ; REG_AR7:inst8|ramdata~36  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.331 ns                ;
; N/A                                     ; 69.84 MHz ( period = 14.319 ns )                    ; REG_AR7:inst8|ramdata~36  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 69.84 MHz ( period = 14.318 ns )                    ; REG_AR7:inst8|ramdata~36  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 69.95 MHz ( period = 14.295 ns )                    ; REG_AR7:inst8|ramdata~117 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 69.97 MHz ( period = 14.291 ns )                    ; REG_AR7:inst8|ramdata~39  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.619 ns                ;
; N/A                                     ; 70.01 MHz ( period = 14.284 ns )                    ; REG_AR7:inst8|ramdata~28  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.295 ns                ;
; N/A                                     ; 70.01 MHz ( period = 14.283 ns )                    ; REG_AR7:inst8|ramdata~28  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 70.02 MHz ( period = 14.282 ns )                    ; REG_AR7:inst8|ramdata~28  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; 70.02 MHz ( period = 14.281 ns )                    ; REG_AR7:inst8|ramdata~28  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.292 ns                ;
; N/A                                     ; 70.10 MHz ( period = 14.265 ns )                    ; REG_AR7:inst8|ramdata~68  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.277 ns                ;
; N/A                                     ; 70.11 MHz ( period = 14.264 ns )                    ; REG_AR7:inst8|ramdata~68  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.276 ns                ;
; N/A                                     ; 70.11 MHz ( period = 14.263 ns )                    ; REG_AR7:inst8|ramdata~68  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 70.12 MHz ( period = 14.262 ns )                    ; REG_AR7:inst8|ramdata~68  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 70.17 MHz ( period = 14.252 ns )                    ; REG_AR7:inst8|ramdata~36  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 70.18 MHz ( period = 14.249 ns )                    ; REG16A_V:inst2|c_out[4]   ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 9.945 ns                ;
; N/A                                     ; 70.19 MHz ( period = 14.248 ns )                    ; REG16A_V:inst2|c_out[4]   ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 9.944 ns                ;
; N/A                                     ; 70.19 MHz ( period = 14.247 ns )                    ; REG16A_V:inst2|c_out[4]   ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 9.943 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.246 ns )                    ; REG16A_V:inst2|c_out[4]   ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 70.22 MHz ( period = 14.240 ns )                    ; REG_AR7:inst8|ramdata~129 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.245 ns                ;
; N/A                                     ; 70.23 MHz ( period = 14.239 ns )                    ; REG_AR7:inst8|ramdata~129 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 70.23 MHz ( period = 14.238 ns )                    ; REG_AR7:inst8|ramdata~129 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 70.24 MHz ( period = 14.237 ns )                    ; REG_AR7:inst8|ramdata~129 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.242 ns                ;
; N/A                                     ; 70.27 MHz ( period = 14.231 ns )                    ; REG_AR7:inst8|ramdata~37  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.242 ns                ;
; N/A                                     ; 70.27 MHz ( period = 14.230 ns )                    ; REG_AR7:inst8|ramdata~37  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.241 ns                ;
; N/A                                     ; 70.28 MHz ( period = 14.229 ns )                    ; REG_AR7:inst8|ramdata~37  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 70.28 MHz ( period = 14.228 ns )                    ; REG_AR7:inst8|ramdata~37  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 70.35 MHz ( period = 14.215 ns )                    ; REG_AR7:inst8|ramdata~28  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.543 ns                ;
; N/A                                     ; 70.35 MHz ( period = 14.214 ns )                    ; REG_AR7:inst8|ramdata~132 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 70.36 MHz ( period = 14.213 ns )                    ; REG_AR7:inst8|ramdata~132 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 70.36 MHz ( period = 14.212 ns )                    ; REG_AR7:inst8|ramdata~132 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.220 ns                ;
; N/A                                     ; 70.37 MHz ( period = 14.211 ns )                    ; REG_AR7:inst8|ramdata~132 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 70.41 MHz ( period = 14.202 ns )                    ; REG_AR7:inst8|ramdata~123 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.209 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.201 ns )                    ; REG_AR7:inst8|ramdata~123 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; REG_AR7:inst8|ramdata~123 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.207 ns                ;
; N/A                                     ; 70.43 MHz ( period = 14.199 ns )                    ; REG_AR7:inst8|ramdata~123 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.206 ns                ;
; N/A                                     ; 70.44 MHz ( period = 14.196 ns )                    ; REG_AR7:inst8|ramdata~68  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 70.49 MHz ( period = 14.186 ns )                    ; REG_AR7:inst8|ramdata~86  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.191 ns                ;
; N/A                                     ; 70.50 MHz ( period = 14.185 ns )                    ; REG_AR7:inst8|ramdata~86  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.190 ns                ;
; N/A                                     ; 70.50 MHz ( period = 14.184 ns )                    ; REG_AR7:inst8|ramdata~86  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.189 ns                ;
; N/A                                     ; 70.51 MHz ( period = 14.183 ns )                    ; REG_AR7:inst8|ramdata~86  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 70.52 MHz ( period = 14.180 ns )                    ; REG16A_V:inst2|c_out[4]   ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 10.193 ns               ;
; N/A                                     ; 70.57 MHz ( period = 14.171 ns )                    ; REG_AR7:inst8|ramdata~49  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.206 ns                ;
; N/A                                     ; 70.57 MHz ( period = 14.171 ns )                    ; REG_AR7:inst8|ramdata~129 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.493 ns                ;
; N/A                                     ; 70.57 MHz ( period = 14.170 ns )                    ; REG_AR7:inst8|ramdata~49  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.205 ns                ;
; N/A                                     ; 70.58 MHz ( period = 14.169 ns )                    ; REG_AR7:inst8|ramdata~49  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 70.58 MHz ( period = 14.169 ns )                    ; REG_AR7:inst8|ramdata~135 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 70.58 MHz ( period = 14.168 ns )                    ; REG_AR7:inst8|ramdata~135 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 70.58 MHz ( period = 14.168 ns )                    ; REG_AR7:inst8|ramdata~49  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 70.59 MHz ( period = 14.167 ns )                    ; REG_AR7:inst8|ramdata~135 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.175 ns                ;
; N/A                                     ; 70.59 MHz ( period = 14.166 ns )                    ; REG_AR7:inst8|ramdata~135 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 70.61 MHz ( period = 14.163 ns )                    ; REG_AR7:inst8|ramdata~114 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 70.61 MHz ( period = 14.162 ns )                    ; REG_AR7:inst8|ramdata~114 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.167 ns                ;
; N/A                                     ; 70.61 MHz ( period = 14.162 ns )                    ; REG_AR7:inst8|ramdata~37  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.490 ns                ;
; N/A                                     ; 70.62 MHz ( period = 14.161 ns )                    ; REG_AR7:inst8|ramdata~114 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 70.62 MHz ( period = 14.160 ns )                    ; REG_AR7:inst8|ramdata~114 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.165 ns                ;
; N/A                                     ; 70.70 MHz ( period = 14.145 ns )                    ; REG_AR7:inst8|ramdata~132 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.470 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; REG_AR7:inst8|ramdata~62  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.146 ns                ;
; N/A                                     ; 70.74 MHz ( period = 14.137 ns )                    ; REG_AR7:inst8|ramdata~62  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.145 ns                ;
; N/A                                     ; 70.74 MHz ( period = 14.136 ns )                    ; REG_AR7:inst8|ramdata~62  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 70.75 MHz ( period = 14.135 ns )                    ; REG_AR7:inst8|ramdata~62  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 70.75 MHz ( period = 14.134 ns )                    ; REG_AR7:inst8|ramdata~127 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.141 ns                ;
; N/A                                     ; 70.76 MHz ( period = 14.133 ns )                    ; REG_AR7:inst8|ramdata~127 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 70.76 MHz ( period = 14.133 ns )                    ; REG_AR7:inst8|ramdata~123 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.457 ns                ;
; N/A                                     ; 70.76 MHz ( period = 14.132 ns )                    ; REG_AR7:inst8|ramdata~127 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 70.77 MHz ( period = 14.131 ns )                    ; REG_AR7:inst8|ramdata~127 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.138 ns                ;
; N/A                                     ; 70.79 MHz ( period = 14.127 ns )                    ; REG_AR7:inst8|ramdata~98  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.132 ns                ;
; N/A                                     ; 70.79 MHz ( period = 14.126 ns )                    ; REG_AR7:inst8|ramdata~98  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.131 ns                ;
; N/A                                     ; 70.80 MHz ( period = 14.125 ns )                    ; REG_AR7:inst8|ramdata~98  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 70.80 MHz ( period = 14.124 ns )                    ; REG_AR7:inst8|ramdata~98  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 70.84 MHz ( period = 14.117 ns )                    ; REG_AR7:inst8|ramdata~86  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.439 ns                ;
; N/A                                     ; 70.88 MHz ( period = 14.108 ns )                    ; REG_AR7:inst8|ramdata~126 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 70.89 MHz ( period = 14.107 ns )                    ; REG_AR7:inst8|ramdata~126 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.114 ns                ;
; N/A                                     ; 70.89 MHz ( period = 14.106 ns )                    ; REG_AR7:inst8|ramdata~126 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 70.90 MHz ( period = 14.105 ns )                    ; REG_AR7:inst8|ramdata~126 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.112 ns                ;
; N/A                                     ; 70.91 MHz ( period = 14.103 ns )                    ; REG_AR7:inst8|ramdata~122 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 70.91 MHz ( period = 14.102 ns )                    ; REG_AR7:inst8|ramdata~122 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 70.91 MHz ( period = 14.102 ns )                    ; REG_AR7:inst8|ramdata~49  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.454 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.101 ns )                    ; REG_AR7:inst8|ramdata~122 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; REG_AR7:inst8|ramdata~122 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.107 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; REG_AR7:inst8|ramdata~135 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.425 ns                ;
; N/A                                     ; 70.95 MHz ( period = 14.094 ns )                    ; REG_AR7:inst8|ramdata~114 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 71.06 MHz ( period = 14.073 ns )                    ; REG_AR7:inst8|ramdata~101 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.078 ns                ;
; N/A                                     ; 71.06 MHz ( period = 14.072 ns )                    ; REG_AR7:inst8|ramdata~101 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 71.07 MHz ( period = 14.071 ns )                    ; REG_AR7:inst8|ramdata~101 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.076 ns                ;
; N/A                                     ; 71.07 MHz ( period = 14.070 ns )                    ; REG_AR7:inst8|ramdata~101 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.075 ns                ;
; N/A                                     ; 71.08 MHz ( period = 14.069 ns )                    ; REG_AR7:inst8|ramdata~62  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.394 ns                ;
; N/A                                     ; 71.10 MHz ( period = 14.065 ns )                    ; REG_AR7:inst8|ramdata~127 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 71.11 MHz ( period = 14.063 ns )                    ; REG_AR7:inst8|ramdata~120 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 71.11 MHz ( period = 14.062 ns )                    ; REG_AR7:inst8|ramdata~120 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 71.11 MHz ( period = 14.062 ns )                    ; REG_AR7:inst8|ramdata~50  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.073 ns                ;
; N/A                                     ; 71.12 MHz ( period = 14.061 ns )                    ; REG_AR7:inst8|ramdata~50  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 71.12 MHz ( period = 14.061 ns )                    ; REG_AR7:inst8|ramdata~120 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 71.12 MHz ( period = 14.060 ns )                    ; REG_AR7:inst8|ramdata~120 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.067 ns                ;
; N/A                                     ; 71.12 MHz ( period = 14.060 ns )                    ; REG_AR7:inst8|ramdata~50  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 71.12 MHz ( period = 14.060 ns )                    ; REG_AR7:inst8|ramdata~71  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.059 ns )                    ; REG_AR7:inst8|ramdata~71  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.059 ns )                    ; REG_AR7:inst8|ramdata~50  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.058 ns )                    ; REG_AR7:inst8|ramdata~71  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 71.13 MHz ( period = 14.058 ns )                    ; REG_AR7:inst8|ramdata~98  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.380 ns                ;
; N/A                                     ; 71.14 MHz ( period = 14.057 ns )                    ; REG_AR7:inst8|ramdata~71  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 71.16 MHz ( period = 14.053 ns )                    ; REG_AR7:inst8|ramdata~30  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 71.16 MHz ( period = 14.052 ns )                    ; REG_AR7:inst8|ramdata~30  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.063 ns                ;
; N/A                                     ; 71.17 MHz ( period = 14.051 ns )                    ; REG_AR7:inst8|ramdata~30  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.062 ns                ;
; N/A                                     ; 71.17 MHz ( period = 14.050 ns )                    ; REG_AR7:inst8|ramdata~30  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.061 ns                ;
; N/A                                     ; 71.19 MHz ( period = 14.046 ns )                    ; REG_AR7:inst8|ramdata~85  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.051 ns                ;
; N/A                                     ; 71.20 MHz ( period = 14.045 ns )                    ; REG_AR7:inst8|ramdata~85  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 71.20 MHz ( period = 14.044 ns )                    ; REG_AR7:inst8|ramdata~85  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 71.21 MHz ( period = 14.043 ns )                    ; REG_AR7:inst8|ramdata~85  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.048 ns                ;
; N/A                                     ; 71.23 MHz ( period = 14.039 ns )                    ; REG_AR7:inst8|ramdata~126 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.363 ns                ;
; N/A                                     ; 71.24 MHz ( period = 14.038 ns )                    ; REG_AR7:inst8|ramdata~125 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.045 ns                ;
; N/A                                     ; 71.24 MHz ( period = 14.037 ns )                    ; REG_AR7:inst8|ramdata~125 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; REG_AR7:inst8|ramdata~125 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.043 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.035 ns )                    ; REG_AR7:inst8|ramdata~125 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.042 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.035 ns )                    ; REG_AR7:inst8|ramdata~20  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.047 ns                ;
; N/A                                     ; 71.26 MHz ( period = 14.034 ns )                    ; REG_AR7:inst8|ramdata~20  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.046 ns                ;
; N/A                                     ; 71.26 MHz ( period = 14.034 ns )                    ; REG_AR7:inst8|ramdata~122 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.358 ns                ;
; N/A                                     ; 71.26 MHz ( period = 14.033 ns )                    ; REG_AR7:inst8|ramdata~20  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.045 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; REG_AR7:inst8|ramdata~20  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 71.32 MHz ( period = 14.022 ns )                    ; REG_AR7:inst8|ramdata~22  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 71.32 MHz ( period = 14.021 ns )                    ; REG_AR7:inst8|ramdata~22  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.033 ns                ;
; N/A                                     ; 71.33 MHz ( period = 14.020 ns )                    ; REG_AR7:inst8|ramdata~22  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.032 ns                ;
; N/A                                     ; 71.33 MHz ( period = 14.019 ns )                    ; REG_AR7:inst8|ramdata~22  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.031 ns                ;
; N/A                                     ; 71.36 MHz ( period = 14.013 ns )                    ; REG_AR7:inst8|ramdata~70  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.025 ns                ;
; N/A                                     ; 71.37 MHz ( period = 14.012 ns )                    ; REG_AR7:inst8|ramdata~70  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.024 ns                ;
; N/A                                     ; 71.37 MHz ( period = 14.011 ns )                    ; REG_AR7:inst8|ramdata~70  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 71.38 MHz ( period = 14.010 ns )                    ; REG_AR7:inst8|ramdata~70  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.022 ns                ;
; N/A                                     ; 71.40 MHz ( period = 14.006 ns )                    ; REG_AR7:inst8|ramdata~42  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.017 ns                ;
; N/A                                     ; 71.40 MHz ( period = 14.005 ns )                    ; REG_AR7:inst8|ramdata~42  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 71.41 MHz ( period = 14.004 ns )                    ; REG_AR7:inst8|ramdata~42  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.015 ns                ;
; N/A                                     ; 71.41 MHz ( period = 14.004 ns )                    ; REG_AR7:inst8|ramdata~101 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 71.41 MHz ( period = 14.003 ns )                    ; REG_AR7:inst8|ramdata~42  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.014 ns                ;
; N/A                                     ; 71.42 MHz ( period = 14.002 ns )                    ; REG_AR7:inst8|ramdata~116 ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.007 ns                ;
; N/A                                     ; 71.42 MHz ( period = 14.001 ns )                    ; REG_AR7:inst8|ramdata~116 ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; REG_AR7:inst8|ramdata~116 ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 71.43 MHz ( period = 13.999 ns )                    ; REG_AR7:inst8|ramdata~116 ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 71.44 MHz ( period = 13.997 ns )                    ; REG_AR7:inst8|ramdata~95  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 71.45 MHz ( period = 13.996 ns )                    ; REG_AR7:inst8|ramdata~95  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 71.45 MHz ( period = 13.995 ns )                    ; REG_AR7:inst8|ramdata~95  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.002 ns                ;
; N/A                                     ; 71.45 MHz ( period = 13.995 ns )                    ; REG_AR7:inst8|ramdata~41  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; REG_AR7:inst8|ramdata~41  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; REG_AR7:inst8|ramdata~95  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.994 ns )                    ; REG_AR7:inst8|ramdata~120 ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.993 ns )                    ; REG_AR7:inst8|ramdata~41  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 71.46 MHz ( period = 13.993 ns )                    ; REG_AR7:inst8|ramdata~50  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 71.47 MHz ( period = 13.992 ns )                    ; REG_AR7:inst8|ramdata~41  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 71.47 MHz ( period = 13.991 ns )                    ; REG_AR7:inst8|ramdata~71  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.320 ns                ;
; N/A                                     ; 71.51 MHz ( period = 13.984 ns )                    ; REG_AR7:inst8|ramdata~30  ; CONTRLA:inst5|current_state.incPC   ; STEP       ; STEP     ; None                        ; None                      ; 7.312 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; REG_AR7:inst8|ramdata~94  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP       ; STEP     ; None                        ; None                      ; 6.989 ns                ;
; N/A                                     ; 71.53 MHz ( period = 13.981 ns )                    ; REG_AR7:inst8|ramdata~94  ; CONTRLA:inst5|current_state.jmplte6 ; STEP       ; STEP     ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 71.53 MHz ( period = 13.980 ns )                    ; REG_AR7:inst8|ramdata~94  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP       ; STEP     ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 71.54 MHz ( period = 13.979 ns )                    ; REG_AR7:inst8|ramdata~94  ; CONTRLA:inst5|current_state.jmplt6  ; STEP       ; STEP     ; None                        ; None                      ; 6.986 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'STEP'                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[15]      ; STEP       ; STEP     ; None                       ; None                       ; 1.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[15]      ; STEP       ; STEP     ; None                       ; None                       ; 1.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[0]       ; STEP       ; STEP     ; None                       ; None                       ; 1.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[0]       ; STEP       ; STEP     ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[0]       ; STEP       ; STEP     ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[14]      ; STEP       ; STEP     ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[3]       ; STEP       ; STEP     ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[12]      ; STEP       ; STEP     ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[14]      ; STEP       ; STEP     ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[12]      ; STEP       ; STEP     ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[14]      ; STEP       ; STEP     ; None                       ; None                       ; 2.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[12]      ; STEP       ; STEP     ; None                       ; None                       ; 2.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[9]       ; STEP       ; STEP     ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[15]      ; STEP       ; STEP     ; None                       ; None                       ; 2.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[6]       ; STEP       ; STEP     ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[10]      ; STEP       ; STEP     ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[14]      ; STEP       ; STEP     ; None                       ; None                       ; 2.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[12]      ; STEP       ; STEP     ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[8]       ; STEP       ; STEP     ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[5]       ; STEP       ; STEP     ; None                       ; None                       ; 2.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[1]       ; STEP       ; STEP     ; None                       ; None                       ; 2.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[4]       ; STEP       ; STEP     ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[15]      ; STEP       ; STEP     ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[0]       ; STEP       ; STEP     ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[13]      ; STEP       ; STEP     ; None                       ; None                       ; 2.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[2]       ; STEP       ; STEP     ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[7]       ; STEP       ; STEP     ; None                       ; None                       ; 2.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[1]       ; STEP       ; STEP     ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[1]       ; STEP       ; STEP     ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[10]      ; STEP       ; STEP     ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[10]      ; STEP       ; STEP     ; None                       ; None                       ; 2.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[13]      ; STEP       ; STEP     ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[8]       ; STEP       ; STEP     ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[13]      ; STEP       ; STEP     ; None                       ; None                       ; 2.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[8]       ; STEP       ; STEP     ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotr1                   ; REGT_V:inst11|v1[11]      ; STEP       ; STEP     ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[10]      ; STEP       ; STEP     ; None                       ; None                       ; 2.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[13]      ; STEP       ; STEP     ; None                       ; None                       ; 2.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[8]       ; STEP       ; STEP     ; None                       ; None                       ; 2.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[7]       ; STEP       ; STEP     ; None                       ; None                       ; 3.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[7]       ; STEP       ; STEP     ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[6]       ; STEP       ; STEP     ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[6]       ; STEP       ; STEP     ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[9]       ; STEP       ; STEP     ; None                       ; None                       ; 3.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[11]      ; STEP       ; STEP     ; None                       ; None                       ; 2.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[3]       ; STEP       ; STEP     ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[3]       ; STEP       ; STEP     ; None                       ; None                       ; 3.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[9]       ; STEP       ; STEP     ; None                       ; None                       ; 3.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[7]       ; STEP       ; STEP     ; None                       ; None                       ; 3.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[6]       ; STEP       ; STEP     ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[5]       ; STEP       ; STEP     ; None                       ; None                       ; 3.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[3]       ; STEP       ; STEP     ; None                       ; None                       ; 3.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[4]       ; STEP       ; STEP     ; None                       ; None                       ; 3.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[4]       ; STEP       ; STEP     ; None                       ; None                       ; 3.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[5]       ; STEP       ; STEP     ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[11]      ; STEP       ; STEP     ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[1]       ; STEP       ; STEP     ; None                       ; None                       ; 3.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[11]      ; STEP       ; STEP     ; None                       ; None                       ; 3.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[4]       ; STEP       ; STEP     ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[9]       ; STEP       ; STEP     ; None                       ; None                       ; 3.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[7]       ; STEP       ; STEP     ; None                       ; None                       ; 3.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add3                    ; REGT_V:inst11|v1[11]      ; STEP       ; STEP     ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[11]      ; STEP       ; STEP     ; None                       ; None                       ; 3.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[9]       ; STEP       ; STEP     ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftl1                  ; REGT_V:inst11|v1[2]       ; STEP       ; STEP     ; None                       ; None                       ; 3.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr1                  ; REGT_V:inst11|v1[2]       ; STEP       ; STEP     ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[11]      ; STEP       ; STEP     ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~69  ; STEP       ; STEP     ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~77  ; STEP       ; STEP     ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[9]       ; STEP       ; STEP     ; None                       ; None                       ; 3.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[6]       ; STEP       ; STEP     ; None                       ; None                       ; 3.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[13]      ; STEP       ; STEP     ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[5]       ; STEP       ; STEP     ; None                       ; None                       ; 3.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[10]      ; STEP       ; STEP     ; None                       ; None                       ; 3.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[12]      ; STEP       ; STEP     ; None                       ; None                       ; 3.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.dec2                    ; REGT_V:inst11|v1[6]       ; STEP       ; STEP     ; None                       ; None                       ; 3.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.rotl1                   ; REGT_V:inst11|v1[2]       ; STEP       ; STEP     ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~104 ; STEP       ; STEP     ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~105 ; STEP       ; STEP     ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~106 ; STEP       ; STEP     ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~107 ; STEP       ; STEP     ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~108 ; STEP       ; STEP     ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[5]       ; STEP       ; STEP     ; None                       ; None                       ; 3.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[2]       ; STEP       ; STEP     ; None                       ; None                       ; 3.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[14]      ; STEP       ; STEP     ; None                       ; None                       ; 3.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplte7                 ; REG_AR7:inst8|ramdata~83  ; STEP       ; STEP     ; None                       ; None                       ; 3.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[8]       ; STEP       ; STEP     ; None                       ; None                       ; 3.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[15]      ; STEP       ; STEP     ; None                       ; None                       ; 3.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.dec2                    ; REGT_V:inst11|v1[5]       ; STEP       ; STEP     ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplt5                  ; REG_AR7:inst8|ramdata~69  ; STEP       ; STEP     ; None                       ; None                       ; 4.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplt5                  ; REG_AR7:inst8|ramdata~77  ; STEP       ; STEP     ; None                       ; None                       ; 4.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[3]       ; STEP       ; STEP     ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[2]       ; STEP       ; STEP     ; None                       ; None                       ; 3.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[7]       ; STEP       ; STEP     ; None                       ; None                       ; 3.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmp3                    ; REG_AR7:inst8|ramdata~64  ; STEP       ; STEP     ; None                       ; None                       ; 4.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add3                    ; REGT_V:inst11|v1[9]       ; STEP       ; STEP     ; None                       ; None                       ; 3.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.not2                    ; REGT_V:inst11|v1[3]       ; STEP       ; STEP     ; None                       ; None                       ; 4.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[8]       ; STEP       ; STEP     ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplte7                 ; REG_AR7:inst8|ramdata~67  ; STEP       ; STEP     ; None                       ; None                       ; 4.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplte7                 ; REG_AR7:inst8|ramdata~35  ; STEP       ; STEP     ; None                       ; None                       ; 4.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add4                    ; REG_AR7:inst8|ramdata~69  ; STEP       ; STEP     ; None                       ; None                       ; 3.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add4                    ; REG_AR7:inst8|ramdata~77  ; STEP       ; STEP     ; None                       ; None                       ; 3.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~39  ; STEP       ; STEP     ; None                       ; None                       ; 3.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~40  ; STEP       ; STEP     ; None                       ; None                       ; 3.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~41  ; STEP       ; STEP     ; None                       ; None                       ; 3.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~43  ; STEP       ; STEP     ; None                       ; None                       ; 3.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.store3                  ; REG_AR7:inst8|ramdata~69  ; STEP       ; STEP     ; None                       ; None                       ; 3.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.store3                  ; REG_AR7:inst8|ramdata~77  ; STEP       ; STEP     ; None                       ; None                       ; 3.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~133 ; STEP       ; STEP     ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~141 ; STEP       ; STEP     ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~132 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~134 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~135 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~136 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~137 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~138 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~139 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~140 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~146 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~147 ; STEP       ; STEP     ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~88  ; STEP       ; STEP     ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~89  ; STEP       ; STEP     ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~90  ; STEP       ; STEP     ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~91  ; STEP       ; STEP     ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~92  ; STEP       ; STEP     ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~93  ; STEP       ; STEP     ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~94  ; STEP       ; STEP     ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~95  ; STEP       ; STEP     ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.not2                    ; REGT_V:inst11|v1[11]      ; STEP       ; STEP     ; None                       ; None                       ; 4.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~61  ; STEP       ; STEP     ; None                       ; None                       ; 3.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~62  ; STEP       ; STEP     ; None                       ; None                       ; 3.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplte4                 ; REG_AR7:inst8|ramdata~69  ; STEP       ; STEP     ; None                       ; None                       ; 4.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplte4                 ; REG_AR7:inst8|ramdata~77  ; STEP       ; STEP     ; None                       ; None                       ; 4.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplt5                  ; REG_AR7:inst8|ramdata~104 ; STEP       ; STEP     ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplt5                  ; REG_AR7:inst8|ramdata~105 ; STEP       ; STEP     ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplt5                  ; REG_AR7:inst8|ramdata~106 ; STEP       ; STEP     ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplt5                  ; REG_AR7:inst8|ramdata~107 ; STEP       ; STEP     ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplt5                  ; REG_AR7:inst8|ramdata~108 ; STEP       ; STEP     ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[3]       ; STEP       ; STEP     ; None                       ; None                       ; 4.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplte7                 ; REG_AR7:inst8|ramdata~51  ; STEP       ; STEP     ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~116 ; STEP       ; STEP     ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~117 ; STEP       ; STEP     ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~118 ; STEP       ; STEP     ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~119 ; STEP       ; STEP     ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~128 ; STEP       ; STEP     ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~129 ; STEP       ; STEP     ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~130 ; STEP       ; STEP     ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~131 ; STEP       ; STEP     ; None                       ; None                       ; 3.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add3                    ; REGT_V:inst11|v1[13]      ; STEP       ; STEP     ; None                       ; None                       ; 3.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[0]       ; STEP       ; STEP     ; None                       ; None                       ; 4.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmp4                    ; REG_AR7:inst8|ramdata~83  ; STEP       ; STEP     ; None                       ; None                       ; 4.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[10]      ; STEP       ; STEP     ; None                       ; None                       ; 4.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmpeq4                  ; REG_AR7:inst8|ramdata~105 ; STEP       ; STEP     ; None                       ; None                       ; 4.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~84  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~85  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~86  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~87  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~97  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~98  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~99  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmpeq4                  ; REG_AR7:inst8|ramdata~137 ; STEP       ; STEP     ; None                       ; None                       ; 4.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~68  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~70  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~71  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~72  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~73  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~74  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~75  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~76  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~78  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~79  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~82  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~83  ; STEP       ; STEP     ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.incPc3                  ; REG_AR7:inst8|ramdata~64  ; STEP       ; STEP     ; None                       ; None                       ; 4.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~96  ; STEP       ; STEP     ; None                       ; None                       ; 3.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.load3                   ; REG_AR7:inst8|ramdata~64  ; STEP       ; STEP     ; None                       ; None                       ; 4.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add3                    ; REGT_V:inst11|v1[10]      ; STEP       ; STEP     ; None                       ; None                       ; 4.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[1]       ; STEP       ; STEP     ; None                       ; None                       ; 4.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.jmplte7                 ; REG_AR7:inst8|ramdata~64  ; STEP       ; STEP     ; None                       ; None                       ; 4.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add3                    ; REGT_V:inst11|v1[12]      ; STEP       ; STEP     ; None                       ; None                       ; 3.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~80  ; STEP       ; STEP     ; None                       ; None                       ; 3.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~81  ; STEP       ; STEP     ; None                       ; None                       ; 3.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.dec2                    ; REGT_V:inst11|v1[3]       ; STEP       ; STEP     ; None                       ; None                       ; 4.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.xor3                    ; REGT_V:inst11|v1[6]       ; STEP       ; STEP     ; None                       ; None                       ; 3.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[4]       ; STEP       ; STEP     ; None                       ; None                       ; 4.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[13]      ; STEP       ; STEP     ; None                       ; None                       ; 4.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.shftr2                  ; REG_AR7:inst8|ramdata~64  ; STEP       ; STEP     ; None                       ; None                       ; 4.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[15]      ; STEP       ; STEP     ; None                       ; None                       ; 4.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~109 ; STEP       ; STEP     ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~110 ; STEP       ; STEP     ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~111 ; STEP       ; STEP     ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.sub4                    ; REG_AR7:inst8|ramdata~112 ; STEP       ; STEP     ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add4                    ; REG_AR7:inst8|ramdata~104 ; STEP       ; STEP     ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add4                    ; REG_AR7:inst8|ramdata~105 ; STEP       ; STEP     ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add4                    ; REG_AR7:inst8|ramdata~106 ; STEP       ; STEP     ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add4                    ; REG_AR7:inst8|ramdata~107 ; STEP       ; STEP     ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.add4                    ; REG_AR7:inst8|ramdata~108 ; STEP       ; STEP     ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.inc3                    ; REG_AR7:inst8|ramdata~64  ; STEP       ; STEP     ; None                       ; None                       ; 4.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.dec2                    ; REGT_V:inst11|v1[10]      ; STEP       ; STEP     ; None                       ; None                       ; 4.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTRLA:inst5|current_state.reset1                  ; REGT_V:inst11|v1[12]      ; STEP       ; STEP     ; None                       ; None                       ; 4.233 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                           ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------+----------+
; N/A                                     ; None                                                ; 10.833 ns  ; IN[8]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.832 ns  ; IN[8]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 10.831 ns  ; IN[8]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 10.830 ns  ; IN[8]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.764 ns  ; IN[8]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 10.761 ns  ; IN[1]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.760 ns  ; IN[1]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 10.759 ns  ; IN[1]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 10.758 ns  ; IN[1]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.692 ns  ; IN[1]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 10.339 ns  ; IN[2]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.338 ns  ; IN[2]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 10.337 ns  ; IN[2]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 10.336 ns  ; IN[2]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.295 ns  ; IN[13] ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.294 ns  ; IN[13] ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 10.293 ns  ; IN[13] ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 10.292 ns  ; IN[13] ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.270 ns  ; IN[2]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 10.226 ns  ; IN[13] ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 10.215 ns  ; IN[3]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.214 ns  ; IN[3]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 10.213 ns  ; IN[3]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 10.212 ns  ; IN[3]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.146 ns  ; IN[3]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 10.103 ns  ; IN[6]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.102 ns  ; IN[6]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 10.101 ns  ; IN[6]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 10.100 ns  ; IN[6]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 10.034 ns  ; IN[6]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 9.940 ns   ; IN[4]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.939 ns   ; IN[4]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 9.938 ns   ; IN[4]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 9.937 ns   ; IN[4]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.906 ns   ; IN[5]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.905 ns   ; IN[5]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 9.904 ns   ; IN[5]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 9.903 ns   ; IN[5]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.897 ns   ; IN[0]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.896 ns   ; IN[0]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 9.895 ns   ; IN[0]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 9.894 ns   ; IN[0]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.871 ns   ; IN[4]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 9.837 ns   ; IN[5]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 9.828 ns   ; IN[0]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 9.714 ns   ; IN[9]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.713 ns   ; IN[9]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 9.712 ns   ; IN[9]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 9.711 ns   ; IN[9]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.645 ns   ; IN[9]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 9.567 ns   ; IN[10] ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.566 ns   ; IN[10] ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 9.565 ns   ; IN[10] ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 9.564 ns   ; IN[10] ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.548 ns   ; IN[12] ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.547 ns   ; IN[12] ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 9.546 ns   ; IN[12] ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 9.545 ns   ; IN[12] ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.498 ns   ; IN[10] ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 9.479 ns   ; IN[12] ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 9.431 ns   ; IN[7]  ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.430 ns   ; IN[7]  ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 9.429 ns   ; IN[7]  ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 9.428 ns   ; IN[7]  ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.362 ns   ; IN[7]  ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 9.126 ns   ; IN[11] ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.125 ns   ; IN[11] ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 9.124 ns   ; IN[11] ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 9.123 ns   ; IN[11] ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 9.057 ns   ; IN[11] ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 6.684 ns   ; IN[1]  ; REGT_V:inst11|v1[2]                 ; STEP     ;
; N/A                                     ; None                                                ; 6.342 ns   ; IN[1]  ; REGT_V:inst11|v1[3]                 ; STEP     ;
; N/A                                     ; None                                                ; 6.285 ns   ; IN[8]  ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 6.279 ns   ; IN[8]  ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 6.253 ns   ; IN[8]  ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 6.242 ns   ; IN[1]  ; REGT_V:inst11|v1[4]                 ; STEP     ;
; N/A                                     ; None                                                ; 6.216 ns   ; IN[1]  ; REGT_V:inst11|v1[1]                 ; STEP     ;
; N/A                                     ; None                                                ; 6.179 ns   ; IN[8]  ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 6.147 ns   ; IN[13] ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 6.113 ns   ; IN[1]  ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 6.076 ns   ; IN[2]  ; REGT_V:inst11|v1[2]                 ; STEP     ;
; N/A                                     ; None                                                ; 6.037 ns   ; IN[1]  ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 6.031 ns   ; IN[1]  ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 6.026 ns   ; IN[8]  ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 6.005 ns   ; IN[1]  ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 5.997 ns   ; IN[8]  ; REGT_V:inst11|v1[8]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.992 ns   ; IN[13] ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 5.971 ns   ; IN[3]  ; REGT_V:inst11|v1[2]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.915 ns   ; IN[8]  ; REGT_V:inst11|v1[10]                ; STEP     ;
; N/A                                     ; None                                                ; 5.863 ns   ; IN[3]  ; REGT_V:inst11|v1[4]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.853 ns   ; IN[13] ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 5.844 ns   ; IN[1]  ; REGT_V:inst11|v1[7]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.837 ns   ; IN[8]  ; REGT_V:inst11|v1[11]                ; STEP     ;
; N/A                                     ; None                                                ; 5.829 ns   ; IN[8]  ; REGT_V:inst11|v1[7]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.814 ns   ; IN[13] ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 5.780 ns   ; IN[0]  ; REGT_V:inst11|v1[2]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.778 ns   ; IN[1]  ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 5.758 ns   ; IN[1]  ; REGT_V:inst11|v1[8]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.752 ns   ; IN[14] ; CONTRLA:inst5|current_state.jmpgt6  ; STEP     ;
; N/A                                     ; None                                                ; 5.751 ns   ; IN[14] ; CONTRLA:inst5|current_state.jmplte6 ; STEP     ;
; N/A                                     ; None                                                ; 5.750 ns   ; IN[14] ; CONTRLA:inst5|current_state.jmpeq6  ; STEP     ;
; N/A                                     ; None                                                ; 5.749 ns   ; IN[14] ; CONTRLA:inst5|current_state.jmplt6  ; STEP     ;
; N/A                                     ; None                                                ; 5.734 ns   ; IN[2]  ; REGT_V:inst11|v1[3]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.714 ns   ; IN[13] ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.687 ns   ; IN[4]  ; REGT_V:inst11|v1[4]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.683 ns   ; IN[14] ; CONTRLA:inst5|current_state.incPC   ; STEP     ;
; N/A                                     ; None                                                ; 5.667 ns   ; IN[1]  ; REGT_V:inst11|v1[10]                ; STEP     ;
; N/A                                     ; None                                                ; 5.608 ns   ; IN[2]  ; REGT_V:inst11|v1[1]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.589 ns   ; IN[1]  ; REGT_V:inst11|v1[11]                ; STEP     ;
; N/A                                     ; None                                                ; 5.550 ns   ; IN[2]  ; REGT_V:inst11|v1[4]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.506 ns   ; IN[5]  ; REGT_V:inst11|v1[4]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.448 ns   ; IN[3]  ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 5.442 ns   ; IN[3]  ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 5.438 ns   ; IN[0]  ; REGT_V:inst11|v1[3]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.437 ns   ; IN[8]  ; REGT_V:inst11|v1[9]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.416 ns   ; IN[3]  ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 5.411 ns   ; IN[1]  ; REGT_V:inst11|v1[6]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.354 ns   ; IN[1]  ; REGT_V:inst11|v1[5]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.352 ns   ; IN[5]  ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 5.346 ns   ; IN[5]  ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 5.345 ns   ; IN[2]  ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 5.344 ns   ; IN[3]  ; REGT_V:inst11|v1[3]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.342 ns   ; IN[3]  ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.339 ns   ; IN[2]  ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 5.338 ns   ; IN[0]  ; REGT_V:inst11|v1[4]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.320 ns   ; IN[5]  ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 5.313 ns   ; IN[2]  ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 5.312 ns   ; IN[0]  ; REGT_V:inst11|v1[1]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.268 ns   ; IN[4]  ; REGT_V:inst11|v1[3]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.258 ns   ; IN[6]  ; REGT_V:inst11|v1[7]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.255 ns   ; IN[3]  ; REGT_V:inst11|v1[7]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.246 ns   ; IN[5]  ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.239 ns   ; IN[2]  ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.236 ns   ; IN[9]  ; REGT_V:inst11|v1[8]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.223 ns   ; IN[4]  ; REGT_V:inst11|v1[5]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.222 ns   ; IN[9]  ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 5.220 ns   ; IN[6]  ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 5.216 ns   ; IN[9]  ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 5.214 ns   ; IN[6]  ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 5.190 ns   ; IN[9]  ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 5.189 ns   ; IN[3]  ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 5.188 ns   ; IN[6]  ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 5.181 ns   ; IN[1]  ; REGT_V:inst11|v1[2]                 ; CLK      ;
; N/A                                     ; None                                                ; 5.169 ns   ; IN[3]  ; REGT_V:inst11|v1[8]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.159 ns   ; IN[5]  ; REGT_V:inst11|v1[7]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.152 ns   ; IN[2]  ; REGT_V:inst11|v1[7]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.133 ns   ; IN[0]  ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 5.127 ns   ; IN[0]  ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 5.116 ns   ; IN[9]  ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.115 ns   ; IN[4]  ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 5.114 ns   ; IN[6]  ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.110 ns   ; IN[1]  ; REGT_V:inst11|v1[9]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.109 ns   ; IN[4]  ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 5.101 ns   ; IN[0]  ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 5.093 ns   ; IN[9]  ; REGT_V:inst11|v1[10]                ; STEP     ;
; N/A                                     ; None                                                ; 5.093 ns   ; IN[5]  ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 5.086 ns   ; IN[2]  ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 5.083 ns   ; IN[4]  ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 5.078 ns   ; IN[3]  ; REGT_V:inst11|v1[10]                ; STEP     ;
; N/A                                     ; None                                                ; 5.074 ns   ; IN[9]  ; REGT_V:inst11|v1[9]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.073 ns   ; IN[5]  ; REGT_V:inst11|v1[8]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.066 ns   ; IN[2]  ; REGT_V:inst11|v1[8]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.041 ns   ; IN[11] ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 5.027 ns   ; IN[0]  ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.018 ns   ; IN[12] ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 5.009 ns   ; IN[4]  ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.007 ns   ; IN[6]  ; REGT_V:inst11|v1[5]                 ; STEP     ;
; N/A                                     ; None                                                ; 5.000 ns   ; IN[3]  ; REGT_V:inst11|v1[11]                ; STEP     ;
; N/A                                     ; None                                                ; 4.992 ns   ; IN[12] ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 4.982 ns   ; IN[5]  ; REGT_V:inst11|v1[10]                ; STEP     ;
; N/A                                     ; None                                                ; 4.975 ns   ; IN[2]  ; REGT_V:inst11|v1[10]                ; STEP     ;
; N/A                                     ; None                                                ; 4.963 ns   ; IN[9]  ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 4.961 ns   ; IN[6]  ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 4.941 ns   ; IN[6]  ; REGT_V:inst11|v1[8]                 ; STEP     ;
; N/A                                     ; None                                                ; 4.940 ns   ; IN[0]  ; REGT_V:inst11|v1[7]                 ; STEP     ;
; N/A                                     ; None                                                ; 4.924 ns   ; IN[1]  ; REG16A_V:inst2|c_out[1]             ; STEP     ;
; N/A                                     ; None                                                ; 4.922 ns   ; IN[4]  ; REGT_V:inst11|v1[7]                 ; STEP     ;
; N/A                                     ; None                                                ; 4.920 ns   ; IN[12] ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 4.918 ns   ; IN[12] ; REGT_V:inst11|v1[0]                 ; STEP     ;
; N/A                                     ; None                                                ; 4.904 ns   ; IN[5]  ; REGT_V:inst11|v1[11]                ; STEP     ;
; N/A                                     ; None                                                ; 4.897 ns   ; IN[2]  ; REGT_V:inst11|v1[11]                ; STEP     ;
; N/A                                     ; None                                                ; 4.874 ns   ; IN[0]  ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 4.856 ns   ; IN[4]  ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 4.854 ns   ; IN[0]  ; REGT_V:inst11|v1[8]                 ; STEP     ;
; N/A                                     ; None                                                ; 4.850 ns   ; IN[6]  ; REGT_V:inst11|v1[10]                ; STEP     ;
; N/A                                     ; None                                                ; 4.846 ns   ; IN[10] ; REGT_V:inst11|v1[12]                ; STEP     ;
; N/A                                     ; None                                                ; 4.840 ns   ; IN[10] ; REGT_V:inst11|v1[15]                ; STEP     ;
; N/A                                     ; None                                                ; 4.839 ns   ; IN[1]  ; REGT_V:inst11|v1[3]                 ; CLK      ;
; N/A                                     ; None                                                ; 4.836 ns   ; IN[4]  ; REGT_V:inst11|v1[8]                 ; STEP     ;
; N/A                                     ; None                                                ; 4.822 ns   ; IN[3]  ; REGT_V:inst11|v1[6]                 ; STEP     ;
; N/A                                     ; None                                                ; 4.814 ns   ; IN[10] ; REGT_V:inst11|v1[14]                ; STEP     ;
; N/A                                     ; None                                                ; 4.782 ns   ; IN[8]  ; REGT_V:inst11|v1[12]                ; CLK      ;
; N/A                                     ; None                                                ; 4.776 ns   ; IN[8]  ; REGT_V:inst11|v1[15]                ; CLK      ;
; N/A                                     ; None                                                ; 4.774 ns   ; IN[9]  ; REGT_V:inst11|v1[11]                ; STEP     ;
; N/A                                     ; None                                                ; 4.772 ns   ; IN[6]  ; REGT_V:inst11|v1[11]                ; STEP     ;
; N/A                                     ; None                                                ; 4.770 ns   ; IN[12] ; REGT_V:inst11|v1[13]                ; STEP     ;
; N/A                                     ; None                                                ; 4.765 ns   ; IN[3]  ; REGT_V:inst11|v1[5]                 ; STEP     ;
; N/A                                     ; None                                                ; 4.763 ns   ; IN[0]  ; REGT_V:inst11|v1[10]                ; STEP     ;
; N/A                                     ; None                                                ; 4.750 ns   ; IN[8]  ; REGT_V:inst11|v1[14]                ; CLK      ;
; N/A                                     ; None                                                ; 4.745 ns   ; IN[4]  ; REGT_V:inst11|v1[10]                ; STEP     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                      ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 22.258 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 22.254 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 22.199 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 22.189 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 22.150 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 22.118 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.990 ns  ; REG_AR7:inst8|ramdata~131                                                                                 ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.854 ns  ; REG_AR7:inst8|ramdata~38                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.838 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[2]  ; CLK        ;
; N/A                                     ; None                                                ; 21.835 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.828 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.828 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.828 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.828 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.828 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.828 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.828 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.828 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.826 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.801 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.791 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.763 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[13] ; CLK        ;
; N/A                                     ; None                                                ; 21.751 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.720 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.679 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[4]  ; CLK        ;
; N/A                                     ; None                                                ; 21.671 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[1]  ; CLK        ;
; N/A                                     ; None                                                ; 21.646 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[8]  ; CLK        ;
; N/A                                     ; None                                                ; 21.519 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.519 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.519 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.519 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.519 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.519 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.519 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.519 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.511 ns  ; REG_AR7:inst8|ramdata~130                                                                                 ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.503 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.503 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.503 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.503 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.503 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.503 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.503 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.503 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.500 ns  ; REG_AR7:inst8|ramdata~38                                                                                  ; ALU[2]  ; STEP       ;
; N/A                                     ; None                                                ; 21.495 ns  ; REG_AR7:inst8|ramdata~118                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.483 ns  ; REG_AR7:inst8|ramdata~145                                                                                 ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.481 ns  ; REG_AR7:inst8|ramdata~145                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.478 ns  ; REG_AR7:inst8|ramdata~46                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.474 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.453 ns  ; REG_AR7:inst8|ramdata~125                                                                                 ; ALU[9]  ; STEP       ;
; N/A                                     ; None                                                ; 21.441 ns  ; REG16A_V:inst2|c_out[15]                                                                                  ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.438 ns  ; REG_AR7:inst8|ramdata~130                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.431 ns  ; REG16A_V:inst2|c_out[15]                                                                                  ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.428 ns  ; REG_AR7:inst8|ramdata~43                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.422 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.422 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.422 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.422 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.422 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.422 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.422 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.422 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.418 ns  ; REG_AR7:inst8|ramdata~38                                                                                  ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.416 ns  ; REG_AR7:inst8|ramdata~127                                                                                 ; ALU[11] ; STEP       ;
; N/A                                     ; None                                                ; 21.409 ns  ; REG_AR7:inst8|ramdata~44                                                                                  ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.402 ns  ; REG_AR7:inst8|ramdata~134                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.399 ns  ; REG_AR7:inst8|ramdata~145                                                                                 ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.399 ns  ; REG_AR7:inst8|ramdata~44                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.371 ns  ; REG_AR7:inst8|ramdata~115                                                                                 ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.360 ns  ; REG16A_V:inst2|c_out[15]                                                                                  ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.360 ns  ; REG_AR7:inst8|ramdata~99                                                                                  ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.359 ns  ; REG_AR7:inst8|ramdata~45                                                                                  ; ALU[9]  ; STEP       ;
; N/A                                     ; None                                                ; 21.353 ns  ; REG_AR7:inst8|ramdata~117                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.349 ns  ; REG_AR7:inst8|ramdata~39                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.338 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.338 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.338 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.338 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.338 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.338 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.338 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.338 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.337 ns  ; REG_AR7:inst8|ramdata~38                                                                                  ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.332 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.332 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.332 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.332 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.332 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.332 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.332 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.332 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.328 ns  ; REG_AR7:inst8|ramdata~44                                                                                  ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.320 ns  ; REG_AR7:inst8|ramdata~145                                                                                 ; ALU[13] ; STEP       ;
; N/A                                     ; None                                                ; 21.315 ns  ; REG_AR7:inst8|ramdata~46                                                                                  ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.310 ns  ; REG_AR7:inst8|ramdata~36                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.307 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[11] ; STEP       ;
; N/A                                     ; None                                                ; 21.303 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.283 ns  ; REG_AR7:inst8|ramdata~28                                                                                  ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.279 ns  ; REG_AR7:inst8|ramdata~95                                                                                  ; ALU[11] ; STEP       ;
; N/A                                     ; None                                                ; 21.276 ns  ; REG16A_V:inst2|c_out[15]                                                                                  ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.275 ns  ; REG_AR7:inst8|ramdata~130                                                                                 ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.273 ns  ; REG_AR7:inst8|ramdata~28                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.261 ns  ; REG16A_V:inst2|c_out[15]                                                                                  ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.257 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[4]  ; CLK        ;
; N/A                                     ; None                                                ; 21.254 ns  ; REG_AR7:inst8|ramdata~68                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.253 ns  ; REG_AR7:inst8|ramdata~38                                                                                  ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.248 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[8]  ; CLK        ;
; N/A                                     ; None                                                ; 21.248 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.244 ns  ; REG_AR7:inst8|ramdata~44                                                                                  ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.239 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[2]  ; CLK        ;
; N/A                                     ; None                                                ; 21.238 ns  ; REG_AR7:inst8|ramdata~38                                                                                  ; ALU[11] ; STEP       ;
; N/A                                     ; None                                                ; 21.238 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.234 ns  ; REG_AR7:inst8|ramdata~46                                                                                  ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.233 ns  ; REG_AR7:inst8|ramdata~29                                                                                  ; ALU[9]  ; STEP       ;
; N/A                                     ; None                                                ; 21.231 ns  ; REG_AR7:inst8|ramdata~129                                                                                 ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.229 ns  ; REG_AR7:inst8|ramdata~44                                                                                  ; ALU[11] ; STEP       ;
; N/A                                     ; None                                                ; 21.229 ns  ; REG_AR7:inst8|ramdata~129                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.225 ns  ; REG_AR7:inst8|ramdata~114                                                                                 ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.220 ns  ; REG_AR7:inst8|ramdata~37                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.211 ns  ; REG16A_V:inst2|c_out[11]                                                                                  ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.203 ns  ; REG_AR7:inst8|ramdata~132                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.202 ns  ; REG_AR7:inst8|ramdata~28                                                                                  ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.201 ns  ; REG16A_V:inst2|c_out[11]                                                                                  ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.199 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[9]  ; STEP       ;
; N/A                                     ; None                                                ; 21.191 ns  ; REG_AR7:inst8|ramdata~123                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.189 ns  ; REG_AR7:inst8|ramdata~98                                                                                  ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.187 ns  ; REG_AR7:inst8|ramdata~109                                                                                 ; ALU[9]  ; STEP       ;
; N/A                                     ; None                                                ; 21.187 ns  ; REG_AR7:inst8|ramdata~117                                                                                 ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.185 ns  ; REG_AR7:inst8|ramdata~117                                                                                 ; ALU[2]  ; STEP       ;
; N/A                                     ; None                                                ; 21.182 ns  ; REG_AR7:inst8|ramdata~127                                                                                 ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.175 ns  ; REG_AR7:inst8|ramdata~86                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.167 ns  ; REG16A_V:inst2|c_out[4]                                                                                   ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.166 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[13] ; CLK        ;
; N/A                                     ; None                                                ; 21.162 ns  ; REG_AR7:inst8|ramdata~49                                                                                  ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.160 ns  ; REG_AR7:inst8|ramdata~49                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.158 ns  ; REG_AR7:inst8|ramdata~135                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.152 ns  ; REG_AR7:inst8|ramdata~114                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.151 ns  ; REG16A_V:inst2|c_out[0]                                                                                   ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.150 ns  ; REG_AR7:inst8|ramdata~46                                                                                  ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.147 ns  ; REG_AR7:inst8|ramdata~129                                                                                 ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.142 ns  ; REG16A_V:inst2|c_out[0]                                                                                   ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.141 ns  ; REG_AR7:inst8|ramdata~118                                                                                 ; ALU[2]  ; STEP       ;
; N/A                                     ; None                                                ; 21.140 ns  ; REG_AR7:inst8|ramdata~39                                                                                  ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.137 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_we_reg       ; ALU[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.137 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.137 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg1 ; ALU[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.137 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg2 ; ALU[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.137 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg3 ; ALU[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.137 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg4 ; ALU[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.137 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg5 ; ALU[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.137 ns  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_address_reg6 ; ALU[7]  ; CLK        ;
; N/A                                     ; None                                                ; 21.135 ns  ; REG_AR7:inst8|ramdata~46                                                                                  ; ALU[11] ; STEP       ;
; N/A                                     ; None                                                ; 21.130 ns  ; REG16A_V:inst2|c_out[11]                                                                                  ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.127 ns  ; REG_AR7:inst8|ramdata~62                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.124 ns  ; REG_AR7:inst8|ramdata~50                                                                                  ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.123 ns  ; REG_AR7:inst8|ramdata~127                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.118 ns  ; REG_AR7:inst8|ramdata~28                                                                                  ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.117 ns  ; REG16A_V:inst2|c_out[0]                                                                                   ; ALU[12] ; CLK        ;
; N/A                                     ; None                                                ; 21.116 ns  ; REG_AR7:inst8|ramdata~98                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.107 ns  ; REG16A_V:inst2|c_out[0]                                                                                   ; CompOut ; CLK        ;
; N/A                                     ; None                                                ; 21.106 ns  ; REG_AR7:inst8|ramdata~117                                                                                 ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.104 ns  ; REG_AR7:inst8|ramdata~36                                                                                  ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.103 ns  ; REG_AR7:inst8|ramdata~28                                                                                  ; ALU[11] ; STEP       ;
; N/A                                     ; None                                                ; 21.102 ns  ; REG_AR7:inst8|ramdata~36                                                                                  ; ALU[2]  ; STEP       ;
; N/A                                     ; None                                                ; 21.101 ns  ; REG_AR7:inst8|ramdata~127                                                                                 ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.097 ns  ; REG_AR7:inst8|ramdata~126                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.093 ns  ; REG_AR7:inst8|ramdata~125                                                                                 ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.092 ns  ; REG_AR7:inst8|ramdata~122                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.082 ns  ; REG16A_V:inst2|c_out[1]                                                                                   ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.078 ns  ; REG16A_V:inst2|c_out[1]                                                                                   ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.078 ns  ; REG_AR7:inst8|ramdata~49                                                                                  ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.074 ns  ; REG_AR7:inst8|ramdata~51                                                                                  ; ALU[15] ; STEP       ;
; N/A                                     ; None                                                ; 21.072 ns  ; REG16A_V:inst2|c_out[3]                                                                                   ; ALU[1]  ; CLK        ;
; N/A                                     ; None                                                ; 21.068 ns  ; REG_AR7:inst8|ramdata~129                                                                                 ; ALU[13] ; STEP       ;
; N/A                                     ; None                                                ; 21.067 ns  ; REG16A_V:inst2|c_out[0]                                                                                   ; ALU[9]  ; CLK        ;
; N/A                                     ; None                                                ; 21.062 ns  ; REG_AR7:inst8|ramdata~101                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.059 ns  ; REG_AR7:inst8|ramdata~118                                                                                 ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.059 ns  ; REG_AR7:inst8|ramdata~39                                                                                  ; ALU[14] ; STEP       ;
; N/A                                     ; None                                                ; 21.054 ns  ; REG_AR7:inst8|ramdata~37                                                                                  ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.052 ns  ; REG_AR7:inst8|ramdata~37                                                                                  ; ALU[2]  ; STEP       ;
; N/A                                     ; None                                                ; 21.052 ns  ; REG_AR7:inst8|ramdata~38                                                                                  ; ALU[7]  ; STEP       ;
; N/A                                     ; None                                                ; 21.052 ns  ; REG_AR7:inst8|ramdata~93                                                                                  ; ALU[9]  ; STEP       ;
; N/A                                     ; None                                                ; 21.052 ns  ; REG_AR7:inst8|ramdata~120                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.051 ns  ; REG16A_V:inst2|c_out[15]                                                                                  ; ALU[2]  ; CLK        ;
; N/A                                     ; None                                                ; 21.051 ns  ; REG_AR7:inst8|ramdata~50                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.049 ns  ; REG_AR7:inst8|ramdata~71                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.048 ns  ; REG_AR7:inst8|ramdata~134                                                                                 ; ALU[2]  ; STEP       ;
; N/A                                     ; None                                                ; 21.048 ns  ; REG_AR7:inst8|ramdata~68                                                                                  ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.046 ns  ; REG_AR7:inst8|ramdata~68                                                                                  ; ALU[2]  ; STEP       ;
; N/A                                     ; None                                                ; 21.046 ns  ; REG16A_V:inst2|c_out[11]                                                                                  ; ALU[15] ; CLK        ;
; N/A                                     ; None                                                ; 21.045 ns  ; REG_AR7:inst8|ramdata~95                                                                                  ; ALU[12] ; STEP       ;
; N/A                                     ; None                                                ; 21.042 ns  ; REG_AR7:inst8|ramdata~30                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.036 ns  ; REG16A_V:inst2|c_out[0]                                                                                   ; ALU[14] ; CLK        ;
; N/A                                     ; None                                                ; 21.035 ns  ; REG_AR7:inst8|ramdata~85                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.033 ns  ; REG_AR7:inst8|ramdata~143                                                                                 ; ALU[11] ; STEP       ;
; N/A                                     ; None                                                ; 21.031 ns  ; REG16A_V:inst2|c_out[11]                                                                                  ; ALU[11] ; CLK        ;
; N/A                                     ; None                                                ; 21.027 ns  ; REG_AR7:inst8|ramdata~125                                                                                 ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.024 ns  ; REG_AR7:inst8|ramdata~20                                                                                  ; CompOut ; STEP       ;
; N/A                                     ; None                                                ; 21.023 ns  ; REG16A_V:inst2|c_out[1]                                                                                   ; ALU[12] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                           ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+---------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 17.832 ns       ; IN[8]  ; ALU[12] ;
; N/A   ; None              ; 17.822 ns       ; IN[8]  ; CompOut ;
; N/A   ; None              ; 17.751 ns       ; IN[8]  ; ALU[14] ;
; N/A   ; None              ; 17.750 ns       ; IN[1]  ; CompOut ;
; N/A   ; None              ; 17.667 ns       ; IN[8]  ; ALU[15] ;
; N/A   ; None              ; 17.652 ns       ; IN[8]  ; ALU[11] ;
; N/A   ; None              ; 17.584 ns       ; IN[1]  ; ALU[12] ;
; N/A   ; None              ; 17.582 ns       ; IN[1]  ; ALU[2]  ;
; N/A   ; None              ; 17.503 ns       ; IN[1]  ; ALU[14] ;
; N/A   ; None              ; 17.419 ns       ; IN[1]  ; ALU[15] ;
; N/A   ; None              ; 17.415 ns       ; IN[1]  ; ALU[1]  ;
; N/A   ; None              ; 17.409 ns       ; IN[8]  ; ALU[9]  ;
; N/A   ; None              ; 17.404 ns       ; IN[1]  ; ALU[11] ;
; N/A   ; None              ; 17.328 ns       ; IN[2]  ; CompOut ;
; N/A   ; None              ; 17.286 ns       ; IN[13] ; ALU[14] ;
; N/A   ; None              ; 17.284 ns       ; IN[13] ; CompOut ;
; N/A   ; None              ; 17.279 ns       ; IN[8]  ; ALU[8]  ;
; N/A   ; None              ; 17.218 ns       ; IN[1]  ; ALU[7]  ;
; N/A   ; None              ; 17.204 ns       ; IN[3]  ; CompOut ;
; N/A   ; None              ; 17.202 ns       ; IN[13] ; ALU[15] ;
; N/A   ; None              ; 17.161 ns       ; IN[1]  ; ALU[9]  ;
; N/A   ; None              ; 17.157 ns       ; IN[8]  ; ALU[13] ;
; N/A   ; None              ; 17.129 ns       ; IN[9]  ; ALU[9]  ;
; N/A   ; None              ; 17.123 ns       ; IN[13] ; ALU[13] ;
; N/A   ; None              ; 17.092 ns       ; IN[6]  ; CompOut ;
; N/A   ; None              ; 16.995 ns       ; IN[3]  ; ALU[12] ;
; N/A   ; None              ; 16.974 ns       ; IN[2]  ; ALU[2]  ;
; N/A   ; None              ; 16.929 ns       ; IN[4]  ; CompOut ;
; N/A   ; None              ; 16.914 ns       ; IN[3]  ; ALU[14] ;
; N/A   ; None              ; 16.909 ns       ; IN[1]  ; ALU[13] ;
; N/A   ; None              ; 16.899 ns       ; IN[5]  ; ALU[12] ;
; N/A   ; None              ; 16.895 ns       ; IN[5]  ; CompOut ;
; N/A   ; None              ; 16.892 ns       ; IN[2]  ; ALU[12] ;
; N/A   ; None              ; 16.886 ns       ; IN[0]  ; CompOut ;
; N/A   ; None              ; 16.830 ns       ; IN[3]  ; ALU[15] ;
; N/A   ; None              ; 16.818 ns       ; IN[5]  ; ALU[14] ;
; N/A   ; None              ; 16.815 ns       ; IN[3]  ; ALU[11] ;
; N/A   ; None              ; 16.811 ns       ; IN[2]  ; ALU[14] ;
; N/A   ; None              ; 16.769 ns       ; IN[9]  ; ALU[12] ;
; N/A   ; None              ; 16.767 ns       ; IN[6]  ; ALU[12] ;
; N/A   ; None              ; 16.764 ns       ; IN[1]  ; ALU[8]  ;
; N/A   ; None              ; 16.734 ns       ; IN[5]  ; ALU[15] ;
; N/A   ; None              ; 16.727 ns       ; IN[2]  ; ALU[15] ;
; N/A   ; None              ; 16.719 ns       ; IN[5]  ; ALU[11] ;
; N/A   ; None              ; 16.714 ns       ; IN[1]  ; ALU[4]  ;
; N/A   ; None              ; 16.712 ns       ; IN[2]  ; ALU[11] ;
; N/A   ; None              ; 16.703 ns       ; IN[9]  ; CompOut ;
; N/A   ; None              ; 16.702 ns       ; IN[4]  ; ALU[4]  ;
; N/A   ; None              ; 16.688 ns       ; IN[9]  ; ALU[14] ;
; N/A   ; None              ; 16.686 ns       ; IN[6]  ; ALU[14] ;
; N/A   ; None              ; 16.680 ns       ; IN[0]  ; ALU[12] ;
; N/A   ; None              ; 16.678 ns       ; IN[0]  ; ALU[2]  ;
; N/A   ; None              ; 16.662 ns       ; IN[4]  ; ALU[12] ;
; N/A   ; None              ; 16.629 ns       ; IN[3]  ; ALU[7]  ;
; N/A   ; None              ; 16.604 ns       ; IN[9]  ; ALU[15] ;
; N/A   ; None              ; 16.602 ns       ; IN[6]  ; ALU[15] ;
; N/A   ; None              ; 16.599 ns       ; IN[0]  ; ALU[14] ;
; N/A   ; None              ; 16.589 ns       ; IN[9]  ; ALU[11] ;
; N/A   ; None              ; 16.587 ns       ; IN[6]  ; ALU[11] ;
; N/A   ; None              ; 16.581 ns       ; IN[4]  ; ALU[14] ;
; N/A   ; None              ; 16.576 ns       ; IN[12] ; ALU[12] ;
; N/A   ; None              ; 16.572 ns       ; IN[3]  ; ALU[9]  ;
; N/A   ; None              ; 16.556 ns       ; IN[10] ; CompOut ;
; N/A   ; None              ; 16.537 ns       ; IN[12] ; CompOut ;
; N/A   ; None              ; 16.533 ns       ; IN[5]  ; ALU[7]  ;
; N/A   ; None              ; 16.526 ns       ; IN[2]  ; ALU[7]  ;
; N/A   ; None              ; 16.515 ns       ; IN[0]  ; ALU[15] ;
; N/A   ; None              ; 16.500 ns       ; IN[0]  ; ALU[11] ;
; N/A   ; None              ; 16.497 ns       ; IN[4]  ; ALU[15] ;
; N/A   ; None              ; 16.490 ns       ; IN[12] ; ALU[14] ;
; N/A   ; None              ; 16.482 ns       ; IN[4]  ; ALU[11] ;
; N/A   ; None              ; 16.476 ns       ; IN[5]  ; ALU[9]  ;
; N/A   ; None              ; 16.469 ns       ; IN[2]  ; ALU[9]  ;
; N/A   ; None              ; 16.420 ns       ; IN[7]  ; CompOut ;
; N/A   ; None              ; 16.408 ns       ; IN[11] ; ALU[11] ;
; N/A   ; None              ; 16.406 ns       ; IN[12] ; ALU[15] ;
; N/A   ; None              ; 16.401 ns       ; IN[6]  ; ALU[7]  ;
; N/A   ; None              ; 16.393 ns       ; IN[10] ; ALU[12] ;
; N/A   ; None              ; 16.344 ns       ; IN[6]  ; ALU[9]  ;
; N/A   ; None              ; 16.320 ns       ; IN[3]  ; ALU[13] ;
; N/A   ; None              ; 16.314 ns       ; IN[0]  ; ALU[7]  ;
; N/A   ; None              ; 16.312 ns       ; IN[10] ; ALU[14] ;
; N/A   ; None              ; 16.304 ns       ; IN[1]  ; ALU[3]  ;
; N/A   ; None              ; 16.296 ns       ; IN[4]  ; ALU[7]  ;
; N/A   ; None              ; 16.257 ns       ; IN[0]  ; ALU[9]  ;
; N/A   ; None              ; 16.239 ns       ; IN[4]  ; ALU[9]  ;
; N/A   ; None              ; 16.228 ns       ; IN[10] ; ALU[15] ;
; N/A   ; None              ; 16.226 ns       ; IN[1]  ; ALU[5]  ;
; N/A   ; None              ; 16.224 ns       ; IN[5]  ; ALU[13] ;
; N/A   ; None              ; 16.217 ns       ; IN[2]  ; ALU[13] ;
; N/A   ; None              ; 16.213 ns       ; IN[10] ; ALU[11] ;
; N/A   ; None              ; 16.197 ns       ; IN[0]  ; ALU[1]  ;
; N/A   ; None              ; 16.175 ns       ; IN[3]  ; ALU[8]  ;
; N/A   ; None              ; 16.174 ns       ; IN[11] ; ALU[12] ;
; N/A   ; None              ; 16.162 ns       ; IN[3]  ; ALU[3]  ;
; N/A   ; None              ; 16.157 ns       ; IN[8]  ; ALU[10] ;
; N/A   ; None              ; 16.125 ns       ; IN[3]  ; ALU[4]  ;
; N/A   ; None              ; 16.115 ns       ; IN[11] ; CompOut ;
; N/A   ; None              ; 16.094 ns       ; IN[9]  ; ALU[13] ;
; N/A   ; None              ; 16.093 ns       ; IN[11] ; ALU[14] ;
; N/A   ; None              ; 16.092 ns       ; IN[6]  ; ALU[13] ;
; N/A   ; None              ; 16.079 ns       ; IN[5]  ; ALU[8]  ;
; N/A   ; None              ; 16.072 ns       ; IN[2]  ; ALU[8]  ;
; N/A   ; None              ; 16.022 ns       ; IN[2]  ; ALU[4]  ;
; N/A   ; None              ; 16.009 ns       ; IN[11] ; ALU[15] ;
; N/A   ; None              ; 16.005 ns       ; IN[0]  ; ALU[13] ;
; N/A   ; None              ; 15.987 ns       ; IN[4]  ; ALU[13] ;
; N/A   ; None              ; 15.950 ns       ; IN[1]  ; ALU[6]  ;
; N/A   ; None              ; 15.947 ns       ; IN[6]  ; ALU[8]  ;
; N/A   ; None              ; 15.909 ns       ; IN[1]  ; ALU[10] ;
; N/A   ; None              ; 15.896 ns       ; IN[12] ; ALU[13] ;
; N/A   ; None              ; 15.860 ns       ; IN[0]  ; ALU[8]  ;
; N/A   ; None              ; 15.843 ns       ; IN[7]  ; ALU[12] ;
; N/A   ; None              ; 15.842 ns       ; IN[4]  ; ALU[8]  ;
; N/A   ; None              ; 15.810 ns       ; IN[0]  ; ALU[4]  ;
; N/A   ; None              ; 15.762 ns       ; IN[7]  ; ALU[14] ;
; N/A   ; None              ; 15.718 ns       ; IN[10] ; ALU[13] ;
; N/A   ; None              ; 15.678 ns       ; IN[7]  ; ALU[15] ;
; N/A   ; None              ; 15.663 ns       ; IN[7]  ; ALU[11] ;
; N/A   ; None              ; 15.637 ns       ; IN[3]  ; ALU[5]  ;
; N/A   ; None              ; 15.612 ns       ; IN[2]  ; ALU[3]  ;
; N/A   ; None              ; 15.603 ns       ; IN[6]  ; ALU[6]  ;
; N/A   ; None              ; 15.534 ns       ; IN[2]  ; ALU[5]  ;
; N/A   ; None              ; 15.499 ns       ; IN[11] ; ALU[13] ;
; N/A   ; None              ; 15.490 ns       ; IN[5]  ; ALU[5]  ;
; N/A   ; None              ; 15.420 ns       ; IN[7]  ; ALU[9]  ;
; N/A   ; None              ; 15.408 ns       ; IN[7]  ; ALU[7]  ;
; N/A   ; None              ; 15.400 ns       ; IN[0]  ; ALU[3]  ;
; N/A   ; None              ; 15.361 ns       ; IN[3]  ; ALU[6]  ;
; N/A   ; None              ; 15.322 ns       ; IN[0]  ; ALU[5]  ;
; N/A   ; None              ; 15.320 ns       ; IN[3]  ; ALU[10] ;
; N/A   ; None              ; 15.304 ns       ; IN[4]  ; ALU[5]  ;
; N/A   ; None              ; 15.265 ns       ; IN[5]  ; ALU[6]  ;
; N/A   ; None              ; 15.258 ns       ; IN[2]  ; ALU[6]  ;
; N/A   ; None              ; 15.224 ns       ; IN[5]  ; ALU[10] ;
; N/A   ; None              ; 15.217 ns       ; IN[2]  ; ALU[10] ;
; N/A   ; None              ; 15.168 ns       ; IN[7]  ; ALU[13] ;
; N/A   ; None              ; 15.094 ns       ; IN[9]  ; ALU[10] ;
; N/A   ; None              ; 15.092 ns       ; IN[6]  ; ALU[10] ;
; N/A   ; None              ; 15.046 ns       ; IN[0]  ; ALU[6]  ;
; N/A   ; None              ; 15.028 ns       ; IN[4]  ; ALU[6]  ;
; N/A   ; None              ; 15.023 ns       ; IN[7]  ; ALU[8]  ;
; N/A   ; None              ; 15.005 ns       ; IN[0]  ; ALU[10] ;
; N/A   ; None              ; 14.987 ns       ; IN[4]  ; ALU[10] ;
; N/A   ; None              ; 14.919 ns       ; IN[0]  ; ALU[0]  ;
; N/A   ; None              ; 14.873 ns       ; IN[10] ; ALU[10] ;
; N/A   ; None              ; 14.725 ns       ; IN[1]  ; BUS[1]  ;
; N/A   ; None              ; 14.449 ns       ; IN[2]  ; BUS[2]  ;
; N/A   ; None              ; 14.421 ns       ; IN[8]  ; BUS[8]  ;
; N/A   ; None              ; 14.396 ns       ; IN[0]  ; BUS[0]  ;
; N/A   ; None              ; 14.261 ns       ; IN[6]  ; BUS[6]  ;
; N/A   ; None              ; 14.221 ns       ; IN[3]  ; BUS[3]  ;
; N/A   ; None              ; 14.168 ns       ; IN[7]  ; ALU[10] ;
; N/A   ; None              ; 13.874 ns       ; IN[12] ; BUS[12] ;
; N/A   ; None              ; 13.784 ns       ; IN[4]  ; BUS[4]  ;
; N/A   ; None              ; 13.691 ns       ; IN[5]  ; BUS[5]  ;
; N/A   ; None              ; 13.481 ns       ; IN[9]  ; BUS[9]  ;
; N/A   ; None              ; 13.066 ns       ; IN[10] ; BUS[10] ;
; N/A   ; None              ; 12.979 ns       ; IN[7]  ; BUS[7]  ;
; N/A   ; None              ; 12.814 ns       ; IN[14] ; ALU[15] ;
; N/A   ; None              ; 12.741 ns       ; IN[14] ; CompOut ;
; N/A   ; None              ; 12.705 ns       ; IN[15] ; ALU[15] ;
; N/A   ; None              ; 12.591 ns       ; IN[13] ; BUS[13] ;
; N/A   ; None              ; 12.578 ns       ; IN[14] ; ALU[14] ;
; N/A   ; None              ; 12.465 ns       ; IN[11] ; BUS[11] ;
; N/A   ; None              ; 11.230 ns       ; IN[15] ; CompOut ;
; N/A   ; None              ; 9.251 ns        ; IN[14] ; BUS[14] ;
; N/A   ; None              ; 9.226 ns        ; IN[15] ; BUS[15] ;
+-------+-------------------+-----------------+--------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-----------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                                                                                        ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-----------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 4.691 ns  ; IN[15] ; REG16A_V:inst|c_out[15]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; 4.586 ns  ; IN[15] ; REG_AR7:inst8|ramdata~83                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 4.419 ns  ; IN[15] ; REG_AR7:inst8|ramdata~67                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 4.419 ns  ; IN[15] ; REG_AR7:inst8|ramdata~35                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 4.372 ns  ; IN[15] ; REG_AR7:inst8|ramdata~51                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 4.131 ns  ; IN[15] ; REG_AR7:inst8|ramdata~115                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 4.128 ns  ; IN[15] ; REG_AR7:inst8|ramdata~99                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 4.124 ns  ; IN[15] ; REG_AR7:inst8|ramdata~131                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 3.910 ns  ; IN[15] ; REGA_V:inst9|c_out[15]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; 3.865 ns  ; IN[15] ; REG_AR7:inst8|ramdata~147                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 3.858 ns  ; IN[14] ; REG16A_V:inst|c_out[14]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; 3.543 ns  ; IN[15] ; REG16A_V:inst|c_out[15]                                                                                   ; STEP     ;
; N/A                                     ; None                                                ; 3.285 ns  ; IN[14] ; REG_AR7:inst8|ramdata~130                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 3.280 ns  ; IN[14] ; REG_AR7:inst8|ramdata~50                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 3.165 ns  ; IN[14] ; REG_AR7:inst8|ramdata~82                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 3.140 ns  ; IN[14] ; REG_AR7:inst8|ramdata~98                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 3.139 ns  ; IN[14] ; REG_AR7:inst8|ramdata~114                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 3.063 ns  ; IN[14] ; REG_AR7:inst8|ramdata~66                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 3.063 ns  ; IN[14] ; REG_AR7:inst8|ramdata~34                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 3.034 ns  ; IN[14] ; REGT_V:inst11|v1[13]                                                                                      ; STEP     ;
; N/A                                     ; None                                                ; 2.920 ns  ; IN[14] ; REG_AR7:inst8|ramdata~146                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 2.907 ns  ; IN[14] ; REGT_V:inst11|v1[14]                                                                                      ; STEP     ;
; N/A                                     ; None                                                ; 2.861 ns  ; IN[14] ; REGT_V:inst11|v1[13]                                                                                      ; CLK      ;
; N/A                                     ; None                                                ; 2.850 ns  ; IN[15] ; REG_AR7:inst8|ramdata~83                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 2.734 ns  ; IN[14] ; REGT_V:inst11|v1[14]                                                                                      ; CLK      ;
; N/A                                     ; None                                                ; 2.710 ns  ; IN[14] ; REG16A_V:inst|c_out[14]                                                                                   ; STEP     ;
; N/A                                     ; None                                                ; 2.707 ns  ; IN[14] ; REGA_V:inst9|c_out[14]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; 2.688 ns  ; IN[15] ; REG16A_V:inst2|c_out[15]                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 2.683 ns  ; IN[15] ; REG_AR7:inst8|ramdata~67                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 2.683 ns  ; IN[15] ; REG_AR7:inst8|ramdata~35                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 2.636 ns  ; IN[15] ; REG_AR7:inst8|ramdata~51                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 2.531 ns  ; IN[14] ; REGT_V:inst11|v1[15]                                                                                      ; STEP     ;
; N/A                                     ; None                                                ; 2.526 ns  ; IN[14] ; REGA_V:inst13|c_out[14]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; 2.483 ns  ; IN[15] ; REGT_V:inst11|v1[14]                                                                                      ; STEP     ;
; N/A                                     ; None                                                ; 2.412 ns  ; IN[15] ; REGT_V:inst11|v1[0]                                                                                       ; STEP     ;
; N/A                                     ; None                                                ; 2.395 ns  ; IN[15] ; REG_AR7:inst8|ramdata~115                                                                                 ; CLK      ;
; N/A                                     ; None                                                ; 2.392 ns  ; IN[15] ; REG_AR7:inst8|ramdata~99                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 2.388 ns  ; IN[15] ; REG_AR7:inst8|ramdata~131                                                                                 ; CLK      ;
; N/A                                     ; None                                                ; 2.358 ns  ; IN[14] ; REGT_V:inst11|v1[15]                                                                                      ; CLK      ;
; N/A                                     ; None                                                ; 2.321 ns  ; IN[14] ; REGA_V:inst10|c_out[14]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; 2.312 ns  ; IN[15] ; REGT_V:inst11|v1[15]                                                                                      ; STEP     ;
; N/A                                     ; None                                                ; 2.310 ns  ; IN[15] ; REGT_V:inst11|v1[14]                                                                                      ; CLK      ;
; N/A                                     ; None                                                ; 2.239 ns  ; IN[15] ; REGT_V:inst11|v1[0]                                                                                       ; CLK      ;
; N/A                                     ; None                                                ; 2.174 ns  ; IN[15] ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_datain_reg15 ; CLK      ;
; N/A                                     ; None                                                ; 2.139 ns  ; IN[15] ; REGT_V:inst11|v1[15]                                                                                      ; CLK      ;
; N/A                                     ; None                                                ; 2.129 ns  ; IN[15] ; REG_AR7:inst8|ramdata~147                                                                                 ; CLK      ;
; N/A                                     ; None                                                ; 1.737 ns  ; IN[15] ; REG16A_V:inst2|c_out[15]                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 1.687 ns  ; IN[14] ; REG16A_V:inst2|c_out[14]                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 1.549 ns  ; IN[14] ; REG_AR7:inst8|ramdata~130                                                                                 ; CLK      ;
; N/A                                     ; None                                                ; 1.544 ns  ; IN[14] ; REG_AR7:inst8|ramdata~50                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 1.438 ns  ; IN[14] ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLK      ;
; N/A                                     ; None                                                ; 1.429 ns  ; IN[14] ; REG_AR7:inst8|ramdata~82                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 1.404 ns  ; IN[14] ; REG_AR7:inst8|ramdata~98                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 1.403 ns  ; IN[14] ; REG_AR7:inst8|ramdata~114                                                                                 ; CLK      ;
; N/A                                     ; None                                                ; 1.340 ns  ; IN[15] ; REGA_V:inst13|c_out[15]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; 1.327 ns  ; IN[14] ; REG_AR7:inst8|ramdata~66                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 1.327 ns  ; IN[14] ; REG_AR7:inst8|ramdata~34                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; 1.184 ns  ; IN[14] ; REG_AR7:inst8|ramdata~146                                                                                 ; CLK      ;
; N/A                                     ; None                                                ; 0.910 ns  ; IN[11] ; REG16A_V:inst|c_out[11]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; 0.782 ns  ; IN[15] ; REGA_V:inst10|c_out[15]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; 0.736 ns  ; IN[14] ; REG16A_V:inst2|c_out[14]                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.703 ns  ; IN[12] ; REG_AR7:inst8|ramdata~64                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.645 ns  ; IN[12] ; REG16A_V:inst|c_out[12]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; 0.604 ns  ; IN[7]  ; REG16A_V:inst|c_out[7]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; 0.580 ns  ; IN[14] ; REGT_V:inst11|v1[0]                                                                                       ; STEP     ;
; N/A                                     ; None                                                ; 0.575 ns  ; IN[9]  ; REG16A_V:inst|c_out[9]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; 0.527 ns  ; IN[7]  ; REG_AR7:inst8|ramdata~123                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 0.524 ns  ; IN[7]  ; REG_AR7:inst8|ramdata~91                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.407 ns  ; IN[14] ; REGT_V:inst11|v1[0]                                                                                       ; CLK      ;
; N/A                                     ; None                                                ; 0.388 ns  ; IN[9]  ; REG_AR7:inst8|ramdata~61                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.373 ns  ; IN[7]  ; REG_AR7:inst8|ramdata~43                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.366 ns  ; IN[12] ; REG_AR7:inst8|ramdata~80                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.351 ns  ; IN[0]  ; REGA_V:inst10|c_out[0]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; 0.347 ns  ; IN[12] ; REG_AR7:inst8|ramdata~112                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 0.347 ns  ; IN[12] ; REG_AR7:inst8|ramdata~128                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 0.264 ns  ; IN[12] ; REG_AR7:inst8|ramdata~144                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 0.261 ns  ; IN[12] ; REG_AR7:inst8|ramdata~96                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.223 ns  ; IN[7]  ; REG_AR7:inst8|ramdata~75                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.223 ns  ; IN[7]  ; REG_AR7:inst8|ramdata~59                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.221 ns  ; IN[5]  ; REGA_V:inst9|c_out[5]                                                                                     ; CLK      ;
; N/A                                     ; None                                                ; 0.215 ns  ; IN[10] ; REG16A_V:inst|c_out[10]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; 0.180 ns  ; IN[10] ; REG_AR7:inst8|ramdata~62                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.163 ns  ; IN[2]  ; REG16A_V:inst|c_out[2]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; 0.123 ns  ; IN[11] ; REG_AR7:inst8|ramdata~63                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.120 ns  ; IN[11] ; REG_AR7:inst8|ramdata~79                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.058 ns  ; IN[4]  ; REGA_V:inst10|c_out[4]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; 0.043 ns  ; IN[5]  ; REG16A_V:inst|c_out[5]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; 0.026 ns  ; IN[6]  ; REGA_V:inst9|c_out[6]                                                                                     ; CLK      ;
; N/A                                     ; None                                                ; 0.019 ns  ; IN[9]  ; REG_AR7:inst8|ramdata~93                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.018 ns  ; IN[9]  ; REG_AR7:inst8|ramdata~45                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.017 ns  ; IN[9]  ; REG_AR7:inst8|ramdata~125                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 0.016 ns  ; IN[9]  ; REG_AR7:inst8|ramdata~29                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.015 ns  ; IN[9]  ; REG_AR7:inst8|ramdata~141                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 0.012 ns  ; IN[9]  ; REG_AR7:inst8|ramdata~77                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; 0.008 ns  ; IN[9]  ; REG_AR7:inst8|ramdata~109                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; 0.001 ns  ; IN[6]  ; REG_AR7:inst8|ramdata~74                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.004 ns ; IN[6]  ; REG_AR7:inst8|ramdata~58                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.029 ns ; IN[11] ; REG_AR7:inst8|ramdata~143                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.043 ns ; IN[2]  ; REGA_V:inst10|c_out[2]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.045 ns ; IN[11] ; REG_AR7:inst8|ramdata~31                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.049 ns ; IN[11] ; REG_AR7:inst8|ramdata~47                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.068 ns ; IN[11] ; REGA_V:inst9|c_out[11]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.084 ns ; IN[11] ; REG_AR7:inst8|ramdata~95                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.085 ns ; IN[11] ; REG_AR7:inst8|ramdata~127                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.098 ns ; IN[7]  ; REG_AR7:inst8|ramdata~107                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.098 ns ; IN[5]  ; REG_AR7:inst8|ramdata~105                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.101 ns ; IN[7]  ; REG_AR7:inst8|ramdata~139                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.102 ns ; IN[5]  ; REG_AR7:inst8|ramdata~137                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.142 ns ; IN[11] ; REG_AR7:inst8|ramdata~111                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.150 ns ; IN[2]  ; REG_AR7:inst8|ramdata~70                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.153 ns ; IN[7]  ; REG_AR7:inst8|ramdata~27                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.180 ns ; IN[10] ; REG_AR7:inst8|ramdata~142                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.208 ns ; IN[3]  ; REGA_V:inst10|c_out[3]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.214 ns ; IN[6]  ; REG_AR7:inst8|ramdata~42                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.216 ns ; IN[6]  ; REG_AR7:inst8|ramdata~26                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.216 ns ; IN[0]  ; REG16A_V:inst|c_out[0]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.238 ns ; IN[11] ; REG16A_V:inst|c_out[11]                                                                                   ; STEP     ;
; N/A                                     ; None                                                ; -0.242 ns ; IN[9]  ; REGA_V:inst9|c_out[9]                                                                                     ; CLK      ;
; N/A                                     ; None                                                ; -0.280 ns ; IN[12] ; REG_AR7:inst8|ramdata~48                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.280 ns ; IN[12] ; REG_AR7:inst8|ramdata~32                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.281 ns ; IN[12] ; REGA_V:inst9|c_out[12]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.290 ns ; IN[0]  ; REG_AR7:inst8|ramdata~132                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.315 ns ; IN[2]  ; REG_AR7:inst8|ramdata~54                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.316 ns ; IN[2]  ; REG_AR7:inst8|ramdata~22                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.339 ns ; IN[4]  ; REG16A_V:inst|c_out[4]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.354 ns ; IN[10] ; REG_AR7:inst8|ramdata~110                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.366 ns ; IN[10] ; REGA_V:inst9|c_out[10]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.377 ns ; IN[5]  ; REG_AR7:inst8|ramdata~89                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.377 ns ; IN[5]  ; REG_AR7:inst8|ramdata~121                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.382 ns ; IN[4]  ; REG_AR7:inst8|ramdata~120                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.396 ns ; IN[2]  ; REG_AR7:inst8|ramdata~118                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.403 ns ; IN[2]  ; REG_AR7:inst8|ramdata~38                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.463 ns ; IN[5]  ; REG_AR7:inst8|ramdata~41                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.484 ns ; IN[10] ; REG_AR7:inst8|ramdata~94                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.486 ns ; IN[10] ; REG_AR7:inst8|ramdata~126                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.492 ns ; IN[4]  ; REGA_V:inst9|c_out[4]                                                                                     ; CLK      ;
; N/A                                     ; None                                                ; -0.503 ns ; IN[12] ; REG16A_V:inst|c_out[12]                                                                                   ; STEP     ;
; N/A                                     ; None                                                ; -0.529 ns ; IN[4]  ; REG_AR7:inst8|ramdata~136                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.530 ns ; IN[4]  ; REG_AR7:inst8|ramdata~104                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.536 ns ; IN[6]  ; REG16A_V:inst|c_out[6]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.544 ns ; IN[7]  ; REG16A_V:inst|c_out[7]                                                                                    ; STEP     ;
; N/A                                     ; None                                                ; -0.558 ns ; IN[0]  ; REG_AR7:inst8|ramdata~84                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.562 ns ; IN[0]  ; REG_AR7:inst8|ramdata~100                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.573 ns ; IN[9]  ; REG16A_V:inst|c_out[9]                                                                                    ; STEP     ;
; N/A                                     ; None                                                ; -0.583 ns ; IN[0]  ; REG_AR7:inst8|ramdata~36                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.605 ns ; IN[5]  ; REG_AR7:inst8|ramdata~73                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.605 ns ; IN[2]  ; REG_AR7:inst8|ramdata~134                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.610 ns ; IN[5]  ; REG_AR7:inst8|ramdata~57                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.613 ns ; IN[5]  ; REG_AR7:inst8|ramdata~25                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.624 ns ; IN[2]  ; REG_AR7:inst8|ramdata~102                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.624 ns ; IN[2]  ; REG_AR7:inst8|ramdata~86                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.625 ns ; IN[1]  ; REGA_V:inst10|c_out[1]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.663 ns ; IN[7]  ; REGT_V:inst11|v1[9]                                                                                       ; STEP     ;
; N/A                                     ; None                                                ; -0.676 ns ; IN[6]  ; REG_AR7:inst8|ramdata~122                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.727 ns ; IN[10] ; REG_AR7:inst8|ramdata~46                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.727 ns ; IN[10] ; REG_AR7:inst8|ramdata~30                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.729 ns ; IN[10] ; REG_AR7:inst8|ramdata~78                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.760 ns ; IN[6]  ; REG_AR7:inst8|ramdata~106                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.764 ns ; IN[6]  ; REG_AR7:inst8|ramdata~138                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.770 ns ; IN[1]  ; REG16A_V:inst|c_out[1]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.781 ns ; IN[7]  ; REGT_V:inst11|v1[6]                                                                                       ; STEP     ;
; N/A                                     ; None                                                ; -0.787 ns ; IN[4]  ; REG_AR7:inst8|ramdata~72                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.789 ns ; IN[0]  ; REG_AR7:inst8|ramdata~52                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.789 ns ; IN[0]  ; REG_AR7:inst8|ramdata~116                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.791 ns ; IN[0]  ; REG_AR7:inst8|ramdata~20                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.792 ns ; IN[0]  ; REG_AR7:inst8|ramdata~68                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.797 ns ; IN[9]  ; REGA_V:inst10|c_out[9]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.800 ns ; IN[7]  ; REGT_V:inst11|v1[10]                                                                                      ; STEP     ;
; N/A                                     ; None                                                ; -0.806 ns ; IN[10] ; REGA_V:inst13|c_out[10]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; -0.815 ns ; IN[7]  ; REGA_V:inst9|c_out[7]                                                                                     ; CLK      ;
; N/A                                     ; None                                                ; -0.825 ns ; IN[3]  ; REG16A_V:inst|c_out[3]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.836 ns ; IN[7]  ; REGT_V:inst11|v1[9]                                                                                       ; CLK      ;
; N/A                                     ; None                                                ; -0.855 ns ; IN[13] ; REG16A_V:inst|c_out[13]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; -0.889 ns ; IN[11] ; REGA_V:inst10|c_out[11]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; -0.898 ns ; IN[10] ; REGT_V:inst11|v1[9]                                                                                       ; STEP     ;
; N/A                                     ; None                                                ; -0.908 ns ; IN[4]  ; REG_AR7:inst8|ramdata~40                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.909 ns ; IN[12] ; REGA_V:inst10|c_out[12]                                                                                   ; CLK      ;
; N/A                                     ; None                                                ; -0.929 ns ; IN[4]  ; REG_AR7:inst8|ramdata~88                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.933 ns ; IN[10] ; REG16A_V:inst|c_out[10]                                                                                   ; STEP     ;
; N/A                                     ; None                                                ; -0.938 ns ; IN[4]  ; REG_AR7:inst8|ramdata~56                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.941 ns ; IN[4]  ; REG_AR7:inst8|ramdata~24                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -0.951 ns ; IN[13] ; REG_AR7:inst8|ramdata~145                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -0.954 ns ; IN[7]  ; REGT_V:inst11|v1[6]                                                                                       ; CLK      ;
; N/A                                     ; None                                                ; -0.954 ns ; IN[7]  ; REGA_V:inst10|c_out[7]                                                                                    ; CLK      ;
; N/A                                     ; None                                                ; -0.973 ns ; IN[7]  ; REGT_V:inst11|v1[10]                                                                                      ; CLK      ;
; N/A                                     ; None                                                ; -0.985 ns ; IN[2]  ; REG16A_V:inst|c_out[2]                                                                                    ; STEP     ;
; N/A                                     ; None                                                ; -1.026 ns ; IN[6]  ; REG_AR7:inst8|ramdata~90                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -1.033 ns ; IN[12] ; REG_AR7:inst8|ramdata~64                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; -1.035 ns ; IN[10] ; REGT_V:inst11|v1[10]                                                                                      ; STEP     ;
; N/A                                     ; None                                                ; -1.071 ns ; IN[10] ; REGT_V:inst11|v1[9]                                                                                       ; CLK      ;
; N/A                                     ; None                                                ; -1.099 ns ; IN[2]  ; REGA_V:inst9|c_out[2]                                                                                     ; CLK      ;
; N/A                                     ; None                                                ; -1.105 ns ; IN[5]  ; REG16A_V:inst|c_out[5]                                                                                    ; STEP     ;
; N/A                                     ; None                                                ; -1.143 ns ; IN[3]  ; REG_AR7:inst8|ramdata~119                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -1.160 ns ; IN[3]  ; REG_AR7:inst8|ramdata~135                                                                                 ; STEP     ;
; N/A                                     ; None                                                ; -1.184 ns ; IN[3]  ; REG_AR7:inst8|ramdata~71                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -1.208 ns ; IN[10] ; REGT_V:inst11|v1[10]                                                                                      ; CLK      ;
; N/A                                     ; None                                                ; -1.209 ns ; IN[7]  ; REG_AR7:inst8|ramdata~123                                                                                 ; CLK      ;
; N/A                                     ; None                                                ; -1.212 ns ; IN[7]  ; REG_AR7:inst8|ramdata~91                                                                                  ; CLK      ;
; N/A                                     ; None                                                ; -1.214 ns ; IN[13] ; REG_AR7:inst8|ramdata~81                                                                                  ; STEP     ;
; N/A                                     ; None                                                ; -1.241 ns ; IN[7]  ; RAMK:inst7|altsyncram:altsyncram_component|altsyncram_fbd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                                                                                           ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-----------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Feb 18 21:57:27 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "STEP" is an undefined clock
Warning: Found 61 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst19" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.reset1" as buffer
    Info: Detected gated clock "inst18" as buffer
    Info: Detected gated clock "CONTRLA:inst5|WideOr6~5" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.jmpeq1" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.loadI2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.jmplt1" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.incPC" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.and4" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.add4" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.or4" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.xor4" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.loadPc2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.incPc3" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.reset3" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.loadI6" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.load3" as buffer
    Info: Detected gated clock "inst21" as buffer
    Info: Detected gated clock "inst20" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.or3" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.dec2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.xor3" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.add3" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.and3" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.rotr1" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.not2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.shftl1" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.rotl1" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.shftr1" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.sub3" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.move1" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.jmp1" as buffer
    Info: Detected gated clock "CONTRLA:inst5|WideOr6~0" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.jmpgt1" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.jmplte1" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.move2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.shftr2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.shftl2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.inc4" as buffer
    Info: Detected gated clock "CONTRLA:inst5|Selector7~0" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.sub4" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.rotl2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.not4" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.rotr2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.dec4" as buffer
    Info: Detected gated clock "CONTRLA:inst5|WideOr14~5" as buffer
    Info: Detected ripple clock "REGA_V:inst10|c_out[15]" as buffer
    Info: Detected gated clock "CONTRLA:inst5|WideOr6~3" as buffer
    Info: Detected gated clock "CONTRLA:inst5|WideOr6~2" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.inc2" as buffer
    Info: Detected gated clock "REGT_V:inst11|v1[2]~0" as buffer
    Info: Detected gated clock "CONTRLA:inst5|WideOr6~1" as buffer
    Info: Detected gated clock "CONTRLA:inst5|WideOr11~4" as buffer
    Info: Detected gated clock "CONTRLA:inst5|Selector7~1" as buffer
    Info: Detected gated clock "CONTRLA:inst5|WideOr11~5" as buffer
    Info: Detected ripple clock "STEP2:inst17|inst1" as buffer
    Info: Detected ripple clock "STEP2:inst17|inst2" as buffer
    Info: Detected gated clock "CONTRLA:inst5|WideOr6~4" as buffer
    Info: Detected gated clock "STEP2:inst17|inst3" as buffer
    Info: Detected ripple clock "STEP2:inst17|inst" as buffer
    Info: Detected ripple clock "CONTRLA:inst5|current_state.store3" as buffer
Info: Clock "CLK" has Internal fmax of 105.97 MHz between source register "REG16A_V:inst2|c_out[4]" and destination register "REGT_V:inst11|v1[2]" (period= 9.437 ns)
    Info: + Longest register to register delay is 11.031 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2|c_out[4]'
        Info: 2: + IC(0.525 ns) + CELL(0.420 ns) = 0.945 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 1; COMB Node = 'CONTRLA:inst5|Selector6~0'
        Info: 3: + IC(0.664 ns) + CELL(0.150 ns) = 1.759 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 49; COMB Node = 'CONTRLA:inst5|Selector6~1'
        Info: 4: + IC(0.838 ns) + CELL(0.437 ns) = 3.034 ns; Loc. = LCCOMB_X29_Y21_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8|ramdata~158'
        Info: 5: + IC(0.717 ns) + CELL(0.150 ns) = 3.901 ns; Loc. = LCCOMB_X28_Y22_N8; Fanout = 1; COMB Node = 'REG_AR7:inst8|ramdata~159'
        Info: 6: + IC(0.248 ns) + CELL(0.271 ns) = 4.420 ns; Loc. = LCCOMB_X28_Y22_N28; Fanout = 3; COMB Node = 'REG_AR7:inst8|ramdata~162'
        Info: 7: + IC(0.986 ns) + CELL(0.150 ns) = 5.556 ns; Loc. = LCCOMB_X24_Y23_N10; Fanout = 24; COMB Node = 'REGT_V:inst11|c_out[1]~11'
        Info: 8: + IC(0.272 ns) + CELL(0.414 ns) = 6.242 ns; Loc. = LCCOMB_X24_Y23_N20; Fanout = 2; COMB Node = 'ALU_V:inst1|Add0~24'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 6.652 ns; Loc. = LCCOMB_X24_Y23_N22; Fanout = 1; COMB Node = 'ALU_V:inst1|Add0~25'
        Info: 10: + IC(0.948 ns) + CELL(0.150 ns) = 7.750 ns; Loc. = LCCOMB_X22_Y21_N8; Fanout = 1; COMB Node = 'ALU_V:inst1|Add0~98'
        Info: 11: + IC(0.906 ns) + CELL(0.245 ns) = 8.901 ns; Loc. = LCCOMB_X28_Y21_N4; Fanout = 5; COMB Node = 'ALU_V:inst1|Add0~99'
        Info: 12: + IC(1.017 ns) + CELL(0.150 ns) = 10.068 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 1; COMB Node = 'SFT4A:inst12|Mux13~0'
        Info: 13: + IC(0.729 ns) + CELL(0.150 ns) = 10.947 ns; Loc. = LCCOMB_X25_Y21_N14; Fanout = 1; COMB Node = 'SFT4A:inst12|Mux13~1'
        Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 11.031 ns; Loc. = LCFF_X25_Y21_N15; Fanout = 1; REG Node = 'REGT_V:inst11|v1[2]'
        Info: Total cell delay = 3.181 ns ( 28.84 % )
        Info: Total interconnect delay = 7.850 ns ( 71.16 % )
    Info: - Smallest clock skew is 1.808 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 9.523 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17|inst3'
            Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17|inst1'
            Info: 4: + IC(1.935 ns) + CELL(0.438 ns) = 6.143 ns; Loc. = LCCOMB_X21_Y24_N22; Fanout = 1; COMB Node = 'inst20'
            Info: 5: + IC(1.817 ns) + CELL(0.000 ns) = 7.960 ns; Loc. = CLKCTRL_G10; Fanout = 16; COMB Node = 'inst20~clkctrl'
            Info: 6: + IC(1.026 ns) + CELL(0.537 ns) = 9.523 ns; Loc. = LCFF_X25_Y21_N15; Fanout = 1; REG Node = 'REGT_V:inst11|v1[2]'
            Info: Total cell delay = 2.763 ns ( 29.01 % )
            Info: Total interconnect delay = 6.760 ns ( 70.99 % )
        Info: - Longest clock path from clock "CLK" to source register is 7.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17|inst3'
            Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17|inst1'
            Info: 4: + IC(0.363 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 1; COMB Node = 'inst21'
            Info: 5: + IC(1.580 ns) + CELL(0.000 ns) = 6.151 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'inst21~clkctrl'
            Info: 6: + IC(1.027 ns) + CELL(0.537 ns) = 7.715 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2|c_out[4]'
            Info: Total cell delay = 2.763 ns ( 35.81 % )
            Info: Total interconnect delay = 4.952 ns ( 64.19 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "STEP" has Internal fmax of 67.27 MHz between source register "REG_AR7:inst8|ramdata~38" and destination register "CONTRLA:inst5|current_state.jmpgt6" (period= 14.865 ns)
    Info: + Longest register to register delay is 7.900 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y26_N9; Fanout = 1; REG Node = 'REG_AR7:inst8|ramdata~38'
        Info: 2: + IC(1.039 ns) + CELL(0.150 ns) = 1.189 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 1; COMB Node = 'REG_AR7:inst8|ramdata~175'
        Info: 3: + IC(0.442 ns) + CELL(0.150 ns) = 1.781 ns; Loc. = LCCOMB_X29_Y23_N14; Fanout = 1; COMB Node = 'REG_AR7:inst8|ramdata~176'
        Info: 4: + IC(0.251 ns) + CELL(0.271 ns) = 2.303 ns; Loc. = LCCOMB_X29_Y23_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8|ramdata~177'
        Info: 5: + IC(0.960 ns) + CELL(0.271 ns) = 3.534 ns; Loc. = LCCOMB_X24_Y23_N2; Fanout = 24; COMB Node = 'REGT_V:inst11|c_out[2]~20'
        Info: 6: + IC(0.702 ns) + CELL(0.393 ns) = 4.629 ns; Loc. = LCCOMB_X23_Y23_N4; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.700 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~7'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.771 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.842 ns; Loc. = LCCOMB_X23_Y23_N10; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~11'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.913 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~13'
        Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 5.072 ns; Loc. = LCCOMB_X23_Y23_N14; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~15'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.143 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~17'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.214 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~19'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.285 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~21'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.356 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~23'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.427 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~25'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.498 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~27'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.569 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~29'
        Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 5.979 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~30'
        Info: 20: + IC(0.736 ns) + CELL(0.275 ns) = 6.990 ns; Loc. = LCCOMB_X23_Y24_N18; Fanout = 1; COMB Node = 'COMP_V:inst4|Mux0~13'
        Info: 21: + IC(0.253 ns) + CELL(0.150 ns) = 7.393 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 6; COMB Node = 'COMP_V:inst4|Mux0~14'
        Info: 22: + IC(0.273 ns) + CELL(0.150 ns) = 7.816 ns; Loc. = LCCOMB_X23_Y24_N4; Fanout = 1; COMB Node = 'CONTRLA:inst5|next_state.jmpgt6~0'
        Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 7.900 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5|current_state.jmpgt6'
        Info: Total cell delay = 3.244 ns ( 41.06 % )
        Info: Total interconnect delay = 4.656 ns ( 58.94 % )
    Info: - Smallest clock skew is -6.751 ns
        Info: + Shortest clock path from clock "STEP" to destination register is 2.674 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'STEP~clkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5|current_state.jmpgt6'
            Info: Total cell delay = 1.536 ns ( 57.44 % )
            Info: Total interconnect delay = 1.138 ns ( 42.56 % )
        Info: - Longest clock path from clock "STEP" to source register is 9.425 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'
            Info: 2: + IC(1.734 ns) + CELL(0.787 ns) = 3.520 ns; Loc. = LCFF_X29_Y24_N5; Fanout = 1; REG Node = 'CONTRLA:inst5|current_state.and4'
            Info: 3: + IC(0.723 ns) + CELL(0.150 ns) = 4.393 ns; Loc. = LCCOMB_X29_Y24_N0; Fanout = 1; COMB Node = 'CONTRLA:inst5|Selector7~0'
            Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 4.788 ns; Loc. = LCCOMB_X29_Y24_N24; Fanout = 13; COMB Node = 'CONTRLA:inst5|Selector7~1'
            Info: 5: + IC(1.243 ns) + CELL(0.275 ns) = 6.306 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 1; COMB Node = 'inst18'
            Info: 6: + IC(1.572 ns) + CELL(0.000 ns) = 7.878 ns; Loc. = CLKCTRL_G0; Fanout = 128; COMB Node = 'inst18~clkctrl'
            Info: 7: + IC(1.010 ns) + CELL(0.537 ns) = 9.425 ns; Loc. = LCFF_X25_Y26_N9; Fanout = 1; REG Node = 'REG_AR7:inst8|ramdata~38'
            Info: Total cell delay = 2.898 ns ( 30.75 % )
            Info: Total interconnect delay = 6.527 ns ( 69.25 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "STEP" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CONTRLA:inst5|current_state.rotl1" and destination pin or register "REGT_V:inst11|v1[15]" for clock "STEP" (Hold time is 5.401 ns)
    Info: + Largest clock skew is 6.695 ns
        Info: + Longest clock path from clock "STEP" to destination register is 9.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'
            Info: 2: + IC(1.600 ns) + CELL(0.787 ns) = 3.386 ns; Loc. = LCFF_X21_Y25_N25; Fanout = 3; REG Node = 'CONTRLA:inst5|current_state.xor3'
            Info: 3: + IC(0.742 ns) + CELL(0.398 ns) = 4.526 ns; Loc. = LCCOMB_X21_Y25_N18; Fanout = 1; COMB Node = 'CONTRLA:inst5|WideOr6~3'
            Info: 4: + IC(0.740 ns) + CELL(0.150 ns) = 5.416 ns; Loc. = LCCOMB_X22_Y22_N6; Fanout = 4; COMB Node = 'CONTRLA:inst5|WideOr6~4'
            Info: 5: + IC(0.750 ns) + CELL(0.150 ns) = 6.316 ns; Loc. = LCCOMB_X21_Y24_N22; Fanout = 1; COMB Node = 'inst20'
            Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 8.133 ns; Loc. = CLKCTRL_G10; Fanout = 16; COMB Node = 'inst20~clkctrl'
            Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 9.686 ns; Loc. = LCFF_X22_Y23_N21; Fanout = 1; REG Node = 'REGT_V:inst11|v1[15]'
            Info: Total cell delay = 3.021 ns ( 31.19 % )
            Info: Total interconnect delay = 6.665 ns ( 68.81 % )
        Info: - Shortest clock path from clock "STEP" to source register is 2.991 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'
            Info: 2: + IC(1.455 ns) + CELL(0.537 ns) = 2.991 ns; Loc. = LCFF_X22_Y24_N23; Fanout = 6; REG Node = 'CONTRLA:inst5|current_state.rotl1'
            Info: Total cell delay = 1.536 ns ( 51.35 % )
            Info: Total interconnect delay = 1.455 ns ( 48.65 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y24_N23; Fanout = 6; REG Node = 'CONTRLA:inst5|current_state.rotl1'
        Info: 2: + IC(0.807 ns) + CELL(0.419 ns) = 1.226 ns; Loc. = LCCOMB_X22_Y23_N20; Fanout = 1; COMB Node = 'SFT4A:inst12|Mux0~18'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.310 ns; Loc. = LCFF_X22_Y23_N21; Fanout = 1; REG Node = 'REGT_V:inst11|v1[15]'
        Info: Total cell delay = 0.503 ns ( 38.40 % )
        Info: Total interconnect delay = 0.807 ns ( 61.60 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "CONTRLA:inst5|current_state.jmpgt6" (data pin = "IN[8]", clock pin = "STEP") is 10.833 ns
    Info: + Longest pin to register delay is 13.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 1; PIN Node = 'IN[8]'
        Info: 2: + IC(5.796 ns) + CELL(0.438 ns) = 7.066 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 1; COMB Node = 'REGT_V:inst11|c_out[8]~36'
        Info: 3: + IC(1.269 ns) + CELL(0.275 ns) = 8.610 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 2; COMB Node = 'REGT_V:inst11|c_out[8]~37'
        Info: 4: + IC(0.702 ns) + CELL(0.271 ns) = 9.583 ns; Loc. = LCCOMB_X24_Y25_N26; Fanout = 23; COMB Node = 'REGT_V:inst11|c_out[8]~38'
        Info: 5: + IC(0.789 ns) + CELL(0.414 ns) = 10.786 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~17'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.857 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~19'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.928 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~21'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.999 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~23'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 11.070 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~25'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.141 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~27'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.212 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~29'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 11.622 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 1; COMB Node = 'COMP_V:inst4|LessThan1~30'
        Info: 13: + IC(0.736 ns) + CELL(0.275 ns) = 12.633 ns; Loc. = LCCOMB_X23_Y24_N18; Fanout = 1; COMB Node = 'COMP_V:inst4|Mux0~13'
        Info: 14: + IC(0.253 ns) + CELL(0.150 ns) = 13.036 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 6; COMB Node = 'COMP_V:inst4|Mux0~14'
        Info: 15: + IC(0.273 ns) + CELL(0.150 ns) = 13.459 ns; Loc. = LCCOMB_X23_Y24_N4; Fanout = 1; COMB Node = 'CONTRLA:inst5|next_state.jmpgt6~0'
        Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 13.543 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5|current_state.jmpgt6'
        Info: Total cell delay = 3.725 ns ( 27.50 % )
        Info: Total interconnect delay = 9.818 ns ( 72.50 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "STEP" to destination register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'STEP~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5|current_state.jmpgt6'
        Info: Total cell delay = 1.536 ns ( 57.44 % )
        Info: Total interconnect delay = 1.138 ns ( 42.56 % )
Info: tco from clock "CLK" to destination pin "ALU[11]" through register "REG16A_V:inst2|c_out[4]" is 22.258 ns
    Info: + Longest clock path from clock "CLK" to source register is 7.715 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17|inst3'
        Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17|inst1'
        Info: 4: + IC(0.363 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 1; COMB Node = 'inst21'
        Info: 5: + IC(1.580 ns) + CELL(0.000 ns) = 6.151 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'inst21~clkctrl'
        Info: 6: + IC(1.027 ns) + CELL(0.537 ns) = 7.715 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2|c_out[4]'
        Info: Total cell delay = 2.763 ns ( 35.81 % )
        Info: Total interconnect delay = 4.952 ns ( 64.19 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 14.293 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2|c_out[4]'
        Info: 2: + IC(0.525 ns) + CELL(0.420 ns) = 0.945 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 1; COMB Node = 'CONTRLA:inst5|Selector6~0'
        Info: 3: + IC(0.664 ns) + CELL(0.150 ns) = 1.759 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 49; COMB Node = 'CONTRLA:inst5|Selector6~1'
        Info: 4: + IC(0.844 ns) + CELL(0.437 ns) = 3.040 ns; Loc. = LCCOMB_X30_Y22_N10; Fanout = 1; COMB Node = 'REG_AR7:inst8|ramdata~208'
        Info: 5: + IC(0.956 ns) + CELL(0.150 ns) = 4.146 ns; Loc. = LCCOMB_X27_Y23_N4; Fanout = 1; COMB Node = 'REG_AR7:inst8|ramdata~209'
        Info: 6: + IC(0.738 ns) + CELL(0.271 ns) = 5.155 ns; Loc. = LCCOMB_X27_Y25_N8; Fanout = 3; COMB Node = 'REG_AR7:inst8|ramdata~212'
        Info: 7: + IC(0.714 ns) + CELL(0.150 ns) = 6.019 ns; Loc. = LCCOMB_X24_Y25_N20; Fanout = 24; COMB Node = 'REGT_V:inst11|c_out[11]~41'
        Info: 8: + IC(0.775 ns) + CELL(0.275 ns) = 7.069 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 1; COMB Node = 'ALU_V:inst1|Mux4~9'
        Info: 9: + IC(0.253 ns) + CELL(0.275 ns) = 7.597 ns; Loc. = LCCOMB_X23_Y26_N20; Fanout = 1; COMB Node = 'ALU_V:inst1|Mux4~6'
        Info: 10: + IC(0.248 ns) + CELL(0.271 ns) = 8.116 ns; Loc. = LCCOMB_X23_Y26_N30; Fanout = 1; COMB Node = 'ALU_V:inst1|Mux4~7'
        Info: 11: + IC(0.763 ns) + CELL(0.420 ns) = 9.299 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 4; COMB Node = 'ALU_V:inst1|Add0~67'
        Info: 12: + IC(2.352 ns) + CELL(2.642 ns) = 14.293 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'ALU[11]'
        Info: Total cell delay = 5.461 ns ( 38.21 % )
        Info: Total interconnect delay = 8.832 ns ( 61.79 % )
Info: Longest tpd from source pin "IN[8]" to destination pin "ALU[12]" is 17.832 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 1; PIN Node = 'IN[8]'
    Info: 2: + IC(5.796 ns) + CELL(0.438 ns) = 7.066 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 1; COMB Node = 'REGT_V:inst11|c_out[8]~36'
    Info: 3: + IC(1.269 ns) + CELL(0.275 ns) = 8.610 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 2; COMB Node = 'REGT_V:inst11|c_out[8]~37'
    Info: 4: + IC(0.702 ns) + CELL(0.271 ns) = 9.583 ns; Loc. = LCCOMB_X24_Y25_N26; Fanout = 23; COMB Node = 'REGT_V:inst11|c_out[8]~38'
    Info: 5: + IC(0.795 ns) + CELL(0.393 ns) = 10.771 ns; Loc. = LCCOMB_X24_Y22_N2; Fanout = 2; COMB Node = 'ALU_V:inst1|Add0~38'
    Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.842 ns; Loc. = LCCOMB_X24_Y22_N4; Fanout = 2; COMB Node = 'ALU_V:inst1|Add0~40'
    Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.913 ns; Loc. = LCCOMB_X24_Y22_N6; Fanout = 2; COMB Node = 'ALU_V:inst1|Add0~42'
    Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.984 ns; Loc. = LCCOMB_X24_Y22_N8; Fanout = 2; COMB Node = 'ALU_V:inst1|Add0~44'
    Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 11.394 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 2; COMB Node = 'ALU_V:inst1|Add0~45'
    Info: 10: + IC(0.728 ns) + CELL(0.150 ns) = 12.272 ns; Loc. = LCCOMB_X23_Y21_N12; Fanout = 1; COMB Node = 'ALU_V:inst1|Add0~63'
    Info: 11: + IC(0.255 ns) + CELL(0.149 ns) = 12.676 ns; Loc. = LCCOMB_X23_Y21_N10; Fanout = 3; COMB Node = 'ALU_V:inst1|Add0~64'
    Info: 12: + IC(2.348 ns) + CELL(2.808 ns) = 17.832 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'ALU[12]'
    Info: Total cell delay = 5.939 ns ( 33.31 % )
    Info: Total interconnect delay = 11.893 ns ( 66.69 % )
Info: th for register "REG16A_V:inst|c_out[15]" (data pin = "IN[15]", clock pin = "CLK") is 4.691 ns
    Info: + Longest clock path from clock "CLK" to destination register is 10.025 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17|inst3'
        Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17|inst1'
        Info: 4: + IC(1.023 ns) + CELL(0.787 ns) = 5.580 ns; Loc. = LCFF_X25_Y23_N29; Fanout = 3; REG Node = 'REGA_V:inst10|c_out[15]'
        Info: 5: + IC(1.074 ns) + CELL(0.150 ns) = 6.804 ns; Loc. = LCCOMB_X27_Y21_N12; Fanout = 1; COMB Node = 'inst19'
        Info: 6: + IC(1.654 ns) + CELL(0.000 ns) = 8.458 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'inst19~clkctrl'
        Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 10.025 ns; Loc. = LCFF_X28_Y21_N31; Fanout = 1; REG Node = 'REG16A_V:inst|c_out[15]'
        Info: Total cell delay = 3.262 ns ( 32.54 % )
        Info: Total interconnect delay = 6.763 ns ( 67.46 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'IN[15]'
        Info: 2: + IC(1.723 ns) + CELL(0.420 ns) = 3.122 ns; Loc. = LCCOMB_X25_Y23_N30; Fanout = 1; COMB Node = 'REGT_V:inst11|c_out[15]~0'
        Info: 3: + IC(0.248 ns) + CELL(0.393 ns) = 3.763 ns; Loc. = LCCOMB_X25_Y23_N12; Fanout = 5; COMB Node = 'REGT_V:inst11|c_out[15]~2'
        Info: 4: + IC(0.251 ns) + CELL(0.149 ns) = 4.163 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 20; COMB Node = 'REGT_V:inst11|c_out[15]~4'
        Info: 5: + IC(1.071 ns) + CELL(0.366 ns) = 5.600 ns; Loc. = LCFF_X28_Y21_N31; Fanout = 1; REG Node = 'REG16A_V:inst|c_out[15]'
        Info: Total cell delay = 2.307 ns ( 41.20 % )
        Info: Total interconnect delay = 3.293 ns ( 58.80 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4376 megabytes
    Info: Processing ended: Fri Feb 18 21:57:27 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


