/**
  ******************************************************************************
  * @file    stm32f417xx.h
  * @author  MCD Application Team
  * @version V2.5.0
  * @date    22-April-2016
  * @brief   CMSIS STM32F417xx Device Peripheral Access Layer Header File.
  *
  *          This file contains:
  *           - Data structures and the address mapping for all peripherals
  *           - peripherals registers declarations and bits definition
  *           - Macros to access peripheral’s registers hardware
  *
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

/** @addtogroup CMSIS
  * @{
  */

/** @addtogroup stm32f417xx
  * @{
  */
    
#ifndef __STM32F417xx_H
#define __STM32F417xx_H

#ifdef __cplusplus
 extern "C" {
#endif /* __cplusplus */
  

/** @addtogroup Configuration_section_for_CMSIS
  * @{
  */

/**
  * @brief Configuration of the Cortex-M4 Processor and Core Peripherals 
  */
#define __CM4_REV                 0x0001U  /*!< Core revision r0p1                            */
#define __MPU_PRESENT             1U       /*!< STM32F4XX provides an MPU                     */
#define __NVIC_PRIO_BITS          4U       /*!< STM32F4XX uses 4 Bits for the Priority Levels */
#define __Vendor_SysTickConfig    0U       /*!< Set to 1 if different SysTick Config is used  */
#define __FPU_PRESENT             1U       /*!< FPU present                                   */

/**
  * @}
  */
   
/** @addtogroup Peripheral_interrupt_number_definition
  * @{
  */

/**
 * @brief STM32F4XX Interrupt Number Definition, according to the selected device 
 *        in @ref Library_configuration_section 
 */
typedef enum
{
/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/
  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
  MemoryManagement_IRQn       = -12,    /*!< 4 Cortex-M4 Memory Management Interrupt                           */
  BusFault_IRQn               = -11,    /*!< 5 Cortex-M4 Bus Fault Interrupt                                   */
  UsageFault_IRQn             = -10,    /*!< 6 Cortex-M4 Usage Fault Interrupt                                 */
  SVCall_IRQn                 = -5,     /*!< 11 Cortex-M4 SV Call Interrupt                                    */
  DebugMonitor_IRQn           = -4,     /*!< 12 Cortex-M4 Debug Monitor Interrupt                              */
  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M4 Pend SV Interrupt                                    */
  SysTick_IRQn                = -1,     /*!< 15 Cortex-M4 System Tick Interrupt                                */
/******  STM32 specific Interrupt Numbers **********************************************************************/
  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
  PVD_IRQn                    = 1,      /*!< PVD through EXTI Line detection Interrupt                         */
  TAMP_STAMP_IRQn             = 2,      /*!< Tamper and TimeStamp interrupts through the EXTI line             */
  RTC_WKUP_IRQn               = 3,      /*!< RTC Wakeup interrupt through the EXTI line                        */
  FLASH_IRQn                  = 4,      /*!< FLASH global Interrupt                                            */
  RCC_IRQn                    = 5,      /*!< RCC global Interrupt                                              */
  EXTI0_IRQn                  = 6,      /*!< EXTI Line0 Interrupt                                              */
  EXTI1_IRQn                  = 7,      /*!< EXTI Line1 Interrupt                                              */
  EXTI2_IRQn                  = 8,      /*!< EXTI Line2 Interrupt                                              */
  EXTI3_IRQn                  = 9,      /*!< EXTI Line3 Interrupt                                              */
  EXTI4_IRQn                  = 10,     /*!< EXTI Line4 Interrupt                                              */
  DMA1_Stream0_IRQn           = 11,     /*!< DMA1 Stream 0 global Interrupt                                    */
  DMA1_Stream1_IRQn           = 12,     /*!< DMA1 Stream 1 global Interrupt                                    */
  DMA1_Stream2_IRQn           = 13,     /*!< DMA1 Stream 2 global Interrupt                                    */
  DMA1_Stream3_IRQn           = 14,     /*!< DMA1 Stream 3 global Interrupt                                    */
  DMA1_Stream4_IRQn           = 15,     /*!< DMA1 Stream 4 global Interrupt                                    */
  DMA1_Stream5_IRQn           = 16,     /*!< DMA1 Stream 5 global Interrupt                                    */
  DMA1_Stream6_IRQn           = 17,     /*!< DMA1 Stream 6 global Interrupt                                    */
  ADC_IRQn                    = 18,     /*!< ADC1, ADC2 and ADC3 global Interrupts                             */
  CAN1_TX_IRQn                = 19,     /*!< CAN1 TX Interrupt                                                 */
  CAN1_RX0_IRQn               = 20,     /*!< CAN1 RX0 Interrupt                                                */
  CAN1_RX1_IRQn               = 21,     /*!< CAN1 RX1 Interrupt                                                */
  CAN1_SCE_IRQn               = 22,     /*!< CAN1 SCE Interrupt                                                */
  EXTI9_5_IRQn                = 23,     /*!< External Line[9:5] Interrupts                                     */
  TIM1_BRK_TIM9_IRQn          = 24,     /*!< TIM1 Break interrupt and TIM9 global interrupt                    */
  TIM1_UP_TIM10_IRQn          = 25,     /*!< TIM1 Update Interrupt and TIM10 global interrupt                  */
  TIM1_TRG_COM_TIM11_IRQn     = 26,     /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
  TIM1_CC_IRQn                = 27,     /*!< TIM1 Capture Compare Interrupt                                    */
  TIM2_IRQn                   = 28,     /*!< TIM2 global Interrupt                                             */
  TIM3_IRQn                   = 29,     /*!< TIM3 global Interrupt                                             */
  TIM4_IRQn                   = 30,     /*!< TIM4 global Interrupt                                             */
  I2C1_EV_IRQn                = 31,     /*!< I2C1 Event Interrupt                                              */
  I2C1_ER_IRQn                = 32,     /*!< I2C1 Error Interrupt                                              */
  I2C2_EV_IRQn                = 33,     /*!< I2C2 Event Interrupt                                              */
  I2C2_ER_IRQn                = 34,     /*!< I2C2 Error Interrupt                                              */  
  SPI1_IRQn                   = 35,     /*!< SPI1 global Interrupt                                             */
  SPI2_IRQn                   = 36,     /*!< SPI2 global Interrupt                                             */
  USART1_IRQn                 = 37,     /*!< USART1 global Interrupt                                           */
  USART2_IRQn                 = 38,     /*!< USART2 global Interrupt                                           */
  USART3_IRQn                 = 39,     /*!< USART3 global Interrupt                                           */
  EXTI15_10_IRQn              = 40,     /*!< External Line[15:10] Interrupts                                   */
  RTC_Alarm_IRQn              = 41,     /*!< RTC Alarm (A and B) through EXTI Line Interrupt                   */
  OTG_FS_WKUP_IRQn            = 42,     /*!< USB OTG FS Wakeup through EXTI line interrupt                     */    
  TIM8_BRK_TIM12_IRQn         = 43,     /*!< TIM8 Break Interrupt and TIM12 global interrupt                   */
  TIM8_UP_TIM13_IRQn          = 44,     /*!< TIM8 Update Interrupt and TIM13 global interrupt                  */
  TIM8_TRG_COM_TIM14_IRQn     = 45,     /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
  TIM8_CC_IRQn                = 46,     /*!< TIM8 Capture Compare Interrupt                                    */
  DMA1_Stream7_IRQn           = 47,     /*!< DMA1 Stream7 Interrupt                                            */
  FSMC_IRQn                   = 48,     /*!< FSMC global Interrupt                                             */
  SDIO_IRQn                   = 49,     /*!< SDIO global Interrupt                                             */
  TIM5_IRQn                   = 50,     /*!< TIM5 global Interrupt                                             */
  SPI3_IRQn                   = 51,     /*!< SPI3 global Interrupt                                             */
  UART4_IRQn                  = 52,     /*!< UART4 global Interrupt                                            */
  UART5_IRQn                  = 53,     /*!< UART5 global Interrupt                                            */
  TIM6_DAC_IRQn               = 54,     /*!< TIM6 global and DAC1&2 underrun error  interrupts                 */
  TIM7_IRQn                   = 55,     /*!< TIM7 global interrupt                                             */
  DMA2_Stream0_IRQn           = 56,     /*!< DMA2 Stream 0 global Interrupt                                    */
  DMA2_Stream1_IRQn           = 57,     /*!< DMA2 Stream 1 global Interrupt                                    */
  DMA2_Stream2_IRQn           = 58,     /*!< DMA2 Stream 2 global Interrupt                                    */
  DMA2_Stream3_IRQn           = 59,     /*!< DMA2 Stream 3 global Interrupt                                    */
  DMA2_Stream4_IRQn           = 60,     /*!< DMA2 Stream 4 global Interrupt                                    */
  ETH_IRQn                    = 61,     /*!< Ethernet global Interrupt                                         */
  ETH_WKUP_IRQn               = 62,     /*!< Ethernet Wakeup through EXTI line Interrupt                       */
  CAN2_TX_IRQn                = 63,     /*!< CAN2 TX Interrupt                                                 */
  CAN2_RX0_IRQn               = 64,     /*!< CAN2 RX0 Interrupt                                                */
  CAN2_RX1_IRQn               = 65,     /*!< CAN2 RX1 Interrupt                                                */
  CAN2_SCE_IRQn               = 66,     /*!< CAN2 SCE Interrupt                                                */
  OTG_FS_IRQn                 = 67,     /*!< USB OTG FS global Interrupt                                       */
  DMA2_Stream5_IRQn           = 68,     /*!< DMA2 Stream 5 global interrupt                                    */
  DMA2_Stream6_IRQn           = 69,     /*!< DMA2 Stream 6 global interrupt                                    */
  DMA2_Stream7_IRQn           = 70,     /*!< DMA2 Stream 7 global interrupt                                    */
  USART6_IRQn                 = 71,     /*!< USART6 global interrupt                                           */
  I2C3_EV_IRQn                = 72,     /*!< I2C3 event interrupt                                              */
  I2C3_ER_IRQn                = 73,     /*!< I2C3 error interrupt                                              */
  OTG_HS_EP1_OUT_IRQn         = 74,     /*!< USB OTG HS End Point 1 Out global interrupt                       */
  OTG_HS_EP1_IN_IRQn          = 75,     /*!< USB OTG HS End Point 1 In global interrupt                        */
  OTG_HS_WKUP_IRQn            = 76,     /*!< USB OTG HS Wakeup through EXTI interrupt                          */
  OTG_HS_IRQn                 = 77,     /*!< USB OTG HS global interrupt                                       */
  DCMI_IRQn                   = 78,     /*!< DCMI global interrupt                                             */
  CRYP_IRQn                   = 79,     /*!< CRYP crypto global interrupt                                      */
  HASH_RNG_IRQn               = 80,     /*!< Hash and Rng global interrupt                                     */
  FPU_IRQn                    = 81      /*!< FPU global interrupt                                              */
} IRQn_Type;

/**
  * @}
  */

#include "core_cm4.h"             /* Cortex-M4 processor and core peripherals */
#include "system_stm32f4xx.h"
#include <stdint.h>

/** @addtogroup Peripheral_registers_structures
  * @{
  */   

/** 
  * @brief Analog to Digital Converter  
  */

typedef struct
{
  __IO uint32_t SR;     /*!< ADC status register,                         Address offset: 0x00 */
  __IO uint32_t CR1;    /*!< ADC control register 1,                      Address offset: 0x04 */      
  __IO uint32_t CR2;    /*!< ADC control register 2,                      Address offset: 0x08 */
  __IO uint32_t SMPR1;  /*!< ADC sample time register 1,                  Address offset: 0x0C */
  __IO uint32_t SMPR2;  /*!< ADC sample time register 2,                  Address offset: 0x10 */
  __IO uint32_t JOFR1;  /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
  __IO uint32_t JOFR2;  /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
  __IO uint32_t JOFR3;  /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
  __IO uint32_t JOFR4;  /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
  __IO uint32_t HTR;    /*!< ADC watchdog higher threshold register,      Address offset: 0x24 */
  __IO uint32_t LTR;    /*!< ADC watchdog lower threshold register,       Address offset: 0x28 */
  __IO uint32_t SQR1;   /*!< ADC regular sequence register 1,             Address offset: 0x2C */
  __IO uint32_t SQR2;   /*!< ADC regular sequence register 2,             Address offset: 0x30 */
  __IO uint32_t SQR3;   /*!< ADC regular sequence register 3,             Address offset: 0x34 */
  __IO uint32_t JSQR;   /*!< ADC injected sequence register,              Address offset: 0x38*/
  __IO uint32_t JDR1;   /*!< ADC injected data register 1,                Address offset: 0x3C */
  __IO uint32_t JDR2;   /*!< ADC injected data register 2,                Address offset: 0x40 */
  __IO uint32_t JDR3;   /*!< ADC injected data register 3,                Address offset: 0x44 */
  __IO uint32_t JDR4;   /*!< ADC injected data register 4,                Address offset: 0x48 */
  __IO uint32_t DR;     /*!< ADC regular data register,                   Address offset: 0x4C */
} ADC_TypeDef;

typedef struct
{
  __IO uint32_t CSR;    /*!< ADC Common status register,                  Address offset: ADC1 base address + 0x300 */
  __IO uint32_t CCR;    /*!< ADC common control register,                 Address offset: ADC1 base address + 0x304 */
  __IO uint32_t CDR;    /*!< ADC common regular data register for dual
                             AND triple modes,                            Address offset: ADC1 base address + 0x308 */
} ADC_Common_TypeDef;


/** 
  * @brief Controller Area Network TxMailBox 
  */

typedef struct
{
  __IO uint32_t TIR;  /*!< CAN TX mailbox identifier register */
  __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
  __IO uint32_t TDLR; /*!< CAN mailbox data low register */
  __IO uint32_t TDHR; /*!< CAN mailbox data high register */
} CAN_TxMailBox_TypeDef;

/** 
  * @brief Controller Area Network FIFOMailBox 
  */
  
typedef struct
{
  __IO uint32_t RIR;  /*!< CAN receive FIFO mailbox identifier register */
  __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
  __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
  __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
} CAN_FIFOMailBox_TypeDef;

/** 
  * @brief Controller Area Network FilterRegister 
  */
  
typedef struct
{
  __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
  __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
} CAN_FilterRegister_TypeDef;

/** 
  * @brief Controller Area Network 
  */
  
typedef struct
{
  __IO uint32_t              MCR;                 /*!< CAN master control register,         Address offset: 0x00          */
  __IO uint32_t              MSR;                 /*!< CAN master status register,          Address offset: 0x04          */
  __IO uint32_t              TSR;                 /*!< CAN transmit status register,        Address offset: 0x08          */
  __IO uint32_t              RF0R;                /*!< CAN receive FIFO 0 register,         Address offset: 0x0C          */
  __IO uint32_t              RF1R;                /*!< CAN receive FIFO 1 register,         Address offset: 0x10          */
  __IO uint32_t              IER;                 /*!< CAN interrupt enable register,       Address offset: 0x14          */
  __IO uint32_t              ESR;                 /*!< CAN error status register,           Address offset: 0x18          */
  __IO uint32_t              BTR;                 /*!< CAN bit timing register,             Address offset: 0x1C          */
  uint32_t                   RESERVED0[88];       /*!< Reserved, 0x020 - 0x17F                                            */
  CAN_TxMailBox_TypeDef      sTxMailBox[3];       /*!< CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC */
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     /*!< CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC */
  uint32_t                   RESERVED1[12];       /*!< Reserved, 0x1D0 - 0x1FF                                            */
  __IO uint32_t              FMR;                 /*!< CAN filter master register,          Address offset: 0x200         */
  __IO uint32_t              FM1R;                /*!< CAN filter mode register,            Address offset: 0x204         */
  uint32_t                   RESERVED2;           /*!< Reserved, 0x208                                                    */
  __IO uint32_t              FS1R;                /*!< CAN filter scale register,           Address offset: 0x20C         */
  uint32_t                   RESERVED3;           /*!< Reserved, 0x210                                                    */
  __IO uint32_t              FFA1R;               /*!< CAN filter FIFO assignment register, Address offset: 0x214         */
  uint32_t                   RESERVED4;           /*!< Reserved, 0x218                                                    */
  __IO uint32_t              FA1R;                /*!< CAN filter activation register,      Address offset: 0x21C         */
  uint32_t                   RESERVED5[8];        /*!< Reserved, 0x220-0x23F                                              */ 
  CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register,                 Address offset: 0x240-0x31C   */
} CAN_TypeDef;

/** 
  * @brief CRC calculation unit 
  */

typedef struct
{
  __IO uint32_t DR;         /*!< CRC Data register,             Address offset: 0x00 */
  __IO uint8_t  IDR;        /*!< CRC Independent data register, Address offset: 0x04 */
  uint8_t       RESERVED0;  /*!< Reserved, 0x05                                      */
  uint16_t      RESERVED1;  /*!< Reserved, 0x06                                      */
  __IO uint32_t CR;         /*!< CRC Control register,          Address offset: 0x08 */
} CRC_TypeDef;

/** 
  * @brief Digital to Analog Converter
  */

typedef struct
{
  __IO uint32_t CR;       /*!< DAC control register,                                    Address offset: 0x00 */
  __IO uint32_t SWTRIGR;  /*!< DAC software trigger register,                           Address offset: 0x04 */
  __IO uint32_t DHR12R1;  /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
  __IO uint32_t DHR12L1;  /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
  __IO uint32_t DHR8R1;   /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
  __IO uint32_t DHR12R2;  /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
  __IO uint32_t DHR12L2;  /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
  __IO uint32_t DHR8R2;   /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
  __IO uint32_t DHR12RD;  /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
  __IO uint32_t DHR12LD;  /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
  __IO uint32_t DHR8RD;   /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
  __IO uint32_t DOR1;     /*!< DAC channel1 data output register,                       Address offset: 0x2C */
  __IO uint32_t DOR2;     /*!< DAC channel2 data output register,                       Address offset: 0x30 */
  __IO uint32_t SR;       /*!< DAC status register,                                     Address offset: 0x34 */
} DAC_TypeDef;

/** 
  * @brief Debug MCU
  */

typedef struct
{
  __IO uint32_t IDCODE;  /*!< MCU device ID code,               Address offset: 0x00 */
  __IO uint32_t CR;      /*!< Debug MCU configuration register, Address offset: 0x04 */
  __IO uint32_t APB1FZ;  /*!< Debug MCU APB1 freeze register,   Address offset: 0x08 */
  __IO uint32_t APB2FZ;  /*!< Debug MCU APB2 freeze register,   Address offset: 0x0C */
}DBGMCU_TypeDef;

/** 
  * @brief DCMI
  */

typedef struct
{
  __IO uint32_t CR;       /*!< DCMI control register 1,                       Address offset: 0x00 */
  __IO uint32_t SR;       /*!< DCMI status register,                          Address offset: 0x04 */
  __IO uint32_t RISR;     /*!< DCMI raw interrupt status register,            Address offset: 0x08 */
  __IO uint32_t IER;      /*!< DCMI interrupt enable register,                Address offset: 0x0C */
  __IO uint32_t MISR;     /*!< DCMI masked interrupt status register,         Address offset: 0x10 */
  __IO uint32_t ICR;      /*!< DCMI interrupt clear register,                 Address offset: 0x14 */
  __IO uint32_t ESCR;     /*!< DCMI embedded synchronization code register,   Address offset: 0x18 */
  __IO uint32_t ESUR;     /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */
  __IO uint32_t CWSTRTR;  /*!< DCMI crop window start,                        Address offset: 0x20 */
  __IO uint32_t CWSIZER;  /*!< DCMI crop window size,                         Address offset: 0x24 */
  __IO uint32_t DR;       /*!< DCMI data register,                            Address offset: 0x28 */
} DCMI_TypeDef;

/** 
  * @brief DMA Controller
  */

typedef struct
{
  __IO uint32_t CR;     /*!< DMA stream x configuration register      */
  __IO uint32_t NDTR;   /*!< DMA stream x number of data register     */
  __IO uint32_t PAR;    /*!< DMA stream x peripheral address register */
  __IO uint32_t M0AR;   /*!< DMA stream x memory 0 address register   */
  __IO uint32_t M1AR;   /*!< DMA stream x memory 1 address register   */
  __IO uint32_t FCR;    /*!< DMA stream x FIFO control register       */
} DMA_Stream_TypeDef;

typedef struct
{
  __IO uint32_t LISR;   /*!< DMA low interrupt status register,      Address offset: 0x00 */
  __IO uint32_t HISR;   /*!< DMA high interrupt status register,     Address offset: 0x04 */
  __IO uint32_t LIFCR;  /*!< DMA low interrupt flag clear register,  Address offset: 0x08 */
  __IO uint32_t HIFCR;  /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
} DMA_TypeDef;


/** 
  * @brief Ethernet MAC
  */

typedef struct
{
  __IO uint32_t MACCR;
  __IO uint32_t MACFFR;
  __IO uint32_t MACHTHR;
  __IO uint32_t MACHTLR;
  __IO uint32_t MACMIIAR;
  __IO uint32_t MACMIIDR;
  __IO uint32_t MACFCR;
  __IO uint32_t MACVLANTR;             /*    8 */
  uint32_t      RESERVED0[2];
  __IO uint32_t MACRWUFFR;             /*   11 */
  __IO uint32_t MACPMTCSR;
  uint32_t      RESERVED1[2];
  __IO uint32_t MACSR;                 /*   15 */
  __IO uint32_t MACIMR;
  __IO uint32_t MACA0HR;
  __IO uint32_t MACA0LR;
  __IO uint32_t MACA1HR;
  __IO uint32_t MACA1LR;
  __IO uint32_t MACA2HR;
  __IO uint32_t MACA2LR;
  __IO uint32_t MACA3HR;
  __IO uint32_t MACA3LR;               /*   24 */
  uint32_t      RESERVED2[40];
  __IO uint32_t MMCCR;                 /*   65 */
  __IO uint32_t MMCRIR;
  __IO uint32_t MMCTIR;
  __IO uint32_t MMCRIMR;
  __IO uint32_t MMCTIMR;               /*   69 */
  uint32_t      RESERVED3[14];
  __IO uint32_t MMCTGFSCCR;            /*   84 */
  __IO uint32_t MMCTGFMSCCR;
  uint32_t      RESERVED4[5];
  __IO uint32_t MMCTGFCR;
  uint32_t      RESERVED5[10];
  __IO uint32_t MMCRFCECR;
  __IO uint32_t MMCRFAECR;
  uint32_t      RESERVED6[10];
  __IO uint32_t MMCRGUFCR;
  uint32_t      RESERVED7[334];
  __IO uint32_t PTPTSCR;
  __IO uint32_t PTPSSIR;
  __IO uint32_t PTPTSHR;
  __IO uint32_t PTPTSLR;
  __IO uint32_t PTPTSHUR;
  __IO uint32_t PTPTSLUR;
  __IO uint32_t PTPTSAR;
  __IO uint32_t PTPTTHR;
  __IO uint32_t PTPTTLR;
  __IO uint32_t RESERVED8;
  __IO uint32_t PTPTSSR;
  uint32_t      RESERVED9[565];
  __IO uint32_t DMABMR;
  __IO uint32_t DMATPDR;
  __IO uint32_t DMARPDR;
  __IO uint32_t DMARDLAR;
  __IO uint32_t DMATDLAR;
  __IO uint32_t DMASR;
  __IO uint32_t DMAOMR;
  __IO uint32_t DMAIER;
  __IO uint32_t DMAMFBOCR;
  __IO uint32_t DMARSWTR;
  uint32_t      RESERVED10[8];
  __IO uint32_t DMACHTDR;
  __IO uint32_t DMACHRDR;
  __IO uint32_t DMACHTBAR;
  __IO uint32_t DMACHRBAR;
} ETH_TypeDef;

/** 
  * @brief External Interrupt/Event Controller
  */

typedef struct
{
  __IO uint32_t IMR;    /*!< EXTI Interrupt mask register,            Address offset: 0x00 */
  __IO uint32_t EMR;    /*!< EXTI Event mask register,                Address offset: 0x04 */
  __IO uint32_t RTSR;   /*!< EXTI Rising trigger selection register,  Address offset: 0x08 */
  __IO uint32_t FTSR;   /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
  __IO uint32_t SWIER;  /*!< EXTI Software interrupt event register,  Address offset: 0x10 */
  __IO uint32_t PR;     /*!< EXTI Pending register,                   Address offset: 0x14 */
} EXTI_TypeDef;

/** 
  * @brief FLASH Registers
  */

typedef struct
{
  __IO uint32_t ACR;      /*!< FLASH access control register,   Address offset: 0x00 */
  __IO uint32_t KEYR;     /*!< FLASH key register,              Address offset: 0x04 */
  __IO uint32_t OPTKEYR;  /*!< FLASH option key register,       Address offset: 0x08 */
  __IO uint32_t SR;       /*!< FLASH status register,           Address offset: 0x0C */
  __IO uint32_t CR;       /*!< FLASH control register,          Address offset: 0x10 */
  __IO uint32_t OPTCR;    /*!< FLASH option control register ,  Address offset: 0x14 */
  __IO uint32_t OPTCR1;   /*!< FLASH option control register 1, Address offset: 0x18 */
} FLASH_TypeDef;


/** 
  * @brief Flexible Static Memory Controller
  */

typedef struct
{
  __IO uint32_t BTCR[8];    /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */   
} FSMC_Bank1_TypeDef; 

/** 
  * @brief Flexible Static Memory Controller Bank1E
  */
  
typedef struct
{
  __IO uint32_t BWTR[7];    /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
} FSMC_Bank1E_TypeDef;

/** 
  * @brief Flexible Static Memory Controller Bank2
  */
  
typedef struct
{
  __IO uint32_t PCR2;       /*!< NAND Flash control register 2,                       Address offset: 0x60 */
  __IO uint32_t SR2;        /*!< NAND Flash FIFO status and interrupt register 2,     Address offset: 0x64 */
  __IO uint32_t PMEM2;      /*!< NAND Flash Common memory space timing register 2,    Address offset: 0x68 */
  __IO uint32_t PATT2;      /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */
  uint32_t      RESERVED0;  /*!< Reserved, 0x70                                                            */
  __IO uint32_t ECCR2;      /*!< NAND Flash ECC result registers 2,                   Address offset: 0x74 */
  uint32_t      RESERVED1;  /*!< Reserved, 0x78                                                            */
  uint32_t      RESERVED2;  /*!< Reserved, 0x7C                                                            */
  __IO uint32_t PCR3;       /*!< NAND Flash control register 3,                       Address offset: 0x80 */
  __IO uint32_t SR3;        /*!< NAND Flash FIFO status and interrupt register 3,     Address offset: 0x84 */
  __IO uint32_t PMEM3;      /*!< NAND Flash Common memory space timing register 3,    Address offset: 0x88 */
  __IO uint32_t PATT3;      /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */
  uint32_t      RESERVED3;  /*!< Reserved, 0x90                                                            */
  __IO uint32_t ECCR3;      /*!< NAND Flash ECC result registers 3,                   Address offset: 0x94 */
} FSMC_Bank2_3_TypeDef;

/** 
  * @brief Flexible Static Memory Controller Bank4
  */
  
typedef struct
{
  __IO uint32_t PCR4;       /*!< PC Card  control register 4,                       Address offset: 0xA0 */
  __IO uint32_t SR4;        /*!< PC Card  FIFO status and interrupt register 4,     Address offset: 0xA4 */
  __IO uint32_t PMEM4;      /*!< PC Card  Common memory space timing register 4,    Address offset: 0xA8 */
  __IO uint32_t PATT4;      /*!< PC Card  Attribute memory space timing register 4, Address offset: 0xAC */
  __IO uint32_t PIO4;       /*!< PC Card  I/O space timing register 4,              Address offset: 0xB0 */
} FSMC_Bank4_TypeDef; 


/** 
  * @brief General Purpose I/O
  */

typedef struct
{
  __IO uint32_t MODER;    /*!< GPIO port mode register,               Address offset: 0x00      */
  __IO uint32_t OTYPER;   /*!< GPIO port output type register,        Address offset: 0x04      */
  __IO uint32_t OSPEEDR;  /*!< GPIO port output speed register,       Address offset: 0x08      */
  __IO uint32_t PUPDR;    /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
  __IO uint32_t IDR;      /*!< GPIO port input data register,         Address offset: 0x10      */
  __IO uint32_t ODR;      /*!< GPIO port output data register,        Address offset: 0x14      */
  __IO uint32_t BSRR;     /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
  __IO uint32_t LCKR;     /*!< GPIO port configuration lock register, Address offset: 0x1C      */
  __IO uint32_t AFR[2];   /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
} GPIO_TypeDef;

/** 
  * @brief System configuration controller
  */
  
typedef struct
{
  __IO uint32_t MEMRMP;       /*!< SYSCFG memory remap register,                      Address offset: 0x00      */
  __IO uint32_t PMC;          /*!< SYSCFG peripheral mode configuration register,     Address offset: 0x04      */
  __IO uint32_t EXTICR[4];    /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
  uint32_t      RESERVED[2];  /*!< Reserved, 0x18-0x1C                                                          */ 
  __IO uint32_t CMPCR;        /*!< SYSCFG Compensation cell control register,         Address offset: 0x20      */
} SYSCFG_TypeDef;

/** 
  * @brief Inter-integrated Circuit Interface
  */

typedef struct
{
  __IO uint32_t CR1;        /*!< I2C Control register 1,     Address offset: 0x00 */
  __IO uint32_t CR2;        /*!< I2C Control register 2,     Address offset: 0x04 */
  __IO uint32_t OAR1;       /*!< I2C Own address register 1, Address offset: 0x08 */
  __IO uint32_t OAR2;       /*!< I2C Own address register 2, Address offset: 0x0C */
  __IO uint32_t DR;         /*!< I2C Data register,          Address offset: 0x10 */
  __IO uint32_t SR1;        /*!< I2C Status register 1,      Address offset: 0x14 */
  __IO uint32_t SR2;        /*!< I2C Status register 2,      Address offset: 0x18 */
  __IO uint32_t CCR;        /*!< I2C Clock control register, Address offset: 0x1C */
  __IO uint32_t TRISE;      /*!< I2C TRISE register,         Address offset: 0x20 */
  __IO uint32_t FLTR;       /*!< I2C FLTR register,          Address offset: 0x24 */
} I2C_TypeDef;

/** 
  * @brief Independent WATCHDOG
  */

typedef struct
{
  __IO uint32_t KR;   /*!< IWDG Key register,       Address offset: 0x00 */
  __IO uint32_t PR;   /*!< IWDG Prescaler register, Address offset: 0x04 */
  __IO uint32_t RLR;  /*!< IWDG Reload register,    Address offset: 0x08 */
  __IO uint32_t SR;   /*!< IWDG Status register,    Address offset: 0x0C */
} IWDG_TypeDef;

/** 
  * @brief Power Control
  */

typedef struct
{
  __IO uint32_t CR;   /*!< PWR power control register,        Address offset: 0x00 */
  __IO uint32_t CSR;  /*!< PWR power control/status register, Address offset: 0x04 */
} PWR_TypeDef;

/** 
  * @brief Reset and Clock Control
  */

typedef struct
{
  __IO uint32_t CR;            /*!< RCC clock control register,                                  Address offset: 0x00 */
  __IO uint32_t PLLCFGR;       /*!< RCC PLL configuration register,                              Address offset: 0x04 */
  __IO uint32_t CFGR;          /*!< RCC clock configuration register,                            Address offset: 0x08 */
  __IO uint32_t CIR;           /*!< RCC clock interrupt register,                                Address offset: 0x0C */
  __IO uint32_t AHB1RSTR;      /*!< RCC AHB1 peripheral reset register,                          Address offset: 0x10 */
  __IO uint32_t AHB2RSTR;      /*!< RCC AHB2 peripheral reset register,                          Address offset: 0x14 */
  __IO uint32_t AHB3RSTR;      /*!< RCC AHB3 peripheral reset register,                          Address offset: 0x18 */
  uint32_t      RESERVED0;     /*!< Reserved, 0x1C                                                                    */
  __IO uint32_t APB1RSTR;      /*!< RCC APB1 peripheral reset register,                          Address offset: 0x20 */
  __IO uint32_t APB2RSTR;      /*!< RCC APB2 peripheral reset register,                          Address offset: 0x24 */
  uint32_t      RESERVED1[2];  /*!< Reserved, 0x28-0x2C                                                               */
  __IO uint32_t AHB1ENR;       /*!< RCC AHB1 peripheral clock register,                          Address offset: 0x30 */
  __IO uint32_t AHB2ENR;       /*!< RCC AHB2 peripheral clock register,                          Address offset: 0x34 */
  __IO uint32_t AHB3ENR;       /*!< RCC AHB3 peripheral clock register,                          Address offset: 0x38 */
  uint32_t      RESERVED2;     /*!< Reserved, 0x3C                                                                    */
  __IO uint32_t APB1ENR;       /*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x40 */
  __IO uint32_t APB2ENR;       /*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x44 */
  uint32_t      RESERVED3[2];  /*!< Reserved, 0x48-0x4C                                                               */
  __IO uint32_t AHB1LPENR;     /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
  __IO uint32_t AHB2LPENR;     /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
  __IO uint32_t AHB3LPENR;     /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
  uint32_t      RESERVED4;     /*!< Reserved, 0x5C                                                                    */
  __IO uint32_t APB1LPENR;     /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
  __IO uint32_t APB2LPENR;     /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
  uint32_t      RESERVED5[2];  /*!< Reserved, 0x68-0x6C                                                               */
  __IO uint32_t BDCR;          /*!< RCC Backup domain control register,                          Address offset: 0x70 */
  __IO uint32_t CSR;           /*!< RCC clock control & status register,                         Address offset: 0x74 */
  uint32_t      RESERVED6[2];  /*!< Reserved, 0x78-0x7C                                                               */
  __IO uint32_t SSCGR;         /*!< RCC spread spectrum clock generation register,               Address offset: 0x80 */
  __IO uint32_t PLLI2SCFGR;    /*!< RCC PLLI2S configuration register,                           Address offset: 0x84 */

} RCC_TypeDef;

/** 
  * @brief Real-Time Clock
  */

typedef struct
{
  __IO uint32_t TR;      /*!< RTC time register,                                        Address offset: 0x00 */
  __IO uint32_t DR;      /*!< RTC date register,                                        Address offset: 0x04 */
  __IO uint32_t CR;      /*!< RTC control register,                                     Address offset: 0x08 */
  __IO uint32_t ISR;     /*!< RTC initialization and status register,                   Address offset: 0x0C */
  __IO uint32_t PRER;    /*!< RTC prescaler register,                                   Address offset: 0x10 */
  __IO uint32_t WUTR;    /*!< RTC wakeup timer register,                                Address offset: 0x14 */
  __IO uint32_t CALIBR;  /*!< RTC calibration register,                                 Address offset: 0x18 */
  __IO uint32_t ALRMAR;  /*!< RTC alarm A register,                                     Address offset: 0x1C */
  __IO uint32_t ALRMBR;  /*!< RTC alarm B register,                                     Address offset: 0x20 */
  __IO uint32_t WPR;     /*!< RTC write protection register,                            Address offset: 0x24 */
  __IO uint32_t SSR;     /*!< RTC sub second register,                                  Address offset: 0x28 */
  __IO uint32_t SHIFTR;  /*!< RTC shift control register,                               Address offset: 0x2C */
  __IO uint32_t TSTR;    /*!< RTC time stamp time register,                             Address offset: 0x30 */
  __IO uint32_t TSDR;    /*!< RTC time stamp date register,                             Address offset: 0x34 */
  __IO uint32_t TSSSR;   /*!< RTC time-stamp sub second register,                       Address offset: 0x38 */
  __IO uint32_t CALR;    /*!< RTC calibration register,                                 Address offset: 0x3C */
  __IO uint32_t TAFCR;   /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
  __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register,                          Address offset: 0x44 */
  __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register,                          Address offset: 0x48 */
  uint32_t RESERVED7;    /*!< Reserved, 0x4C                                                                 */
  __IO uint32_t BKP0R;   /*!< RTC backup register 1,                                    Address offset: 0x50 */
  __IO uint32_t BKP1R;   /*!< RTC backup register 1,                                    Address offset: 0x54 */
  __IO uint32_t BKP2R;   /*!< RTC backup register 2,                                    Address offset: 0x58 */
  __IO uint32_t BKP3R;   /*!< RTC backup register 3,                                    Address offset: 0x5C */
  __IO uint32_t BKP4R;   /*!< RTC backup register 4,                                    Address offset: 0x60 */
  __IO uint32_t BKP5R;   /*!< RTC backup register 5,                                    Address offset: 0x64 */
  __IO uint32_t BKP6R;   /*!< RTC backup register 6,                                    Address offset: 0x68 */
  __IO uint32_t BKP7R;   /*!< RTC backup register 7,                                    Address offset: 0x6C */
  __IO uint32_t BKP8R;   /*!< RTC backup register 8,                                    Address offset: 0x70 */
  __IO uint32_t BKP9R;   /*!< RTC backup register 9,                                    Address offset: 0x74 */
  __IO uint32_t BKP10R;  /*!< RTC backup register 10,                                   Address offset: 0x78 */
  __IO uint32_t BKP11R;  /*!< RTC backup register 11,                                   Address offset: 0x7C */
  __IO uint32_t BKP12R;  /*!< RTC backup register 12,                                   Address offset: 0x80 */
  __IO uint32_t BKP13R;  /*!< RTC backup register 13,                                   Address offset: 0x84 */
  __IO uint32_t BKP14R;  /*!< RTC backup register 14,                                   Address offset: 0x88 */
  __IO uint32_t BKP15R;  /*!< RTC backup register 15,                                   Address offset: 0x8C */
  __IO uint32_t BKP16R;  /*!< RTC backup register 16,                                   Address offset: 0x90 */
  __IO uint32_t BKP17R;  /*!< RTC backup register 17,                                   Address offset: 0x94 */
  __IO uint32_t BKP18R;  /*!< RTC backup register 18,                                   Address offset: 0x98 */
  __IO uint32_t BKP19R;  /*!< RTC backup register 19,                                   Address offset: 0x9C */
} RTC_TypeDef;


/** 
  * @brief SD host Interface
  */

typedef struct
{
  __IO uint32_t POWER;          /*!< SDIO power control register,    Address offset: 0x00 */
  __IO uint32_t CLKCR;          /*!< SDI clock control register,     Address offset: 0x04 */
  __IO uint32_t ARG;            /*!< SDIO argument register,         Address offset: 0x08 */
  __IO uint32_t CMD;            /*!< SDIO command register,          Address offset: 0x0C */
  __I uint32_t  RESPCMD;        /*!< SDIO command response register, Address offset: 0x10 */
  __I uint32_t  RESP1;          /*!< SDIO response 1 register,       Address offset: 0x14 */
  __I uint32_t  RESP2;          /*!< SDIO response 2 register,       Address offset: 0x18 */
  __I uint32_t  RESP3;          /*!< SDIO response 3 register,       Address offset: 0x1C */
  __I uint32_t  RESP4;          /*!< SDIO response 4 register,       Address offset: 0x20 */
  __IO uint32_t DTIMER;         /*!< SDIO data timer register,       Address offset: 0x24 */
  __IO uint32_t DLEN;           /*!< SDIO data length register,      Address offset: 0x28 */
  __IO uint32_t DCTRL;          /*!< SDIO data control register,     Address offset: 0x2C */
  __I uint32_t  DCOUNT;         /*!< SDIO data counter register,     Address offset: 0x30 */
  __I uint32_t  STA;            /*!< SDIO status register,           Address offset: 0x34 */
  __IO uint32_t ICR;            /*!< SDIO interrupt clear register,  Address offset: 0x38 */
  __IO uint32_t MASK;           /*!< SDIO mask register,             Address offset: 0x3C */
  uint32_t      RESERVED0[2];   /*!< Reserved, 0x40-0x44                                  */
  __I uint32_t  FIFOCNT;        /*!< SDIO FIFO counter register,     Address offset: 0x48 */
  uint32_t      RESERVED1[13];  /*!< Reserved, 0x4C-0x7C                                  */
  __IO uint32_t FIFO;           /*!< SDIO data FIFO register,        Address offset: 0x80 */
} SDIO_TypeDef;

/** 
  * @brief Serial Peripheral Interface
  */

typedef struct
{
  __IO uint32_t CR1;        /*!< SPI control register 1 (not used in I2S mode),      Address offset: 0x00 */
  __IO uint32_t CR2;        /*!< SPI control register 2,                             Address offset: 0x04 */
  __IO uint32_t SR;         /*!< SPI status register,                                Address offset: 0x08 */
  __IO uint32_t DR;         /*!< SPI data register,                                  Address offset: 0x0C */
  __IO uint32_t CRCPR;      /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
  __IO uint32_t RXCRCR;     /*!< SPI RX CRC register (not used in I2S mode),         Address offset: 0x14 */
  __IO uint32_t TXCRCR;     /*!< SPI TX CRC register (not used in I2S mode),         Address offset: 0x18 */
  __IO uint32_t I2SCFGR;    /*!< SPI_I2S configuration register,                     Address offset: 0x1C */
  __IO uint32_t I2SPR;      /*!< SPI_I2S prescaler register,                         Address offset: 0x20 */
} SPI_TypeDef;

/** 
  * @brief TIM
  */

typedef struct
{
  __IO uint32_t CR1;         /*!< TIM control register 1,              Address offset: 0x00 */
  __IO uint32_t CR2;         /*!< TIM control register 2,              Address offset: 0x04 */
  __IO uint32_t SMCR;        /*!< TIM slave mode control register,     Address offset: 0x08 */
  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,   Address offset: 0x0C */
  __IO uint32_t SR;          /*!< TIM status register,                 Address offset: 0x10 */
  __IO uint32_t EGR;         /*!< TIM event generation register,       Address offset: 0x14 */
  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
  __IO uint32_t CCER;        /*!< TIM capture/compare enable register, Address offset: 0x20 */
  __IO uint32_t CNT;         /*!< TIM counter register,                Address offset: 0x24 */
  __IO uint32_t PSC;         /*!< TIM prescaler,                       Address offset: 0x28 */
  __IO uint32_t ARR;         /*!< TIM auto-reload register,            Address offset: 0x2C */
  __IO uint32_t RCR;         /*!< TIM repetition counter register,     Address offset: 0x30 */
  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,      Address offset: 0x34 */
  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,      Address offset: 0x38 */
  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,      Address offset: 0x3C */
  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,      Address offset: 0x40 */
  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,    Address offset: 0x44 */
  __IO uint32_t DCR;         /*!< TIM DMA control register,            Address offset: 0x48 */
  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,   Address offset: 0x4C */
  __IO uint32_t OR;          /*!< TIM option register,                 Address offset: 0x50 */
} TIM_TypeDef;

/** 
  * @brief Universal Synchronous Asynchronous Receiver Transmitter
  */
 
typedef struct
{
  __IO uint32_t SR;         /*!< USART Status register,                   Address offset: 0x00 */
  __IO uint32_t DR;         /*!< USART Data register,                     Address offset: 0x04 */
  __IO uint32_t BRR;        /*!< USART Baud rate register,                Address offset: 0x08 */
  __IO uint32_t CR1;        /*!< USART Control register 1,                Address offset: 0x0C */
  __IO uint32_t CR2;        /*!< USART Control register 2,                Address offset: 0x10 */
  __IO uint32_t CR3;        /*!< USART Control register 3,                Address offset: 0x14 */
  __IO uint32_t GTPR;       /*!< USART Guard time and prescaler register, Address offset: 0x18 */
} USART_TypeDef;

/** 
  * @brief Window WATCHDOG
  */

typedef struct
{
  __IO uint32_t CR;   /*!< WWDG Control register,       Address offset: 0x00 */
  __IO uint32_t CFR;  /*!< WWDG Configuration register, Address offset: 0x04 */
  __IO uint32_t SR;   /*!< WWDG Status register,        Address offset: 0x08 */
} WWDG_TypeDef;

/** 
  * @brief Crypto Processor
  */

typedef struct
{
  __IO uint32_t CR;         /*!< CRYP control register,                                    Address offset: 0x00 */
  __IO uint32_t SR;         /*!< CRYP status register,                                     Address offset: 0x04 */
  __IO uint32_t DR;         /*!< CRYP data input register,                                 Address offset: 0x08 */
  __IO uint32_t DOUT;       /*!< CRYP data output register,                                Address offset: 0x0C */
  __IO uint32_t DMACR;      /*!< CRYP DMA control register,                                Address offset: 0x10 */
  __IO uint32_t IMSCR;      /*!< CRYP interrupt mask set/clear register,                   Address offset: 0x14 */
  __IO uint32_t RISR;       /*!< CRYP raw interrupt status register,                       Address offset: 0x18 */
  __IO uint32_t MISR;       /*!< CRYP masked interrupt status register,                    Address offset: 0x1C */
  __IO uint32_t K0LR;       /*!< CRYP key left  register 0,                                Address offset: 0x20 */
  __IO uint32_t K0RR;       /*!< CRYP key right register 0,                                Address offset: 0x24 */
  __IO uint32_t K1LR;       /*!< CRYP key left  register 1,                                Address offset: 0x28 */
  __IO uint32_t K1RR;       /*!< CRYP key right register 1,                                Address offset: 0x2C */
  __IO uint32_t K2LR;       /*!< CRYP key left  register 2,                                Address offset: 0x30 */
  __IO uint32_t K2RR;       /*!< CRYP key right register 2,                                Address offset: 0x34 */
  __IO uint32_t K3LR;       /*!< CRYP key left  register 3,                                Address offset: 0x38 */
  __IO uint32_t K3RR;       /*!< CRYP key right register 3,                                Address offset: 0x3C */
  __IO uint32_t IV0LR;      /*!< CRYP initialization vector left-word  register 0,         Address offset: 0x40 */
  __IO uint32_t IV0RR;      /*!< CRYP initialization vector right-word register 0,         Address offset: 0x44 */
  __IO uint32_t IV1LR;      /*!< CRYP initialization vector left-word  register 1,         Address offset: 0x48 */
  __IO uint32_t IV1RR;      /*!< CRYP initialization vector right-word register 1,         Address offset: 0x4C */
  __IO uint32_t CSGCMCCM0R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 0,        Address offset: 0x50 */
  __IO uint32_t CSGCMCCM1R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 1,        Address offset: 0x54 */
  __IO uint32_t CSGCMCCM2R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 2,        Address offset: 0x58 */
  __IO uint32_t CSGCMCCM3R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 3,        Address offset: 0x5C */
  __IO uint32_t CSGCMCCM4R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 4,        Address offset: 0x60 */
  __IO uint32_t CSGCMCCM5R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 5,        Address offset: 0x64 */
  __IO uint32_t CSGCMCCM6R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 6,        Address offset: 0x68 */
  __IO uint32_t CSGCMCCM7R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 7,        Address offset: 0x6C */
  __IO uint32_t CSGCM0R;    /*!< CRYP GCM/GMAC context swap register 0,                    Address offset: 0x70 */
  __IO uint32_t CSGCM1R;    /*!< CRYP GCM/GMAC context swap register 1,                    Address offset: 0x74 */
  __IO uint32_t CSGCM2R;    /*!< CRYP GCM/GMAC context swap register 2,                    Address offset: 0x78 */
  __IO uint32_t CSGCM3R;    /*!< CRYP GCM/GMAC context swap register 3,                    Address offset: 0x7C */
  __IO uint32_t CSGCM4R;    /*!< CRYP GCM/GMAC context swap register 4,                    Address offset: 0x80 */
  __IO uint32_t CSGCM5R;    /*!< CRYP GCM/GMAC context swap register 5,                    Address offset: 0x84 */
  __IO uint32_t CSGCM6R;    /*!< CRYP GCM/GMAC context swap register 6,                    Address offset: 0x88 */
  __IO uint32_t CSGCM7R;    /*!< CRYP GCM/GMAC context swap register 7,                    Address offset: 0x8C */
} CRYP_TypeDef;

/** 
  * @brief HASH
  */
  
typedef struct 
{
  __IO uint32_t CR;               /*!< HASH control register,          Address offset: 0x00        */
  __IO uint32_t DIN;              /*!< HASH data input register,       Address offset: 0x04        */
  __IO uint32_t STR;              /*!< HASH start register,            Address offset: 0x08        */
  __IO uint32_t HR[5];            /*!< HASH digest registers,          Address offset: 0x0C-0x1C   */
  __IO uint32_t IMR;              /*!< HASH interrupt enable register, Address offset: 0x20        */
  __IO uint32_t SR;               /*!< HASH status register,           Address offset: 0x24        */
       uint32_t RESERVED[52];     /*!< Reserved, 0x28-0xF4                                         */
  __IO uint32_t CSR[54];          /*!< HASH context swap registers,    Address offset: 0x0F8-0x1CC */
} HASH_TypeDef;

/** 
  * @brief HASH_DIGEST
  */
  
typedef struct 
{
  __IO uint32_t HR[8];     /*!< HASH digest registers,          Address offset: 0x310-0x32C */ 
} HASH_DIGEST_TypeDef;

/** 
  * @brief RNG
  */
  
typedef struct 
{
  __IO uint32_t CR;  /*!< RNG control register, Address offset: 0x00 */
  __IO uint32_t SR;  /*!< RNG status register,  Address offset: 0x04 */
  __IO uint32_t DR;  /*!< RNG data register,    Address offset: 0x08 */
} RNG_TypeDef;


 
/** 
  * @brief __USB_OTG_Core_register
  */
typedef struct
{
  __IO uint32_t GOTGCTL;      /*!<  USB_OTG Control and Status Register    000h*/
  __IO uint32_t GOTGINT;      /*!<  USB_OTG Interrupt Register             004h*/
  __IO uint32_t GAHBCFG;      /*!<  Core AHB Configuration Register    008h*/
  __IO uint32_t GUSBCFG;      /*!<  Core USB Configuration Register    00Ch*/
  __IO uint32_t GRSTCTL;      /*!<  Core Reset Register                010h*/
  __IO uint32_t GINTSTS;      /*!<  Core Interrupt Register            014h*/
  __IO uint32_t GINTMSK;      /*!<  Core Interrupt Mask Register       018h*/
  __IO uint32_t GRXSTSR;      /*!<  Receive Sts Q Read Register        01Ch*/
  __IO uint32_t GRXSTSP;      /*!<  Receive Sts Q Read & POP Register  020h*/
  __IO uint32_t GRXFSIZ;      /* Receive FIFO Size Register         024h*/
  __IO uint32_t DIEPTXF0_HNPTXFSIZ;   /*!<  EP0 / Non Periodic Tx FIFO Size Register 028h*/
  __IO uint32_t HNPTXSTS;     /*!<  Non Periodic Tx FIFO/Queue Sts reg 02Ch*/
  uint32_t Reserved30[2];     /* Reserved                           030h*/
  __IO uint32_t GCCFG;        /* General Purpose IO Register        038h*/
  __IO uint32_t CID;          /* User ID Register                   03Ch*/
  uint32_t  Reserved40[48];   /* Reserved                      040h-0FFh*/
  __IO uint32_t HPTXFSIZ; /* Host Periodic Tx FIFO Size Reg     100h*/
  __IO uint32_t DIEPTXF[0x0F];/* dev Periodic Transmit FIFO */
}
USB_OTG_GlobalTypeDef;



/** 
  * @brief __device_Registers
  */
typedef struct 
{
  __IO uint32_t DCFG;         /* dev Configuration Register   800h*/
  __IO uint32_t DCTL;         /* dev Control Register         804h*/
  __IO uint32_t DSTS;         /* dev Status Register (RO)     808h*/
  uint32_t Reserved0C;           /* Reserved                     80Ch*/
  __IO uint32_t DIEPMSK;   /* dev IN Endpoint Mask         810h*/
  __IO uint32_t DOEPMSK;  /* dev OUT Endpoint Mask        814h*/
  __IO uint32_t DAINT;     /* dev All Endpoints Itr Reg    818h*/
  __IO uint32_t DAINTMSK; /* dev All Endpoints Itr Mask   81Ch*/
  uint32_t  Reserved20;          /* Reserved                     820h*/
  uint32_t Reserved9;       /* Reserved                     824h*/
  __IO uint32_t DVBUSDIS;    /* dev VBUS discharge Register  828h*/
  __IO uint32_t DVBUSPULSE;  /* dev VBUS Pulse Register      82Ch*/
  __IO uint32_t DTHRCTL;     /* dev thr                      830h*/
  __IO uint32_t DIEPEMPMSK; /* dev empty msk             834h*/
  __IO uint32_t DEACHINT;    /* dedicated EP interrupt       838h*/
  __IO uint32_t DEACHMSK;    /* dedicated EP msk             83Ch*/  
  uint32_t Reserved40;      /* dedicated EP mask           840h*/
  __IO uint32_t DINEP1MSK;  /* dedicated EP mask           844h*/
  uint32_t  Reserved44[15];      /* Reserved                 844-87Ch*/
  __IO uint32_t DOUTEP1MSK; /* dedicated EP msk            884h*/   
}
USB_OTG_DeviceTypeDef;


/** 
  * @brief __IN_Endpoint-Specific_Register
  */
typedef struct 
{
  __IO uint32_t DIEPCTL; /* dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h*/
  uint32_t Reserved04;             /* Reserved                       900h + (ep_num * 20h) + 04h*/
  __IO uint32_t DIEPINT; /* dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h*/
  uint32_t Reserved0C;             /* Reserved                       900h + (ep_num * 20h) + 0Ch*/
  __IO uint32_t DIEPTSIZ; /* IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h*/
  __IO uint32_t DIEPDMA; /* IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h*/
  __IO uint32_t DTXFSTS;/*IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h*/
  uint32_t Reserved18;             /* Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch*/
}
USB_OTG_INEndpointTypeDef;


/** 
  * @brief __OUT_Endpoint-Specific_Registers
  */
typedef struct 
{
  __IO uint32_t DOEPCTL;       /* dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h*/
  uint32_t Reserved04;         /* Reserved                      B00h + (ep_num * 20h) + 04h*/
  __IO uint32_t DOEPINT;       /* dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h*/
  uint32_t Reserved0C;         /* Reserved                      B00h + (ep_num * 20h) + 0Ch*/
  __IO uint32_t DOEPTSIZ;      /* dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h*/
  __IO uint32_t DOEPDMA;       /* dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h*/
  uint32_t Reserved18[2];      /* Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch*/
}
USB_OTG_OUTEndpointTypeDef;


/** 
  * @brief __Host_Mode_Register_Structures
  */
typedef struct 
{
  __IO uint32_t HCFG;             /* Host Configuration Register    400h*/
  __IO uint32_t HFIR;      /* Host Frame Interval Register   404h*/
  __IO uint32_t HFNUM;         /* Host Frame Nbr/Frame Remaining 408h*/
  uint32_t Reserved40C;                   /* Reserved                       40Ch*/
  __IO uint32_t HPTXSTS;   /* Host Periodic Tx FIFO/ Queue Status 410h*/
  __IO uint32_t HAINT;   /* Host All Channels Interrupt Register 414h*/
  __IO uint32_t HAINTMSK;   /* Host All Channels Interrupt Mask 418h*/
}
USB_OTG_HostTypeDef;


/** 
  * @brief __Host_Channel_Specific_Registers
  */
typedef struct
{
  __IO uint32_t HCCHAR;
  __IO uint32_t HCSPLT;
  __IO uint32_t HCINT;
  __IO uint32_t HCINTMSK;
  __IO uint32_t HCTSIZ;
  __IO uint32_t HCDMA;
  uint32_t Reserved[2];
}
USB_OTG_HostChannelTypeDef;

    
/** 
  * @brief Peripheral_memory_map
  */
#define FLASH_BASE            0x08000000U /*!< FLASH(up to 1 MB) base address in the alias region                         */
#define CCMDATARAM_BASE       0x10000000U /*!< CCM(core coupled memory) data RAM(64 KB) base address in the alias region  */
#define SRAM1_BASE            0x20000000U /*!< SRAM1(112 KB) base address in the alias region                             */
#define SRAM2_BASE            0x2001C000U /*!< SRAM2(16 KB) base address in the alias region                              */
#define PERIPH_BASE           0x40000000U /*!< Peripheral base address in the alias region                                */
#define BKPSRAM_BASE          0x40024000U /*!< Backup SRAM(4 KB) base address in the alias region                         */
#define FSMC_R_BASE           0xA0000000U /*!< FSMC registers base address                                                */
#define SRAM1_BB_BASE         0x22000000U /*!< SRAM1(112 KB) base address in the bit-band region                             */
#define SRAM2_BB_BASE         0x22380000U /*!< SRAM2(16 KB) base address in the bit-band region                              */
#define PERIPH_BB_BASE        0x42000000U /*!< Peripheral base address in the bit-band region                                */
#define BKPSRAM_BB_BASE       0x42480000U /*!< Backup SRAM(4 KB) base address in the bit-band region                         */
#define FLASH_END             0x080FFFFFU /*!< FLASH end address */
#define CCMDATARAM_END        0x1000FFFFU /*!< CCM data RAM end address */

/* Legacy defines */
#define SRAM_BASE             SRAM1_BASE
#define SRAM_BB_BASE          SRAM1_BB_BASE


/*!< Peripheral memory map */
#define APB1PERIPH_BASE       PERIPH_BASE
#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000U)
#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000U)
#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000U)

/*!< APB1 peripherals */
#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000U)
#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400U)
#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800U)
#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00U)
#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000U)
#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400U)
#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800U)
#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00U)
#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000U)
#define RTC_BASE              (APB1PERIPH_BASE + 0x2800U)
#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00U)
#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000U)
#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400U)
#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800U)
#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00U)
#define I2S3ext_BASE          (APB1PERIPH_BASE + 0x4000U)
#define USART2_BASE           (APB1PERIPH_BASE + 0x4400U)
#define USART3_BASE           (APB1PERIPH_BASE + 0x4800U)
#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00U)
#define UART5_BASE            (APB1PERIPH_BASE + 0x5000U)
#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400U)
#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800U)
#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00U)
#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400U)
#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800U)
#define PWR_BASE              (APB1PERIPH_BASE + 0x7000U)
#define DAC_BASE              (APB1PERIPH_BASE + 0x7400U)

/*!< APB2 peripherals */
#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000U)
#define TIM8_BASE             (APB2PERIPH_BASE + 0x0400U)
#define USART1_BASE           (APB2PERIPH_BASE + 0x1000U)
#define USART6_BASE           (APB2PERIPH_BASE + 0x1400U)
#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000U)
#define ADC2_BASE             (APB2PERIPH_BASE + 0x2100U)
#define ADC3_BASE             (APB2PERIPH_BASE + 0x2200U)
#define ADC_BASE              (APB2PERIPH_BASE + 0x2300U)
#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00U)
#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000U)
#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800U)
#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00U)
#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000U)
#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400U)
#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800U)

/*!< AHB1 peripherals */
#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000U)
#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400U)
#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800U)
#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00U)
#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000U)
#define GPIOF_BASE            (AHB1PERIPH_BASE + 0x1400U)
#define GPIOG_BASE            (AHB1PERIPH_BASE + 0x1800U)
#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00U)
#define GPIOI_BASE            (AHB1PERIPH_BASE + 0x2000U)
#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000U)
#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800U)
#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00U)
#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000U)
#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010U)
#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028U)
#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040U)
#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058U)
#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070U)
#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088U)
#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0U)
#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8U)
#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400U)
#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010U)
#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028U)
#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040U)
#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058U)
#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070U)
#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088U)
#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0U)
#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8U)
#define ETH_BASE              (AHB1PERIPH_BASE + 0x8000U)
#define ETH_MAC_BASE          (ETH_BASE)
#define ETH_MMC_BASE          (ETH_BASE + 0x0100U)
#define ETH_PTP_BASE          (ETH_BASE + 0x0700U)
#define ETH_DMA_BASE          (ETH_BASE + 0x1000U)

/*!< AHB2 peripherals */
#define DCMI_BASE             (AHB2PERIPH_BASE + 0x50000U)
#define CRYP_BASE             (AHB2PERIPH_BASE + 0x60000U)
#define HASH_BASE             (AHB2PERIPH_BASE + 0x60400U)
#define HASH_DIGEST_BASE      (AHB2PERIPH_BASE + 0x60710U)
#define RNG_BASE              (AHB2PERIPH_BASE + 0x60800U)

/*!< FSMC Bankx registers base address */
#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000U)
#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104U)
#define FSMC_Bank2_3_R_BASE   (FSMC_R_BASE + 0x0060U)
#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0U)

/* Debug MCU registers base address */
#define DBGMCU_BASE           0xE0042000U

/*!< USB registers base address */
#define USB_OTG_HS_PERIPH_BASE               0x40040000U
#define USB_OTG_FS_PERIPH_BASE               0x50000000U

#define USB_OTG_GLOBAL_BASE                  0x000U
#define USB_OTG_DEVICE_BASE                  0x800U
#define USB_OTG_IN_ENDPOINT_BASE             0x900U
#define USB_OTG_OUT_ENDPOINT_BASE            0xB00U
#define USB_OTG_EP_REG_SIZE                  0x20U
#define USB_OTG_HOST_BASE                    0x400U
#define USB_OTG_HOST_PORT_BASE               0x440U
#define USB_OTG_HOST_CHANNEL_BASE            0x500U
#define USB_OTG_HOST_CHANNEL_SIZE            0x20U
#define USB_OTG_PCGCCTL_BASE                 0xE00U
#define USB_OTG_FIFO_BASE                    0x1000U
#define USB_OTG_FIFO_SIZE                    0x1000U

/**
  * @}
  */
  
/** @addtogroup Peripheral_declaration
  * @{
  */  
#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
#define TIM4                ((TIM_TypeDef *) TIM4_BASE)
#define TIM5                ((TIM_TypeDef *) TIM5_BASE)
#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
#define TIM12               ((TIM_TypeDef *) TIM12_BASE)
#define TIM13               ((TIM_TypeDef *) TIM13_BASE)
#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
#define RTC                 ((RTC_TypeDef *) RTC_BASE)
#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
#define I2S2ext             ((SPI_TypeDef *) I2S2ext_BASE)
#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
#define SPI3                ((SPI_TypeDef *) SPI3_BASE)
#define I2S3ext             ((SPI_TypeDef *) I2S3ext_BASE)
#define USART2              ((USART_TypeDef *) USART2_BASE)
#define USART3              ((USART_TypeDef *) USART3_BASE)
#define UART4               ((USART_TypeDef *) UART4_BASE)
#define UART5               ((USART_TypeDef *) UART5_BASE)
#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
#define I2C3                ((I2C_TypeDef *) I2C3_BASE)
#define CAN1                ((CAN_TypeDef *) CAN1_BASE)
#define CAN2                ((CAN_TypeDef *) CAN2_BASE)
#define PWR                 ((PWR_TypeDef *) PWR_BASE)
#define DAC                 ((DAC_TypeDef *) DAC_BASE)
#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
#define TIM8                ((TIM_TypeDef *) TIM8_BASE)
#define USART1              ((USART_TypeDef *) USART1_BASE)
#define USART6              ((USART_TypeDef *) USART6_BASE)
#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)
#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
#define ADC2                ((ADC_TypeDef *) ADC2_BASE)
#define ADC3                ((ADC_TypeDef *) ADC3_BASE)
#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)
#define SPI1                ((SPI_TypeDef *) SPI1_BASE) 
#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
#define TIM9                ((TIM_TypeDef *) TIM9_BASE)
#define TIM10               ((TIM_TypeDef *) TIM10_BASE)
#define TIM11               ((TIM_TypeDef *) TIM11_BASE)
#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)
#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)
#define GPIOI               ((GPIO_TypeDef *) GPIOI_BASE)
#define CRC                 ((CRC_TypeDef *) CRC_BASE)
#define RCC                 ((RCC_TypeDef *) RCC_BASE)
#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
#define DMA2                ((DMA_TypeDef *) DMA2_BASE)
#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
#define ETH                 ((ETH_TypeDef *) ETH_BASE)  
#define DCMI                ((DCMI_TypeDef *) DCMI_BASE)
#define CRYP                ((CRYP_TypeDef *) CRYP_BASE)
#define HASH                ((HASH_TypeDef *) HASH_BASE)
#define HASH_DIGEST         ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE)
#define RNG                 ((RNG_TypeDef *) RNG_BASE)
#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
#define FSMC_Bank2_3        ((FSMC_Bank2_3_TypeDef *) FSMC_Bank2_3_R_BASE)
#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)

#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)

#define USB_OTG_FS          ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
#define USB_OTG_HS          ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)

/**
  * @}
  */

/** @addtogroup Exported_constants
  * @{
  */
  
  /** @addtogroup Peripheral_Registers_Bits_Definition
  * @{
  */
    
/******************************************************************************/
/*                         Peripheral Registers_Bits_Definition               */
/******************************************************************************/

/******************************************************************************/
/*                                                                            */
/*                        Analog to Digital Converter                         */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition for ADC_SR register  ********************/
#define  ADC_SR_AWD                          0x00000001U       /*!<Analog watchdog flag */
#define  ADC_SR_EOC                          0x00000002U       /*!<End of conversion */
#define  ADC_SR_JEOC                         0x00000004U       /*!<Injected channel end of conversion */
#define  ADC_SR_JSTRT                        0x00000008U       /*!<Injected channel Start flag */
#define  ADC_SR_STRT                         0x00000010U       /*!<Regular channel Start flag */
#define  ADC_SR_OVR                          0x00000020U       /*!<Overrun flag */

/*******************  Bit definition for ADC_CR1 register  ********************/
#define  ADC_CR1_AWDCH                       0x0000001FU        /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
#define  ADC_CR1_AWDCH_0                     0x00000001U        /*!<Bit 0 */
#define  ADC_CR1_AWDCH_1                     0x00000002U        /*!<Bit 1 */
#define  ADC_CR1_AWDCH_2                     0x00000004U        /*!<Bit 2 */
#define  ADC_CR1_AWDCH_3                     0x00000008U        /*!<Bit 3 */
#define  ADC_CR1_AWDCH_4                     0x00000010U        /*!<Bit 4 */
#define  ADC_CR1_EOCIE                       0x00000020U        /*!<Interrupt enable for EOC */
#define  ADC_CR1_AWDIE                       0x00000040U        /*!<AAnalog Watchdog interrupt enable */
#define  ADC_CR1_JEOCIE                      0x00000080U        /*!<Interrupt enable for injected channels */
#define  ADC_CR1_SCAN                        0x00000100U        /*!<Scan mode */
#define  ADC_CR1_AWDSGL                      0x00000200U        /*!<Enable the watchdog on a single channel in scan mode */
#define  ADC_CR1_JAUTO                       0x00000400U        /*!<Automatic injected group conversion */
#define  ADC_CR1_DISCEN                      0x00000800U        /*!<Discontinuous mode on regular channels */
#define  ADC_CR1_JDISCEN                     0x00001000U        /*!<Discontinuous mode on injected channels */
#define  ADC_CR1_DISCNUM                     0x0000E000U        /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
#define  ADC_CR1_DISCNUM_0                   0x00002000U        /*!<Bit 0 */
#define  ADC_CR1_DISCNUM_1                   0x00004000U        /*!<Bit 1 */
#define  ADC_CR1_DISCNUM_2                   0x00008000U        /*!<Bit 2 */
#define  ADC_CR1_JAWDEN                      0x00400000U        /*!<Analog watchdog enable on injected channels */
#define  ADC_CR1_AWDEN                       0x00800000U        /*!<Analog watchdog enable on regular channels */
#define  ADC_CR1_RES                         0x03000000U        /*!<RES[2:0] bits (Resolution) */
#define  ADC_CR1_RES_0                       0x01000000U        /*!<Bit 0 */
#define  ADC_CR1_RES_1                       0x02000000U        /*!<Bit 1 */
#define  ADC_CR1_OVRIE                       0x04000000U         /*!<overrun interrupt enable */
  
/*******************  Bit definition for ADC_CR2 register  ********************/
#define  ADC_CR2_ADON                        0x00000001U        /*!<A/D Converter ON / OFF */
#define  ADC_CR2_CONT                        0x00000002U        /*!<Continuous Conversion */
#define  ADC_CR2_DMA                         0x00000100U        /*!<Direct Memory access mode */
#define  ADC_CR2_DDS                         0x00000200U        /*!<DMA disable selection (Single ADC) */
#define  ADC_CR2_EOCS                        0x00000400U        /*!<End of conversion selection */
#define  ADC_CR2_ALIGN                       0x00000800U        /*!<Data Alignment */
#define  ADC_CR2_JEXTSEL                     0x000F0000U        /*!<JEXTSEL[3:0] bits (External event select for injected group) */
#define  ADC_CR2_JEXTSEL_0                   0x00010000U        /*!<Bit 0 */
#define  ADC_CR2_JEXTSEL_1                   0x00020000U        /*!<Bit 1 */
#define  ADC_CR2_JEXTSEL_2                   0x00040000U        /*!<Bit 2 */
#define  ADC_CR2_JEXTSEL_3                   0x00080000U        /*!<Bit 3 */
#define  ADC_CR2_JEXTEN                      0x00300000U        /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
#define  ADC_CR2_JEXTEN_0                    0x00100000U        /*!<Bit 0 */
#define  ADC_CR2_JEXTEN_1                    0x00200000U        /*!<Bit 1 */
#define  ADC_CR2_JSWSTART                    0x00400000U        /*!<Start Conversion of injected channels */
#define  ADC_CR2_EXTSEL                      0x0F000000U        /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
#define  ADC_CR2_EXTSEL_0                    0x01000000U        /*!<Bit 0 */
#define  ADC_CR2_EXTSEL_1                    0x02000000U        /*!<Bit 1 */
#define  ADC_CR2_EXTSEL_2                    0x04000000U        /*!<Bit 2 */
#define  ADC_CR2_EXTSEL_3                    0x08000000U        /*!<Bit 3 */
#define  ADC_CR2_EXTEN                       0x30000000U        /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
#define  ADC_CR2_EXTEN_0                     0x10000000U        /*!<Bit 0 */
#define  ADC_CR2_EXTEN_1                     0x20000000U        /*!<Bit 1 */
#define  ADC_CR2_SWSTART                     0x40000000U        /*!<Start Conversion of regular channels */

/******************  Bit definition for ADC_SMPR1 register  *******************/
#define  ADC_SMPR1_SMP10                     0x00000007U        /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
#define  ADC_SMPR1_SMP10_0                   0x00000001U        /*!<Bit 0 */
#define  ADC_SMPR1_SMP10_1                   0x00000002U        /*!<Bit 1 */
#define  ADC_SMPR1_SMP10_2                   0x00000004U        /*!<Bit 2 */
#define  ADC_SMPR1_SMP11                     0x00000038U        /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
#define  ADC_SMPR1_SMP11_0                   0x00000008U        /*!<Bit 0 */
#define  ADC_SMPR1_SMP11_1                   0x00000010U        /*!<Bit 1 */
#define  ADC_SMPR1_SMP11_2                   0x00000020U        /*!<Bit 2 */
#define  ADC_SMPR1_SMP12                     0x000001C0U        /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
#define  ADC_SMPR1_SMP12_0                   0x00000040U        /*!<Bit 0 */
#define  ADC_SMPR1_SMP12_1                   0x00000080U        /*!<Bit 1 */
#define  ADC_SMPR1_SMP12_2                   0x00000100U        /*!<Bit 2 */
#define  ADC_SMPR1_SMP13                     0x00000E00U        /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
#define  ADC_SMPR1_SMP13_0                   0x00000200U        /*!<Bit 0 */
#define  ADC_SMPR1_SMP13_1                   0x00000400U        /*!<Bit 1 */
#define  ADC_SMPR1_SMP13_2                   0x00000800U        /*!<Bit 2 */
#define  ADC_SMPR1_SMP14                     0x00007000U        /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
#define  ADC_SMPR1_SMP14_0                   0x00001000U        /*!<Bit 0 */
#define  ADC_SMPR1_SMP14_1                   0x00002000U        /*!<Bit 1 */
#define  ADC_SMPR1_SMP14_2                   0x00004000U        /*!<Bit 2 */
#define  ADC_SMPR1_SMP15                     0x00038000U        /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
#define  ADC_SMPR1_SMP15_0                   0x00008000U        /*!<Bit 0 */
#define  ADC_SMPR1_SMP15_1                   0x00010000U        /*!<Bit 1 */
#define  ADC_SMPR1_SMP15_2                   0x00020000U        /*!<Bit 2 */
#define  ADC_SMPR1_SMP16                     0x001C0000U        /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
#define  ADC_SMPR1_SMP16_0                   0x00040000U        /*!<Bit 0 */
#define  ADC_SMPR1_SMP16_1                   0x00080000U        /*!<Bit 1 */
#define  ADC_SMPR1_SMP16_2                   0x00100000U        /*!<Bit 2 */
#define  ADC_SMPR1_SMP17                     0x00E00000U        /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
#define  ADC_SMPR1_SMP17_0                   0x00200000U        /*!<Bit 0 */
#define  ADC_SMPR1_SMP17_1                   0x00400000U        /*!<Bit 1 */
#define  ADC_SMPR1_SMP17_2                   0x00800000U        /*!<Bit 2 */
#define  ADC_SMPR1_SMP18                     0x07000000U        /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
#define  ADC_SMPR1_SMP18_0                   0x01000000U        /*!<Bit 0 */
#define  ADC_SMPR1_SMP18_1                   0x02000000U        /*!<Bit 1 */
#define  ADC_SMPR1_SMP18_2                   0x04000000U        /*!<Bit 2 */

/******************  Bit definition for ADC_SMPR2 register  *******************/
#define  ADC_SMPR2_SMP0                      0x00000007U        /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
#define  ADC_SMPR2_SMP0_0                    0x00000001U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP0_1                    0x00000002U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP0_2                    0x00000004U        /*!<Bit 2 */
#define  ADC_SMPR2_SMP1                      0x00000038U        /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
#define  ADC_SMPR2_SMP1_0                    0x00000008U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP1_1                    0x00000010U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP1_2                    0x00000020U        /*!<Bit 2 */
#define  ADC_SMPR2_SMP2                      0x000001C0U        /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
#define  ADC_SMPR2_SMP2_0                    0x00000040U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP2_1                    0x00000080U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP2_2                    0x00000100U        /*!<Bit 2 */
#define  ADC_SMPR2_SMP3                      0x00000E00U        /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
#define  ADC_SMPR2_SMP3_0                    0x00000200U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP3_1                    0x00000400U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP3_2                    0x00000800U        /*!<Bit 2 */
#define  ADC_SMPR2_SMP4                      0x00007000U        /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
#define  ADC_SMPR2_SMP4_0                    0x00001000U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP4_1                    0x00002000U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP4_2                    0x00004000U        /*!<Bit 2 */
#define  ADC_SMPR2_SMP5                      0x00038000U        /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
#define  ADC_SMPR2_SMP5_0                    0x00008000U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP5_1                    0x00010000U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP5_2                    0x00020000U        /*!<Bit 2 */
#define  ADC_SMPR2_SMP6                      0x001C0000U        /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
#define  ADC_SMPR2_SMP6_0                    0x00040000U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP6_1                    0x00080000U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP6_2                    0x00100000U        /*!<Bit 2 */
#define  ADC_SMPR2_SMP7                      0x00E00000U        /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
#define  ADC_SMPR2_SMP7_0                    0x00200000U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP7_1                    0x00400000U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP7_2                    0x00800000U        /*!<Bit 2 */
#define  ADC_SMPR2_SMP8                      0x07000000U        /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
#define  ADC_SMPR2_SMP8_0                    0x01000000U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP8_1                    0x02000000U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP8_2                    0x04000000U        /*!<Bit 2 */
#define  ADC_SMPR2_SMP9                      0x38000000U        /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
#define  ADC_SMPR2_SMP9_0                    0x08000000U        /*!<Bit 0 */
#define  ADC_SMPR2_SMP9_1                    0x10000000U        /*!<Bit 1 */
#define  ADC_SMPR2_SMP9_2                    0x20000000U        /*!<Bit 2 */

/******************  Bit definition for ADC_JOFR1 register  *******************/
#define  ADC_JOFR1_JOFFSET1                  0x0FFFU            /*!<Data offset for injected channel 1 */

/******************  Bit definition for ADC_JOFR2 register  *******************/
#define  ADC_JOFR2_JOFFSET2                  0x0FFFU            /*!<Data offset for injected channel 2 */

/******************  Bit definition for ADC_JOFR3 register  *******************/
#define  ADC_JOFR3_JOFFSET3                  0x0FFFU            /*!<Data offset for injected channel 3 */

/******************  Bit definition for ADC_JOFR4 register  *******************/
#define  ADC_JOFR4_JOFFSET4                  0x0FFFU            /*!<Data offset for injected channel 4 */

/*******************  Bit definition for ADC_HTR register  ********************/
#define  ADC_HTR_HT                          0x0FFFU            /*!<Analog watchdog high threshold */

/*******************  Bit definition for ADC_LTR register  ********************/
#define  ADC_LTR_LT                          0x0FFFU            /*!<Analog watchdog low threshold */

/*******************  Bit definition for ADC_SQR1 register  *******************/
#define  ADC_SQR1_SQ13                       0x0000001FU        /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
#define  ADC_SQR1_SQ13_0                     0x00000001U        /*!<Bit 0 */
#define  ADC_SQR1_SQ13_1                     0x00000002U        /*!<Bit 1 */
#define  ADC_SQR1_SQ13_2                     0x00000004U        /*!<Bit 2 */
#define  ADC_SQR1_SQ13_3                     0x00000008U        /*!<Bit 3 */
#define  ADC_SQR1_SQ13_4                     0x00000010U        /*!<Bit 4 */
#define  ADC_SQR1_SQ14                       0x000003E0U        /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
#define  ADC_SQR1_SQ14_0                     0x00000020U        /*!<Bit 0 */
#define  ADC_SQR1_SQ14_1                     0x00000040U        /*!<Bit 1 */
#define  ADC_SQR1_SQ14_2                     0x00000080U        /*!<Bit 2 */
#define  ADC_SQR1_SQ14_3                     0x00000100U        /*!<Bit 3 */
#define  ADC_SQR1_SQ14_4                     0x00000200U        /*!<Bit 4 */
#define  ADC_SQR1_SQ15                       0x00007C00U        /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
#define  ADC_SQR1_SQ15_0                     0x00000400U        /*!<Bit 0 */
#define  ADC_SQR1_SQ15_1                     0x00000800U        /*!<Bit 1 */
#define  ADC_SQR1_SQ15_2                     0x00001000U        /*!<Bit 2 */
#define  ADC_SQR1_SQ15_3                     0x00002000U        /*!<Bit 3 */
#define  ADC_SQR1_SQ15_4                     0x00004000U        /*!<Bit 4 */
#define  ADC_SQR1_SQ16                       0x000F8000U        /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
#define  ADC_SQR1_SQ16_0                     0x00008000U        /*!<Bit 0 */
#define  ADC_SQR1_SQ16_1                     0x00010000U        /*!<Bit 1 */
#define  ADC_SQR1_SQ16_2                     0x00020000U        /*!<Bit 2 */
#define  ADC_SQR1_SQ16_3                     0x00040000U        /*!<Bit 3 */
#define  ADC_SQR1_SQ16_4                     0x00080000U        /*!<Bit 4 */
#define  ADC_SQR1_L                          0x00F00000U        /*!<L[3:0] bits (Regular channel sequence length) */
#define  ADC_SQR1_L_0                        0x00100000U        /*!<Bit 0 */
#define  ADC_SQR1_L_1                        0x00200000U        /*!<Bit 1 */
#define  ADC_SQR1_L_2                        0x00400000U        /*!<Bit 2 */
#define  ADC_SQR1_L_3                        0x00800000U        /*!<Bit 3 */

/*******************  Bit definition for ADC_SQR2 register  *******************/
#define  ADC_SQR2_SQ7                        0x0000001FU        /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
#define  ADC_SQR2_SQ7_0                      0x00000001U        /*!<Bit 0 */
#define  ADC_SQR2_SQ7_1                      0x00000002U        /*!<Bit 1 */
#define  ADC_SQR2_SQ7_2                      0x00000004U        /*!<Bit 2 */
#define  ADC_SQR2_SQ7_3                      0x00000008U        /*!<Bit 3 */
#define  ADC_SQR2_SQ7_4                      0x00000010U        /*!<Bit 4 */
#define  ADC_SQR2_SQ8                        0x000003E0U        /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
#define  ADC_SQR2_SQ8_0                      0x00000020U        /*!<Bit 0 */
#define  ADC_SQR2_SQ8_1                      0x00000040U        /*!<Bit 1 */
#define  ADC_SQR2_SQ8_2                      0x00000080U        /*!<Bit 2 */
#define  ADC_SQR2_SQ8_3                      0x00000100U        /*!<Bit 3 */
#define  ADC_SQR2_SQ8_4                      0x00000200U        /*!<Bit 4 */
#define  ADC_SQR2_SQ9                        0x00007C00U        /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
#define  ADC_SQR2_SQ9_0                      0x00000400U        /*!<Bit 0 */
#define  ADC_SQR2_SQ9_1                      0x00000800U        /*!<Bit 1 */
#define  ADC_SQR2_SQ9_2                      0x00001000U        /*!<Bit 2 */
#define  ADC_SQR2_SQ9_3                      0x00002000U        /*!<Bit 3 */
#define  ADC_SQR2_SQ9_4                      0x00004000U        /*!<Bit 4 */
#define  ADC_SQR2_SQ10                       0x000F8000U        /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
#define  ADC_SQR2_SQ10_0                     0x00008000U        /*!<Bit 0 */
#define  ADC_SQR2_SQ10_1                     0x00010000U        /*!<Bit 1 */
#define  ADC_SQR2_SQ10_2                     0x00020000U        /*!<Bit 2 */
#define  ADC_SQR2_SQ10_3                     0x00040000U        /*!<Bit 3 */
#define  ADC_SQR2_SQ10_4                     0x00080000U        /*!<Bit 4 */
#define  ADC_SQR2_SQ11                       0x01F00000U        /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
#define  ADC_SQR2_SQ11_0                     0x00100000U        /*!<Bit 0 */
#define  ADC_SQR2_SQ11_1                     0x00200000U        /*!<Bit 1 */
#define  ADC_SQR2_SQ11_2                     0x00400000U        /*!<Bit 2 */
#define  ADC_SQR2_SQ11_3                     0x00800000U        /*!<Bit 3 */
#define  ADC_SQR2_SQ11_4                     0x01000000U        /*!<Bit 4 */
#define  ADC_SQR2_SQ12                       0x3E000000U        /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
#define  ADC_SQR2_SQ12_0                     0x02000000U        /*!<Bit 0 */
#define  ADC_SQR2_SQ12_1                     0x04000000U        /*!<Bit 1 */
#define  ADC_SQR2_SQ12_2                     0x08000000U        /*!<Bit 2 */
#define  ADC_SQR2_SQ12_3                     0x10000000U        /*!<Bit 3 */
#define  ADC_SQR2_SQ12_4                     0x20000000U        /*!<Bit 4 */

/*******************  Bit definition for ADC_SQR3 register  *******************/
#define  ADC_SQR3_SQ1                        0x0000001FU        /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
#define  ADC_SQR3_SQ1_0                      0x00000001U        /*!<Bit 0 */
#define  ADC_SQR3_SQ1_1                      0x00000002U        /*!<Bit 1 */
#define  ADC_SQR3_SQ1_2                      0x00000004U        /*!<Bit 2 */
#define  ADC_SQR3_SQ1_3                      0x00000008U        /*!<Bit 3 */
#define  ADC_SQR3_SQ1_4                      0x00000010U        /*!<Bit 4 */
#define  ADC_SQR3_SQ2                        0x000003E0U        /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
#define  ADC_SQR3_SQ2_0                      0x00000020U        /*!<Bit 0 */
#define  ADC_SQR3_SQ2_1                      0x00000040U        /*!<Bit 1 */
#define  ADC_SQR3_SQ2_2                      0x00000080U        /*!<Bit 2 */
#define  ADC_SQR3_SQ2_3                      0x00000100U        /*!<Bit 3 */
#define  ADC_SQR3_SQ2_4                      0x00000200U        /*!<Bit 4 */
#define  ADC_SQR3_SQ3                        0x00007C00U        /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
#define  ADC_SQR3_SQ3_0                      0x00000400U        /*!<Bit 0 */
#define  ADC_SQR3_SQ3_1                      0x00000800U        /*!<Bit 1 */
#define  ADC_SQR3_SQ3_2                      0x00001000U        /*!<Bit 2 */
#define  ADC_SQR3_SQ3_3                      0x00002000U        /*!<Bit 3 */
#define  ADC_SQR3_SQ3_4                      0x00004000U        /*!<Bit 4 */
#define  ADC_SQR3_SQ4                        0x000F8000U        /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
#define  ADC_SQR3_SQ4_0                      0x00008000U        /*!<Bit 0 */
#define  ADC_SQR3_SQ4_1                      0x00010000U        /*!<Bit 1 */
#define  ADC_SQR3_SQ4_2                      0x00020000U        /*!<Bit 2 */
#define  ADC_SQR3_SQ4_3                      0x00040000U        /*!<Bit 3 */
#define  ADC_SQR3_SQ4_4                      0x00080000U        /*!<Bit 4 */
#define  ADC_SQR3_SQ5                        0x01F00000U        /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
#define  ADC_SQR3_SQ5_0                      0x00100000U        /*!<Bit 0 */
#define  ADC_SQR3_SQ5_1                      0x00200000U        /*!<Bit 1 */
#define  ADC_SQR3_SQ5_2                      0x00400000U        /*!<Bit 2 */
#define  ADC_SQR3_SQ5_3                      0x00800000U        /*!<Bit 3 */
#define  ADC_SQR3_SQ5_4                      0x01000000U        /*!<Bit 4 */
#define  ADC_SQR3_SQ6                        0x3E000000U        /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
#define  ADC_SQR3_SQ6_0                      0x02000000U        /*!<Bit 0 */
#define  ADC_SQR3_SQ6_1                      0x04000000U        /*!<Bit 1 */
#define  ADC_SQR3_SQ6_2                      0x08000000U        /*!<Bit 2 */
#define  ADC_SQR3_SQ6_3                      0x10000000U        /*!<Bit 3 */
#define  ADC_SQR3_SQ6_4                      0x20000000U        /*!<Bit 4 */

/*******************  Bit definition for ADC_JSQR register  *******************/
#define  ADC_JSQR_JSQ1                       0x0000001FU        /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */  
#define  ADC_JSQR_JSQ1_0                     0x00000001U        /*!<Bit 0 */
#define  ADC_JSQR_JSQ1_1                     0x00000002U        /*!<Bit 1 */
#define  ADC_JSQR_JSQ1_2                     0x00000004U        /*!<Bit 2 */
#define  ADC_JSQR_JSQ1_3                     0x00000008U        /*!<Bit 3 */
#define  ADC_JSQR_JSQ1_4                     0x00000010U        /*!<Bit 4 */
#define  ADC_JSQR_JSQ2                       0x000003E0U        /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
#define  ADC_JSQR_JSQ2_0                     0x00000020U        /*!<Bit 0 */
#define  ADC_JSQR_JSQ2_1                     0x00000040U        /*!<Bit 1 */
#define  ADC_JSQR_JSQ2_2                     0x00000080U        /*!<Bit 2 */
#define  ADC_JSQR_JSQ2_3                     0x00000100U        /*!<Bit 3 */
#define  ADC_JSQR_JSQ2_4                     0x00000200U        /*!<Bit 4 */
#define  ADC_JSQR_JSQ3                       0x00007C00U        /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
#define  ADC_JSQR_JSQ3_0                     0x00000400U        /*!<Bit 0 */
#define  ADC_JSQR_JSQ3_1                     0x00000800U        /*!<Bit 1 */
#define  ADC_JSQR_JSQ3_2                     0x00001000U        /*!<Bit 2 */
#define  ADC_JSQR_JSQ3_3                     0x00002000U        /*!<Bit 3 */
#define  ADC_JSQR_JSQ3_4                     0x00004000U        /*!<Bit 4 */
#define  ADC_JSQR_JSQ4                       0x000F8000U        /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
#define  ADC_JSQR_JSQ4_0                     0x00008000U        /*!<Bit 0 */
#define  ADC_JSQR_JSQ4_1                     0x00010000U        /*!<Bit 1 */
#define  ADC_JSQR_JSQ4_2                     0x00020000U        /*!<Bit 2 */
#define  ADC_JSQR_JSQ4_3                     0x00040000U        /*!<Bit 3 */
#define  ADC_JSQR_JSQ4_4                     0x00080000U        /*!<Bit 4 */
#define  ADC_JSQR_JL                         0x00300000U        /*!<JL[1:0] bits (Injected Sequence length) */
#define  ADC_JSQR_JL_0                       0x00100000U        /*!<Bit 0 */
#define  ADC_JSQR_JL_1                       0x00200000U        /*!<Bit 1 */

/*******************  Bit definition for ADC_JDR1 register  *******************/
#define  ADC_JDR1_JDATA                      0xFFFFU            /*!<Injected data */

/*******************  Bit definition for ADC_JDR2 register  *******************/
#define  ADC_JDR2_JDATA                      0xFFFFU            /*!<Injected data */

/*******************  Bit definition for ADC_JDR3 register  *******************/
#define  ADC_JDR3_JDATA                      0xFFFFU            /*!<Injected data */

/*******************  Bit definition for ADC_JDR4 register  *******************/
#define  ADC_JDR4_JDATA                      0xFFFFU            /*!<Injected data */

/********************  Bit definition for ADC_DR register  ********************/
#define  ADC_DR_DATA                         0x0000FFFFU        /*!<Regular data */
#define  ADC_DR_ADC2DATA                     0xFFFF0000U        /*!<ADC2 data */

/*******************  Bit definition for ADC_CSR register  ********************/
#define  ADC_CSR_AWD1                        0x00000001U        /*!<ADC1 Analog watchdog flag */
#define  ADC_CSR_EOC1                        0x00000002U        /*!<ADC1 End of conversion */
#define  ADC_CSR_JEOC1                       0x00000004U        /*!<ADC1 Injected channel end of conversion */
#define  ADC_CSR_JSTRT1                      0x00000008U        /*!<ADC1 Injected channel Start flag */
#define  ADC_CSR_STRT1                       0x00000010U        /*!<ADC1 Regular channel Start flag */
#define  ADC_CSR_OVR1                        0x00000020U        /*!<ADC1 DMA overrun  flag */
#define  ADC_CSR_AWD2                        0x00000100U        /*!<ADC2 Analog watchdog flag */
#define  ADC_CSR_EOC2                        0x00000200U        /*!<ADC2 End of conversion */
#define  ADC_CSR_JEOC2                       0x00000400U        /*!<ADC2 Injected channel end of conversion */
#define  ADC_CSR_JSTRT2                      0x00000800U        /*!<ADC2 Injected channel Start flag */
#define  ADC_CSR_STRT2                       0x00001000U        /*!<ADC2 Regular channel Start flag */
#define  ADC_CSR_OVR2                        0x00002000U        /*!<ADC2 DMA overrun  flag */
#define  ADC_CSR_AWD3                        0x00010000U        /*!<ADC3 Analog watchdog flag */
#define  ADC_CSR_EOC3                        0x00020000U        /*!<ADC3 End of conversion */
#define  ADC_CSR_JEOC3                       0x00040000U        /*!<ADC3 Injected channel end of conversion */
#define  ADC_CSR_JSTRT3                      0x00080000U        /*!<ADC3 Injected channel Start flag */
#define  ADC_CSR_STRT3                       0x00100000U        /*!<ADC3 Regular channel Start flag */
#define  ADC_CSR_OVR3                        0x00200000U        /*!<ADC3 DMA overrun  flag */

/* Legacy defines */
#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1
#define  ADC_CSR_DOVR2                        ADC_CSR_OVR2
#define  ADC_CSR_DOVR3                        ADC_CSR_OVR3

/*******************  Bit definition for ADC_CCR register  ********************/
#define  ADC_CCR_MULTI                       0x0000001FU        /*!<MULTI[4:0] bits (Multi-ADC mode selection) */  
#define  ADC_CCR_MULTI_0                     0x00000001U        /*!<Bit 0 */
#define  ADC_CCR_MULTI_1                     0x00000002U        /*!<Bit 1 */
#define  ADC_CCR_MULTI_2                     0x00000004U        /*!<Bit 2 */
#define  ADC_CCR_MULTI_3                     0x00000008U        /*!<Bit 3 */
#define  ADC_CCR_MULTI_4                     0x00000010U        /*!<Bit 4 */
#define  ADC_CCR_DELAY                       0x00000F00U        /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */  
#define  ADC_CCR_DELAY_0                     0x00000100U        /*!<Bit 0 */
#define  ADC_CCR_DELAY_1                     0x00000200U        /*!<Bit 1 */
#define  ADC_CCR_DELAY_2                     0x00000400U        /*!<Bit 2 */
#define  ADC_CCR_DELAY_3                     0x00000800U        /*!<Bit 3 */
#define  ADC_CCR_DDS                         0x00002000U        /*!<DMA disable selection (Multi-ADC mode) */
#define  ADC_CCR_DMA                         0x0000C000U        /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */  
#define  ADC_CCR_DMA_0                       0x00004000U        /*!<Bit 0 */
#define  ADC_CCR_DMA_1                       0x00008000U        /*!<Bit 1 */
#define  ADC_CCR_ADCPRE                      0x00030000U        /*!<ADCPRE[1:0] bits (ADC prescaler) */  
#define  ADC_CCR_ADCPRE_0                    0x00010000U        /*!<Bit 0 */
#define  ADC_CCR_ADCPRE_1                    0x00020000U        /*!<Bit 1 */
#define  ADC_CCR_VBATE                       0x00400000U        /*!<VBAT Enable */
#define  ADC_CCR_TSVREFE                     0x00800000U        /*!<Temperature Sensor and VREFINT Enable */

/*******************  Bit definition for ADC_CDR register  ********************/
#define  ADC_CDR_DATA1                      0x0000FFFFU         /*!<1st data of a pair of regular conversions */
#define  ADC_CDR_DATA2                      0xFFFF0000U         /*!<2nd data of a pair of regular conversions */

/******************************************************************************/
/*                                                                            */
/*                         Controller Area Network                            */
/*                                                                            */
/******************************************************************************/
/*!<CAN control and status registers */
/*******************  Bit definition for CAN_MCR register  ********************/
#define  CAN_MCR_INRQ                        0x00000001U        /*!<Initialization Request */
#define  CAN_MCR_SLEEP                       0x00000002U        /*!<Sleep Mode Request */
#define  CAN_MCR_TXFP                        0x00000004U        /*!<Transmit FIFO Priority */
#define  CAN_MCR_RFLM                        0x00000008U        /*!<Receive FIFO Locked Mode */
#define  CAN_MCR_NART                        0x00000010U        /*!<No Automatic Retransmission */
#define  CAN_MCR_AWUM                        0x00000020U        /*!<Automatic Wakeup Mode */
#define  CAN_MCR_ABOM                        0x00000040U        /*!<Automatic Bus-Off Management */
#define  CAN_MCR_TTCM                        0x00000080U        /*!<Time Triggered Communication Mode */
#define  CAN_MCR_RESET                       0x00008000U        /*!<bxCAN software master reset */
#define  CAN_MCR_DBF                         0x00010000U        /*!<bxCAN Debug freeze */
/*******************  Bit definition for CAN_MSR register  ********************/
#define  CAN_MSR_INAK                        0x0001U            /*!<Initialization Acknowledge */
#define  CAN_MSR_SLAK                        0x0002U            /*!<Sleep Acknowledge */
#define  CAN_MSR_ERRI                        0x0004U            /*!<Error Interrupt */
#define  CAN_MSR_WKUI                        0x0008U            /*!<Wakeup Interrupt */
#define  CAN_MSR_SLAKI                       0x0010U            /*!<Sleep Acknowledge Interrupt */
#define  CAN_MSR_TXM                         0x0100U            /*!<Transmit Mode */
#define  CAN_MSR_RXM                         0x0200U            /*!<Receive Mode */
#define  CAN_MSR_SAMP                        0x0400U            /*!<Last Sample Point */
#define  CAN_MSR_RX                          0x0800U            /*!<CAN Rx Signal */

/*******************  Bit definition for CAN_TSR register  ********************/
#define  CAN_TSR_RQCP0                       0x00000001U        /*!<Request Completed Mailbox0 */
#define  CAN_TSR_TXOK0                       0x00000002U        /*!<Transmission OK of Mailbox0 */
#define  CAN_TSR_ALST0                       0x00000004U        /*!<Arbitration Lost for Mailbox0 */
#define  CAN_TSR_TERR0                       0x00000008U        /*!<Transmission Error of Mailbox0 */
#define  CAN_TSR_ABRQ0                       0x00000080U        /*!<Abort Request for Mailbox0 */
#define  CAN_TSR_RQCP1                       0x00000100U        /*!<Request Completed Mailbox1 */
#define  CAN_TSR_TXOK1                       0x00000200U        /*!<Transmission OK of Mailbox1 */
#define  CAN_TSR_ALST1                       0x00000400U        /*!<Arbitration Lost for Mailbox1 */
#define  CAN_TSR_TERR1                       0x00000800U        /*!<Transmission Error of Mailbox1 */
#define  CAN_TSR_ABRQ1                       0x00008000U        /*!<Abort Request for Mailbox 1 */
#define  CAN_TSR_RQCP2                       0x00010000U        /*!<Request Completed Mailbox2 */
#define  CAN_TSR_TXOK2                       0x00020000U        /*!<Transmission OK of Mailbox 2 */
#define  CAN_TSR_ALST2                       0x00040000U        /*!<Arbitration Lost for mailbox 2 */
#define  CAN_TSR_TERR2                       0x00080000U        /*!<Transmission Error of Mailbox 2 */
#define  CAN_TSR_ABRQ2                       0x00800000U        /*!<Abort Request for Mailbox 2 */
#define  CAN_TSR_CODE                        0x03000000U        /*!<Mailbox Code */

#define  CAN_TSR_TME                         0x1C000000U        /*!<TME[2:0] bits */
#define  CAN_TSR_TME0                        0x04000000U        /*!<Transmit Mailbox 0 Empty */
#define  CAN_TSR_TME1                        0x08000000U        /*!<Transmit Mailbox 1 Empty */
#define  CAN_TSR_TME2                        0x10000000U        /*!<Transmit Mailbox 2 Empty */

#define  CAN_TSR_LOW                         0xE0000000U        /*!<LOW[2:0] bits */
#define  CAN_TSR_LOW0                        0x20000000U        /*!<Lowest Priority Flag for Mailbox 0 */
#define  CAN_TSR_LOW1                        0x40000000U        /*!<Lowest Priority Flag for Mailbox 1 */
#define  CAN_TSR_LOW2                        0x80000000U        /*!<Lowest Priority Flag for Mailbox 2 */

/*******************  Bit definition for CAN_RF0R register  *******************/
#define  CAN_RF0R_FMP0                       0x03U               /*!<FIFO 0 Message Pending */
#define  CAN_RF0R_FULL0                      0x08U               /*!<FIFO 0 Full */
#define  CAN_RF0R_FOVR0                      0x10U               /*!<FIFO 0 Overrun */
#define  CAN_RF0R_RFOM0                      0x20U               /*!<Release FIFO 0 Output Mailbox */

/*******************  Bit definition for CAN_RF1R register  *******************/
#define  CAN_RF1R_FMP1                       0x03U               /*!<FIFO 1 Message Pending */
#define  CAN_RF1R_FULL1                      0x08U               /*!<FIFO 1 Full */
#define  CAN_RF1R_FOVR1                      0x10U               /*!<FIFO 1 Overrun */
#define  CAN_RF1R_RFOM1                      0x20U               /*!<Release FIFO 1 Output Mailbox */

/********************  Bit definition for CAN_IER register  *******************/
#define  CAN_IER_TMEIE                       0x00000001U        /*!<Transmit Mailbox Empty Interrupt Enable */
#define  CAN_IER_FMPIE0                      0x00000002U        /*!<FIFO Message Pending Interrupt Enable */
#define  CAN_IER_FFIE0                       0x00000004U        /*!<FIFO Full Interrupt Enable */
#define  CAN_IER_FOVIE0                      0x00000008U        /*!<FIFO Overrun Interrupt Enable */
#define  CAN_IER_FMPIE1                      0x00000010U        /*!<FIFO Message Pending Interrupt Enable */
#define  CAN_IER_FFIE1                       0x00000020U        /*!<FIFO Full Interrupt Enable */
#define  CAN_IER_FOVIE1                      0x00000040U        /*!<FIFO Overrun Interrupt Enable */
#define  CAN_IER_EWGIE                       0x00000100U        /*!<Error Warning Interrupt Enable */
#define  CAN_IER_EPVIE                       0x00000200U        /*!<Error Passive Interrupt Enable */
#define  CAN_IER_BOFIE                       0x00000400U        /*!<Bus-Off Interrupt Enable */
#define  CAN_IER_LECIE                       0x00000800U        /*!<Last Error Code Interrupt Enable */
#define  CAN_IER_ERRIE                       0x00008000U        /*!<Error Interrupt Enable */
#define  CAN_IER_WKUIE                       0x00010000U        /*!<Wakeup Interrupt Enable */
#define  CAN_IER_SLKIE                       0x00020000U        /*!<Sleep Interrupt Enable */
#define  CAN_IER_EWGIE                       0x00000100U        /*!<Error warning interrupt enable */
#define  CAN_IER_EPVIE                       0x00000200U        /*!<Error passive interrupt enable */
#define  CAN_IER_BOFIE                       0x00000400U        /*!<Bus-off interrupt enable */
#define  CAN_IER_LECIE                       0x00000800U        /*!<Last error code interrupt enable */
#define  CAN_IER_ERRIE                       0x00008000U        /*!<Error interrupt enable */


/********************  Bit definition for CAN_ESR register  *******************/
#define  CAN_ESR_EWGF                        0x00000001U        /*!<Error Warning Flag */
#define  CAN_ESR_EPVF                        0x00000002U        /*!<Error Passive Flag */
#define  CAN_ESR_BOFF                        0x00000004U        /*!<Bus-Off Flag */

#define  CAN_ESR_LEC                         0x00000070U        /*!<LEC[2:0] bits (Last Error Code) */
#define  CAN_ESR_LEC_0                       0x00000010U        /*!<Bit 0 */
#define  CAN_ESR_LEC_1                       0x00000020U        /*!<Bit 1 */
#define  CAN_ESR_LEC_2                       0x00000040U        /*!<Bit 2 */

#define  CAN_ESR_TEC                         0x00FF0000U        /*!<Least significant byte of the 9-bit Transmit Error Counter */
#define  CAN_ESR_REC                         0xFF000000U        /*!<Receive Error Counter */

/*******************  Bit definition for CAN_BTR register  ********************/
#define  CAN_BTR_BRP                         0x000003FFU        /*!<Baud Rate Prescaler */
#define  CAN_BTR_TS1                         0x000F0000U        /*!<Time Segment 1 */
#define  CAN_BTR_TS1_0                       0x00010000U        /*!<Bit 0 */
#define  CAN_BTR_TS1_1                       0x00020000U        /*!<Bit 1 */
#define  CAN_BTR_TS1_2                       0x00040000U        /*!<Bit 2 */
#define  CAN_BTR_TS1_3                       0x00080000U        /*!<Bit 3 */
#define  CAN_BTR_TS2                         0x00700000U        /*!<Time Segment 2 */
#define  CAN_BTR_TS2_0                       0x00100000U        /*!<Bit 0 */
#define  CAN_BTR_TS2_1                       0x00200000U        /*!<Bit 1 */
#define  CAN_BTR_TS2_2                       0x00400000U        /*!<Bit 2 */
#define  CAN_BTR_SJW                         0x03000000U        /*!<Resynchronization Jump Width */
#define  CAN_BTR_SJW_0                       0x01000000U        /*!<Bit 0 */
#define  CAN_BTR_SJW_1                       0x02000000U        /*!<Bit 1 */
#define  CAN_BTR_LBKM                        0x40000000U        /*!<Loop Back Mode (Debug) */
#define  CAN_BTR_SILM                        0x80000000U        /*!<Silent Mode */


/*!<Mailbox registers */
/******************  Bit definition for CAN_TI0R register  ********************/
#define  CAN_TI0R_TXRQ                       0x00000001U        /*!<Transmit Mailbox Request */
#define  CAN_TI0R_RTR                        0x00000002U        /*!<Remote Transmission Request */
#define  CAN_TI0R_IDE                        0x00000004U        /*!<Identifier Extension */
#define  CAN_TI0R_EXID                       0x001FFFF8U        /*!<Extended Identifier */
#define  CAN_TI0R_STID                       0xFFE00000U        /*!<Standard Identifier or Extended Identifier */

/******************  Bit definition for CAN_TDT0R register  *******************/
#define  CAN_TDT0R_DLC                       0x0000000FU        /*!<Data Length Code */
#define  CAN_TDT0R_TGT                       0x00000100U        /*!<Transmit Global Time */
#define  CAN_TDT0R_TIME                      0xFFFF0000U        /*!<Message Time Stamp */

/******************  Bit definition for CAN_TDL0R register  *******************/
#define  CAN_TDL0R_DATA0                     0x000000FFU        /*!<Data byte 0 */
#define  CAN_TDL0R_DATA1                     0x0000FF00U        /*!<Data byte 1 */
#define  CAN_TDL0R_DATA2                     0x00FF0000U        /*!<Data byte 2 */
#define  CAN_TDL0R_DATA3                     0xFF000000U        /*!<Data byte 3 */

/******************  Bit definition for CAN_TDH0R register  *******************/
#define  CAN_TDH0R_DATA4                     0x000000FFU        /*!<Data byte 4 */
#define  CAN_TDH0R_DATA5                     0x0000FF00U        /*!<Data byte 5 */
#define  CAN_TDH0R_DATA6                     0x00FF0000U        /*!<Data byte 6 */
#define  CAN_TDH0R_DATA7                     0xFF000000U        /*!<Data byte 7 */

/*******************  Bit definition for CAN_TI1R register  *******************/
#define  CAN_TI1R_TXRQ                       0x00000001U        /*!<Transmit Mailbox Request */
#define  CAN_TI1R_RTR                        0x00000002U        /*!<Remote Transmission Request */
#define  CAN_TI1R_IDE                        0x00000004U        /*!<Identifier Extension */
#define  CAN_TI1R_EXID                       0x001FFFF8U        /*!<Extended Identifier */
#define  CAN_TI1R_STID                       0xFFE00000U        /*!<Standard Identifier or Extended Identifier */

/*******************  Bit definition for CAN_TDT1R register  ******************/
#define  CAN_TDT1R_DLC                       0x0000000FU        /*!<Data Length Code */
#define  CAN_TDT1R_TGT                       0x00000100U        /*!<Transmit Global Time */
#define  CAN_TDT1R_TIME                      0xFFFF0000U        /*!<Message Time Stamp */

/*******************  Bit definition for CAN_TDL1R register  ******************/
#define  CAN_TDL1R_DATA0                     0x000000FFU        /*!<Data byte 0 */
#define  CAN_TDL1R_DATA1                     0x0000FF00U        /*!<Data byte 1 */
#define  CAN_TDL1R_DATA2                     0x00FF0000U        /*!<Data byte 2 */
#define  CAN_TDL1R_DATA3                     0xFF000000U        /*!<Data byte 3 */

/*******************  Bit definition for CAN_TDH1R register  ******************/
#define  CAN_TDH1R_DATA4                     0x000000FFU        /*!<Data byte 4 */
#define  CAN_TDH1R_DATA5                     0x0000FF00U        /*!<Data byte 5 */
#define  CAN_TDH1R_DATA6                     0x00FF0000U        /*!<Data byte 6 */
#define  CAN_TDH1R_DATA7                     0xFF000000U        /*!<Data byte 7 */

/*******************  Bit definition for CAN_TI2R register  *******************/
#define  CAN_TI2R_TXRQ                       0x00000001U        /*!<Transmit Mailbox Request */
#define  CAN_TI2R_RTR                        0x00000002U        /*!<Remote Transmission Request */
#define  CAN_TI2R_IDE                        0x00000004U        /*!<Identifier Extension */
#define  CAN_TI2R_EXID                       0x001FFFF8U        /*!<Extended identifier */
#define  CAN_TI2R_STID                       0xFFE00000U        /*!<Standard Identifier or Extended Identifier */

/*******************  Bit definition for CAN_TDT2R register  ******************/  
#define  CAN_TDT2R_DLC                       0x0000000FU        /*!<Data Length Code */
#define  CAN_TDT2R_TGT                       0x00000100U        /*!<Transmit Global Time */
#define  CAN_TDT2R_TIME                      0xFFFF0000U        /*!<Message Time Stamp */

/*******************  Bit definition for CAN_TDL2R register  ******************/
#define  CAN_TDL2R_DATA0                     0x000000FFU        /*!<Data byte 0 */
#define  CAN_TDL2R_DATA1                     0x0000FF00U        /*!<Data byte 1 */
#define  CAN_TDL2R_DATA2                     0x00FF0000U        /*!<Data byte 2 */
#define  CAN_TDL2R_DATA3                     0xFF000000U        /*!<Data byte 3 */

/*******************  Bit definition for CAN_TDH2R register  ******************/
#define  CAN_TDH2R_DATA4                     0x000000FFU        /*!<Data byte 4 */
#define  CAN_TDH2R_DATA5                     0x0000FF00U        /*!<Data byte 5 */
#define  CAN_TDH2R_DATA6                     0x00FF0000U        /*!<Data byte 6 */
#define  CAN_TDH2R_DATA7                     0xFF000000U        /*!<Data byte 7 */

/*******************  Bit definition for CAN_RI0R register  *******************/
#define  CAN_RI0R_RTR                        0x00000002U        /*!<Remote Transmission Request */
#define  CAN_RI0R_IDE                        0x00000004U        /*!<Identifier Extension */
#define  CAN_RI0R_EXID                       0x001FFFF8U        /*!<Extended Identifier */
#define  CAN_RI0R_STID                       0xFFE00000U        /*!<Standard Identifier or Extended Identifier */

/*******************  Bit definition for CAN_RDT0R register  ******************/
#define  CAN_RDT0R_DLC                       0x0000000FU        /*!<Data Length Code */
#define  CAN_RDT0R_FMI                       0x0000FF00U        /*!<Filter Match Index */
#define  CAN_RDT0R_TIME                      0xFFFF0000U        /*!<Message Time Stamp */

/*******************  Bit definition for CAN_RDL0R register  ******************/
#define  CAN_RDL0R_DATA0                     0x000000FFU        /*!<Data byte 0 */
#define  CAN_RDL0R_DATA1                     0x0000FF00U        /*!<Data byte 1 */
#define  CAN_RDL0R_DATA2                     0x00FF0000U        /*!<Data byte 2 */
#define  CAN_RDL0R_DATA3                     0xFF000000U        /*!<Data byte 3 */

/*******************  Bit definition for CAN_RDH0R register  ******************/
#define  CAN_RDH0R_DATA4                     0x000000FFU        /*!<Data byte 4 */
#define  CAN_RDH0R_DATA5                     0x0000FF00U        /*!<Data byte 5 */
#define  CAN_RDH0R_DATA6                     0x00FF0000U        /*!<Data byte 6 */
#define  CAN_RDH0R_DATA7                     0xFF000000U        /*!<Data byte 7 */

/*******************  Bit definition for CAN_RI1R register  *******************/
#define  CAN_RI1R_RTR                        0x00000002U        /*!<Remote Transmission Request */
#define  CAN_RI1R_IDE                        0x00000004U        /*!<Identifier Extension */
#define  CAN_RI1R_EXID                       0x001FFFF8U        /*!<Extended identifier */
#define  CAN_RI1R_STID                       0xFFE00000U        /*!<Standard Identifier or Extended Identifier */

/*******************  Bit definition for CAN_RDT1R register  ******************/
#define  CAN_RDT1R_DLC                       0x0000000FU        /*!<Data Length Code */
#define  CAN_RDT1R_FMI                       0x0000FF00U        /*!<Filter Match Index */
#define  CAN_RDT1R_TIME                      0xFFFF0000U        /*!<Message Time Stamp */

/*******************  Bit definition for CAN_RDL1R register  ******************/
#define  CAN_RDL1R_DATA0                     0x000000FFU        /*!<Data byte 0 */
#define  CAN_RDL1R_DATA1                     0x0000FF00U        /*!<Data byte 1 */
#define  CAN_RDL1R_DATA2                     0x00FF0000U        /*!<Data byte 2 */
#define  CAN_RDL1R_DATA3                     0xFF000000U        /*!<Data byte 3 */

/*******************  Bit definition for CAN_RDH1R register  ******************/
#define  CAN_RDH1R_DATA4                     0x000000FFU        /*!<Data byte 4 */
#define  CAN_RDH1R_DATA5                     0x0000FF00U        /*!<Data byte 5 */
#define  CAN_RDH1R_DATA6                     0x00FF0000U        /*!<Data byte 6 */
#define  CAN_RDH1R_DATA7                     0xFF000000U        /*!<Data byte 7 */

/*!<CAN filter registers */
/*******************  Bit definition for CAN_FMR register  ********************/
#define  CAN_FMR_FINIT                       0x01U               /*!<Filter Init Mode */
#define  CAN_FMR_CAN2SB                      0x00003F00U        /*!<CAN2 start bank */

/*******************  Bit definition for CAN_FM1R register  *******************/
#define  CAN_FM1R_FBM                        0x0FFFFFFFU        /*!<Filter Mode */
#define  CAN_FM1R_FBM0                       0x00000001U        /*!<Filter Init Mode bit 0 */
#define  CAN_FM1R_FBM1                       0x00000002U        /*!<Filter Init Mode bit 1 */
#define  CAN_FM1R_FBM2                       0x00000004U        /*!<Filter Init Mode bit 2 */
#define  CAN_FM1R_FBM3                       0x00000008U        /*!<Filter Init Mode bit 3 */
#define  CAN_FM1R_FBM4                       0x00000010U        /*!<Filter Init Mode bit 4 */
#define  CAN_FM1R_FBM5                       0x00000020U        /*!<Filter Init Mode bit 5 */
#define  CAN_FM1R_FBM6                       0x00000040U        /*!<Filter Init Mode bit 6 */
#define  CAN_FM1R_FBM7                       0x00000080U        /*!<Filter Init Mode bit 7 */
#define  CAN_FM1R_FBM8                       0x00000100U        /*!<Filter Init Mode bit 8 */
#define  CAN_FM1R_FBM9                       0x00000200U        /*!<Filter Init Mode bit 9 */
#define  CAN_FM1R_FBM10                      0x00000400U        /*!<Filter Init Mode bit 10 */
#define  CAN_FM1R_FBM11                      0x00000800U        /*!<Filter Init Mode bit 11 */
#define  CAN_FM1R_FBM12                      0x00001000U        /*!<Filter Init Mode bit 12 */
#define  CAN_FM1R_FBM13                      0x00002000U        /*!<Filter Init Mode bit 13 */
#define  CAN_FM1R_FBM14                      0x00004000U        /*!<Filter Init Mode bit 14 */
#define  CAN_FM1R_FBM15                      0x00008000U        /*!<Filter Init Mode bit 15 */
#define  CAN_FM1R_FBM16                      0x00010000U        /*!<Filter Init Mode bit 16 */
#define  CAN_FM1R_FBM17                      0x00020000U        /*!<Filter Init Mode bit 17 */
#define  CAN_FM1R_FBM18                      0x00040000U        /*!<Filter Init Mode bit 18 */
#define  CAN_FM1R_FBM19                      0x00080000U        /*!<Filter Init Mode bit 19 */
#define  CAN_FM1R_FBM20                      0x00100000U        /*!<Filter Init Mode bit 20 */
#define  CAN_FM1R_FBM21                      0x00200000U        /*!<Filter Init Mode bit 21 */
#define  CAN_FM1R_FBM22                      0x00400000U        /*!<Filter Init Mode bit 22 */
#define  CAN_FM1R_FBM23                      0x00800000U        /*!<Filter Init Mode bit 23 */
#define  CAN_FM1R_FBM24                      0x01000000U        /*!<Filter Init Mode bit 24 */
#define  CAN_FM1R_FBM25                      0x02000000U        /*!<Filter Init Mode bit 25 */
#define  CAN_FM1R_FBM26                      0x04000000U        /*!<Filter Init Mode bit 26 */
#define  CAN_FM1R_FBM27                      0x08000000U        /*!<Filter Init Mode bit 27 */

/*******************  Bit definition for CAN_FS1R register  *******************/
#define  CAN_FS1R_FSC                        0x0FFFFFFFU        /*!<Filter Scale Configuration */
#define  CAN_FS1R_FSC0                       0x00000001U        /*!<Filter Scale Configuration bit 0 */
#define  CAN_FS1R_FSC1                       0x00000002U        /*!<Filter Scale Configuration bit 1 */
#define  CAN_FS1R_FSC2                       0x00000004U        /*!<Filter Scale Configuration bit 2 */
#define  CAN_FS1R_FSC3                       0x00000008U        /*!<Filter Scale Configuration bit 3 */
#define  CAN_FS1R_FSC4                       0x00000010U        /*!<Filter Scale Configuration bit 4 */
#define  CAN_FS1R_FSC5                       0x00000020U        /*!<Filter Scale Configuration bit 5 */
#define  CAN_FS1R_FSC6                       0x00000040U        /*!<Filter Scale Configuration bit 6 */
#define  CAN_FS1R_FSC7                       0x00000080U        /*!<Filter Scale Configuration bit 7 */
#define  CAN_FS1R_FSC8                       0x00000100U        /*!<Filter Scale Configuration bit 8 */
#define  CAN_FS1R_FSC9                       0x00000200U        /*!<Filter Scale Configuration bit 9 */
#define  CAN_FS1R_FSC10                      0x00000400U        /*!<Filter Scale Configuration bit 10 */
#define  CAN_FS1R_FSC11                      0x00000800U        /*!<Filter Scale Configuration bit 11 */
#define  CAN_FS1R_FSC12                      0x00001000U        /*!<Filter Scale Configuration bit 12 */
#define  CAN_FS1R_FSC13                      0x00002000U        /*!<Filter Scale Configuration bit 13 */
#define  CAN_FS1R_FSC14                      0x00004000U        /*!<Filter Scale Configuration bit 14 */
#define  CAN_FS1R_FSC15                      0x00008000U        /*!<Filter Scale Configuration bit 15 */
#define  CAN_FS1R_FSC16                      0x00010000U        /*!<Filter Scale Configuration bit 16 */
#define  CAN_FS1R_FSC17                      0x00020000U        /*!<Filter Scale Configuration bit 17 */
#define  CAN_FS1R_FSC18                      0x00040000U        /*!<Filter Scale Configuration bit 18 */
#define  CAN_FS1R_FSC19                      0x00080000U        /*!<Filter Scale Configuration bit 19 */
#define  CAN_FS1R_FSC20                      0x00100000U        /*!<Filter Scale Configuration bit 20 */
#define  CAN_FS1R_FSC21                      0x00200000U        /*!<Filter Scale Configuration bit 21 */
#define  CAN_FS1R_FSC22                      0x00400000U        /*!<Filter Scale Configuration bit 22 */
#define  CAN_FS1R_FSC23                      0x00800000U        /*!<Filter Scale Configuration bit 23 */
#define  CAN_FS1R_FSC24                      0x01000000U        /*!<Filter Scale Configuration bit 24 */
#define  CAN_FS1R_FSC25                      0x02000000U        /*!<Filter Scale Configuration bit 25 */
#define  CAN_FS1R_FSC26                      0x04000000U        /*!<Filter Scale Configuration bit 26 */
#define  CAN_FS1R_FSC27                      0x08000000U        /*!<Filter Scale Configuration bit 27 */

/******************  Bit definition for CAN_FFA1R register  *******************/
#define  CAN_FFA1R_FFA                        0x0FFFFFFFU        /*!<Filter FIFO Assignment */
#define  CAN_FFA1R_FFA0                       0x00000001U        /*!<Filter FIFO Assignment bit 0 */
#define  CAN_FFA1R_FFA1                       0x00000002U        /*!<Filter FIFO Assignment bit 1 */
#define  CAN_FFA1R_FFA2                       0x00000004U        /*!<Filter FIFO Assignment bit 2 */
#define  CAN_FFA1R_FFA3                       0x00000008U        /*!<Filter FIFO Assignment bit 3 */
#define  CAN_FFA1R_FFA4                       0x00000010U        /*!<Filter FIFO Assignment bit 4 */
#define  CAN_FFA1R_FFA5                       0x00000020U        /*!<Filter FIFO Assignment bit 5 */
#define  CAN_FFA1R_FFA6                       0x00000040U        /*!<Filter FIFO Assignment bit 6 */
#define  CAN_FFA1R_FFA7                       0x00000080U        /*!<Filter FIFO Assignment bit 7 */
#define  CAN_FFA1R_FFA8                       0x00000100U        /*!<Filter FIFO Assignment bit 8 */
#define  CAN_FFA1R_FFA9                       0x00000200U        /*!<Filter FIFO Assignment bit 9 */
#define  CAN_FFA1R_FFA10                      0x00000400U        /*!<Filter FIFO Assignment bit 10 */
#define  CAN_FFA1R_FFA11                      0x00000800U        /*!<Filter FIFO Assignment bit 11 */
#define  CAN_FFA1R_FFA12                      0x00001000U        /*!<Filter FIFO Assignment bit 12 */
#define  CAN_FFA1R_FFA13                      0x00002000U        /*!<Filter FIFO Assignment bit 13 */
#define  CAN_FFA1R_FFA14                      0x00004000U        /*!<Filter FIFO Assignment bit 14 */
#define  CAN_FFA1R_FFA15                      0x00008000U        /*!<Filter FIFO Assignment bit 15 */
#define  CAN_FFA1R_FFA16                      0x00010000U        /*!<Filter FIFO Assignment bit 16 */
#define  CAN_FFA1R_FFA17                      0x00020000U        /*!<Filter FIFO Assignment bit 17 */
#define  CAN_FFA1R_FFA18                      0x00040000U        /*!<Filter FIFO Assignment bit 18 */
#define  CAN_FFA1R_FFA19                      0x00080000U        /*!<Filter FIFO Assignment bit 19 */
#define  CAN_FFA1R_FFA20                      0x00100000U        /*!<Filter FIFO Assignment bit 20 */
#define  CAN_FFA1R_FFA21                      0x00200000U        /*!<Filter FIFO Assignment bit 21 */
#define  CAN_FFA1R_FFA22                      0x00400000U        /*!<Filter FIFO Assignment bit 22 */
#define  CAN_FFA1R_FFA23                      0x00800000U        /*!<Filter FIFO Assignment bit 23 */
#define  CAN_FFA1R_FFA24                      0x01000000U        /*!<Filter FIFO Assignment bit 24 */
#define  CAN_FFA1R_FFA25                      0x02000000U        /*!<Filter FIFO Assignment bit 25 */
#define  CAN_FFA1R_FFA26                      0x04000000U        /*!<Filter FIFO Assignment bit 26 */
#define  CAN_FFA1R_FFA27                      0x08000000U        /*!<Filter FIFO Assignment bit 27 */

/*******************  Bit definition for CAN_FA1R register  *******************/
#define  CAN_FA1R_FACT                        0x0FFFFFFFU        /*!<Filter Active */
#define  CAN_FA1R_FACT0                       0x00000001U        /*!<Filter Active bit 0 */
#define  CAN_FA1R_FACT1                       0x00000002U        /*!<Filter Active bit 1 */
#define  CAN_FA1R_FACT2                       0x00000004U        /*!<Filter Active bit 2 */
#define  CAN_FA1R_FACT3                       0x00000008U        /*!<Filter Active bit 3 */
#define  CAN_FA1R_FACT4                       0x00000010U        /*!<Filter Active bit 4 */
#define  CAN_FA1R_FACT5                       0x00000020U        /*!<Filter Active bit 5 */
#define  CAN_FA1R_FACT6                       0x00000040U        /*!<Filter Active bit 6 */
#define  CAN_FA1R_FACT7                       0x00000080U        /*!<Filter Active bit 7 */
#define  CAN_FA1R_FACT8                       0x00000100U        /*!<Filter Active bit 8 */
#define  CAN_FA1R_FACT9                       0x00000200U        /*!<Filter Active bit 9 */
#define  CAN_FA1R_FACT10                      0x00000400U        /*!<Filter Active bit 10 */
#define  CAN_FA1R_FACT11                      0x00000800U        /*!<Filter Active bit 11 */
#define  CAN_FA1R_FACT12                      0x00001000U        /*!<Filter Active bit 12 */
#define  CAN_FA1R_FACT13                      0x00002000U        /*!<Filter Active bit 13 */
#define  CAN_FA1R_FACT14                      0x00004000U        /*!<Filter Active bit 14 */
#define  CAN_FA1R_FACT15                      0x00008000U        /*!<Filter Active bit 15 */
#define  CAN_FA1R_FACT16                      0x00010000U        /*!<Filter Active bit 16 */
#define  CAN_FA1R_FACT17                      0x00020000U        /*!<Filter Active bit 17 */
#define  CAN_FA1R_FACT18                      0x00040000U        /*!<Filter Active bit 18 */
#define  CAN_FA1R_FACT19                      0x00080000U        /*!<Filter Active bit 19 */
#define  CAN_FA1R_FACT20                      0x00100000U        /*!<Filter Active bit 20 */
#define  CAN_FA1R_FACT21                      0x00200000U        /*!<Filter Active bit 21 */
#define  CAN_FA1R_FACT22                      0x00400000U        /*!<Filter Active bit 22 */
#define  CAN_FA1R_FACT23                      0x00800000U        /*!<Filter Active bit 23 */
#define  CAN_FA1R_FACT24                      0x01000000U        /*!<Filter Active bit 24 */
#define  CAN_FA1R_FACT25                      0x02000000U        /*!<Filter Active bit 25 */
#define  CAN_FA1R_FACT26                      0x04000000U        /*!<Filter Active bit 26 */
#define  CAN_FA1R_FACT27                      0x08000000U        /*!<Filter Active bit 27 */

/*******************  Bit definition for CAN_F0R1 register  *******************/
#define  CAN_F0R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F0R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F0R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F0R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F0R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F0R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F0R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F0R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F0R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F0R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F0R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F0R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F0R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F0R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F0R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F0R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F0R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F0R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F0R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F0R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F0R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F0R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F0R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F0R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F0R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F0R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F0R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F0R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F0R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F0R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F0R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F0R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F1R1 register  *******************/
#define  CAN_F1R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F1R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F1R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F1R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F1R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F1R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F1R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F1R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F1R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F1R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F1R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F1R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F1R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F1R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F1R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F1R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F1R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F1R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F1R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F1R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F1R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F1R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F1R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F1R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F1R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F1R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F1R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F1R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F1R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F1R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F1R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F1R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F2R1 register  *******************/
#define  CAN_F2R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F2R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F2R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F2R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F2R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F2R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F2R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F2R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F2R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F2R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F2R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F2R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F2R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F2R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F2R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F2R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F2R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F2R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F2R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F2R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F2R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F2R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F2R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F2R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F2R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F2R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F2R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F2R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F2R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F2R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F2R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F2R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F3R1 register  *******************/
#define  CAN_F3R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F3R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F3R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F3R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F3R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F3R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F3R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F3R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F3R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F3R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F3R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F3R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F3R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F3R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F3R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F3R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F3R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F3R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F3R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F3R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F3R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F3R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F3R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F3R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F3R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F3R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F3R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F3R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F3R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F3R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F3R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F3R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F4R1 register  *******************/
#define  CAN_F4R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F4R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F4R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F4R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F4R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F4R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F4R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F4R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F4R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F4R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F4R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F4R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F4R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F4R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F4R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F4R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F4R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F4R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F4R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F4R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F4R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F4R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F4R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F4R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F4R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F4R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F4R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F4R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F4R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F4R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F4R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F4R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F5R1 register  *******************/
#define  CAN_F5R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F5R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F5R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F5R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F5R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F5R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F5R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F5R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F5R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F5R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F5R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F5R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F5R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F5R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F5R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F5R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F5R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F5R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F5R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F5R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F5R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F5R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F5R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F5R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F5R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F5R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F5R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F5R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F5R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F5R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F5R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F5R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F6R1 register  *******************/
#define  CAN_F6R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F6R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F6R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F6R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F6R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F6R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F6R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F6R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F6R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F6R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F6R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F6R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F6R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F6R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F6R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F6R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F6R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F6R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F6R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F6R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F6R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F6R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F6R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F6R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F6R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F6R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F6R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F6R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F6R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F6R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F6R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F6R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F7R1 register  *******************/
#define  CAN_F7R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F7R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F7R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F7R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F7R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F7R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F7R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F7R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F7R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F7R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F7R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F7R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F7R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F7R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F7R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F7R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F7R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F7R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F7R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F7R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F7R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F7R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F7R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F7R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F7R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F7R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F7R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F7R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F7R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F7R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F7R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F7R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F8R1 register  *******************/
#define  CAN_F8R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F8R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F8R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F8R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F8R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F8R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F8R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F8R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F8R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F8R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F8R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F8R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F8R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F8R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F8R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F8R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F8R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F8R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F8R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F8R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F8R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F8R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F8R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F8R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F8R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F8R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F8R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F8R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F8R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F8R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F8R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F8R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F9R1 register  *******************/
#define  CAN_F9R1_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F9R1_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F9R1_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F9R1_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F9R1_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F9R1_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F9R1_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F9R1_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F9R1_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F9R1_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F9R1_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F9R1_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F9R1_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F9R1_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F9R1_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F9R1_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F9R1_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F9R1_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F9R1_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F9R1_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F9R1_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F9R1_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F9R1_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F9R1_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F9R1_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F9R1_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F9R1_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F9R1_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F9R1_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F9R1_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F9R1_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F9R1_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F10R1 register  ******************/
#define  CAN_F10R1_FB0                       0x00000001U        /*!<Filter bit 0 */
#define  CAN_F10R1_FB1                       0x00000002U        /*!<Filter bit 1 */
#define  CAN_F10R1_FB2                       0x00000004U        /*!<Filter bit 2 */
#define  CAN_F10R1_FB3                       0x00000008U        /*!<Filter bit 3 */
#define  CAN_F10R1_FB4                       0x00000010U        /*!<Filter bit 4 */
#define  CAN_F10R1_FB5                       0x00000020U        /*!<Filter bit 5 */
#define  CAN_F10R1_FB6                       0x00000040U        /*!<Filter bit 6 */
#define  CAN_F10R1_FB7                       0x00000080U        /*!<Filter bit 7 */
#define  CAN_F10R1_FB8                       0x00000100U        /*!<Filter bit 8 */
#define  CAN_F10R1_FB9                       0x00000200U        /*!<Filter bit 9 */
#define  CAN_F10R1_FB10                      0x00000400U        /*!<Filter bit 10 */
#define  CAN_F10R1_FB11                      0x00000800U        /*!<Filter bit 11 */
#define  CAN_F10R1_FB12                      0x00001000U        /*!<Filter bit 12 */
#define  CAN_F10R1_FB13                      0x00002000U        /*!<Filter bit 13 */
#define  CAN_F10R1_FB14                      0x00004000U        /*!<Filter bit 14 */
#define  CAN_F10R1_FB15                      0x00008000U        /*!<Filter bit 15 */
#define  CAN_F10R1_FB16                      0x00010000U        /*!<Filter bit 16 */
#define  CAN_F10R1_FB17                      0x00020000U        /*!<Filter bit 17 */
#define  CAN_F10R1_FB18                      0x00040000U        /*!<Filter bit 18 */
#define  CAN_F10R1_FB19                      0x00080000U        /*!<Filter bit 19 */
#define  CAN_F10R1_FB20                      0x00100000U        /*!<Filter bit 20 */
#define  CAN_F10R1_FB21                      0x00200000U        /*!<Filter bit 21 */
#define  CAN_F10R1_FB22                      0x00400000U        /*!<Filter bit 22 */
#define  CAN_F10R1_FB23                      0x00800000U        /*!<Filter bit 23 */
#define  CAN_F10R1_FB24                      0x01000000U        /*!<Filter bit 24 */
#define  CAN_F10R1_FB25                      0x02000000U        /*!<Filter bit 25 */
#define  CAN_F10R1_FB26                      0x04000000U        /*!<Filter bit 26 */
#define  CAN_F10R1_FB27                      0x08000000U        /*!<Filter bit 27 */
#define  CAN_F10R1_FB28                      0x10000000U        /*!<Filter bit 28 */
#define  CAN_F10R1_FB29                      0x20000000U        /*!<Filter bit 29 */
#define  CAN_F10R1_FB30                      0x40000000U        /*!<Filter bit 30 */
#define  CAN_F10R1_FB31                      0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F11R1 register  ******************/
#define  CAN_F11R1_FB0                       0x00000001U        /*!<Filter bit 0 */
#define  CAN_F11R1_FB1                       0x00000002U        /*!<Filter bit 1 */
#define  CAN_F11R1_FB2                       0x00000004U        /*!<Filter bit 2 */
#define  CAN_F11R1_FB3                       0x00000008U        /*!<Filter bit 3 */
#define  CAN_F11R1_FB4                       0x00000010U        /*!<Filter bit 4 */
#define  CAN_F11R1_FB5                       0x00000020U        /*!<Filter bit 5 */
#define  CAN_F11R1_FB6                       0x00000040U        /*!<Filter bit 6 */
#define  CAN_F11R1_FB7                       0x00000080U        /*!<Filter bit 7 */
#define  CAN_F11R1_FB8                       0x00000100U        /*!<Filter bit 8 */
#define  CAN_F11R1_FB9                       0x00000200U        /*!<Filter bit 9 */
#define  CAN_F11R1_FB10                      0x00000400U        /*!<Filter bit 10 */
#define  CAN_F11R1_FB11                      0x00000800U        /*!<Filter bit 11 */
#define  CAN_F11R1_FB12                      0x00001000U        /*!<Filter bit 12 */
#define  CAN_F11R1_FB13                      0x00002000U        /*!<Filter bit 13 */
#define  CAN_F11R1_FB14                      0x00004000U        /*!<Filter bit 14 */
#define  CAN_F11R1_FB15                      0x00008000U        /*!<Filter bit 15 */
#define  CAN_F11R1_FB16                      0x00010000U        /*!<Filter bit 16 */
#define  CAN_F11R1_FB17                      0x00020000U        /*!<Filter bit 17 */
#define  CAN_F11R1_FB18                      0x00040000U        /*!<Filter bit 18 */
#define  CAN_F11R1_FB19                      0x00080000U        /*!<Filter bit 19 */
#define  CAN_F11R1_FB20                      0x00100000U        /*!<Filter bit 20 */
#define  CAN_F11R1_FB21                      0x00200000U        /*!<Filter bit 21 */
#define  CAN_F11R1_FB22                      0x00400000U        /*!<Filter bit 22 */
#define  CAN_F11R1_FB23                      0x00800000U        /*!<Filter bit 23 */
#define  CAN_F11R1_FB24                      0x01000000U        /*!<Filter bit 24 */
#define  CAN_F11R1_FB25                      0x02000000U        /*!<Filter bit 25 */
#define  CAN_F11R1_FB26                      0x04000000U        /*!<Filter bit 26 */
#define  CAN_F11R1_FB27                      0x08000000U        /*!<Filter bit 27 */
#define  CAN_F11R1_FB28                      0x10000000U        /*!<Filter bit 28 */
#define  CAN_F11R1_FB29                      0x20000000U        /*!<Filter bit 29 */
#define  CAN_F11R1_FB30                      0x40000000U        /*!<Filter bit 30 */
#define  CAN_F11R1_FB31                      0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F12R1 register  ******************/
#define  CAN_F12R1_FB0                       0x00000001U        /*!<Filter bit 0 */
#define  CAN_F12R1_FB1                       0x00000002U        /*!<Filter bit 1 */
#define  CAN_F12R1_FB2                       0x00000004U        /*!<Filter bit 2 */
#define  CAN_F12R1_FB3                       0x00000008U        /*!<Filter bit 3 */
#define  CAN_F12R1_FB4                       0x00000010U        /*!<Filter bit 4 */
#define  CAN_F12R1_FB5                       0x00000020U        /*!<Filter bit 5 */
#define  CAN_F12R1_FB6                       0x00000040U        /*!<Filter bit 6 */
#define  CAN_F12R1_FB7                       0x00000080U        /*!<Filter bit 7 */
#define  CAN_F12R1_FB8                       0x00000100U        /*!<Filter bit 8 */
#define  CAN_F12R1_FB9                       0x00000200U        /*!<Filter bit 9 */
#define  CAN_F12R1_FB10                      0x00000400U        /*!<Filter bit 10 */
#define  CAN_F12R1_FB11                      0x00000800U        /*!<Filter bit 11 */
#define  CAN_F12R1_FB12                      0x00001000U        /*!<Filter bit 12 */
#define  CAN_F12R1_FB13                      0x00002000U        /*!<Filter bit 13 */
#define  CAN_F12R1_FB14                      0x00004000U        /*!<Filter bit 14 */
#define  CAN_F12R1_FB15                      0x00008000U        /*!<Filter bit 15 */
#define  CAN_F12R1_FB16                      0x00010000U        /*!<Filter bit 16 */
#define  CAN_F12R1_FB17                      0x00020000U        /*!<Filter bit 17 */
#define  CAN_F12R1_FB18                      0x00040000U        /*!<Filter bit 18 */
#define  CAN_F12R1_FB19                      0x00080000U        /*!<Filter bit 19 */
#define  CAN_F12R1_FB20                      0x00100000U        /*!<Filter bit 20 */
#define  CAN_F12R1_FB21                      0x00200000U        /*!<Filter bit 21 */
#define  CAN_F12R1_FB22                      0x00400000U        /*!<Filter bit 22 */
#define  CAN_F12R1_FB23                      0x00800000U        /*!<Filter bit 23 */
#define  CAN_F12R1_FB24                      0x01000000U        /*!<Filter bit 24 */
#define  CAN_F12R1_FB25                      0x02000000U        /*!<Filter bit 25 */
#define  CAN_F12R1_FB26                      0x04000000U        /*!<Filter bit 26 */
#define  CAN_F12R1_FB27                      0x08000000U        /*!<Filter bit 27 */
#define  CAN_F12R1_FB28                      0x10000000U        /*!<Filter bit 28 */
#define  CAN_F12R1_FB29                      0x20000000U        /*!<Filter bit 29 */
#define  CAN_F12R1_FB30                      0x40000000U        /*!<Filter bit 30 */
#define  CAN_F12R1_FB31                      0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F13R1 register  ******************/
#define  CAN_F13R1_FB0                       0x00000001U        /*!<Filter bit 0 */
#define  CAN_F13R1_FB1                       0x00000002U        /*!<Filter bit 1 */
#define  CAN_F13R1_FB2                       0x00000004U        /*!<Filter bit 2 */
#define  CAN_F13R1_FB3                       0x00000008U        /*!<Filter bit 3 */
#define  CAN_F13R1_FB4                       0x00000010U        /*!<Filter bit 4 */
#define  CAN_F13R1_FB5                       0x00000020U        /*!<Filter bit 5 */
#define  CAN_F13R1_FB6                       0x00000040U        /*!<Filter bit 6 */
#define  CAN_F13R1_FB7                       0x00000080U        /*!<Filter bit 7 */
#define  CAN_F13R1_FB8                       0x00000100U        /*!<Filter bit 8 */
#define  CAN_F13R1_FB9                       0x00000200U        /*!<Filter bit 9 */
#define  CAN_F13R1_FB10                      0x00000400U        /*!<Filter bit 10 */
#define  CAN_F13R1_FB11                      0x00000800U        /*!<Filter bit 11 */
#define  CAN_F13R1_FB12                      0x00001000U        /*!<Filter bit 12 */
#define  CAN_F13R1_FB13                      0x00002000U        /*!<Filter bit 13 */
#define  CAN_F13R1_FB14                      0x00004000U        /*!<Filter bit 14 */
#define  CAN_F13R1_FB15                      0x00008000U        /*!<Filter bit 15 */
#define  CAN_F13R1_FB16                      0x00010000U        /*!<Filter bit 16 */
#define  CAN_F13R1_FB17                      0x00020000U        /*!<Filter bit 17 */
#define  CAN_F13R1_FB18                      0x00040000U        /*!<Filter bit 18 */
#define  CAN_F13R1_FB19                      0x00080000U        /*!<Filter bit 19 */
#define  CAN_F13R1_FB20                      0x00100000U        /*!<Filter bit 20 */
#define  CAN_F13R1_FB21                      0x00200000U        /*!<Filter bit 21 */
#define  CAN_F13R1_FB22                      0x00400000U        /*!<Filter bit 22 */
#define  CAN_F13R1_FB23                      0x00800000U        /*!<Filter bit 23 */
#define  CAN_F13R1_FB24                      0x01000000U        /*!<Filter bit 24 */
#define  CAN_F13R1_FB25                      0x02000000U        /*!<Filter bit 25 */
#define  CAN_F13R1_FB26                      0x04000000U        /*!<Filter bit 26 */
#define  CAN_F13R1_FB27                      0x08000000U        /*!<Filter bit 27 */
#define  CAN_F13R1_FB28                      0x10000000U        /*!<Filter bit 28 */
#define  CAN_F13R1_FB29                      0x20000000U        /*!<Filter bit 29 */
#define  CAN_F13R1_FB30                      0x40000000U        /*!<Filter bit 30 */
#define  CAN_F13R1_FB31                      0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F0R2 register  *******************/
#define  CAN_F0R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F0R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F0R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F0R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F0R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F0R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F0R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F0R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F0R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F0R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F0R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F0R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F0R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F0R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F0R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F0R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F0R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F0R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F0R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F0R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F0R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F0R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F0R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F0R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F0R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F0R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F0R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F0R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F0R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F0R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F0R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F0R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F1R2 register  *******************/
#define  CAN_F1R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F1R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F1R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F1R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F1R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F1R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F1R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F1R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F1R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F1R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F1R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F1R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F1R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F1R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F1R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F1R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F1R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F1R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F1R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F1R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F1R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F1R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F1R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F1R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F1R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F1R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F1R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F1R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F1R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F1R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F1R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F1R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F2R2 register  *******************/
#define  CAN_F2R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F2R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F2R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F2R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F2R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F2R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F2R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F2R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F2R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F2R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F2R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F2R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F2R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F2R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F2R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F2R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F2R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F2R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F2R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F2R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F2R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F2R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F2R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F2R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F2R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F2R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F2R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F2R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F2R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F2R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F2R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F2R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F3R2 register  *******************/
#define  CAN_F3R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F3R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F3R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F3R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F3R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F3R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F3R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F3R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F3R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F3R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F3R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F3R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F3R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F3R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F3R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F3R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F3R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F3R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F3R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F3R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F3R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F3R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F3R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F3R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F3R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F3R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F3R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F3R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F3R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F3R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F3R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F3R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F4R2 register  *******************/
#define  CAN_F4R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F4R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F4R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F4R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F4R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F4R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F4R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F4R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F4R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F4R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F4R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F4R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F4R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F4R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F4R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F4R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F4R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F4R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F4R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F4R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F4R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F4R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F4R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F4R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F4R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F4R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F4R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F4R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F4R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F4R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F4R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F4R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F5R2 register  *******************/
#define  CAN_F5R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F5R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F5R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F5R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F5R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F5R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F5R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F5R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F5R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F5R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F5R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F5R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F5R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F5R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F5R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F5R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F5R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F5R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F5R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F5R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F5R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F5R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F5R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F5R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F5R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F5R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F5R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F5R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F5R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F5R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F5R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F5R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F6R2 register  *******************/
#define  CAN_F6R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F6R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F6R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F6R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F6R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F6R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F6R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F6R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F6R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F6R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F6R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F6R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F6R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F6R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F6R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F6R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F6R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F6R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F6R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F6R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F6R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F6R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F6R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F6R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F6R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F6R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F6R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F6R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F6R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F6R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F6R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F6R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F7R2 register  *******************/
#define  CAN_F7R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F7R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F7R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F7R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F7R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F7R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F7R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F7R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F7R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F7R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F7R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F7R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F7R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F7R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F7R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F7R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F7R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F7R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F7R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F7R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F7R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F7R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F7R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F7R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F7R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F7R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F7R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F7R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F7R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F7R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F7R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F7R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F8R2 register  *******************/
#define  CAN_F8R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F8R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F8R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F8R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F8R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F8R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F8R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F8R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F8R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F8R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F8R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F8R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F8R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F8R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F8R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F8R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F8R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F8R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F8R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F8R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F8R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F8R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F8R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F8R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F8R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F8R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F8R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F8R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F8R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F8R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F8R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F8R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F9R2 register  *******************/
#define  CAN_F9R2_FB0                        0x00000001U        /*!<Filter bit 0 */
#define  CAN_F9R2_FB1                        0x00000002U        /*!<Filter bit 1 */
#define  CAN_F9R2_FB2                        0x00000004U        /*!<Filter bit 2 */
#define  CAN_F9R2_FB3                        0x00000008U        /*!<Filter bit 3 */
#define  CAN_F9R2_FB4                        0x00000010U        /*!<Filter bit 4 */
#define  CAN_F9R2_FB5                        0x00000020U        /*!<Filter bit 5 */
#define  CAN_F9R2_FB6                        0x00000040U        /*!<Filter bit 6 */
#define  CAN_F9R2_FB7                        0x00000080U        /*!<Filter bit 7 */
#define  CAN_F9R2_FB8                        0x00000100U        /*!<Filter bit 8 */
#define  CAN_F9R2_FB9                        0x00000200U        /*!<Filter bit 9 */
#define  CAN_F9R2_FB10                       0x00000400U        /*!<Filter bit 10 */
#define  CAN_F9R2_FB11                       0x00000800U        /*!<Filter bit 11 */
#define  CAN_F9R2_FB12                       0x00001000U        /*!<Filter bit 12 */
#define  CAN_F9R2_FB13                       0x00002000U        /*!<Filter bit 13 */
#define  CAN_F9R2_FB14                       0x00004000U        /*!<Filter bit 14 */
#define  CAN_F9R2_FB15                       0x00008000U        /*!<Filter bit 15 */
#define  CAN_F9R2_FB16                       0x00010000U        /*!<Filter bit 16 */
#define  CAN_F9R2_FB17                       0x00020000U        /*!<Filter bit 17 */
#define  CAN_F9R2_FB18                       0x00040000U        /*!<Filter bit 18 */
#define  CAN_F9R2_FB19                       0x00080000U        /*!<Filter bit 19 */
#define  CAN_F9R2_FB20                       0x00100000U        /*!<Filter bit 20 */
#define  CAN_F9R2_FB21                       0x00200000U        /*!<Filter bit 21 */
#define  CAN_F9R2_FB22                       0x00400000U        /*!<Filter bit 22 */
#define  CAN_F9R2_FB23                       0x00800000U        /*!<Filter bit 23 */
#define  CAN_F9R2_FB24                       0x01000000U        /*!<Filter bit 24 */
#define  CAN_F9R2_FB25                       0x02000000U        /*!<Filter bit 25 */
#define  CAN_F9R2_FB26                       0x04000000U        /*!<Filter bit 26 */
#define  CAN_F9R2_FB27                       0x08000000U        /*!<Filter bit 27 */
#define  CAN_F9R2_FB28                       0x10000000U        /*!<Filter bit 28 */
#define  CAN_F9R2_FB29                       0x20000000U        /*!<Filter bit 29 */
#define  CAN_F9R2_FB30                       0x40000000U        /*!<Filter bit 30 */
#define  CAN_F9R2_FB31                       0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F10R2 register  ******************/
#define  CAN_F10R2_FB0                       0x00000001U        /*!<Filter bit 0 */
#define  CAN_F10R2_FB1                       0x00000002U        /*!<Filter bit 1 */
#define  CAN_F10R2_FB2                       0x00000004U        /*!<Filter bit 2 */
#define  CAN_F10R2_FB3                       0x00000008U        /*!<Filter bit 3 */
#define  CAN_F10R2_FB4                       0x00000010U        /*!<Filter bit 4 */
#define  CAN_F10R2_FB5                       0x00000020U        /*!<Filter bit 5 */
#define  CAN_F10R2_FB6                       0x00000040U        /*!<Filter bit 6 */
#define  CAN_F10R2_FB7                       0x00000080U        /*!<Filter bit 7 */
#define  CAN_F10R2_FB8                       0x00000100U        /*!<Filter bit 8 */
#define  CAN_F10R2_FB9                       0x00000200U        /*!<Filter bit 9 */
#define  CAN_F10R2_FB10                      0x00000400U        /*!<Filter bit 10 */
#define  CAN_F10R2_FB11                      0x00000800U        /*!<Filter bit 11 */
#define  CAN_F10R2_FB12                      0x00001000U        /*!<Filter bit 12 */
#define  CAN_F10R2_FB13                      0x00002000U        /*!<Filter bit 13 */
#define  CAN_F10R2_FB14                      0x00004000U        /*!<Filter bit 14 */
#define  CAN_F10R2_FB15                      0x00008000U        /*!<Filter bit 15 */
#define  CAN_F10R2_FB16                      0x00010000U        /*!<Filter bit 16 */
#define  CAN_F10R2_FB17                      0x00020000U        /*!<Filter bit 17 */
#define  CAN_F10R2_FB18                      0x00040000U        /*!<Filter bit 18 */
#define  CAN_F10R2_FB19                      0x00080000U        /*!<Filter bit 19 */
#define  CAN_F10R2_FB20                      0x00100000U        /*!<Filter bit 20 */
#define  CAN_F10R2_FB21                      0x00200000U        /*!<Filter bit 21 */
#define  CAN_F10R2_FB22                      0x00400000U        /*!<Filter bit 22 */
#define  CAN_F10R2_FB23                      0x00800000U        /*!<Filter bit 23 */
#define  CAN_F10R2_FB24                      0x01000000U        /*!<Filter bit 24 */
#define  CAN_F10R2_FB25                      0x02000000U        /*!<Filter bit 25 */
#define  CAN_F10R2_FB26                      0x04000000U        /*!<Filter bit 26 */
#define  CAN_F10R2_FB27                      0x08000000U        /*!<Filter bit 27 */
#define  CAN_F10R2_FB28                      0x10000000U        /*!<Filter bit 28 */
#define  CAN_F10R2_FB29                      0x20000000U        /*!<Filter bit 29 */
#define  CAN_F10R2_FB30                      0x40000000U        /*!<Filter bit 30 */
#define  CAN_F10R2_FB31                      0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F11R2 register  ******************/
#define  CAN_F11R2_FB0                       0x00000001U        /*!<Filter bit 0 */
#define  CAN_F11R2_FB1                       0x00000002U        /*!<Filter bit 1 */
#define  CAN_F11R2_FB2                       0x00000004U        /*!<Filter bit 2 */
#define  CAN_F11R2_FB3                       0x00000008U        /*!<Filter bit 3 */
#define  CAN_F11R2_FB4                       0x00000010U        /*!<Filter bit 4 */
#define  CAN_F11R2_FB5                       0x00000020U        /*!<Filter bit 5 */
#define  CAN_F11R2_FB6                       0x00000040U        /*!<Filter bit 6 */
#define  CAN_F11R2_FB7                       0x00000080U        /*!<Filter bit 7 */
#define  CAN_F11R2_FB8                       0x00000100U        /*!<Filter bit 8 */
#define  CAN_F11R2_FB9                       0x00000200U        /*!<Filter bit 9 */
#define  CAN_F11R2_FB10                      0x00000400U        /*!<Filter bit 10 */
#define  CAN_F11R2_FB11                      0x00000800U        /*!<Filter bit 11 */
#define  CAN_F11R2_FB12                      0x00001000U        /*!<Filter bit 12 */
#define  CAN_F11R2_FB13                      0x00002000U        /*!<Filter bit 13 */
#define  CAN_F11R2_FB14                      0x00004000U        /*!<Filter bit 14 */
#define  CAN_F11R2_FB15                      0x00008000U        /*!<Filter bit 15 */
#define  CAN_F11R2_FB16                      0x00010000U        /*!<Filter bit 16 */
#define  CAN_F11R2_FB17                      0x00020000U        /*!<Filter bit 17 */
#define  CAN_F11R2_FB18                      0x00040000U        /*!<Filter bit 18 */
#define  CAN_F11R2_FB19                      0x00080000U        /*!<Filter bit 19 */
#define  CAN_F11R2_FB20                      0x00100000U        /*!<Filter bit 20 */
#define  CAN_F11R2_FB21                      0x00200000U        /*!<Filter bit 21 */
#define  CAN_F11R2_FB22                      0x00400000U        /*!<Filter bit 22 */
#define  CAN_F11R2_FB23                      0x00800000U        /*!<Filter bit 23 */
#define  CAN_F11R2_FB24                      0x01000000U        /*!<Filter bit 24 */
#define  CAN_F11R2_FB25                      0x02000000U        /*!<Filter bit 25 */
#define  CAN_F11R2_FB26                      0x04000000U        /*!<Filter bit 26 */
#define  CAN_F11R2_FB27                      0x08000000U        /*!<Filter bit 27 */
#define  CAN_F11R2_FB28                      0x10000000U        /*!<Filter bit 28 */
#define  CAN_F11R2_FB29                      0x20000000U        /*!<Filter bit 29 */
#define  CAN_F11R2_FB30                      0x40000000U        /*!<Filter bit 30 */
#define  CAN_F11R2_FB31                      0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F12R2 register  ******************/
#define  CAN_F12R2_FB0                       0x00000001U        /*!<Filter bit 0 */
#define  CAN_F12R2_FB1                       0x00000002U        /*!<Filter bit 1 */
#define  CAN_F12R2_FB2                       0x00000004U        /*!<Filter bit 2 */
#define  CAN_F12R2_FB3                       0x00000008U        /*!<Filter bit 3 */
#define  CAN_F12R2_FB4                       0x00000010U        /*!<Filter bit 4 */
#define  CAN_F12R2_FB5                       0x00000020U        /*!<Filter bit 5 */
#define  CAN_F12R2_FB6                       0x00000040U        /*!<Filter bit 6 */
#define  CAN_F12R2_FB7                       0x00000080U        /*!<Filter bit 7 */
#define  CAN_F12R2_FB8                       0x00000100U        /*!<Filter bit 8 */
#define  CAN_F12R2_FB9                       0x00000200U        /*!<Filter bit 9 */
#define  CAN_F12R2_FB10                      0x00000400U        /*!<Filter bit 10 */
#define  CAN_F12R2_FB11                      0x00000800U        /*!<Filter bit 11 */
#define  CAN_F12R2_FB12                      0x00001000U        /*!<Filter bit 12 */
#define  CAN_F12R2_FB13                      0x00002000U        /*!<Filter bit 13 */
#define  CAN_F12R2_FB14                      0x00004000U        /*!<Filter bit 14 */
#define  CAN_F12R2_FB15                      0x00008000U        /*!<Filter bit 15 */
#define  CAN_F12R2_FB16                      0x00010000U        /*!<Filter bit 16 */
#define  CAN_F12R2_FB17                      0x00020000U        /*!<Filter bit 17 */
#define  CAN_F12R2_FB18                      0x00040000U        /*!<Filter bit 18 */
#define  CAN_F12R2_FB19                      0x00080000U        /*!<Filter bit 19 */
#define  CAN_F12R2_FB20                      0x00100000U        /*!<Filter bit 20 */
#define  CAN_F12R2_FB21                      0x00200000U        /*!<Filter bit 21 */
#define  CAN_F12R2_FB22                      0x00400000U        /*!<Filter bit 22 */
#define  CAN_F12R2_FB23                      0x00800000U        /*!<Filter bit 23 */
#define  CAN_F12R2_FB24                      0x01000000U        /*!<Filter bit 24 */
#define  CAN_F12R2_FB25                      0x02000000U        /*!<Filter bit 25 */
#define  CAN_F12R2_FB26                      0x04000000U        /*!<Filter bit 26 */
#define  CAN_F12R2_FB27                      0x08000000U        /*!<Filter bit 27 */
#define  CAN_F12R2_FB28                      0x10000000U        /*!<Filter bit 28 */
#define  CAN_F12R2_FB29                      0x20000000U        /*!<Filter bit 29 */
#define  CAN_F12R2_FB30                      0x40000000U        /*!<Filter bit 30 */
#define  CAN_F12R2_FB31                      0x80000000U        /*!<Filter bit 31 */

/*******************  Bit definition for CAN_F13R2 register  ******************/
#define  CAN_F13R2_FB0                       0x00000001U        /*!<Filter bit 0 */
#define  CAN_F13R2_FB1                       0x00000002U        /*!<Filter bit 1 */
#define  CAN_F13R2_FB2                       0x00000004U        /*!<Filter bit 2 */
#define  CAN_F13R2_FB3                       0x00000008U        /*!<Filter bit 3 */
#define  CAN_F13R2_FB4                       0x00000010U        /*!<Filter bit 4 */
#define  CAN_F13R2_FB5                       0x00000020U        /*!<Filter bit 5 */
#define  CAN_F13R2_FB6                       0x00000040U        /*!<Filter bit 6 */
#define  CAN_F13R2_FB7                       0x00000080U        /*!<Filter bit 7 */
#define  CAN_F13R2_FB8                       0x00000100U        /*!<Filter bit 8 */
#define  CAN_F13R2_FB9                       0x00000200U        /*!<Filter bit 9 */
#define  CAN_F13R2_FB10                      0x00000400U        /*!<Filter bit 10 */
#define  CAN_F13R2_FB11                      0x00000800U        /*!<Filter bit 11 */
#define  CAN_F13R2_FB12                      0x00001000U        /*!<Filter bit 12 */
#define  CAN_F13R2_FB13                      0x00002000U        /*!<Filter bit 13 */
#define  CAN_F13R2_FB14                      0x00004000U        /*!<Filter bit 14 */
#define  CAN_F13R2_FB15                      0x00008000U        /*!<Filter bit 15 */
#define  CAN_F13R2_FB16                      0x00010000U        /*!<Filter bit 16 */
#define  CAN_F13R2_FB17                      0x00020000U        /*!<Filter bit 17 */
#define  CAN_F13R2_FB18                      0x00040000U        /*!<Filter bit 18 */
#define  CAN_F13R2_FB19                      0x00080000U        /*!<Filter bit 19 */
#define  CAN_F13R2_FB20                      0x00100000U        /*!<Filter bit 20 */
#define  CAN_F13R2_FB21                      0x00200000U        /*!<Filter bit 21 */
#define  CAN_F13R2_FB22                      0x00400000U        /*!<Filter bit 22 */
#define  CAN_F13R2_FB23                      0x00800000U        /*!<Filter bit 23 */
#define  CAN_F13R2_FB24                      0x01000000U        /*!<Filter bit 24 */
#define  CAN_F13R2_FB25                      0x02000000U        /*!<Filter bit 25 */
#define  CAN_F13R2_FB26                      0x04000000U        /*!<Filter bit 26 */
#define  CAN_F13R2_FB27                      0x08000000U        /*!<Filter bit 27 */
#define  CAN_F13R2_FB28                      0x10000000U        /*!<Filter bit 28 */
#define  CAN_F13R2_FB29                      0x20000000U        /*!<Filter bit 29 */
#define  CAN_F13R2_FB30                      0x40000000U        /*!<Filter bit 30 */
#define  CAN_F13R2_FB31                      0x80000000U        /*!<Filter bit 31 */

/******************************************************************************/
/*                                                                            */
/*                          CRC calculation unit                              */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for CRC_DR register  *********************/
#define  CRC_DR_DR                           0xFFFFFFFFU /*!< Data register bits */


/*******************  Bit definition for CRC_IDR register  ********************/
#define  CRC_IDR_IDR                         0xFFU        /*!< General-purpose 8-bit data register bits */


/********************  Bit definition for CRC_CR register  ********************/
#define  CRC_CR_RESET                        0x01U        /*!< RESET bit */

/******************************************************************************/
/*                                                                            */
/*                            Crypto Processor                                */
/*                                                                            */
/******************************************************************************/
/******************* Bits definition for CRYP_CR register  ********************/
#define CRYP_CR_ALGODIR                      0x00000004U

#define CRYP_CR_ALGOMODE                     0x00080038U
#define CRYP_CR_ALGOMODE_0                   0x00000008U
#define CRYP_CR_ALGOMODE_1                   0x00000010U
#define CRYP_CR_ALGOMODE_2                   0x00000020U
#define CRYP_CR_ALGOMODE_TDES_ECB            0x00000000U
#define CRYP_CR_ALGOMODE_TDES_CBC            0x00000008U
#define CRYP_CR_ALGOMODE_DES_ECB             0x00000010U
#define CRYP_CR_ALGOMODE_DES_CBC             0x00000018U
#define CRYP_CR_ALGOMODE_AES_ECB             0x00000020U
#define CRYP_CR_ALGOMODE_AES_CBC             0x00000028U
#define CRYP_CR_ALGOMODE_AES_CTR             0x00000030U
#define CRYP_CR_ALGOMODE_AES_KEY             0x00000038U

#define CRYP_CR_DATATYPE                     0x000000C0U
#define CRYP_CR_DATATYPE_0                   0x00000040U
#define CRYP_CR_DATATYPE_1                   0x00000080U
#define CRYP_CR_KEYSIZE                      0x00000300U
#define CRYP_CR_KEYSIZE_0                    0x00000100U
#define CRYP_CR_KEYSIZE_1                    0x00000200U
#define CRYP_CR_FFLUSH                       0x00004000U
#define CRYP_CR_CRYPEN                       0x00008000U

#define CRYP_CR_GCM_CCMPH                    0x00030000U
#define CRYP_CR_GCM_CCMPH_0                  0x00010000U
#define CRYP_CR_GCM_CCMPH_1                  0x00020000U
#define CRYP_CR_ALGOMODE_3                   0x00080000U 

/****************** Bits definition for CRYP_SR register  *********************/
#define CRYP_SR_IFEM                         0x00000001U
#define CRYP_SR_IFNF                         0x00000002U
#define CRYP_SR_OFNE                         0x00000004U
#define CRYP_SR_OFFU                         0x00000008U
#define CRYP_SR_BUSY                         0x00000010U
/****************** Bits definition for CRYP_DMACR register  ******************/
#define CRYP_DMACR_DIEN                      0x00000001U
#define CRYP_DMACR_DOEN                      0x00000002U
/*****************  Bits definition for CRYP_IMSCR register  ******************/
#define CRYP_IMSCR_INIM                      0x00000001U
#define CRYP_IMSCR_OUTIM                     0x00000002U
/****************** Bits definition for CRYP_RISR register  *******************/
#define CRYP_RISR_OUTRIS                     0x00000001U
#define CRYP_RISR_INRIS                      0x00000002U
/****************** Bits definition for CRYP_MISR register  *******************/
#define CRYP_MISR_INMIS                      0x00000001U
#define CRYP_MISR_OUTMIS                     0x00000002U

/******************************************************************************/
/*                                                                            */
/*                      Digital to Analog Converter                           */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition for DAC_CR register  ********************/
#define  DAC_CR_EN1                          0x00000001U        /*!<DAC channel1 enable */
#define  DAC_CR_BOFF1                        0x00000002U        /*!<DAC channel1 output buffer disable */
#define  DAC_CR_TEN1                         0x00000004U        /*!<DAC channel1 Trigger enable */

#define  DAC_CR_TSEL1                        0x00000038U        /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
#define  DAC_CR_TSEL1_0                      0x00000008U        /*!<Bit 0 */
#define  DAC_CR_TSEL1_1                      0x00000010U        /*!<Bit 1 */
#define  DAC_CR_TSEL1_2                      0x00000020U        /*!<Bit 2 */

#define  DAC_CR_WAVE1                        0x000000C0U        /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
#define  DAC_CR_WAVE1_0                      0x00000040U        /*!<Bit 0 */
#define  DAC_CR_WAVE1_1                      0x00000080U        /*!<Bit 1 */

#define  DAC_CR_MAMP1                        0x00000F00U        /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
#define  DAC_CR_MAMP1_0                      0x00000100U        /*!<Bit 0 */
#define  DAC_CR_MAMP1_1                      0x00000200U        /*!<Bit 1 */
#define  DAC_CR_MAMP1_2                      0x00000400U        /*!<Bit 2 */
#define  DAC_CR_MAMP1_3                      0x00000800U        /*!<Bit 3 */

#define  DAC_CR_DMAEN1                       0x00001000U        /*!<DAC channel1 DMA enable */
#define  DAC_CR_DMAUDRIE1                    0x00002000U        /*!<DAC channel1 DMA underrun interrupt enable*/
#define  DAC_CR_EN2                          0x00010000U        /*!<DAC channel2 enable */
#define  DAC_CR_BOFF2                        0x00020000U        /*!<DAC channel2 output buffer disable */
#define  DAC_CR_TEN2                         0x00040000U        /*!<DAC channel2 Trigger enable */

#define  DAC_CR_TSEL2                        0x00380000U        /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
#define  DAC_CR_TSEL2_0                      0x00080000U        /*!<Bit 0 */
#define  DAC_CR_TSEL2_1                      0x00100000U        /*!<Bit 1 */
#define  DAC_CR_TSEL2_2                      0x00200000U        /*!<Bit 2 */

#define  DAC_CR_WAVE2                        0x00C00000U        /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
#define  DAC_CR_WAVE2_0                      0x00400000U        /*!<Bit 0 */
#define  DAC_CR_WAVE2_1                      0x00800000U        /*!<Bit 1 */

#define  DAC_CR_MAMP2                        0x0F000000U        /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
#define  DAC_CR_MAMP2_0                      0x01000000U        /*!<Bit 0 */
#define  DAC_CR_MAMP2_1                      0x02000000U        /*!<Bit 1 */
#define  DAC_CR_MAMP2_2                      0x04000000U        /*!<Bit 2 */
#define  DAC_CR_MAMP2_3                      0x08000000U        /*!<Bit 3 */

#define  DAC_CR_DMAEN2                       0x10000000U        /*!<DAC channel2 DMA enabled */
#define  DAC_CR_DMAUDRIE2                    0x20000000U        /*!<DAC channel2 DMA underrun interrupt enable*/

/*****************  Bit definition for DAC_SWTRIGR register  ******************/
#define  DAC_SWTRIGR_SWTRIG1                 0x01U               /*!<DAC channel1 software trigger */
#define  DAC_SWTRIGR_SWTRIG2                 0x02U               /*!<DAC channel2 software trigger */

/*****************  Bit definition for DAC_DHR12R1 register  ******************/
#define  DAC_DHR12R1_DACC1DHR                0x0FFFU            /*!<DAC channel1 12-bit Right aligned data */

/*****************  Bit definition for DAC_DHR12L1 register  ******************/
#define  DAC_DHR12L1_DACC1DHR                0xFFF0U            /*!<DAC channel1 12-bit Left aligned data */

/******************  Bit definition for DAC_DHR8R1 register  ******************/
#define  DAC_DHR8R1_DACC1DHR                 0xFFU               /*!<DAC channel1 8-bit Right aligned data */

/*****************  Bit definition for DAC_DHR12R2 register  ******************/
#define  DAC_DHR12R2_DACC2DHR                0x0FFFU            /*!<DAC channel2 12-bit Right aligned data */

/*****************  Bit definition for DAC_DHR12L2 register  ******************/
#define  DAC_DHR12L2_DACC2DHR                0xFFF0U            /*!<DAC channel2 12-bit Left aligned data */

/******************  Bit definition for DAC_DHR8R2 register  ******************/
#define  DAC_DHR8R2_DACC2DHR                 0xFFU               /*!<DAC channel2 8-bit Right aligned data */

/*****************  Bit definition for DAC_DHR12RD register  ******************/
#define  DAC_DHR12RD_DACC1DHR                0x00000FFFU        /*!<DAC channel1 12-bit Right aligned data */
#define  DAC_DHR12RD_DACC2DHR                0x0FFF0000U        /*!<DAC channel2 12-bit Right aligned data */

/*****************  Bit definition for DAC_DHR12LD register  ******************/
#define  DAC_DHR12LD_DACC1DHR                0x0000FFF0U        /*!<DAC channel1 12-bit Left aligned data */
#define  DAC_DHR12LD_DACC2DHR                0xFFF00000U        /*!<DAC channel2 12-bit Left aligned data */

/******************  Bit definition for DAC_DHR8RD register  ******************/
#define  DAC_DHR8RD_DACC1DHR                 0x00FFU            /*!<DAC channel1 8-bit Right aligned data */
#define  DAC_DHR8RD_DACC2DHR                 0xFF00U            /*!<DAC channel2 8-bit Right aligned data */

/*******************  Bit definition for DAC_DOR1 register  *******************/
#define  DAC_DOR1_DACC1DOR                   0x0FFFU            /*!<DAC channel1 data output */

/*******************  Bit definition for DAC_DOR2 register  *******************/
#define  DAC_DOR2_DACC2DOR                   0x0FFFU            /*!<DAC channel2 data output */

/********************  Bit definition for DAC_SR register  ********************/
#define  DAC_SR_DMAUDR1                      0x00002000U        /*!<DAC channel1 DMA underrun flag */
#define  DAC_SR_DMAUDR2                      0x20000000U        /*!<DAC channel2 DMA underrun flag */

/******************************************************************************/
/*                                                                            */
/*                                 Debug MCU                                  */
/*                                                                            */
/******************************************************************************/

/******************************************************************************/
/*                                                                            */
/*                                    DCMI                                    */
/*                                                                            */
/******************************************************************************/
/********************  Bits definition for DCMI_CR register  ******************/
#define DCMI_CR_CAPTURE                      0x00000001U
#define DCMI_CR_CM                           0x00000002U
#define DCMI_CR_CROP                         0x00000004U
#define DCMI_CR_JPEG                         0x00000008U
#define DCMI_CR_ESS                          0x00000010U
#define DCMI_CR_PCKPOL                       0x00000020U
#define DCMI_CR_HSPOL                        0x00000040U
#define DCMI_CR_VSPOL                        0x00000080U
#define DCMI_CR_FCRC_0                       0x00000100U
#define DCMI_CR_FCRC_1                       0x00000200U
#define DCMI_CR_EDM_0                        0x00000400U
#define DCMI_CR_EDM_1                        0x00000800U
#define DCMI_CR_CRE                          0x00001000U
#define DCMI_CR_ENABLE                       0x00004000U

/********************  Bits definition for DCMI_SR register  ******************/
#define DCMI_SR_HSYNC                        0x00000001U
#define DCMI_SR_VSYNC                        0x00000002U
#define DCMI_SR_FNE                          0x00000004U

/********************  Bits definition for DCMI_RIS register  *****************/
#define DCMI_RIS_FRAME_RIS                   0x00000001U
#define DCMI_RIS_OVR_RIS                     0x00000002U
#define DCMI_RIS_ERR_RIS                     0x00000004U
#define DCMI_RIS_VSYNC_RIS                   0x00000008U
#define DCMI_RIS_LINE_RIS                    0x00000010U
/* Legacy defines */
#define DCMI_RISR_FRAME_RIS                  DCMI_RIS_FRAME_RIS
#define DCMI_RISR_OVR_RIS                    DCMI_RIS_OVR_RIS
#define DCMI_RISR_ERR_RIS                    DCMI_RIS_ERR_RIS
#define DCMI_RISR_VSYNC_RIS                  DCMI_RIS_VSYNC_RIS
#define DCMI_RISR_LINE_RIS                   DCMI_RIS_LINE_RIS
#define DCMI_RISR_OVF_RIS                    DCMI_RIS_OVR_RIS

/********************  Bits definition for DCMI_IER register  *****************/
#define DCMI_IER_FRAME_IE                    0x00000001U
#define DCMI_IER_OVR_IE                      0x00000002U
#define DCMI_IER_ERR_IE                      0x00000004U
#define DCMI_IER_VSYNC_IE                    0x00000008U
#define DCMI_IER_LINE_IE                     0x00000010U
/* Legacy defines */
#define DCMI_IER_OVF_IE                      DCMI_IER_OVR_IE

/********************  Bits definition for DCMI_MIS register  *****************/
#define DCMI_MIS_FRAME_MIS                   0x00000001U
#define DCMI_MIS_OVR_MIS                     0x00000002U
#define DCMI_MIS_ERR_MIS                     0x00000004U
#define DCMI_MIS_VSYNC_MIS                   0x00000008U
#define DCMI_MIS_LINE_MIS                    0x00000010U

/* Legacy defines */
#define DCMI_MISR_FRAME_MIS                  DCMI_MIS_FRAME_MIS
#define DCMI_MISR_OVF_MIS                    DCMI_MIS_OVR_MIS
#define DCMI_MISR_ERR_MIS                    DCMI_MIS_ERR_MIS
#define DCMI_MISR_VSYNC_MIS                  DCMI_MIS_VSYNC_MIS
#define DCMI_MISR_LINE_MIS                   DCMI_MIS_LINE_MIS

/********************  Bits definition for DCMI_ICR register  *****************/
#define DCMI_ICR_FRAME_ISC                   0x00000001U
#define DCMI_ICR_OVR_ISC                     0x00000002U
#define DCMI_ICR_ERR_ISC                     0x00000004U
#define DCMI_ICR_VSYNC_ISC                   0x00000008U
#define DCMI_ICR_LINE_ISC                    0x00000010U

/* Legacy defines */
#define DCMI_ICR_OVF_ISC                     DCMI_ICR_OVR_ISC

/********************  Bits definition for DCMI_ESCR register  ******************/
#define DCMI_ESCR_FSC                        0x000000FFU
#define DCMI_ESCR_LSC                        0x0000FF00U
#define DCMI_ESCR_LEC                        0x00FF0000U
#define DCMI_ESCR_FEC                        0xFF000000U

/********************  Bits definition for DCMI_ESUR register  ******************/
#define DCMI_ESUR_FSU                        0x000000FFU
#define DCMI_ESUR_LSU                        0x0000FF00U
#define DCMI_ESUR_LEU                        0x00FF0000U
#define DCMI_ESUR_FEU                        0xFF000000U

/********************  Bits definition for DCMI_CWSTRT register  ******************/
#define DCMI_CWSTRT_HOFFCNT                  0x00003FFFU
#define DCMI_CWSTRT_VST                      0x1FFF0000U

/********************  Bits definition for DCMI_CWSIZE register  ******************/
#define DCMI_CWSIZE_CAPCNT                   0x00003FFFU
#define DCMI_CWSIZE_VLINE                    0x3FFF0000U

/********************  Bits definition for DCMI_DR register  ******************/
#define DCMI_DR_BYTE0                        0x000000FFU
#define DCMI_DR_BYTE1                        0x0000FF00U
#define DCMI_DR_BYTE2                        0x00FF0000U
#define DCMI_DR_BYTE3                        0xFF000000U

/******************************************************************************/
/*                                                                            */
/*                             DMA Controller                                 */
/*                                                                            */
/******************************************************************************/
/********************  Bits definition for DMA_SxCR register  *****************/
#define DMA_SxCR_CHSEL                       0x0E000000U
#define DMA_SxCR_CHSEL_0                     0x02000000U
#define DMA_SxCR_CHSEL_1                     0x04000000U
#define DMA_SxCR_CHSEL_2                     0x08000000U
#define DMA_SxCR_MBURST                      0x01800000U
#define DMA_SxCR_MBURST_0                    0x00800000U
#define DMA_SxCR_MBURST_1                    0x01000000U
#define DMA_SxCR_PBURST                      0x00600000U
#define DMA_SxCR_PBURST_0                    0x00200000U
#define DMA_SxCR_PBURST_1                    0x00400000U
#define DMA_SxCR_CT                          0x00080000U
#define DMA_SxCR_DBM                         0x00040000U
#define DMA_SxCR_PL                          0x00030000U
#define DMA_SxCR_PL_0                        0x00010000U
#define DMA_SxCR_PL_1                        0x00020000U
#define DMA_SxCR_PINCOS                      0x00008000U
#define DMA_SxCR_MSIZE                       0x00006000U
#define DMA_SxCR_MSIZE_0                     0x00002000U
#define DMA_SxCR_MSIZE_1                     0x00004000U
#define DMA_SxCR_PSIZE                       0x00001800U
#define DMA_SxCR_PSIZE_0                     0x00000800U
#define DMA_SxCR_PSIZE_1                     0x00001000U
#define DMA_SxCR_MINC                        0x00000400U
#define DMA_SxCR_PINC                        0x00000200U
#define DMA_SxCR_CIRC                        0x00000100U
#define DMA_SxCR_DIR                         0x000000C0U
#define DMA_SxCR_DIR_0                       0x00000040U
#define DMA_SxCR_DIR_1                       0x00000080U
#define DMA_SxCR_PFCTRL                      0x00000020U
#define DMA_SxCR_TCIE                        0x00000010U
#define DMA_SxCR_HTIE                        0x00000008U
#define DMA_SxCR_TEIE                        0x00000004U
#define DMA_SxCR_DMEIE                       0x00000002U
#define DMA_SxCR_EN                          0x00000001U

/* Legacy defines */
#define DMA_SxCR_ACK                         0x00100000U

/********************  Bits definition for DMA_SxCNDTR register  **************/
#define DMA_SxNDT                            0x0000FFFFU
#define DMA_SxNDT_0                          0x00000001U
#define DMA_SxNDT_1                          0x00000002U
#define DMA_SxNDT_2                          0x00000004U
#define DMA_SxNDT_3                          0x00000008U
#define DMA_SxNDT_4                          0x00000010U
#define DMA_SxNDT_5                          0x00000020U
#define DMA_SxNDT_6                          0x00000040U
#define DMA_SxNDT_7                          0x00000080U
#define DMA_SxNDT_8                          0x00000100U
#define DMA_SxNDT_9                          0x00000200U
#define DMA_SxNDT_10                         0x00000400U
#define DMA_SxNDT_11                         0x00000800U
#define DMA_SxNDT_12                         0x00001000U
#define DMA_SxNDT_13                         0x00002000U
#define DMA_SxNDT_14                         0x00004000U
#define DMA_SxNDT_15                         0x00008000U

/********************  Bits definition for DMA_SxFCR register  ****************/ 
#define DMA_SxFCR_FEIE                       0x00000080U
#define DMA_SxFCR_FS                         0x00000038U
#define DMA_SxFCR_FS_0                       0x00000008U
#define DMA_SxFCR_FS_1                       0x00000010U
#define DMA_SxFCR_FS_2                       0x00000020U
#define DMA_SxFCR_DMDIS                      0x00000004U
#define DMA_SxFCR_FTH                        0x00000003U
#define DMA_SxFCR_FTH_0                      0x00000001U
#define DMA_SxFCR_FTH_1                      0x00000002U

/********************  Bits definition for DMA_LISR register  *****************/ 
#define DMA_LISR_TCIF3                       0x08000000U
#define DMA_LISR_HTIF3                       0x04000000U
#define DMA_LISR_TEIF3                       0x02000000U
#define DMA_LISR_DMEIF3                      0x01000000U
#define DMA_LISR_FEIF3                       0x00400000U
#define DMA_LISR_TCIF2                       0x00200000U
#define DMA_LISR_HTIF2                       0x00100000U
#define DMA_LISR_TEIF2                       0x00080000U
#define DMA_LISR_DMEIF2                      0x00040000U
#define DMA_LISR_FEIF2                       0x00010000U
#define DMA_LISR_TCIF1                       0x00000800U
#define DMA_LISR_HTIF1                       0x00000400U
#define DMA_LISR_TEIF1                       0x00000200U
#define DMA_LISR_DMEIF1                      0x00000100U
#define DMA_LISR_FEIF1                       0x00000040U
#define DMA_LISR_TCIF0                       0x00000020U
#define DMA_LISR_HTIF0                       0x00000010U
#define DMA_LISR_TEIF0                       0x00000008U
#define DMA_LISR_DMEIF0                      0x00000004U
#define DMA_LISR_FEIF0                       0x00000001U

/********************  Bits definition for DMA_HISR register  *****************/ 
#define DMA_HISR_TCIF7                       0x08000000U
#define DMA_HISR_HTIF7                       0x04000000U
#define DMA_HISR_TEIF7                       0x02000000U
#define DMA_HISR_DMEIF7                      0x01000000U
#define DMA_HISR_FEIF7                       0x00400000U
#define DMA_HISR_TCIF6                       0x00200000U
#define DMA_HISR_HTIF6                       0x00100000U
#define DMA_HISR_TEIF6                       0x00080000U
#define DMA_HISR_DMEIF6                      0x00040000U
#define DMA_HISR_FEIF6                       0x00010000U
#define DMA_HISR_TCIF5                       0x00000800U
#define DMA_HISR_HTIF5                       0x00000400U
#define DMA_HISR_TEIF5                       0x00000200U
#define DMA_HISR_DMEIF5                      0x00000100U
#define DMA_HISR_FEIF5                       0x00000040U
#define DMA_HISR_TCIF4                       0x00000020U
#define DMA_HISR_HTIF4                       0x00000010U
#define DMA_HISR_TEIF4                       0x00000008U
#define DMA_HISR_DMEIF4                      0x00000004U
#define DMA_HISR_FEIF4                       0x00000001U

/********************  Bits definition for DMA_LIFCR register  ****************/ 
#define DMA_LIFCR_CTCIF3                     0x08000000U
#define DMA_LIFCR_CHTIF3                     0x04000000U
#define DMA_LIFCR_CTEIF3                     0x02000000U
#define DMA_LIFCR_CDMEIF3                    0x01000000U
#define DMA_LIFCR_CFEIF3                     0x00400000U
#define DMA_LIFCR_CTCIF2                     0x00200000U
#define DMA_LIFCR_CHTIF2                     0x00100000U
#define DMA_LIFCR_CTEIF2                     0x00080000U
#define DMA_LIFCR_CDMEIF2                    0x00040000U
#define DMA_LIFCR_CFEIF2                     0x00010000U
#define DMA_LIFCR_CTCIF1                     0x00000800U
#define DMA_LIFCR_CHTIF1                     0x00000400U
#define DMA_LIFCR_CTEIF1                     0x00000200U
#define DMA_LIFCR_CDMEIF1                    0x00000100U
#define DMA_LIFCR_CFEIF1                     0x00000040U
#define DMA_LIFCR_CTCIF0                     0x00000020U
#define DMA_LIFCR_CHTIF0                     0x00000010U
#define DMA_LIFCR_CTEIF0                     0x00000008U
#define DMA_LIFCR_CDMEIF0                    0x00000004U
#define DMA_LIFCR_CFEIF0                     0x00000001U

/********************  Bits definition for DMA_HIFCR  register  ****************/ 
#define DMA_HIFCR_CTCIF7                     0x08000000U
#define DMA_HIFCR_CHTIF7                     0x04000000U
#define DMA_HIFCR_CTEIF7                     0x02000000U
#define DMA_HIFCR_CDMEIF7                    0x01000000U
#define DMA_HIFCR_CFEIF7                     0x00400000U
#define DMA_HIFCR_CTCIF6                     0x00200000U
#define DMA_HIFCR_CHTIF6                     0x00100000U
#define DMA_HIFCR_CTEIF6                     0x00080000U
#define DMA_HIFCR_CDMEIF6                    0x00040000U
#define DMA_HIFCR_CFEIF6                     0x00010000U
#define DMA_HIFCR_CTCIF5                     0x00000800U
#define DMA_HIFCR_CHTIF5                     0x00000400U
#define DMA_HIFCR_CTEIF5                     0x00000200U
#define DMA_HIFCR_CDMEIF5                    0x00000100U
#define DMA_HIFCR_CFEIF5                     0x00000040U
#define DMA_HIFCR_CTCIF4                     0x00000020U
#define DMA_HIFCR_CHTIF4                     0x00000010U
#define DMA_HIFCR_CTEIF4                     0x00000008U
#define DMA_HIFCR_CDMEIF4                    0x00000004U
#define DMA_HIFCR_CFEIF4                     0x00000001U


/******************************************************************************/
/*                                                                            */
/*                    External Interrupt/Event Controller                     */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for EXTI_IMR register  *******************/
#define  EXTI_IMR_MR0                        0x00000001U        /*!< Interrupt Mask on line 0 */
#define  EXTI_IMR_MR1                        0x00000002U        /*!< Interrupt Mask on line 1 */
#define  EXTI_IMR_MR2                        0x00000004U        /*!< Interrupt Mask on line 2 */
#define  EXTI_IMR_MR3                        0x00000008U        /*!< Interrupt Mask on line 3 */
#define  EXTI_IMR_MR4                        0x00000010U        /*!< Interrupt Mask on line 4 */
#define  EXTI_IMR_MR5                        0x00000020U        /*!< Interrupt Mask on line 5 */
#define  EXTI_IMR_MR6                        0x00000040U        /*!< Interrupt Mask on line 6 */
#define  EXTI_IMR_MR7                        0x00000080U        /*!< Interrupt Mask on line 7 */
#define  EXTI_IMR_MR8                        0x00000100U        /*!< Interrupt Mask on line 8 */
#define  EXTI_IMR_MR9                        0x00000200U        /*!< Interrupt Mask on line 9 */
#define  EXTI_IMR_MR10                       0x00000400U        /*!< Interrupt Mask on line 10 */
#define  EXTI_IMR_MR11                       0x00000800U        /*!< Interrupt Mask on line 11 */
#define  EXTI_IMR_MR12                       0x00001000U        /*!< Interrupt Mask on line 12 */
#define  EXTI_IMR_MR13                       0x00002000U        /*!< Interrupt Mask on line 13 */
#define  EXTI_IMR_MR14                       0x00004000U        /*!< Interrupt Mask on line 14 */
#define  EXTI_IMR_MR15                       0x00008000U        /*!< Interrupt Mask on line 15 */
#define  EXTI_IMR_MR16                       0x00010000U        /*!< Interrupt Mask on line 16 */
#define  EXTI_IMR_MR17                       0x00020000U        /*!< Interrupt Mask on line 17 */
#define  EXTI_IMR_MR18                       0x00040000U        /*!< Interrupt Mask on line 18 */
#define  EXTI_IMR_MR19                       0x00080000U        /*!< Interrupt Mask on line 19 */
#define  EXTI_IMR_MR20                       0x00100000U        /*!< Interrupt Mask on line 20 */
#define  EXTI_IMR_MR21                       0x00200000U        /*!< Interrupt Mask on line 21 */
#define  EXTI_IMR_MR22                       0x00400000U        /*!< Interrupt Mask on line 22 */

/*******************  Bit definition for EXTI_EMR register  *******************/
#define  EXTI_EMR_MR0                        0x00000001U        /*!< Event Mask on line 0 */
#define  EXTI_EMR_MR1                        0x00000002U        /*!< Event Mask on line 1 */
#define  EXTI_EMR_MR2                        0x00000004U        /*!< Event Mask on line 2 */
#define  EXTI_EMR_MR3                        0x00000008U        /*!< Event Mask on line 3 */
#define  EXTI_EMR_MR4                        0x00000010U        /*!< Event Mask on line 4 */
#define  EXTI_EMR_MR5                        0x00000020U        /*!< Event Mask on line 5 */
#define  EXTI_EMR_MR6                        0x00000040U        /*!< Event Mask on line 6 */
#define  EXTI_EMR_MR7                        0x00000080U        /*!< Event Mask on line 7 */
#define  EXTI_EMR_MR8                        0x00000100U        /*!< Event Mask on line 8 */
#define  EXTI_EMR_MR9                        0x00000200U        /*!< Event Mask on line 9 */
#define  EXTI_EMR_MR10                       0x00000400U        /*!< Event Mask on line 10 */
#define  EXTI_EMR_MR11                       0x00000800U        /*!< Event Mask on line 11 */
#define  EXTI_EMR_MR12                       0x00001000U        /*!< Event Mask on line 12 */
#define  EXTI_EMR_MR13                       0x00002000U        /*!< Event Mask on line 13 */
#define  EXTI_EMR_MR14                       0x00004000U        /*!< Event Mask on line 14 */
#define  EXTI_EMR_MR15                       0x00008000U        /*!< Event Mask on line 15 */
#define  EXTI_EMR_MR16                       0x00010000U        /*!< Event Mask on line 16 */
#define  EXTI_EMR_MR17                       0x00020000U        /*!< Event Mask on line 17 */
#define  EXTI_EMR_MR18                       0x00040000U        /*!< Event Mask on line 18 */
#define  EXTI_EMR_MR19                       0x00080000U        /*!< Event Mask on line 19 */
#define  EXTI_EMR_MR20                       0x00100000U        /*!< Event Mask on line 20 */
#define  EXTI_EMR_MR21                       0x00200000U        /*!< Event Mask on line 21 */
#define  EXTI_EMR_MR22                       0x00400000U        /*!< Event Mask on line 22 */

/******************  Bit definition for EXTI_RTSR register  *******************/
#define  EXTI_RTSR_TR0                       0x00000001U        /*!< Rising trigger event configuration bit of line 0 */
#define  EXTI_RTSR_TR1                       0x00000002U        /*!< Rising trigger event configuration bit of line 1 */
#define  EXTI_RTSR_TR2                       0x00000004U        /*!< Rising trigger event configuration bit of line 2 */
#define  EXTI_RTSR_TR3                       0x00000008U        /*!< Rising trigger event configuration bit of line 3 */
#define  EXTI_RTSR_TR4                       0x00000010U        /*!< Rising trigger event configuration bit of line 4 */
#define  EXTI_RTSR_TR5                       0x00000020U        /*!< Rising trigger event configuration bit of line 5 */
#define  EXTI_RTSR_TR6                       0x00000040U        /*!< Rising trigger event configuration bit of line 6 */
#define  EXTI_RTSR_TR7                       0x00000080U        /*!< Rising trigger event configuration bit of line 7 */
#define  EXTI_RTSR_TR8                       0x00000100U        /*!< Rising trigger event configuration bit of line 8 */
#define  EXTI_RTSR_TR9                       0x00000200U        /*!< Rising trigger event configuration bit of line 9 */
#define  EXTI_RTSR_TR10                      0x00000400U        /*!< Rising trigger event configuration bit of line 10 */
#define  EXTI_RTSR_TR11                      0x00000800U        /*!< Rising trigger event configuration bit of line 11 */
#define  EXTI_RTSR_TR12                      0x00001000U        /*!< Rising trigger event configuration bit of line 12 */
#define  EXTI_RTSR_TR13                      0x00002000U        /*!< Rising trigger event configuration bit of line 13 */
#define  EXTI_RTSR_TR14                      0x00004000U        /*!< Rising trigger event configuration bit of line 14 */
#define  EXTI_RTSR_TR15                      0x00008000U        /*!< Rising trigger event configuration bit of line 15 */
#define  EXTI_RTSR_TR16                      0x00010000U        /*!< Rising trigger event configuration bit of line 16 */
#define  EXTI_RTSR_TR17                      0x00020000U        /*!< Rising trigger event configuration bit of line 17 */
#define  EXTI_RTSR_TR18                      0x00040000U        /*!< Rising trigger event configuration bit of line 18 */
#define  EXTI_RTSR_TR19                      0x00080000U        /*!< Rising trigger event configuration bit of line 19 */
#define  EXTI_RTSR_TR20                      0x00100000U        /*!< Rising trigger event configuration bit of line 20 */
#define  EXTI_RTSR_TR21                      0x00200000U        /*!< Rising trigger event configuration bit of line 21 */
#define  EXTI_RTSR_TR22                      0x00400000U        /*!< Rising trigger event configuration bit of line 22 */

/******************  Bit definition for EXTI_FTSR register  *******************/
#define  EXTI_FTSR_TR0                       0x00000001U        /*!< Falling trigger event configuration bit of line 0 */
#define  EXTI_FTSR_TR1                       0x00000002U        /*!< Falling trigger event configuration bit of line 1 */
#define  EXTI_FTSR_TR2                       0x00000004U        /*!< Falling trigger event configuration bit of line 2 */
#define  EXTI_FTSR_TR3                       0x00000008U        /*!< Falling trigger event configuration bit of line 3 */
#define  EXTI_FTSR_TR4                       0x00000010U        /*!< Falling trigger event configuration bit of line 4 */
#define  EXTI_FTSR_TR5                       0x00000020U        /*!< Falling trigger event configuration bit of line 5 */
#define  EXTI_FTSR_TR6                       0x00000040U        /*!< Falling trigger event configuration bit of line 6 */
#define  EXTI_FTSR_TR7                       0x00000080U        /*!< Falling trigger event configuration bit of line 7 */
#define  EXTI_FTSR_TR8                       0x00000100U        /*!< Falling trigger event configuration bit of line 8 */
#define  EXTI_FTSR_TR9                       0x00000200U        /*!< Falling trigger event configuration bit of line 9 */
#define  EXTI_FTSR_TR10                      0x00000400U        /*!< Falling trigger event configuration bit of line 10 */
#define  EXTI_FTSR_TR11                      0x00000800U        /*!< Falling trigger event configuration bit of line 11 */
#define  EXTI_FTSR_TR12                      0x00001000U        /*!< Falling trigger event configuration bit of line 12 */
#define  EXTI_FTSR_TR13                      0x00002000U        /*!< Falling trigger event configuration bit of line 13 */
#define  EXTI_FTSR_TR14                      0x00004000U        /*!< Falling trigger event configuration bit of line 14 */
#define  EXTI_FTSR_TR15                      0x00008000U        /*!< Falling trigger event configuration bit of line 15 */
#define  EXTI_FTSR_TR16                      0x00010000U        /*!< Falling trigger event configuration bit of line 16 */
#define  EXTI_FTSR_TR17                      0x00020000U        /*!< Falling trigger event configuration bit of line 17 */
#define  EXTI_FTSR_TR18                      0x00040000U        /*!< Falling trigger event configuration bit of line 18 */
#define  EXTI_FTSR_TR19                      0x00080000U        /*!< Falling trigger event configuration bit of line 19 */
#define  EXTI_FTSR_TR20                      0x00100000U        /*!< Falling trigger event configuration bit of line 20 */
#define  EXTI_FTSR_TR21                      0x00200000U        /*!< Falling trigger event configuration bit of line 21 */
#define  EXTI_FTSR_TR22                      0x00400000U        /*!< Falling trigger event configuration bit of line 22 */

/******************  Bit definition for EXTI_SWIER register  ******************/
#define  EXTI_SWIER_SWIER0                   0x00000001U        /*!< Software Interrupt on line 0 */
#define  EXTI_SWIER_SWIER1                   0x00000002U        /*!< Software Interrupt on line 1 */
#define  EXTI_SWIER_SWIER2                   0x00000004U        /*!< Software Interrupt on line 2 */
#define  EXTI_SWIER_SWIER3                   0x00000008U        /*!< Software Interrupt on line 3 */
#define  EXTI_SWIER_SWIER4                   0x00000010U        /*!< Software Interrupt on line 4 */
#define  EXTI_SWIER_SWIER5                   0x00000020U        /*!< Software Interrupt on line 5 */
#define  EXTI_SWIER_SWIER6                   0x00000040U        /*!< Software Interrupt on line 6 */
#define  EXTI_SWIER_SWIER7                   0x00000080U        /*!< Software Interrupt on line 7 */
#define  EXTI_SWIER_SWIER8                   0x00000100U        /*!< Software Interrupt on line 8 */
#define  EXTI_SWIER_SWIER9                   0x00000200U        /*!< Software Interrupt on line 9 */
#define  EXTI_SWIER_SWIER10                  0x00000400U        /*!< Software Interrupt on line 10 */
#define  EXTI_SWIER_SWIER11                  0x00000800U        /*!< Software Interrupt on line 11 */
#define  EXTI_SWIER_SWIER12                  0x00001000U        /*!< Software Interrupt on line 12 */
#define  EXTI_SWIER_SWIER13                  0x00002000U        /*!< Software Interrupt on line 13 */
#define  EXTI_SWIER_SWIER14                  0x00004000U        /*!< Software Interrupt on line 14 */
#define  EXTI_SWIER_SWIER15                  0x00008000U        /*!< Software Interrupt on line 15 */
#define  EXTI_SWIER_SWIER16                  0x00010000U        /*!< Software Interrupt on line 16 */
#define  EXTI_SWIER_SWIER17                  0x00020000U        /*!< Software Interrupt on line 17 */
#define  EXTI_SWIER_SWIER18                  0x00040000U        /*!< Software Interrupt on line 18 */
#define  EXTI_SWIER_SWIER19                  0x00080000U        /*!< Software Interrupt on line 19 */
#define  EXTI_SWIER_SWIER20                  0x00100000U        /*!< Software Interrupt on line 20 */
#define  EXTI_SWIER_SWIER21                  0x00200000U        /*!< Software Interrupt on line 21 */
#define  EXTI_SWIER_SWIER22                  0x00400000U        /*!< Software Interrupt on line 22 */

/*******************  Bit definition for EXTI_PR register  ********************/
#define  EXTI_PR_PR0                         0x00000001U        /*!< Pending bit for line 0 */
#define  EXTI_PR_PR1                         0x00000002U        /*!< Pending bit for line 1 */
#define  EXTI_PR_PR2                         0x00000004U        /*!< Pending bit for line 2 */
#define  EXTI_PR_PR3                         0x00000008U        /*!< Pending bit for line 3 */
#define  EXTI_PR_PR4                         0x00000010U        /*!< Pending bit for line 4 */
#define  EXTI_PR_PR5                         0x00000020U        /*!< Pending bit for line 5 */
#define  EXTI_PR_PR6                         0x00000040U        /*!< Pending bit for line 6 */
#define  EXTI_PR_PR7                         0x00000080U        /*!< Pending bit for line 7 */
#define  EXTI_PR_PR8                         0x00000100U        /*!< Pending bit for line 8 */
#define  EXTI_PR_PR9                         0x00000200U        /*!< Pending bit for line 9 */
#define  EXTI_PR_PR10                        0x00000400U        /*!< Pending bit for line 10 */
#define  EXTI_PR_PR11                        0x00000800U        /*!< Pending bit for line 11 */
#define  EXTI_PR_PR12                        0x00001000U        /*!< Pending bit for line 12 */
#define  EXTI_PR_PR13                        0x00002000U        /*!< Pending bit for line 13 */
#define  EXTI_PR_PR14                        0x00004000U        /*!< Pending bit for line 14 */
#define  EXTI_PR_PR15                        0x00008000U        /*!< Pending bit for line 15 */
#define  EXTI_PR_PR16                        0x00010000U        /*!< Pending bit for line 16 */
#define  EXTI_PR_PR17                        0x00020000U        /*!< Pending bit for line 17 */
#define  EXTI_PR_PR18                        0x00040000U        /*!< Pending bit for line 18 */
#define  EXTI_PR_PR19                        0x00080000U        /*!< Pending bit for line 19 */
#define  EXTI_PR_PR20                        0x00100000U        /*!< Pending bit for line 20 */
#define  EXTI_PR_PR21                        0x00200000U        /*!< Pending bit for line 21 */
#define  EXTI_PR_PR22                        0x00400000U        /*!< Pending bit for line 22 */

/******************************************************************************/
/*                                                                            */
/*                                    FLASH                                   */
/*                                                                            */
/******************************************************************************/
/*******************  Bits definition for FLASH_ACR register  *****************/
#define FLASH_ACR_LATENCY                    0x0000000FU
#define FLASH_ACR_LATENCY_0WS                0x00000000U
#define FLASH_ACR_LATENCY_1WS                0x00000001U
#define FLASH_ACR_LATENCY_2WS                0x00000002U
#define FLASH_ACR_LATENCY_3WS                0x00000003U
#define FLASH_ACR_LATENCY_4WS                0x00000004U
#define FLASH_ACR_LATENCY_5WS                0x00000005U
#define FLASH_ACR_LATENCY_6WS                0x00000006U
#define FLASH_ACR_LATENCY_7WS                0x00000007U

#define FLASH_ACR_PRFTEN                     0x00000100U
#define FLASH_ACR_ICEN                       0x00000200U
#define FLASH_ACR_DCEN                       0x00000400U
#define FLASH_ACR_ICRST                      0x00000800U
#define FLASH_ACR_DCRST                      0x00001000U
#define FLASH_ACR_BYTE0_ADDRESS              0x40023C00U
#define FLASH_ACR_BYTE2_ADDRESS              0x40023C03U

/*******************  Bits definition for FLASH_SR register  ******************/
#define FLASH_SR_EOP                         0x00000001U
#define FLASH_SR_SOP                         0x00000002U
#define FLASH_SR_WRPERR                      0x00000010U
#define FLASH_SR_PGAERR                      0x00000020U
#define FLASH_SR_PGPERR                      0x00000040U
#define FLASH_SR_PGSERR                      0x00000080U
#define FLASH_SR_BSY                         0x00010000U

/*******************  Bits definition for FLASH_CR register  ******************/
#define FLASH_CR_PG                          0x00000001U
#define FLASH_CR_SER                         0x00000002U
#define FLASH_CR_MER                         0x00000004U
#define FLASH_CR_SNB                         0x000000F8U
#define FLASH_CR_SNB_0                       0x00000008U
#define FLASH_CR_SNB_1                       0x00000010U
#define FLASH_CR_SNB_2                       0x00000020U
#define FLASH_CR_SNB_3                       0x00000040U
#define FLASH_CR_SNB_4                       0x00000080U
#define FLASH_CR_PSIZE                       0x00000300U
#define FLASH_CR_PSIZE_0                     0x00000100U
#define FLASH_CR_PSIZE_1                     0x00000200U
#define FLASH_CR_STRT                        0x00010000U
#define FLASH_CR_EOPIE                       0x01000000U
#define FLASH_CR_LOCK                        0x80000000U

/*******************  Bits definition for FLASH_OPTCR register  ***************/
#define FLASH_OPTCR_OPTLOCK                 0x00000001U
#define FLASH_OPTCR_OPTSTRT                 0x00000002U
#define FLASH_OPTCR_BOR_LEV_0               0x00000004U
#define FLASH_OPTCR_BOR_LEV_1               0x00000008U
#define FLASH_OPTCR_BOR_LEV                 0x0000000CU

#define FLASH_OPTCR_WDG_SW                  0x00000020U
#define FLASH_OPTCR_nRST_STOP               0x00000040U
#define FLASH_OPTCR_nRST_STDBY              0x00000080U
#define FLASH_OPTCR_RDP                     0x0000FF00U
#define FLASH_OPTCR_RDP_0                   0x00000100U
#define FLASH_OPTCR_RDP_1                   0x00000200U
#define FLASH_OPTCR_RDP_2                   0x00000400U
#define FLASH_OPTCR_RDP_3                   0x00000800U
#define FLASH_OPTCR_RDP_4                   0x00001000U
#define FLASH_OPTCR_RDP_5                   0x00002000U
#define FLASH_OPTCR_RDP_6                   0x00004000U
#define FLASH_OPTCR_RDP_7                   0x00008000U
#define FLASH_OPTCR_nWRP                    0x0FFF0000U
#define FLASH_OPTCR_nWRP_0                  0x00010000U
#define FLASH_OPTCR_nWRP_1                  0x00020000U
#define FLASH_OPTCR_nWRP_2                  0x00040000U
#define FLASH_OPTCR_nWRP_3                  0x00080000U
#define FLASH_OPTCR_nWRP_4                  0x00100000U
#define FLASH_OPTCR_nWRP_5                  0x00200000U
#define FLASH_OPTCR_nWRP_6                  0x00400000U
#define FLASH_OPTCR_nWRP_7                  0x00800000U
#define FLASH_OPTCR_nWRP_8                  0x01000000U
#define FLASH_OPTCR_nWRP_9                  0x02000000U
#define FLASH_OPTCR_nWRP_10                 0x04000000U
#define FLASH_OPTCR_nWRP_11                 0x08000000U
                                             
/******************  Bits definition for FLASH_OPTCR1 register  ***************/
#define FLASH_OPTCR1_nWRP                    0x0FFF0000U
#define FLASH_OPTCR1_nWRP_0                  0x00010000U
#define FLASH_OPTCR1_nWRP_1                  0x00020000U
#define FLASH_OPTCR1_nWRP_2                  0x00040000U
#define FLASH_OPTCR1_nWRP_3                  0x00080000U
#define FLASH_OPTCR1_nWRP_4                  0x00100000U
#define FLASH_OPTCR1_nWRP_5                  0x00200000U
#define FLASH_OPTCR1_nWRP_6                  0x00400000U
#define FLASH_OPTCR1_nWRP_7                  0x00800000U
#define FLASH_OPTCR1_nWRP_8                  0x01000000U
#define FLASH_OPTCR1_nWRP_9                  0x02000000U
#define FLASH_OPTCR1_nWRP_10                 0x04000000U
#define FLASH_OPTCR1_nWRP_11                 0x08000000U

/******************************************************************************/
/*                                                                            */
/*                       Flexible Static Memory Controller                    */
/*                                                                            */
/******************************************************************************/
/******************  Bit definition for FSMC_BCR1 register  *******************/
#define  FSMC_BCR1_MBKEN                     0x00000001U        /*!<Memory bank enable bit                 */
#define  FSMC_BCR1_MUXEN                     0x00000002U        /*!<Address/data multiplexing enable bit   */

#define  FSMC_BCR1_MTYP                      0x0000000CU        /*!<MTYP[1:0] bits (Memory type)           */
#define  FSMC_BCR1_MTYP_0                    0x00000004U        /*!<Bit 0 */
#define  FSMC_BCR1_MTYP_1                    0x00000008U        /*!<Bit 1 */

#define  FSMC_BCR1_MWID                      0x00000030U        /*!<MWID[1:0] bits (Memory data bus width) */
#define  FSMC_BCR1_MWID_0                    0x00000010U        /*!<Bit 0 */
#define  FSMC_BCR1_MWID_1                    0x00000020U        /*!<Bit 1 */

#define  FSMC_BCR1_FACCEN                    0x00000040U        /*!<Flash access enable                    */
#define  FSMC_BCR1_BURSTEN                   0x00000100U        /*!<Burst enable bit                       */
#define  FSMC_BCR1_WAITPOL                   0x00000200U        /*!<Wait signal polarity bit               */
#define  FSMC_BCR1_WRAPMOD                   0x00000400U        /*!<Wrapped burst mode support             */
#define  FSMC_BCR1_WAITCFG                   0x00000800U        /*!<Wait timing configuration              */
#define  FSMC_BCR1_WREN                      0x00001000U        /*!<Write enable bit                       */
#define  FSMC_BCR1_WAITEN                    0x00002000U        /*!<Wait enable bit                        */
#define  FSMC_BCR1_EXTMOD                    0x00004000U        /*!<Extended mode enable                   */
#define  FSMC_BCR1_ASYNCWAIT                 0x00008000U        /*!<Asynchronous wait                      */
#define  FSMC_BCR1_CPSIZE                    0x00070000U        /*!<CRAM page size */
#define  FSMC_BCR1_CPSIZE_0                  0x00010000U        /*!<Bit 0 */
#define  FSMC_BCR1_CPSIZE_1                  0x00020000U        /*!<Bit 1 */
#define  FSMC_BCR1_CPSIZE_2                  0x00040000U        /*!<Bit 2 */
#define  FSMC_BCR1_CBURSTRW                  0x00080000U        /*!<Write burst enable                     */

/******************  Bit definition for FSMC_BCR2 register  *******************/
#define  FSMC_BCR2_MBKEN                     0x00000001U        /*!<Memory bank enable bit                */
#define  FSMC_BCR2_MUXEN                     0x00000002U        /*!<Address/data multiplexing enable bit   */

#define  FSMC_BCR2_MTYP                      0x0000000CU        /*!<MTYP[1:0] bits (Memory type)           */
#define  FSMC_BCR2_MTYP_0                    0x00000004U        /*!<Bit 0 */
#define  FSMC_BCR2_MTYP_1                    0x00000008U        /*!<Bit 1 */

#define  FSMC_BCR2_MWID                      0x00000030U        /*!<MWID[1:0] bits (Memory data bus width) */
#define  FSMC_BCR2_MWID_0                    0x00000010U        /*!<Bit 0 */
#define  FSMC_BCR2_MWID_1                    0x00000020U        /*!<Bit 1 */

#define  FSMC_BCR2_FACCEN                    0x00000040U        /*!<Flash access enable                    */
#define  FSMC_BCR2_BURSTEN                   0x00000100U        /*!<Burst enable bit                       */
#define  FSMC_BCR2_WAITPOL                   0x00000200U        /*!<Wait signal polarity bit               */
#define  FSMC_BCR2_WRAPMOD                   0x00000400U        /*!<Wrapped burst mode support             */
#define  FSMC_BCR2_WAITCFG                   0x00000800U        /*!<Wait timing configuration              */
#define  FSMC_BCR2_WREN                      0x00001000U        /*!<Write enable bit                       */
#define  FSMC_BCR2_WAITEN                    0x00002000U        /*!<Wait enable bit                        */
#define  FSMC_BCR2_EXTMOD                    0x00004000U        /*!<Extended mode enable                   */
#define  FSMC_BCR2_ASYNCWAIT                 0x00008000U        /*!<Asynchronous wait                      */
#define  FSMC_BCR2_CPSIZE                    0x00070000U        /*!<CRAM page size */
#define  FSMC_BCR2_CPSIZE_0                  0x00010000U        /*!<Bit 0 */
#define  FSMC_BCR2_CPSIZE_1                  0x00020000U        /*!<Bit 1 */
#define  FSMC_BCR2_CPSIZE_2                  0x00040000U        /*!<Bit 2 */
#define  FSMC_BCR2_CBURSTRW                  0x00080000U        /*!<Write burst enable                     */

/******************  Bit definition for FSMC_BCR3 register  *******************/
#define  FSMC_BCR3_MBKEN                     0x00000001U        /*!<Memory bank enable bit                 */
#define  FSMC_BCR3_MUXEN                     0x00000002U        /*!<Address/data multiplexing enable bit   */

#define  FSMC_BCR3_MTYP                      0x0000000CU        /*!<MTYP[1:0] bits (Memory type)           */
#define  FSMC_BCR3_MTYP_0                    0x00000004U        /*!<Bit 0 */
#define  FSMC_BCR3_MTYP_1                    0x00000008U        /*!<Bit 1 */

#define  FSMC_BCR3_MWID                      0x00000030U        /*!<MWID[1:0] bits (Memory data bus width) */
#define  FSMC_BCR3_MWID_0                    0x00000010U        /*!<Bit 0 */
#define  FSMC_BCR3_MWID_1                    0x00000020U        /*!<Bit 1 */

#define  FSMC_BCR3_FACCEN                    0x00000040U        /*!<Flash access enable                    */
#define  FSMC_BCR3_BURSTEN                   0x00000100U        /*!<Burst enable bit                       */
#define  FSMC_BCR3_WAITPOL                   0x00000200U        /*!<Wait signal polarity bit               */
#define  FSMC_BCR3_WRAPMOD                   0x00000400U        /*!<Wrapped burst mode support             */
#define  FSMC_BCR3_WAITCFG                   0x00000800U        /*!<Wait timing configuration              */
#define  FSMC_BCR3_WREN                      0x00001000U        /*!<Write enable bit                       */
#define  FSMC_BCR3_WAITEN                    0x00002000U        /*!<Wait enable bit                        */
#define  FSMC_BCR3_EXTMOD                    0x00004000U        /*!<Extended mode enable                   */
#define  FSMC_BCR3_ASYNCWAIT                 0x00008000U        /*!<Asynchronous wait                      */
#define  FSMC_BCR3_CPSIZE                    0x00070000U        /*!<CRAM page size */
#define  FSMC_BCR3_CPSIZE_0                  0x00010000U        /*!<Bit 0 */
#define  FSMC_BCR3_CPSIZE_1                  0x00020000U        /*!<Bit 1 */
#define  FSMC_BCR3_CPSIZE_2                  0x00040000U        /*!<Bit 2 */
#define  FSMC_BCR3_CBURSTRW                  0x00080000U        /*!<Write burst enable                     */

/******************  Bit definition for FSMC_BCR4 register  *******************/
#define  FSMC_BCR4_MBKEN                     0x00000001U        /*!<Memory bank enable bit */
#define  FSMC_BCR4_MUXEN                     0x00000002U        /*!<Address/data multiplexing enable bit   */

#define  FSMC_BCR4_MTYP                      0x0000000CU        /*!<MTYP[1:0] bits (Memory type)           */
#define  FSMC_BCR4_MTYP_0                    0x00000004U        /*!<Bit 0 */
#define  FSMC_BCR4_MTYP_1                    0x00000008U        /*!<Bit 1 */

#define  FSMC_BCR4_MWID                      0x00000030U        /*!<MWID[1:0] bits (Memory data bus width) */
#define  FSMC_BCR4_MWID_0                    0x00000010U        /*!<Bit 0 */
#define  FSMC_BCR4_MWID_1                    0x00000020U        /*!<Bit 1 */

#define  FSMC_BCR4_FACCEN                    0x00000040U        /*!<Flash access enable                    */
#define  FSMC_BCR4_BURSTEN                   0x00000100U        /*!<Burst enable bit                       */
#define  FSMC_BCR4_WAITPOL                   0x00000200U        /*!<Wait signal polarity bit               */
#define  FSMC_BCR4_WRAPMOD                   0x00000400U        /*!<Wrapped burst mode support             */
#define  FSMC_BCR4_WAITCFG                   0x00000800U        /*!<Wait timing configuration              */
#define  FSMC_BCR4_WREN                      0x00001000U        /*!<Write enable bit                       */
#define  FSMC_BCR4_WAITEN                    0x00002000U        /*!<Wait enable bit                        */
#define  FSMC_BCR4_EXTMOD                    0x00004000U        /*!<Extended mode enable                   */
#define  FSMC_BCR4_ASYNCWAIT                 0x00008000U        /*!<Asynchronous wait                      */
#define  FSMC_BCR4_CPSIZE                    0x00070000U        /*!<CRAM page size */
#define  FSMC_BCR4_CPSIZE_0                  0x00010000U        /*!<Bit 0 */
#define  FSMC_BCR4_CPSIZE_1                  0x00020000U        /*!<Bit 1 */
#define  FSMC_BCR4_CPSIZE_2                  0x00040000U        /*!<Bit 2 */
#define  FSMC_BCR4_CBURSTRW                  0x00080000U        /*!<Write burst enable                     */

/******************  Bit definition for FSMC_BTR1 register  ******************/
#define  FSMC_BTR1_ADDSET                    0x0000000FU        /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define  FSMC_BTR1_ADDSET_0                  0x00000001U        /*!<Bit 0 */
#define  FSMC_BTR1_ADDSET_1                  0x00000002U        /*!<Bit 1 */
#define  FSMC_BTR1_ADDSET_2                  0x00000004U        /*!<Bit 2 */
#define  FSMC_BTR1_ADDSET_3                  0x00000008U        /*!<Bit 3 */

#define  FSMC_BTR1_ADDHLD                    0x000000F0U        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define  FSMC_BTR1_ADDHLD_0                  0x00000010U        /*!<Bit 0 */
#define  FSMC_BTR1_ADDHLD_1                  0x00000020U        /*!<Bit 1 */
#define  FSMC_BTR1_ADDHLD_2                  0x00000040U        /*!<Bit 2 */
#define  FSMC_BTR1_ADDHLD_3                  0x00000080U        /*!<Bit 3 */

#define  FSMC_BTR1_DATAST                    0x0000FF00U        /*!<DATAST [7:0] bits (Data-phase duration) */
#define  FSMC_BTR1_DATAST_0                  0x00000100U        /*!<Bit 0 */
#define  FSMC_BTR1_DATAST_1                  0x00000200U        /*!<Bit 1 */
#define  FSMC_BTR1_DATAST_2                  0x00000400U        /*!<Bit 2 */
#define  FSMC_BTR1_DATAST_3                  0x00000800U        /*!<Bit 3 */
#define  FSMC_BTR1_DATAST_4                  0x00001000U        /*!<Bit 4 */
#define  FSMC_BTR1_DATAST_5                  0x00002000U        /*!<Bit 5 */
#define  FSMC_BTR1_DATAST_6                  0x00004000U        /*!<Bit 6 */
#define  FSMC_BTR1_DATAST_7                  0x00008000U        /*!<Bit 7 */

#define  FSMC_BTR1_BUSTURN                   0x000F0000U        /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define  FSMC_BTR1_BUSTURN_0                 0x00010000U        /*!<Bit 0 */
#define  FSMC_BTR1_BUSTURN_1                 0x00020000U        /*!<Bit 1 */
#define  FSMC_BTR1_BUSTURN_2                 0x00040000U        /*!<Bit 2 */
#define  FSMC_BTR1_BUSTURN_3                 0x00080000U        /*!<Bit 3 */

#define  FSMC_BTR1_CLKDIV                    0x00F00000U        /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define  FSMC_BTR1_CLKDIV_0                  0x00100000U        /*!<Bit 0 */
#define  FSMC_BTR1_CLKDIV_1                  0x00200000U        /*!<Bit 1 */
#define  FSMC_BTR1_CLKDIV_2                  0x00400000U        /*!<Bit 2 */
#define  FSMC_BTR1_CLKDIV_3                  0x00800000U        /*!<Bit 3 */

#define  FSMC_BTR1_DATLAT                    0x0F000000U        /*!<DATLA[3:0] bits (Data latency) */
#define  FSMC_BTR1_DATLAT_0                  0x01000000U        /*!<Bit 0 */
#define  FSMC_BTR1_DATLAT_1                  0x02000000U        /*!<Bit 1 */
#define  FSMC_BTR1_DATLAT_2                  0x04000000U        /*!<Bit 2 */
#define  FSMC_BTR1_DATLAT_3                  0x08000000U        /*!<Bit 3 */

#define  FSMC_BTR1_ACCMOD                    0x30000000U        /*!<ACCMOD[1:0] bits (Access mode) */
#define  FSMC_BTR1_ACCMOD_0                  0x10000000U        /*!<Bit 0 */
#define  FSMC_BTR1_ACCMOD_1                  0x20000000U        /*!<Bit 1 */

/******************  Bit definition for FSMC_BTR2 register  *******************/
#define  FSMC_BTR2_ADDSET                    0x0000000FU        /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define  FSMC_BTR2_ADDSET_0                  0x00000001U        /*!<Bit 0 */
#define  FSMC_BTR2_ADDSET_1                  0x00000002U        /*!<Bit 1 */
#define  FSMC_BTR2_ADDSET_2                  0x00000004U        /*!<Bit 2 */
#define  FSMC_BTR2_ADDSET_3                  0x00000008U        /*!<Bit 3 */

#define  FSMC_BTR2_ADDHLD                    0x000000F0U        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define  FSMC_BTR2_ADDHLD_0                  0x00000010U        /*!<Bit 0 */
#define  FSMC_BTR2_ADDHLD_1                  0x00000020U        /*!<Bit 1 */
#define  FSMC_BTR2_ADDHLD_2                  0x00000040U        /*!<Bit 2 */
#define  FSMC_BTR2_ADDHLD_3                  0x00000080U        /*!<Bit 3 */

#define  FSMC_BTR2_DATAST                    0x0000FF00U        /*!<DATAST [7:0] bits (Data-phase duration) */
#define  FSMC_BTR2_DATAST_0                  0x00000100U        /*!<Bit 0 */
#define  FSMC_BTR2_DATAST_1                  0x00000200U        /*!<Bit 1 */
#define  FSMC_BTR2_DATAST_2                  0x00000400U        /*!<Bit 2 */
#define  FSMC_BTR2_DATAST_3                  0x00000800U        /*!<Bit 3 */
#define  FSMC_BTR2_DATAST_4                  0x00001000U        /*!<Bit 4 */
#define  FSMC_BTR2_DATAST_5                  0x00002000U        /*!<Bit 5 */
#define  FSMC_BTR2_DATAST_6                  0x00004000U        /*!<Bit 6 */
#define  FSMC_BTR2_DATAST_7                  0x00008000U        /*!<Bit 7 */

#define  FSMC_BTR2_BUSTURN                   0x000F0000U        /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define  FSMC_BTR2_BUSTURN_0                 0x00010000U        /*!<Bit 0 */
#define  FSMC_BTR2_BUSTURN_1                 0x00020000U        /*!<Bit 1 */
#define  FSMC_BTR2_BUSTURN_2                 0x00040000U        /*!<Bit 2 */
#define  FSMC_BTR2_BUSTURN_3                 0x00080000U        /*!<Bit 3 */

#define  FSMC_BTR2_CLKDIV                    0x00F00000U        /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define  FSMC_BTR2_CLKDIV_0                  0x00100000U        /*!<Bit 0 */
#define  FSMC_BTR2_CLKDIV_1                  0x00200000U        /*!<Bit 1 */
#define  FSMC_BTR2_CLKDIV_2                  0x00400000U        /*!<Bit 2 */
#define  FSMC_BTR2_CLKDIV_3                  0x00800000U        /*!<Bit 3 */

#define  FSMC_BTR2_DATLAT                    0x0F000000U        /*!<DATLA[3:0] bits (Data latency) */
#define  FSMC_BTR2_DATLAT_0                  0x01000000U        /*!<Bit 0 */
#define  FSMC_BTR2_DATLAT_1                  0x02000000U        /*!<Bit 1 */
#define  FSMC_BTR2_DATLAT_2                  0x04000000U        /*!<Bit 2 */
#define  FSMC_BTR2_DATLAT_3                  0x08000000U        /*!<Bit 3 */

#define  FSMC_BTR2_ACCMOD                    0x30000000U        /*!<ACCMOD[1:0] bits (Access mode) */
#define  FSMC_BTR2_ACCMOD_0                  0x10000000U        /*!<Bit 0 */
#define  FSMC_BTR2_ACCMOD_1                  0x20000000U        /*!<Bit 1 */

/*******************  Bit definition for FSMC_BTR3 register  *******************/
#define  FSMC_BTR3_ADDSET                    0x0000000FU        /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define  FSMC_BTR3_ADDSET_0                  0x00000001U        /*!<Bit 0 */
#define  FSMC_BTR3_ADDSET_1                  0x00000002U        /*!<Bit 1 */
#define  FSMC_BTR3_ADDSET_2                  0x00000004U        /*!<Bit 2 */
#define  FSMC_BTR3_ADDSET_3                  0x00000008U        /*!<Bit 3 */

#define  FSMC_BTR3_ADDHLD                    0x000000F0U        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define  FSMC_BTR3_ADDHLD_0                  0x00000010U        /*!<Bit 0 */
#define  FSMC_BTR3_ADDHLD_1                  0x00000020U        /*!<Bit 1 */
#define  FSMC_BTR3_ADDHLD_2                  0x00000040U        /*!<Bit 2 */
#define  FSMC_BTR3_ADDHLD_3                  0x00000080U        /*!<Bit 3 */

#define  FSMC_BTR3_DATAST                    0x0000FF00U        /*!<DATAST [7:0] bits (Data-phase duration) */
#define  FSMC_BTR3_DATAST_0                  0x00000100U        /*!<Bit 0 */
#define  FSMC_BTR3_DATAST_1                  0x00000200U        /*!<Bit 1 */
#define  FSMC_BTR3_DATAST_2                  0x00000400U        /*!<Bit 2 */
#define  FSMC_BTR3_DATAST_3                  0x00000800U        /*!<Bit 3 */
#define  FSMC_BTR3_DATAST_4                  0x00001000U        /*!<Bit 4 */
#define  FSMC_BTR3_DATAST_5                  0x00002000U        /*!<Bit 5 */
#define  FSMC_BTR3_DATAST_6                  0x00004000U        /*!<Bit 6 */
#define  FSMC_BTR3_DATAST_7                  0x00008000U        /*!<Bit 7 */

#define  FSMC_BTR3_BUSTURN                   0x000F0000U        /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define  FSMC_BTR3_BUSTURN_0                 0x00010000U        /*!<Bit 0 */
#define  FSMC_BTR3_BUSTURN_1                 0x00020000U        /*!<Bit 1 */
#define  FSMC_BTR3_BUSTURN_2                 0x00040000U        /*!<Bit 2 */
#define  FSMC_BTR3_BUSTURN_3                 0x00080000U        /*!<Bit 3 */

#define  FSMC_BTR3_CLKDIV                    0x00F00000U        /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define  FSMC_BTR3_CLKDIV_0                  0x00100000U        /*!<Bit 0 */
#define  FSMC_BTR3_CLKDIV_1                  0x00200000U        /*!<Bit 1 */
#define  FSMC_BTR3_CLKDIV_2                  0x00400000U        /*!<Bit 2 */
#define  FSMC_BTR3_CLKDIV_3                  0x00800000U        /*!<Bit 3 */

#define  FSMC_BTR3_DATLAT                    0x0F000000U        /*!<DATLA[3:0] bits (Data latency) */
#define  FSMC_BTR3_DATLAT_0                  0x01000000U        /*!<Bit 0 */
#define  FSMC_BTR3_DATLAT_1                  0x02000000U        /*!<Bit 1 */
#define  FSMC_BTR3_DATLAT_2                  0x04000000U        /*!<Bit 2 */
#define  FSMC_BTR3_DATLAT_3                  0x08000000U        /*!<Bit 3 */

#define  FSMC_BTR3_ACCMOD                    0x30000000U        /*!<ACCMOD[1:0] bits (Access mode) */
#define  FSMC_BTR3_ACCMOD_0                  0x10000000U        /*!<Bit 0 */
#define  FSMC_BTR3_ACCMOD_1                  0x20000000U        /*!<Bit 1 */

/******************  Bit definition for FSMC_BTR4 register  *******************/
#define  FSMC_BTR4_ADDSET                    0x0000000FU        /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define  FSMC_BTR4_ADDSET_0                  0x00000001U        /*!<Bit 0 */
#define  FSMC_BTR4_ADDSET_1                  0x00000002U        /*!<Bit 1 */
#define  FSMC_BTR4_ADDSET_2                  0x00000004U        /*!<Bit 2 */
#define  FSMC_BTR4_ADDSET_3                  0x00000008U        /*!<Bit 3 */

#define  FSMC_BTR4_ADDHLD                    0x000000F0U        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define  FSMC_BTR4_ADDHLD_0                  0x00000010U        /*!<Bit 0 */
#define  FSMC_BTR4_ADDHLD_1                  0x00000020U        /*!<Bit 1 */
#define  FSMC_BTR4_ADDHLD_2                  0x00000040U        /*!<Bit 2 */
#define  FSMC_BTR4_ADDHLD_3                  0x00000080U        /*!<Bit 3 */

#define  FSMC_BTR4_DATAST                    0x0000FF00U        /*!<DATAST [7:0] bits (Data-phase duration) */
#define  FSMC_BTR4_DATAST_0                  0x00000100U        /*!<Bit 0 */
#define  FSMC_BTR4_DATAST_1                  0x00000200U        /*!<Bit 1 */
#define  FSMC_BTR4_DATAST_2                  0x00000400U        /*!<Bit 2 */
#define  FSMC_BTR4_DATAST_3                  0x00000800U        /*!<Bit 3 */
#define  FSMC_BTR4_DATAST_4                  0x00001000U        /*!<Bit 4 */
#define  FSMC_BTR4_DATAST_5                  0x00002000U        /*!<Bit 5 */
#define  FSMC_BTR4_DATAST_6                  0x00004000U        /*!<Bit 6 */
#define  FSMC_BTR4_DATAST_7                  0x00008000U        /*!<Bit 7 */

#define  FSMC_BTR4_BUSTURN                   0x000F0000U        /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define  FSMC_BTR4_BUSTURN_0                 0x00010000U        /*!<Bit 0 */
#define  FSMC_BTR4_BUSTURN_1                 0x00020000U        /*!<Bit 1 */
#define  FSMC_BTR4_BUSTURN_2                 0x00040000U        /*!<Bit 2 */
#define  FSMC_BTR4_BUSTURN_3                 0x00080000U        /*!<Bit 3 */

#define  FSMC_BTR4_CLKDIV                    0x00F00000U        /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define  FSMC_BTR4_CLKDIV_0                  0x00100000U        /*!<Bit 0 */
#define  FSMC_BTR4_CLKDIV_1                  0x00200000U        /*!<Bit 1 */
#define  FSMC_BTR4_CLKDIV_2                  0x00400000U        /*!<Bit 2 */
#define  FSMC_BTR4_CLKDIV_3                  0x00800000U        /*!<Bit 3 */

#define  FSMC_BTR4_DATLAT                    0x0F000000U        /*!<DATLA[3:0] bits (Data latency) */
#define  FSMC_BTR4_DATLAT_0                  0x01000000U        /*!<Bit 0 */
#define  FSMC_BTR4_DATLAT_1                  0x02000000U        /*!<Bit 1 */
#define  FSMC_BTR4_DATLAT_2                  0x04000000U        /*!<Bit 2 */
#define  FSMC_BTR4_DATLAT_3                  0x08000000U        /*!<Bit 3 */

#define  FSMC_BTR4_ACCMOD                    0x30000000U        /*!<ACCMOD[1:0] bits (Access mode) */
#define  FSMC_BTR4_ACCMOD_0                  0x10000000U        /*!<Bit 0 */
#define  FSMC_BTR4_ACCMOD_1                  0x20000000U        /*!<Bit 1 */

/******************  Bit definition for FSMC_BWTR1 register  ******************/
#define  FSMC_BWTR1_ADDSET                   0x0000000FU        /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define  FSMC_BWTR1_ADDSET_0                 0x00000001U        /*!<Bit 0 */
#define  FSMC_BWTR1_ADDSET_1                 0x00000002U        /*!<Bit 1 */
#define  FSMC_BWTR1_ADDSET_2                 0x00000004U        /*!<Bit 2 */
#define  FSMC_BWTR1_ADDSET_3                 0x00000008U        /*!<Bit 3 */

#define  FSMC_BWTR1_ADDHLD                   0x000000F0U        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define  FSMC_BWTR1_ADDHLD_0                 0x00000010U        /*!<Bit 0 */
#define  FSMC_BWTR1_ADDHLD_1                 0x00000020U        /*!<Bit 1 */
#define  FSMC_BWTR1_ADDHLD_2                 0x00000040U        /*!<Bit 2 */
#define  FSMC_BWTR1_ADDHLD_3                 0x00000080U        /*!<Bit 3 */

#define  FSMC_BWTR1_DATAST                   0x0000FF00U        /*!<DATAST [7:0] bits (Data-phase duration) */
#define  FSMC_BWTR1_DATAST_0                 0x00000100U        /*!<Bit 0 */
#define  FSMC_BWTR1_DATAST_1                 0x00000200U        /*!<Bit 1 */
#define  FSMC_BWTR1_DATAST_2                 0x00000400U        /*!<Bit 2 */
#define  FSMC_BWTR1_DATAST_3                 0x00000800U        /*!<Bit 3 */
#define  FSMC_BWTR1_DATAST_4                 0x00001000U        /*!<Bit 4 */
#define  FSMC_BWTR1_DATAST_5                 0x00002000U        /*!<Bit 5 */
#define  FSMC_BWTR1_DATAST_6                 0x00004000U        /*!<Bit 6 */
#define  FSMC_BWTR1_DATAST_7                 0x00008000U        /*!<Bit 7 */

#define  FSMC_BWTR1_BUSTURN                  0x000F0000U        /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
#define  FSMC_BWTR1_BUSTURN_0                0x00010000U        /*!<Bit 0 */
#define  FSMC_BWTR1_BUSTURN_1                0x00020000U        /*!<Bit 1 */
#define  FSMC_BWTR1_BUSTURN_2                0x00040000U        /*!<Bit 2 */
#define  FSMC_BWTR1_BUSTURN_3                0x00080000U        /*!<Bit 3 */

#define  FSMC_BWTR1_ACCMOD                   0x30000000U        /*!<ACCMOD[1:0] bits (Access mode) */
#define  FSMC_BWTR1_ACCMOD_0                 0x10000000U        /*!<Bit 0 */
#define  FSMC_BWTR1_ACCMOD_1                 0x20000000U        /*!<Bit 1 */

/******************  Bit definition for FSMC_BWTR2 register  ******************/
#define  FSMC_BWTR2_ADDSET                   0x0000000FU        /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define  FSMC_BWTR2_ADDSET_0                 0x00000001U        /*!<Bit 0 */
#define  FSMC_BWTR2_ADDSET_1                 0x00000002U        /*!<Bit 1 */
#define  FSMC_BWTR2_ADDSET_2                 0x00000004U        /*!<Bit 2 */
#define  FSMC_BWTR2_ADDSET_3                 0x00000008U        /*!<Bit 3 */

#define  FSMC_BWTR2_ADDHLD                   0x000000F0U        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define  FSMC_BWTR2_ADDHLD_0                 0x00000010U        /*!<Bit 0 */
#define  FSMC_BWTR2_ADDHLD_1                 0x00000020U        /*!<Bit 1 */
#define  FSMC_BWTR2_ADDHLD_2                 0x00000040U        /*!<Bit 2 */
#define  FSMC_BWTR2_ADDHLD_3                 0x00000080U        /*!<Bit 3 */

#define  FSMC_BWTR2_DATAST                   0x0000FF00U        /*!<DATAST [7:0] bits (Data-phase duration) */
#define  FSMC_BWTR2_DATAST_0                 0x00000100U        /*!<Bit 0 */
#define  FSMC_BWTR2_DATAST_1                 0x00000200U        /*!<Bit 1 */
#define  FSMC_BWTR2_DATAST_2                 0x00000400U        /*!<Bit 2 */
#define  FSMC_BWTR2_DATAST_3                 0x00000800U        /*!<Bit 3 */
#define  FSMC_BWTR2_DATAST_4                 0x00001000U        /*!<Bit 4 */
#define  FSMC_BWTR2_DATAST_5                 0x00002000U        /*!<Bit 5 */
#define  FSMC_BWTR2_DATAST_6                 0x00004000U        /*!<Bit 6 */
#define  FSMC_BWTR2_DATAST_7                 0x00008000U        /*!<Bit 7 */

#define  FSMC_BWTR2_BUSTURN                  0x000F0000U        /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
#define  FSMC_BWTR2_BUSTURN_0                0x00010000U        /*!<Bit 0 */
#define  FSMC_BWTR2_BUSTURN_1                0x00020000U        /*!<Bit 1 */
#define  FSMC_BWTR2_BUSTURN_2                0x00040000U        /*!<Bit 2 */
#define  FSMC_BWTR2_BUSTURN_3                0x00080000U        /*!<Bit 3 */

#define  FSMC_BWTR2_ACCMOD                   0x30000000U        /*!<ACCMOD[1:0] bits (Access mode) */
#define  FSMC_BWTR2_ACCMOD_0                 0x10000000U        /*!<Bit 0 */
#define  FSMC_BWTR2_ACCMOD_1                 0x20000000U        /*!<Bit 1 */

/******************  Bit definition for FSMC_BWTR3 register  ******************/
#define  FSMC_BWTR3_ADDSET                   0x0000000FU        /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define  FSMC_BWTR3_ADDSET_0                 0x00000001U        /*!<Bit 0 */
#define  FSMC_BWTR3_ADDSET_1                 0x00000002U        /*!<Bit 1 */
#define  FSMC_BWTR3_ADDSET_2                 0x00000004U        /*!<Bit 2 */
#define  FSMC_BWTR3_ADDSET_3                 0x00000008U        /*!<Bit 3 */

#define  FSMC_BWTR3_ADDHLD                   0x000000F0U        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define  FSMC_BWTR3_ADDHLD_0                 0x00000010U        /*!<Bit 0 */
#define  FSMC_BWTR3_ADDHLD_1                 0x00000020U        /*!<Bit 1 */
#define  FSMC_BWTR3_ADDHLD_2                 0x00000040U        /*!<Bit 2 */
#define  FSMC_BWTR3_ADDHLD_3                 0x00000080U        /*!<Bit 3 */

#define  FSMC_BWTR3_DATAST                   0x0000FF00U        /*!<DATAST [7:0] bits (Data-phase duration) */
#define  FSMC_BWTR3_DATAST_0                 0x00000100U        /*!<Bit 0 */
#define  FSMC_BWTR3_DATAST_1                 0x00000200U        /*!<Bit 1 */
#define  FSMC_BWTR3_DATAST_2                 0x00000400U        /*!<Bit 2 */
#define  FSMC_BWTR3_DATAST_3                 0x00000800U        /*!<Bit 3 */
#define  FSMC_BWTR3_DATAST_4                 0x00001000U        /*!<Bit 4 */
#define  FSMC_BWTR3_DATAST_5                 0x00002000U        /*!<Bit 5 */
#define  FSMC_BWTR3_DATAST_6                 0x00004000U        /*!<Bit 6 */
#define  FSMC_BWTR3_DATAST_7                 0x00008000U        /*!<Bit 7 */

#define  FSMC_BWTR3_BUSTURN                  0x000F0000U        /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
#define  FSMC_BWTR3_BUSTURN_0                0x00010000U        /*!<Bit 0 */
#define  FSMC_BWTR3_BUSTURN_1                0x00020000U        /*!<Bit 1 */
#define  FSMC_BWTR3_BUSTURN_2                0x00040000U        /*!<Bit 2 */
#define  FSMC_BWTR3_BUSTURN_3                0x00080000U        /*!<Bit 3 */

#define  FSMC_BWTR3_ACCMOD                   0x30000000U        /*!<ACCMOD[1:0] bits (Access mode) */
#define  FSMC_BWTR3_ACCMOD_0                 0x10000000U        /*!<Bit 0 */
#define  FSMC_BWTR3_ACCMOD_1                 0x20000000U        /*!<Bit 1 */

/******************  Bit definition for FSMC_BWTR4 register  ******************/
#define  FSMC_BWTR4_ADDSET                   0x0000000FU        /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define  FSMC_BWTR4_ADDSET_0                 0x00000001U        /*!<Bit 0 */
#define  FSMC_BWTR4_ADDSET_1                 0x00000002U        /*!<Bit 1 */
#define  FSMC_BWTR4_ADDSET_2                 0x00000004U        /*!<Bit 2 */
#define  FSMC_BWTR4_ADDSET_3                 0x00000008U        /*!<Bit 3 */

#define  FSMC_BWTR4_ADDHLD                   0x000000F0U        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define  FSMC_BWTR4_ADDHLD_0                 0x00000010U        /*!<Bit 0 */
#define  FSMC_BWTR4_ADDHLD_1                 0x00000020U        /*!<Bit 1 */
#define  FSMC_BWTR4_ADDHLD_2                 0x00000040U        /*!<Bit 2 */
#define  FSMC_BWTR4_ADDHLD_3                 0x00000080U        /*!<Bit 3 */

#define  FSMC_BWTR4_DATAST                   0x0000FF00U        /*!<DATAST [7:0] bits (Data-phase duration) */
#define  FSMC_BWTR4_DATAST_0                 0x00000100U        /*!<Bit 0 */
#define  FSMC_BWTR4_DATAST_1                 0x00000200U        /*!<Bit 1 */
#define  FSMC_BWTR4_DATAST_2                 0x00000400U        /*!<Bit 2 */
#define  FSMC_BWTR4_DATAST_3                 0x00000800U        /*!<Bit 3 */
#define  FSMC_BWTR4_DATAST_4                 0x00001000U        /*!<Bit 4 */
#define  FSMC_BWTR4_DATAST_5                 0x00002000U        /*!<Bit 5 */
#define  FSMC_BWTR4_DATAST_6                 0x00004000U        /*!<Bit 6 */
#define  FSMC_BWTR4_DATAST_7                 0x00008000U        /*!<Bit 7 */

#define  FSMC_BWTR4_BUSTURN                  0x000F0000U        /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
#define  FSMC_BWTR4_BUSTURN_0                0x00010000U        /*!<Bit 0 */
#define  FSMC_BWTR4_BUSTURN_1                0x00020000U        /*!<Bit 1 */
#define  FSMC_BWTR4_BUSTURN_2                0x00040000U        /*!<Bit 2 */
#define  FSMC_BWTR4_BUSTURN_3                0x00080000U        /*!<Bit 3 */

#define  FSMC_BWTR4_ACCMOD                   0x30000000U        /*!<ACCMOD[1:0] bits (Access mode) */
#define  FSMC_BWTR4_ACCMOD_0                 0x10000000U        /*!<Bit 0 */
#define  FSMC_BWTR4_ACCMOD_1                 0x20000000U        /*!<Bit 1 */

/******************  Bit definition for FSMC_PCR2 register  *******************/
#define  FSMC_PCR2_PWAITEN                   0x00000002U        /*!<Wait feature enable bit */
#define  FSMC_PCR2_PBKEN                     0x00000004U        /*!<PC Card/NAND Flash memory bank enable bit */
#define  FSMC_PCR2_PTYP                      0x00000008U        /*!<Memory type */

#define  FSMC_PCR2_PWID                      0x00000030U        /*!<PWID[1:0] bits (NAND Flash databus width) */
#define  FSMC_PCR2_PWID_0                    0x00000010U        /*!<Bit 0 */
#define  FSMC_PCR2_PWID_1                    0x00000020U        /*!<Bit 1 */

#define  FSMC_PCR2_ECCEN                     0x00000040U        /*!<ECC computation logic enable bit */

#define  FSMC_PCR2_TCLR                      0x00001E00U        /*!<TCLR[3:0] bits (CLE to RE delay) */
#define  FSMC_PCR2_TCLR_0                    0x00000200U        /*!<Bit 0 */
#define  FSMC_PCR2_TCLR_1                    0x00000400U        /*!<Bit 1 */
#define  FSMC_PCR2_TCLR_2                    0x00000800U        /*!<Bit 2 */
#define  FSMC_PCR2_TCLR_3                    0x00001000U        /*!<Bit 3 */

#define  FSMC_PCR2_TAR                       0x0001E000U        /*!<TAR[3:0] bits (ALE to RE delay) */
#define  FSMC_PCR2_TAR_0                     0x00002000U        /*!<Bit 0 */
#define  FSMC_PCR2_TAR_1                     0x00004000U        /*!<Bit 1 */
#define  FSMC_PCR2_TAR_2                     0x00008000U        /*!<Bit 2 */
#define  FSMC_PCR2_TAR_3                     0x00010000U        /*!<Bit 3 */

#define  FSMC_PCR2_ECCPS                     0x000E0000U        /*!<ECCPS[1:0] bits (ECC page size) */
#define  FSMC_PCR2_ECCPS_0                   0x00020000U        /*!<Bit 0 */
#define  FSMC_PCR2_ECCPS_1                   0x00040000U        /*!<Bit 1 */
#define  FSMC_PCR2_ECCPS_2                   0x00080000U        /*!<Bit 2 */

/******************  Bit definition for FSMC_PCR3 register  *******************/
#define  FSMC_PCR3_PWAITEN                   0x00000002U        /*!<Wait feature enable bit */
#define  FSMC_PCR3_PBKEN                     0x00000004U        /*!<PC Card/NAND Flash memory bank enable bit */
#define  FSMC_PCR3_PTYP                      0x00000008U        /*!<Memory type */

#define  FSMC_PCR3_PWID                      0x00000030U        /*!<PWID[1:0] bits (NAND Flash databus width) */
#define  FSMC_PCR3_PWID_0                    0x00000010U        /*!<Bit 0 */
#define  FSMC_PCR3_PWID_1                    0x00000020U        /*!<Bit 1 */

#define  FSMC_PCR3_ECCEN                     0x00000040U        /*!<ECC computation logic enable bit */

#define  FSMC_PCR3_TCLR                      0x00001E00U        /*!<TCLR[3:0] bits (CLE to RE delay) */
#define  FSMC_PCR3_TCLR_0                    0x00000200U        /*!<Bit 0 */
#define  FSMC_PCR3_TCLR_1                    0x00000400U        /*!<Bit 1 */
#define  FSMC_PCR3_TCLR_2                    0x00000800U        /*!<Bit 2 */
#define  FSMC_PCR3_TCLR_3                    0x00001000U        /*!<Bit 3 */

#define  FSMC_PCR3_TAR                       0x0001E000U        /*!<TAR[3:0] bits (ALE to RE delay) */
#define  FSMC_PCR3_TAR_0                     0x00002000U        /*!<Bit 0 */
#define  FSMC_PCR3_TAR_1                     0x00004000U        /*!<Bit 1 */
#define  FSMC_PCR3_TAR_2                     0x00008000U        /*!<Bit 2 */
#define  FSMC_PCR3_TAR_3                     0x00010000U        /*!<Bit 3 */

#define  FSMC_PCR3_ECCPS                     0x000E0000U        /*!<ECCPS[2:0] bits (ECC page size) */
#define  FSMC_PCR3_ECCPS_0                   0x00020000U        /*!<Bit 0 */
#define  FSMC_PCR3_ECCPS_1                   0x00040000U        /*!<Bit 1 */
#define  FSMC_PCR3_ECCPS_2                   0x00080000U        /*!<Bit 2 */

/******************  Bit definition for FSMC_PCR4 register  *******************/
#define  FSMC_PCR4_PWAITEN                   0x00000002U        /*!<Wait feature enable bit */
#define  FSMC_PCR4_PBKEN                     0x00000004U        /*!<PC Card/NAND Flash memory bank enable bit */
#define  FSMC_PCR4_PTYP                      0x00000008U        /*!<Memory type */

#define  FSMC_PCR4_PWID                      0x00000030U        /*!<PWID[1:0] bits (NAND Flash databus width) */
#define  FSMC_PCR4_PWID_0                    0x00000010U        /*!<Bit 0 */
#define  FSMC_PCR4_PWID_1                    0x00000020U        /*!<Bit 1 */

#define  FSMC_PCR4_ECCEN                     0x00000040U        /*!<ECC computation logic enable bit */

#define  FSMC_PCR4_TCLR                      0x00001E00U        /*!<TCLR[3:0] bits (CLE to RE delay) */
#define  FSMC_PCR4_TCLR_0                    0x00000200U        /*!<Bit 0 */
#define  FSMC_PCR4_TCLR_1                    0x00000400U        /*!<Bit 1 */
#define  FSMC_PCR4_TCLR_2                    0x00000800U        /*!<Bit 2 */
#define  FSMC_PCR4_TCLR_3                    0x00001000U        /*!<Bit 3 */

#define  FSMC_PCR4_TAR                       0x0001E000U        /*!<TAR[3:0] bits (ALE to RE delay) */
#define  FSMC_PCR4_TAR_0                     0x00002000U        /*!<Bit 0 */
#define  FSMC_PCR4_TAR_1                     0x00004000U        /*!<Bit 1 */
#define  FSMC_PCR4_TAR_2                     0x00008000U        /*!<Bit 2 */
#define  FSMC_PCR4_TAR_3                     0x00010000U        /*!<Bit 3 */

#define  FSMC_PCR4_ECCPS                     0x000E0000U        /*!<ECCPS[2:0] bits (ECC page size) */
#define  FSMC_PCR4_ECCPS_0                   0x00020000U        /*!<Bit 0 */
#define  FSMC_PCR4_ECCPS_1                   0x00040000U        /*!<Bit 1 */
#define  FSMC_PCR4_ECCPS_2                   0x00080000U        /*!<Bit 2 */

/*******************  Bit definition for FSMC_SR2 register  *******************/
#define  FSMC_SR2_IRS                        0x01U               /*!<Interrupt Rising Edge status                */
#define  FSMC_SR2_ILS                        0x02U               /*!<Interrupt Level status                      */
#define  FSMC_SR2_IFS                        0x04U               /*!<Interrupt Falling Edge status               */
#define  FSMC_SR2_IREN                       0x08U               /*!<Interrupt Rising Edge detection Enable bit  */
#define  FSMC_SR2_ILEN                       0x10U               /*!<Interrupt Level detection Enable bit        */
#define  FSMC_SR2_IFEN                       0x20U               /*!<Interrupt Falling Edge detection Enable bit */
#define  FSMC_SR2_FEMPT                      0x40U               /*!<FIFO empty */

/*******************  Bit definition for FSMC_SR3 register  *******************/
#define  FSMC_SR3_IRS                        0x01U               /*!<Interrupt Rising Edge status                */
#define  FSMC_SR3_ILS                        0x02U               /*!<Interrupt Level status                      */
#define  FSMC_SR3_IFS                        0x04U               /*!<Interrupt Falling Edge status               */
#define  FSMC_SR3_IREN                       0x08U               /*!<Interrupt Rising Edge detection Enable bit  */
#define  FSMC_SR3_ILEN                       0x10U               /*!<Interrupt Level detection Enable bit        */
#define  FSMC_SR3_IFEN                       0x20U               /*!<Interrupt Falling Edge detection Enable bit */
#define  FSMC_SR3_FEMPT                      0x40U               /*!<FIFO empty */

/*******************  Bit definition for FSMC_SR4 register  *******************/
#define  FSMC_SR4_IRS                        0x01U               /*!<Interrupt Rising Edge status                 */
#define  FSMC_SR4_ILS                        0x02U               /*!<Interrupt Level status                       */
#define  FSMC_SR4_IFS                        0x04U               /*!<Interrupt Falling Edge status                */
#define  FSMC_SR4_IREN                       0x08U               /*!<Interrupt Rising Edge detection Enable bit   */
#define  FSMC_SR4_ILEN                       0x10U               /*!<Interrupt Level detection Enable bit         */
#define  FSMC_SR4_IFEN                       0x20U               /*!<Interrupt Falling Edge detection Enable bit  */
#define  FSMC_SR4_FEMPT                      0x40U               /*!<FIFO empty */

/******************  Bit definition for FSMC_PMEM2 register  ******************/
#define  FSMC_PMEM2_MEMSET2                  0x000000FFU        /*!<MEMSET2[7:0] bits (Common memory 2 setup time) */
#define  FSMC_PMEM2_MEMSET2_0                0x00000001U        /*!<Bit 0 */
#define  FSMC_PMEM2_MEMSET2_1                0x00000002U        /*!<Bit 1 */
#define  FSMC_PMEM2_MEMSET2_2                0x00000004U        /*!<Bit 2 */
#define  FSMC_PMEM2_MEMSET2_3                0x00000008U        /*!<Bit 3 */
#define  FSMC_PMEM2_MEMSET2_4                0x00000010U        /*!<Bit 4 */
#define  FSMC_PMEM2_MEMSET2_5                0x00000020U        /*!<Bit 5 */
#define  FSMC_PMEM2_MEMSET2_6                0x00000040U        /*!<Bit 6 */
#define  FSMC_PMEM2_MEMSET2_7                0x00000080U        /*!<Bit 7 */

#define  FSMC_PMEM2_MEMWAIT2                 0x0000FF00U        /*!<MEMWAIT2[7:0] bits (Common memory 2 wait time) */
#define  FSMC_PMEM2_MEMWAIT2_0               0x00000100U        /*!<Bit 0 */
#define  FSMC_PMEM2_MEMWAIT2_1               0x00000200U        /*!<Bit 1 */
#define  FSMC_PMEM2_MEMWAIT2_2               0x00000400U        /*!<Bit 2 */
#define  FSMC_PMEM2_MEMWAIT2_3               0x00000800U        /*!<Bit 3 */
#define  FSMC_PMEM2_MEMWAIT2_4               0x00001000U        /*!<Bit 4 */
#define  FSMC_PMEM2_MEMWAIT2_5               0x00002000U        /*!<Bit 5 */
#define  FSMC_PMEM2_MEMWAIT2_6               0x00004000U        /*!<Bit 6 */
#define  FSMC_PMEM2_MEMWAIT2_7               0x00008000U        /*!<Bit 7 */

#define  FSMC_PMEM2_MEMHOLD2                 0x00FF0000U        /*!<MEMHOLD2[7:0] bits (Common memory 2 hold time) */
#define  FSMC_PMEM2_MEMHOLD2_0               0x00010000U        /*!<Bit 0 */
#define  FSMC_PMEM2_MEMHOLD2_1               0x00020000U        /*!<Bit 1 */
#define  FSMC_PMEM2_MEMHOLD2_2               0x00040000U        /*!<Bit 2 */
#define  FSMC_PMEM2_MEMHOLD2_3               0x00080000U        /*!<Bit 3 */
#define  FSMC_PMEM2_MEMHOLD2_4               0x00100000U        /*!<Bit 4 */
#define  FSMC_PMEM2_MEMHOLD2_5               0x00200000U        /*!<Bit 5 */
#define  FSMC_PMEM2_MEMHOLD2_6               0x00400000U        /*!<Bit 6 */
#define  FSMC_PMEM2_MEMHOLD2_7               0x00800000U        /*!<Bit 7 */

#define  FSMC_PMEM2_MEMHIZ2                  0xFF000000U        /*!<MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
#define  FSMC_PMEM2_MEMHIZ2_0                0x01000000U        /*!<Bit 0 */
#define  FSMC_PMEM2_MEMHIZ2_1                0x02000000U        /*!<Bit 1 */
#define  FSMC_PMEM2_MEMHIZ2_2                0x04000000U        /*!<Bit 2 */
#define  FSMC_PMEM2_MEMHIZ2_3                0x08000000U        /*!<Bit 3 */
#define  FSMC_PMEM2_MEMHIZ2_4                0x10000000U        /*!<Bit 4 */
#define  FSMC_PMEM2_MEMHIZ2_5                0x20000000U        /*!<Bit 5 */
#define  FSMC_PMEM2_MEMHIZ2_6                0x40000000U        /*!<Bit 6 */
#define  FSMC_PMEM2_MEMHIZ2_7                0x80000000U        /*!<Bit 7 */

/******************  Bit definition for FSMC_PMEM3 register  ******************/
#define  FSMC_PMEM3_MEMSET3                  0x000000FFU        /*!<MEMSET3[7:0] bits (Common memory 3 setup time) */
#define  FSMC_PMEM3_MEMSET3_0                0x00000001U        /*!<Bit 0 */
#define  FSMC_PMEM3_MEMSET3_1                0x00000002U        /*!<Bit 1 */
#define  FSMC_PMEM3_MEMSET3_2                0x00000004U        /*!<Bit 2 */
#define  FSMC_PMEM3_MEMSET3_3                0x00000008U        /*!<Bit 3 */
#define  FSMC_PMEM3_MEMSET3_4                0x00000010U        /*!<Bit 4 */
#define  FSMC_PMEM3_MEMSET3_5                0x00000020U        /*!<Bit 5 */
#define  FSMC_PMEM3_MEMSET3_6                0x00000040U        /*!<Bit 6 */
#define  FSMC_PMEM3_MEMSET3_7                0x00000080U        /*!<Bit 7 */

#define  FSMC_PMEM3_MEMWAIT3                 0x0000FF00U        /*!<MEMWAIT3[7:0] bits (Common memory 3 wait time) */
#define  FSMC_PMEM3_MEMWAIT3_0               0x00000100U        /*!<Bit 0 */
#define  FSMC_PMEM3_MEMWAIT3_1               0x00000200U        /*!<Bit 1 */
#define  FSMC_PMEM3_MEMWAIT3_2               0x00000400U        /*!<Bit 2 */
#define  FSMC_PMEM3_MEMWAIT3_3               0x00000800U        /*!<Bit 3 */
#define  FSMC_PMEM3_MEMWAIT3_4               0x00001000U        /*!<Bit 4 */
#define  FSMC_PMEM3_MEMWAIT3_5               0x00002000U        /*!<Bit 5 */
#define  FSMC_PMEM3_MEMWAIT3_6               0x00004000U        /*!<Bit 6 */
#define  FSMC_PMEM3_MEMWAIT3_7               0x00008000U        /*!<Bit 7 */

#define  FSMC_PMEM3_MEMHOLD3                 0x00FF0000U        /*!<MEMHOLD3[7:0] bits (Common memory 3 hold time) */
#define  FSMC_PMEM3_MEMHOLD3_0               0x00010000U        /*!<Bit 0 */
#define  FSMC_PMEM3_MEMHOLD3_1               0x00020000U        /*!<Bit 1 */
#define  FSMC_PMEM3_MEMHOLD3_2               0x00040000U        /*!<Bit 2 */
#define  FSMC_PMEM3_MEMHOLD3_3               0x00080000U        /*!<Bit 3 */
#define  FSMC_PMEM3_MEMHOLD3_4               0x00100000U        /*!<Bit 4 */
#define  FSMC_PMEM3_MEMHOLD3_5               0x00200000U        /*!<Bit 5 */
#define  FSMC_PMEM3_MEMHOLD3_6               0x00400000U        /*!<Bit 6 */
#define  FSMC_PMEM3_MEMHOLD3_7               0x00800000U        /*!<Bit 7 */

#define  FSMC_PMEM3_MEMHIZ3                  0xFF000000U        /*!<MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
#define  FSMC_PMEM3_MEMHIZ3_0                0x01000000U        /*!<Bit 0 */
#define  FSMC_PMEM3_MEMHIZ3_1                0x02000000U        /*!<Bit 1 */
#define  FSMC_PMEM3_MEMHIZ3_2                0x04000000U        /*!<Bit 2 */
#define  FSMC_PMEM3_MEMHIZ3_3                0x08000000U        /*!<Bit 3 */
#define  FSMC_PMEM3_MEMHIZ3_4                0x10000000U        /*!<Bit 4 */
#define  FSMC_PMEM3_MEMHIZ3_5                0x20000000U        /*!<Bit 5 */
#define  FSMC_PMEM3_MEMHIZ3_6                0x40000000U        /*!<Bit 6 */
#define  FSMC_PMEM3_MEMHIZ3_7                0x80000000U        /*!<Bit 7 */

/******************  Bit definition for FSMC_PMEM4 register  ******************/
#define  FSMC_PMEM4_MEMSET4                  0x000000FFU        /*!<MEMSET4[7:0] bits (Common memory 4 setup time) */
#define  FSMC_PMEM4_MEMSET4_0                0x00000001U        /*!<Bit 0 */
#define  FSMC_PMEM4_MEMSET4_1                0x00000002U        /*!<Bit 1 */
#define  FSMC_PMEM4_MEMSET4_2                0x00000004U        /*!<Bit 2 */
#define  FSMC_PMEM4_MEMSET4_3                0x00000008U        /*!<Bit 3 */
#define  FSMC_PMEM4_MEMSET4_4                0x00000010U        /*!<Bit 4 */
#define  FSMC_PMEM4_MEMSET4_5                0x00000020U        /*!<Bit 5 */
#define  FSMC_PMEM4_MEMSET4_6                0x00000040U        /*!<Bit 6 */
#define  FSMC_PMEM4_MEMSET4_7                0x00000080U        /*!<Bit 7 */

#define  FSMC_PMEM4_MEMWAIT4                 0x0000FF00U        /*!<MEMWAIT4[7:0] bits (Common memory 4 wait time) */
#define  FSMC_PMEM4_MEMWAIT4_0               0x00000100U        /*!<Bit 0 */
#define  FSMC_PMEM4_MEMWAIT4_1               0x00000200U        /*!<Bit 1 */
#define  FSMC_PMEM4_MEMWAIT4_2               0x00000400U        /*!<Bit 2 */
#define  FSMC_PMEM4_MEMWAIT4_3               0x00000800U        /*!<Bit 3 */
#define  FSMC_PMEM4_MEMWAIT4_4               0x00001000U        /*!<Bit 4 */
#define  FSMC_PMEM4_MEMWAIT4_5               0x00002000U        /*!<Bit 5 */
#define  FSMC_PMEM4_MEMWAIT4_6               0x00004000U        /*!<Bit 6 */
#define  FSMC_PMEM4_MEMWAIT4_7               0x00008000U        /*!<Bit 7 */

#define  FSMC_PMEM4_MEMHOLD4                 0x00FF0000U        /*!<MEMHOLD4[7:0] bits (Common memory 4 hold time) */
#define  FSMC_PMEM4_MEMHOLD4_0               0x00010000U        /*!<Bit 0 */
#define  FSMC_PMEM4_MEMHOLD4_1               0x00020000U        /*!<Bit 1 */
#define  FSMC_PMEM4_MEMHOLD4_2               0x00040000U        /*!<Bit 2 */
#define  FSMC_PMEM4_MEMHOLD4_3               0x00080000U        /*!<Bit 3 */
#define  FSMC_PMEM4_MEMHOLD4_4               0x00100000U        /*!<Bit 4 */
#define  FSMC_PMEM4_MEMHOLD4_5               0x00200000U        /*!<Bit 5 */
#define  FSMC_PMEM4_MEMHOLD4_6               0x00400000U        /*!<Bit 6 */
#define  FSMC_PMEM4_MEMHOLD4_7               0x00800000U        /*!<Bit 7 */

#define  FSMC_PMEM4_MEMHIZ4                  0xFF000000U        /*!<MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */
#define  FSMC_PMEM4_MEMHIZ4_0                0x01000000U        /*!<Bit 0 */
#define  FSMC_PMEM4_MEMHIZ4_1                0x02000000U        /*!<Bit 1 */
#define  FSMC_PMEM4_MEMHIZ4_2                0x04000000U        /*!<Bit 2 */
#define  FSMC_PMEM4_MEMHIZ4_3                0x08000000U        /*!<Bit 3 */
#define  FSMC_PMEM4_MEMHIZ4_4                0x10000000U        /*!<Bit 4 */
#define  FSMC_PMEM4_MEMHIZ4_5                0x20000000U        /*!<Bit 5 */
#define  FSMC_PMEM4_MEMHIZ4_6                0x40000000U        /*!<Bit 6 */
#define  FSMC_PMEM4_MEMHIZ4_7                0x80000000U        /*!<Bit 7 */

/******************  Bit definition for FSMC_PATT2 register  ******************/
#define  FSMC_PATT2_ATTSET2                  0x000000FFU        /*!<ATTSET2[7:0] bits (Attribute memory 2 setup time) */
#define  FSMC_PATT2_ATTSET2_0                0x00000001U        /*!<Bit 0 */
#define  FSMC_PATT2_ATTSET2_1                0x00000002U        /*!<Bit 1 */
#define  FSMC_PATT2_ATTSET2_2                0x00000004U        /*!<Bit 2 */
#define  FSMC_PATT2_ATTSET2_3                0x00000008U        /*!<Bit 3 */
#define  FSMC_PATT2_ATTSET2_4                0x00000010U        /*!<Bit 4 */
#define  FSMC_PATT2_ATTSET2_5                0x00000020U        /*!<Bit 5 */
#define  FSMC_PATT2_ATTSET2_6                0x00000040U        /*!<Bit 6 */
#define  FSMC_PATT2_ATTSET2_7                0x00000080U        /*!<Bit 7 */

#define  FSMC_PATT2_ATTWAIT2                 0x0000FF00U        /*!<ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
#define  FSMC_PATT2_ATTWAIT2_0               0x00000100U        /*!<Bit 0 */
#define  FSMC_PATT2_ATTWAIT2_1               0x00000200U        /*!<Bit 1 */
#define  FSMC_PATT2_ATTWAIT2_2               0x00000400U        /*!<Bit 2 */
#define  FSMC_PATT2_ATTWAIT2_3               0x00000800U        /*!<Bit 3 */
#define  FSMC_PATT2_ATTWAIT2_4               0x00001000U        /*!<Bit 4 */
#define  FSMC_PATT2_ATTWAIT2_5               0x00002000U        /*!<Bit 5 */
#define  FSMC_PATT2_ATTWAIT2_6               0x00004000U        /*!<Bit 6 */
#define  FSMC_PATT2_ATTWAIT2_7               0x00008000U        /*!<Bit 7 */

#define  FSMC_PATT2_ATTHOLD2                 0x00FF0000U        /*!<ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
#define  FSMC_PATT2_ATTHOLD2_0               0x00010000U        /*!<Bit 0 */
#define  FSMC_PATT2_ATTHOLD2_1               0x00020000U        /*!<Bit 1 */
#define  FSMC_PATT2_ATTHOLD2_2               0x00040000U        /*!<Bit 2 */
#define  FSMC_PATT2_ATTHOLD2_3               0x00080000U        /*!<Bit 3 */
#define  FSMC_PATT2_ATTHOLD2_4               0x00100000U        /*!<Bit 4 */
#define  FSMC_PATT2_ATTHOLD2_5               0x00200000U        /*!<Bit 5 */
#define  FSMC_PATT2_ATTHOLD2_6               0x00400000U        /*!<Bit 6 */
#define  FSMC_PATT2_ATTHOLD2_7               0x00800000U        /*!<Bit 7 */

#define  FSMC_PATT2_ATTHIZ2                  0xFF000000U        /*!<ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
#define  FSMC_PATT2_ATTHIZ2_0                0x01000000U        /*!<Bit 0 */
#define  FSMC_PATT2_ATTHIZ2_1                0x02000000U        /*!<Bit 1 */
#define  FSMC_PATT2_ATTHIZ2_2                0x04000000U        /*!<Bit 2 */
#define  FSMC_PATT2_ATTHIZ2_3                0x08000000U        /*!<Bit 3 */
#define  FSMC_PATT2_ATTHIZ2_4                0x10000000U        /*!<Bit 4 */
#define  FSMC_PATT2_ATTHIZ2_5                0x20000000U        /*!<Bit 5 */
#define  FSMC_PATT2_ATTHIZ2_6                0x40000000U        /*!<Bit 6 */
#define  FSMC_PATT2_ATTHIZ2_7                0x80000000U        /*!<Bit 7 */

/******************  Bit definition for FSMC_PATT3 register  ******************/
#define  FSMC_PATT3_ATTSET3                  0x000000FFU        /*!<ATTSET3[7:0] bits (Attribute memory 3 setup time) */
#define  FSMC_PATT3_ATTSET3_0                0x00000001U        /*!<Bit 0 */
#define  FSMC_PATT3_ATTSET3_1                0x00000002U        /*!<Bit 1 */
#define  FSMC_PATT3_ATTSET3_2                0x00000004U        /*!<Bit 2 */
#define  FSMC_PATT3_ATTSET3_3                0x00000008U        /*!<Bit 3 */
#define  FSMC_PATT3_ATTSET3_4                0x00000010U        /*!<Bit 4 */
#define  FSMC_PATT3_ATTSET3_5                0x00000020U        /*!<Bit 5 */
#define  FSMC_PATT3_ATTSET3_6                0x00000040U        /*!<Bit 6 */
#define  FSMC_PATT3_ATTSET3_7                0x00000080U        /*!<Bit 7 */

#define  FSMC_PATT3_ATTWAIT3                 0x0000FF00U        /*!<ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
#define  FSMC_PATT3_ATTWAIT3_0               0x00000100U        /*!<Bit 0 */
#define  FSMC_PATT3_ATTWAIT3_1               0x00000200U        /*!<Bit 1 */
#define  FSMC_PATT3_ATTWAIT3_2               0x00000400U        /*!<Bit 2 */
#define  FSMC_PATT3_ATTWAIT3_3               0x00000800U        /*!<Bit 3 */
#define  FSMC_PATT3_ATTWAIT3_4               0x00001000U        /*!<Bit 4 */
#define  FSMC_PATT3_ATTWAIT3_5               0x00002000U        /*!<Bit 5 */
#define  FSMC_PATT3_ATTWAIT3_6               0x00004000U        /*!<Bit 6 */
#define  FSMC_PATT3_ATTWAIT3_7               0x00008000U        /*!<Bit 7 */

#define  FSMC_PATT3_ATTHOLD3                 0x00FF0000U        /*!<ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
#define  FSMC_PATT3_ATTHOLD3_0               0x00010000U        /*!<Bit 0 */
#define  FSMC_PATT3_ATTHOLD3_1               0x00020000U        /*!<Bit 1 */
#define  FSMC_PATT3_ATTHOLD3_2               0x00040000U        /*!<Bit 2 */
#define  FSMC_PATT3_ATTHOLD3_3               0x00080000U        /*!<Bit 3 */
#define  FSMC_PATT3_ATTHOLD3_4               0x00100000U        /*!<Bit 4 */
#define  FSMC_PATT3_ATTHOLD3_5               0x00200000U        /*!<Bit 5 */
#define  FSMC_PATT3_ATTHOLD3_6               0x00400000U        /*!<Bit 6 */
#define  FSMC_PATT3_ATTHOLD3_7               0x00800000U        /*!<Bit 7 */

#define  FSMC_PATT3_ATTHIZ3                  0xFF000000U        /*!<ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
#define  FSMC_PATT3_ATTHIZ3_0                0x01000000U        /*!<Bit 0 */
#define  FSMC_PATT3_ATTHIZ3_1                0x02000000U        /*!<Bit 1 */
#define  FSMC_PATT3_ATTHIZ3_2                0x04000000U        /*!<Bit 2 */
#define  FSMC_PATT3_ATTHIZ3_3                0x08000000U        /*!<Bit 3 */
#define  FSMC_PATT3_ATTHIZ3_4                0x10000000U        /*!<Bit 4 */
#define  FSMC_PATT3_ATTHIZ3_5                0x20000000U        /*!<Bit 5 */
#define  FSMC_PATT3_ATTHIZ3_6                0x40000000U        /*!<Bit 6 */
#define  FSMC_PATT3_ATTHIZ3_7                0x80000000U        /*!<Bit 7 */

/******************  Bit definition for FSMC_PATT4 register  ******************/
#define  FSMC_PATT4_ATTSET4                  0x000000FFU        /*!<ATTSET4[7:0] bits (Attribute memory 4 setup time) */
#define  FSMC_PATT4_ATTSET4_0                0x00000001U        /*!<Bit 0 */
#define  FSMC_PATT4_ATTSET4_1                0x00000002U        /*!<Bit 1 */
#define  FSMC_PATT4_ATTSET4_2                0x00000004U        /*!<Bit 2 */
#define  FSMC_PATT4_ATTSET4_3                0x00000008U        /*!<Bit 3 */
#define  FSMC_PATT4_ATTSET4_4                0x00000010U        /*!<Bit 4 */
#define  FSMC_PATT4_ATTSET4_5                0x00000020U        /*!<Bit 5 */
#define  FSMC_PATT4_ATTSET4_6                0x00000040U        /*!<Bit 6 */
#define  FSMC_PATT4_ATTSET4_7                0x00000080U        /*!<Bit 7 */

#define  FSMC_PATT4_ATTWAIT4                 0x0000FF00U        /*!<ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */
#define  FSMC_PATT4_ATTWAIT4_0               0x00000100U        /*!<Bit 0 */
#define  FSMC_PATT4_ATTWAIT4_1               0x00000200U        /*!<Bit 1 */
#define  FSMC_PATT4_ATTWAIT4_2               0x00000400U        /*!<Bit 2 */
#define  FSMC_PATT4_ATTWAIT4_3               0x00000800U        /*!<Bit 3 */
#define  FSMC_PATT4_ATTWAIT4_4               0x00001000U        /*!<Bit 4 */
#define  FSMC_PATT4_ATTWAIT4_5               0x00002000U        /*!<Bit 5 */
#define  FSMC_PATT4_ATTWAIT4_6               0x00004000U        /*!<Bit 6 */
#define  FSMC_PATT4_ATTWAIT4_7               0x00008000U        /*!<Bit 7 */

#define  FSMC_PATT4_ATTHOLD4                 0x00FF0000U        /*!<ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */
#define  FSMC_PATT4_ATTHOLD4_0               0x00010000U        /*!<Bit 0 */
#define  FSMC_PATT4_ATTHOLD4_1               0x00020000U        /*!<Bit 1 */
#define  FSMC_PATT4_ATTHOLD4_2               0x00040000U        /*!<Bit 2 */
#define  FSMC_PATT4_ATTHOLD4_3               0x00080000U        /*!<Bit 3 */
#define  FSMC_PATT4_ATTHOLD4_4               0x00100000U        /*!<Bit 4 */
#define  FSMC_PATT4_ATTHOLD4_5               0x00200000U        /*!<Bit 5 */
#define  FSMC_PATT4_ATTHOLD4_6               0x00400000U        /*!<Bit 6 */
#define  FSMC_PATT4_ATTHOLD4_7               0x00800000U        /*!<Bit 7 */

#define  FSMC_PATT4_ATTHIZ4                  0xFF000000U        /*!<ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */
#define  FSMC_PATT4_ATTHIZ4_0                0x01000000U        /*!<Bit 0 */
#define  FSMC_PATT4_ATTHIZ4_1                0x02000000U        /*!<Bit 1 */
#define  FSMC_PATT4_ATTHIZ4_2                0x04000000U        /*!<Bit 2 */
#define  FSMC_PATT4_ATTHIZ4_3                0x08000000U        /*!<Bit 3 */
#define  FSMC_PATT4_ATTHIZ4_4                0x10000000U        /*!<Bit 4 */
#define  FSMC_PATT4_ATTHIZ4_5                0x20000000U        /*!<Bit 5 */
#define  FSMC_PATT4_ATTHIZ4_6                0x40000000U        /*!<Bit 6 */
#define  FSMC_PATT4_ATTHIZ4_7                0x80000000U        /*!<Bit 7 */

/******************  Bit definition for FSMC_PIO4 register  *******************/
#define  FSMC_PIO4_IOSET4                    0x000000FFU        /*!<IOSET4[7:0] bits (I/O 4 setup time) */
#define  FSMC_PIO4_IOSET4_0                  0x00000001U        /*!<Bit 0 */
#define  FSMC_PIO4_IOSET4_1                  0x00000002U        /*!<Bit 1 */
#define  FSMC_PIO4_IOSET4_2                  0x00000004U        /*!<Bit 2 */
#define  FSMC_PIO4_IOSET4_3                  0x00000008U        /*!<Bit 3 */
#define  FSMC_PIO4_IOSET4_4                  0x00000010U        /*!<Bit 4 */
#define  FSMC_PIO4_IOSET4_5                  0x00000020U        /*!<Bit 5 */
#define  FSMC_PIO4_IOSET4_6                  0x00000040U        /*!<Bit 6 */
#define  FSMC_PIO4_IOSET4_7                  0x00000080U        /*!<Bit 7 */

#define  FSMC_PIO4_IOWAIT4                   0x0000FF00U        /*!<IOWAIT4[7:0] bits (I/O 4 wait time) */
#define  FSMC_PIO4_IOWAIT4_0                 0x00000100U        /*!<Bit 0 */
#define  FSMC_PIO4_IOWAIT4_1                 0x00000200U        /*!<Bit 1 */
#define  FSMC_PIO4_IOWAIT4_2                 0x00000400U        /*!<Bit 2 */
#define  FSMC_PIO4_IOWAIT4_3                 0x00000800U        /*!<Bit 3 */
#define  FSMC_PIO4_IOWAIT4_4                 0x00001000U        /*!<Bit 4 */
#define  FSMC_PIO4_IOWAIT4_5                 0x00002000U        /*!<Bit 5 */
#define  FSMC_PIO4_IOWAIT4_6                 0x00004000U        /*!<Bit 6 */
#define  FSMC_PIO4_IOWAIT4_7                 0x00008000U        /*!<Bit 7 */

#define  FSMC_PIO4_IOHOLD4                   0x00FF0000U        /*!<IOHOLD4[7:0] bits (I/O 4 hold time) */
#define  FSMC_PIO4_IOHOLD4_0                 0x00010000U        /*!<Bit 0 */
#define  FSMC_PIO4_IOHOLD4_1                 0x00020000U        /*!<Bit 1 */
#define  FSMC_PIO4_IOHOLD4_2                 0x00040000U        /*!<Bit 2 */
#define  FSMC_PIO4_IOHOLD4_3                 0x00080000U        /*!<Bit 3 */
#define  FSMC_PIO4_IOHOLD4_4                 0x00100000U        /*!<Bit 4 */
#define  FSMC_PIO4_IOHOLD4_5                 0x00200000U        /*!<Bit 5 */
#define  FSMC_PIO4_IOHOLD4_6                 0x00400000U        /*!<Bit 6 */
#define  FSMC_PIO4_IOHOLD4_7                 0x00800000U        /*!<Bit 7 */

#define  FSMC_PIO4_IOHIZ4                    0xFF000000U        /*!<IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
#define  FSMC_PIO4_IOHIZ4_0                  0x01000000U        /*!<Bit 0 */
#define  FSMC_PIO4_IOHIZ4_1                  0x02000000U        /*!<Bit 1 */
#define  FSMC_PIO4_IOHIZ4_2                  0x04000000U        /*!<Bit 2 */
#define  FSMC_PIO4_IOHIZ4_3                  0x08000000U        /*!<Bit 3 */
#define  FSMC_PIO4_IOHIZ4_4                  0x10000000U        /*!<Bit 4 */
#define  FSMC_PIO4_IOHIZ4_5                  0x20000000U        /*!<Bit 5 */
#define  FSMC_PIO4_IOHIZ4_6                  0x40000000U        /*!<Bit 6 */
#define  FSMC_PIO4_IOHIZ4_7                  0x80000000U        /*!<Bit 7 */

/******************  Bit definition for FSMC_ECCR2 register  ******************/
#define  FSMC_ECCR2_ECC2                     0xFFFFFFFFU        /*!<ECC result */

/******************  Bit definition for FSMC_ECCR3 register  ******************/
#define  FSMC_ECCR3_ECC3                     0xFFFFFFFFU        /*!<ECC result */

/******************************************************************************/
/*                                                                            */
/*                            General Purpose I/O                             */
/*                                                                            */
/******************************************************************************/
/******************  Bits definition for GPIO_MODER register  *****************/
#define GPIO_MODER_MODER0                    0x00000003U
#define GPIO_MODER_MODER0_0                  0x00000001U
#define GPIO_MODER_MODER0_1                  0x00000002U

#define GPIO_MODER_MODER1                    0x0000000CU
#define GPIO_MODER_MODER1_0                  0x00000004U
#define GPIO_MODER_MODER1_1                  0x00000008U

#define GPIO_MODER_MODER2                    0x00000030U
#define GPIO_MODER_MODER2_0                  0x00000010U
#define GPIO_MODER_MODER2_1                  0x00000020U

#define GPIO_MODER_MODER3                    0x000000C0U
#define GPIO_MODER_MODER3_0                  0x00000040U
#define GPIO_MODER_MODER3_1                  0x00000080U

#define GPIO_MODER_MODER4                    0x00000300U
#define GPIO_MODER_MODER4_0                  0x00000100U
#define GPIO_MODER_MODER4_1                  0x00000200U

#define GPIO_MODER_MODER5                    0x00000C00U
#define GPIO_MODER_MODER5_0                  0x00000400U
#define GPIO_MODER_MODER5_1                  0x00000800U

#define GPIO_MODER_MODER6                    0x00003000U
#define GPIO_MODER_MODER6_0                  0x00001000U
#define GPIO_MODER_MODER6_1                  0x00002000U

#define GPIO_MODER_MODER7                    0x0000C000U
#define GPIO_MODER_MODER7_0                  0x00004000U
#define GPIO_MODER_MODER7_1                  0x00008000U

#define GPIO_MODER_MODER8                    0x00030000U
#define GPIO_MODER_MODER8_0                  0x00010000U
#define GPIO_MODER_MODER8_1                  0x00020000U

#define GPIO_MODER_MODER9                    0x000C0000U
#define GPIO_MODER_MODER9_0                  0x00040000U
#define GPIO_MODER_MODER9_1                  0x00080000U

#define GPIO_MODER_MODER10                   0x00300000U
#define GPIO_MODER_MODER10_0                 0x00100000U
#define GPIO_MODER_MODER10_1                 0x00200000U

#define GPIO_MODER_MODER11                   0x00C00000U
#define GPIO_MODER_MODER11_0                 0x00400000U
#define GPIO_MODER_MODER11_1                 0x00800000U

#define GPIO_MODER_MODER12                   0x03000000U
#define GPIO_MODER_MODER12_0                 0x01000000U
#define GPIO_MODER_MODER12_1                 0x02000000U

#define GPIO_MODER_MODER13                   0x0C000000U
#define GPIO_MODER_MODER13_0                 0x04000000U
#define GPIO_MODER_MODER13_1                 0x08000000U

#define GPIO_MODER_MODER14                   0x30000000U
#define GPIO_MODER_MODER14_0                 0x10000000U
#define GPIO_MODER_MODER14_1                 0x20000000U

#define GPIO_MODER_MODER15                   0xC0000000U
#define GPIO_MODER_MODER15_0                 0x40000000U
#define GPIO_MODER_MODER15_1                 0x80000000U

/******************  Bits definition for GPIO_OTYPER register  ****************/
#define GPIO_OTYPER_OT_0                     0x00000001U
#define GPIO_OTYPER_OT_1                     0x00000002U
#define GPIO_OTYPER_OT_2                     0x00000004U
#define GPIO_OTYPER_OT_3                     0x00000008U
#define GPIO_OTYPER_OT_4                     0x00000010U
#define GPIO_OTYPER_OT_5                     0x00000020U
#define GPIO_OTYPER_OT_6                     0x00000040U
#define GPIO_OTYPER_OT_7                     0x00000080U
#define GPIO_OTYPER_OT_8                     0x00000100U
#define GPIO_OTYPER_OT_9                     0x00000200U
#define GPIO_OTYPER_OT_10                    0x00000400U
#define GPIO_OTYPER_OT_11                    0x00000800U
#define GPIO_OTYPER_OT_12                    0x00001000U
#define GPIO_OTYPER_OT_13                    0x00002000U
#define GPIO_OTYPER_OT_14                    0x00004000U
#define GPIO_OTYPER_OT_15                    0x00008000U

/******************  Bits definition for GPIO_OSPEEDR register  ***************/
#define GPIO_OSPEEDER_OSPEEDR0               0x00000003U
#define GPIO_OSPEEDER_OSPEEDR0_0             0x00000001U
#define GPIO_OSPEEDER_OSPEEDR0_1             0x00000002U

#define GPIO_OSPEEDER_OSPEEDR1               0x0000000CU
#define GPIO_OSPEEDER_OSPEEDR1_0             0x00000004U
#define GPIO_OSPEEDER_OSPEEDR1_1             0x00000008U

#define GPIO_OSPEEDER_OSPEEDR2               0x00000030U
#define GPIO_OSPEEDER_OSPEEDR2_0             0x00000010U
#define GPIO_OSPEEDER_OSPEEDR2_1             0x00000020U

#define GPIO_OSPEEDER_OSPEEDR3               0x000000C0U
#define GPIO_OSPEEDER_OSPEEDR3_0             0x00000040U
#define GPIO_OSPEEDER_OSPEEDR3_1             0x00000080U

#define GPIO_OSPEEDER_OSPEEDR4               0x00000300U
#define GPIO_OSPEEDER_OSPEEDR4_0             0x00000100U
#define GPIO_OSPEEDER_OSPEEDR4_1             0x00000200U

#define GPIO_OSPEEDER_OSPEEDR5               0x00000C00U
#define GPIO_OSPEEDER_OSPEEDR5_0             0x00000400U
#define GPIO_OSPEEDER_OSPEEDR5_1             0x00000800U

#define GPIO_OSPEEDER_OSPEEDR6               0x00003000U
#define GPIO_OSPEEDER_OSPEEDR6_0             0x00001000U
#define GPIO_OSPEEDER_OSPEEDR6_1             0x00002000U

#define GPIO_OSPEEDER_OSPEEDR7               0x0000C000U
#define GPIO_OSPEEDER_OSPEEDR7_0             0x00004000U
#define GPIO_OSPEEDER_OSPEEDR7_1             0x00008000U

#define GPIO_OSPEEDER_OSPEEDR8               0x00030000U
#define GPIO_OSPEEDER_OSPEEDR8_0             0x00010000U
#define GPIO_OSPEEDER_OSPEEDR8_1             0x00020000U

#define GPIO_OSPEEDER_OSPEEDR9               0x000C0000U
#define GPIO_OSPEEDER_OSPEEDR9_0             0x00040000U
#define GPIO_OSPEEDER_OSPEEDR9_1             0x00080000U

#define GPIO_OSPEEDER_OSPEEDR10              0x00300000U
#define GPIO_OSPEEDER_OSPEEDR10_0            0x00100000U
#define GPIO_OSPEEDER_OSPEEDR10_1            0x00200000U

#define GPIO_OSPEEDER_OSPEEDR11              0x00C00000U
#define GPIO_OSPEEDER_OSPEEDR11_0            0x00400000U
#define GPIO_OSPEEDER_OSPEEDR11_1            0x00800000U

#define GPIO_OSPEEDER_OSPEEDR12              0x03000000U
#define GPIO_OSPEEDER_OSPEEDR12_0            0x01000000U
#define GPIO_OSPEEDER_OSPEEDR12_1            0x02000000U

#define GPIO_OSPEEDER_OSPEEDR13              0x0C000000U
#define GPIO_OSPEEDER_OSPEEDR13_0            0x04000000U
#define GPIO_OSPEEDER_OSPEEDR13_1            0x08000000U

#define GPIO_OSPEEDER_OSPEEDR14              0x30000000U
#define GPIO_OSPEEDER_OSPEEDR14_0            0x10000000U
#define GPIO_OSPEEDER_OSPEEDR14_1            0x20000000U

#define GPIO_OSPEEDER_OSPEEDR15              0xC0000000U
#define GPIO_OSPEEDER_OSPEEDR15_0            0x40000000U
#define GPIO_OSPEEDER_OSPEEDR15_1            0x80000000U

/******************  Bits definition for GPIO_PUPDR register  *****************/
#define GPIO_PUPDR_PUPDR0                    0x00000003U
#define GPIO_PUPDR_PUPDR0_0                  0x00000001U
#define GPIO_PUPDR_PUPDR0_1                  0x00000002U

#define GPIO_PUPDR_PUPDR1                    0x0000000CU
#define GPIO_PUPDR_PUPDR1_0                  0x00000004U
#define GPIO_PUPDR_PUPDR1_1                  0x00000008U

#define GPIO_PUPDR_PUPDR2                    0x00000030U
#define GPIO_PUPDR_PUPDR2_0                  0x00000010U
#define GPIO_PUPDR_PUPDR2_1                  0x00000020U

#define GPIO_PUPDR_PUPDR3                    0x000000C0U
#define GPIO_PUPDR_PUPDR3_0                  0x00000040U
#define GPIO_PUPDR_PUPDR3_1                  0x00000080U

#define GPIO_PUPDR_PUPDR4                    0x00000300U
#define GPIO_PUPDR_PUPDR4_0                  0x00000100U
#define GPIO_PUPDR_PUPDR4_1                  0x00000200U

#define GPIO_PUPDR_PUPDR5                    0x00000C00U
#define GPIO_PUPDR_PUPDR5_0                  0x00000400U
#define GPIO_PUPDR_PUPDR5_1                  0x00000800U

#define GPIO_PUPDR_PUPDR6                    0x00003000U
#define GPIO_PUPDR_PUPDR6_0                  0x00001000U
#define GPIO_PUPDR_PUPDR6_1                  0x00002000U

#define GPIO_PUPDR_PUPDR7                    0x0000C000U
#define GPIO_PUPDR_PUPDR7_0                  0x00004000U
#define GPIO_PUPDR_PUPDR7_1                  0x00008000U

#define GPIO_PUPDR_PUPDR8                    0x00030000U
#define GPIO_PUPDR_PUPDR8_0                  0x00010000U
#define GPIO_PUPDR_PUPDR8_1                  0x00020000U

#define GPIO_PUPDR_PUPDR9                    0x000C0000U
#define GPIO_PUPDR_PUPDR9_0                  0x00040000U
#define GPIO_PUPDR_PUPDR9_1                  0x00080000U

#define GPIO_PUPDR_PUPDR10                   0x00300000U
#define GPIO_PUPDR_PUPDR10_0                 0x00100000U
#define GPIO_PUPDR_PUPDR10_1                 0x00200000U

#define GPIO_PUPDR_PUPDR11                   0x00C00000U
#define GPIO_PUPDR_PUPDR11_0                 0x00400000U
#define GPIO_PUPDR_PUPDR11_1                 0x00800000U

#define GPIO_PUPDR_PUPDR12                   0x03000000U
#define GPIO_PUPDR_PUPDR12_0                 0x01000000U
#define GPIO_PUPDR_PUPDR12_1                 0x02000000U

#define GPIO_PUPDR_PUPDR13                   0x0C000000U
#define GPIO_PUPDR_PUPDR13_0                 0x04000000U
#define GPIO_PUPDR_PUPDR13_1                 0x08000000U

#define GPIO_PUPDR_PUPDR14                   0x30000000U
#define GPIO_PUPDR_PUPDR14_0                 0x10000000U
#define GPIO_PUPDR_PUPDR14_1                 0x20000000U

#define GPIO_PUPDR_PUPDR15                   0xC0000000U
#define GPIO_PUPDR_PUPDR15_0                 0x40000000U
#define GPIO_PUPDR_PUPDR15_1                 0x80000000U

/******************  Bits definition for GPIO_IDR register  *******************/
#define GPIO_IDR_IDR_0                       0x00000001U
#define GPIO_IDR_IDR_1                       0x00000002U
#define GPIO_IDR_IDR_2                       0x00000004U
#define GPIO_IDR_IDR_3                       0x00000008U
#define GPIO_IDR_IDR_4                       0x00000010U
#define GPIO_IDR_IDR_5                       0x00000020U
#define GPIO_IDR_IDR_6                       0x00000040U
#define GPIO_IDR_IDR_7                       0x00000080U
#define GPIO_IDR_IDR_8                       0x00000100U
#define GPIO_IDR_IDR_9                       0x00000200U
#define GPIO_IDR_IDR_10                      0x00000400U
#define GPIO_IDR_IDR_11                      0x00000800U
#define GPIO_IDR_IDR_12                      0x00001000U
#define GPIO_IDR_IDR_13                      0x00002000U
#define GPIO_IDR_IDR_14                      0x00004000U
#define GPIO_IDR_IDR_15                      0x00008000U
/* Old GPIO_IDR register bits definition, maintained for legacy purpose */
#define GPIO_OTYPER_IDR_0                    GPIO_IDR_IDR_0
#define GPIO_OTYPER_IDR_1                    GPIO_IDR_IDR_1
#define GPIO_OTYPER_IDR_2                    GPIO_IDR_IDR_2
#define GPIO_OTYPER_IDR_3                    GPIO_IDR_IDR_3
#define GPIO_OTYPER_IDR_4                    GPIO_IDR_IDR_4
#define GPIO_OTYPER_IDR_5                    GPIO_IDR_IDR_5
#define GPIO_OTYPER_IDR_6                    GPIO_IDR_IDR_6
#define GPIO_OTYPER_IDR_7                    GPIO_IDR_IDR_7
#define GPIO_OTYPER_IDR_8                    GPIO_IDR_IDR_8
#define GPIO_OTYPER_IDR_9                    GPIO_IDR_IDR_9
#define GPIO_OTYPER_IDR_10                   GPIO_IDR_IDR_10
#define GPIO_OTYPER_IDR_11                   GPIO_IDR_IDR_11
#define GPIO_OTYPER_IDR_12                   GPIO_IDR_IDR_12
#define GPIO_OTYPER_IDR_13                   GPIO_IDR_IDR_13
#define GPIO_OTYPER_IDR_14                   GPIO_IDR_IDR_14
#define GPIO_OTYPER_IDR_15                   GPIO_IDR_IDR_15

/******************  Bits definition for GPIO_ODR register  *******************/
#define GPIO_ODR_ODR_0                       0x00000001U
#define GPIO_ODR_ODR_1                       0x00000002U
#define GPIO_ODR_ODR_2                       0x00000004U
#define GPIO_ODR_ODR_3                       0x00000008U
#define GPIO_ODR_ODR_4                       0x00000010U
#define GPIO_ODR_ODR_5                       0x00000020U
#define GPIO_ODR_ODR_6                       0x00000040U
#define GPIO_ODR_ODR_7                       0x00000080U
#define GPIO_ODR_ODR_8                       0x00000100U
#define GPIO_ODR_ODR_9                       0x00000200U
#define GPIO_ODR_ODR_10                      0x00000400U
#define GPIO_ODR_ODR_11                      0x00000800U
#define GPIO_ODR_ODR_12                      0x00001000U
#define GPIO_ODR_ODR_13                      0x00002000U
#define GPIO_ODR_ODR_14                      0x00004000U
#define GPIO_ODR_ODR_15                      0x00008000U
/* Old GPIO_ODR register bits definition, maintained for legacy purpose */
#define GPIO_OTYPER_ODR_0                    GPIO_ODR_ODR_0
#define GPIO_OTYPER_ODR_1                    GPIO_ODR_ODR_1
#define GPIO_OTYPER_ODR_2                    GPIO_ODR_ODR_2
#define GPIO_OTYPER_ODR_3                    GPIO_ODR_ODR_3
#define GPIO_OTYPER_ODR_4                    GPIO_ODR_ODR_4
#define GPIO_OTYPER_ODR_5                    GPIO_ODR_ODR_5
#define GPIO_OTYPER_ODR_6                    GPIO_ODR_ODR_6
#define GPIO_OTYPER_ODR_7                    GPIO_ODR_ODR_7
#define GPIO_OTYPER_ODR_8                    GPIO_ODR_ODR_8
#define GPIO_OTYPER_ODR_9                    GPIO_ODR_ODR_9
#define GPIO_OTYPER_ODR_10                   GPIO_ODR_ODR_10
#define GPIO_OTYPER_ODR_11                   GPIO_ODR_ODR_11
#define GPIO_OTYPER_ODR_12                   GPIO_ODR_ODR_12
#define GPIO_OTYPER_ODR_13                   GPIO_ODR_ODR_13
#define GPIO_OTYPER_ODR_14                   GPIO_ODR_ODR_14
#define GPIO_OTYPER_ODR_15                   GPIO_ODR_ODR_15

/******************  Bits definition for GPIO_BSRR register  ******************/
#define GPIO_BSRR_BS_0                       0x00000001U
#define GPIO_BSRR_BS_1                       0x00000002U
#define GPIO_BSRR_BS_2                       0x00000004U
#define GPIO_BSRR_BS_3                       0x00000008U
#define GPIO_BSRR_BS_4                       0x00000010U
#define GPIO_BSRR_BS_5                       0x00000020U
#define GPIO_BSRR_BS_6                       0x00000040U
#define GPIO_BSRR_BS_7                       0x00000080U
#define GPIO_BSRR_BS_8                       0x00000100U
#define GPIO_BSRR_BS_9                       0x00000200U
#define GPIO_BSRR_BS_10                      0x00000400U
#define GPIO_BSRR_BS_11                      0x00000800U
#define GPIO_BSRR_BS_12                      0x00001000U
#define GPIO_BSRR_BS_13                      0x00002000U
#define GPIO_BSRR_BS_14                      0x00004000U
#define GPIO_BSRR_BS_15                      0x00008000U
#define GPIO_BSRR_BR_0                       0x00010000U
#define GPIO_BSRR_BR_1                       0x00020000U
#define GPIO_BSRR_BR_2                       0x00040000U
#define GPIO_BSRR_BR_3                       0x00080000U
#define GPIO_BSRR_BR_4                       0x00100000U
#define GPIO_BSRR_BR_5                       0x00200000U
#define GPIO_BSRR_BR_6                       0x00400000U
#define GPIO_BSRR_BR_7                       0x00800000U
#define GPIO_BSRR_BR_8                       0x01000000U
#define GPIO_BSRR_BR_9                       0x02000000U
#define GPIO_BSRR_BR_10                      0x04000000U
#define GPIO_BSRR_BR_11                      0x08000000U
#define GPIO_BSRR_BR_12                      0x10000000U
#define GPIO_BSRR_BR_13                      0x20000000U
#define GPIO_BSRR_BR_14                      0x40000000U
#define GPIO_BSRR_BR_15                      0x80000000U

/****************** Bit definition for GPIO_LCKR register *********************/
#define GPIO_LCKR_LCK0                       0x00000001U
#define GPIO_LCKR_LCK1                       0x00000002U
#define GPIO_LCKR_LCK2                       0x00000004U
#define GPIO_LCKR_LCK3                       0x00000008U
#define GPIO_LCKR_LCK4                       0x00000010U
#define GPIO_LCKR_LCK5                       0x00000020U
#define GPIO_LCKR_LCK6                       0x00000040U
#define GPIO_LCKR_LCK7                       0x00000080U
#define GPIO_LCKR_LCK8                       0x00000100U
#define GPIO_LCKR_LCK9                       0x00000200U
#define GPIO_LCKR_LCK10                      0x00000400U
#define GPIO_LCKR_LCK11                      0x00000800U
#define GPIO_LCKR_LCK12                      0x00001000U
#define GPIO_LCKR_LCK13                      0x00002000U
#define GPIO_LCKR_LCK14                      0x00004000U
#define GPIO_LCKR_LCK15                      0x00008000U
#define GPIO_LCKR_LCKK                       0x00010000U

/******************************************************************************/
/*                                                                            */
/*                                    HASH                                    */
/*                                                                            */
/******************************************************************************/
/******************  Bits definition for HASH_CR register  ********************/
#define HASH_CR_INIT                         0x00000004U
#define HASH_CR_DMAE                         0x00000008U
#define HASH_CR_DATATYPE                     0x00000030U
#define HASH_CR_DATATYPE_0                   0x00000010U
#define HASH_CR_DATATYPE_1                   0x00000020U
#define HASH_CR_MODE                         0x00000040U
#define HASH_CR_ALGO                         0x00040080U
#define HASH_CR_ALGO_0                       0x00000080U
#define HASH_CR_ALGO_1                       0x00040000U
#define HASH_CR_NBW                          0x00000F00U
#define HASH_CR_NBW_0                        0x00000100U
#define HASH_CR_NBW_1                        0x00000200U
#define HASH_CR_NBW_2                        0x00000400U
#define HASH_CR_NBW_3                        0x00000800U
#define HASH_CR_DINNE                        0x00001000U
#define HASH_CR_MDMAT                        0x00002000U
#define HASH_CR_LKEY                         0x00010000U

/******************  Bits definition for HASH_STR register  *******************/
#define HASH_STR_NBLW                        0x0000001FU
#define HASH_STR_NBLW_0                      0x00000001U
#define HASH_STR_NBLW_1                      0x00000002U
#define HASH_STR_NBLW_2                      0x00000004U
#define HASH_STR_NBLW_3                      0x00000008U
#define HASH_STR_NBLW_4                      0x00000010U
#define HASH_STR_DCAL                        0x00000100U
/* Aliases for HASH_STR register */
#define HASH_STR_NBW                         HASH_STR_NBLW
#define HASH_STR_NBW_0                       HASH_STR_NBLW_0
#define HASH_STR_NBW_1                       HASH_STR_NBLW_1
#define HASH_STR_NBW_2                       HASH_STR_NBLW_2
#define HASH_STR_NBW_3                       HASH_STR_NBLW_3
#define HASH_STR_NBW_4                       HASH_STR_NBLW_4

/******************  Bits definition for HASH_IMR register  *******************/
#define HASH_IMR_DINIE                       0x00000001U
#define HASH_IMR_DCIE                        0x00000002U
/* Aliases for HASH_IMR register */
#define HASH_IMR_DINIM                       HASH_IMR_DINIE
#define HASH_IMR_DCIM                        HASH_IMR_DCIE

/******************  Bits definition for HASH_SR register  ********************/
#define HASH_SR_DINIS                        0x00000001U
#define HASH_SR_DCIS                         0x00000002U
#define HASH_SR_DMAS                         0x00000004U
#define HASH_SR_BUSY                         0x00000008U

/******************************************************************************/
/*                                                                            */
/*                      Inter-integrated Circuit Interface                    */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for I2C_CR1 register  ********************/
#define  I2C_CR1_PE                          0x00000001U     /*!<Peripheral Enable                             */
#define  I2C_CR1_SMBUS                       0x00000002U     /*!<SMBus Mode                                    */
#define  I2C_CR1_SMBTYPE                     0x00000008U     /*!<SMBus Type                                    */
#define  I2C_CR1_ENARP                       0x00000010U     /*!<ARP Enable                                    */
#define  I2C_CR1_ENPEC                       0x00000020U     /*!<PEC Enable                                    */
#define  I2C_CR1_ENGC                        0x00000040U     /*!<General Call Enable                           */
#define  I2C_CR1_NOSTRETCH                   0x00000080U     /*!<Clock Stretching Disable (Slave mode)  */
#define  I2C_CR1_START                       0x00000100U     /*!<Start Generation                              */
#define  I2C_CR1_STOP                        0x00000200U     /*!<Stop Generation                               */
#define  I2C_CR1_ACK                         0x00000400U     /*!<Acknowledge Enable                            */
#define  I2C_CR1_POS                         0x00000800U     /*!<Acknowledge/PEC Position (for data reception) */
#define  I2C_CR1_PEC                         0x00001000U     /*!<Packet Error Checking                         */
#define  I2C_CR1_ALERT                       0x00002000U     /*!<SMBus Alert                                   */
#define  I2C_CR1_SWRST                       0x00008000U     /*!<Software Reset                                */

/*******************  Bit definition for I2C_CR2 register  ********************/
#define  I2C_CR2_FREQ                        0x0000003FU     /*!<FREQ[5:0] bits (Peripheral Clock Frequency)   */
#define  I2C_CR2_FREQ_0                      0x00000001U     /*!<Bit 0 */
#define  I2C_CR2_FREQ_1                      0x00000002U     /*!<Bit 1 */
#define  I2C_CR2_FREQ_2                      0x00000004U     /*!<Bit 2 */
#define  I2C_CR2_FREQ_3                      0x00000008U     /*!<Bit 3 */
#define  I2C_CR2_FREQ_4                      0x00000010U     /*!<Bit 4 */
#define  I2C_CR2_FREQ_5                      0x00000020U     /*!<Bit 5 */

#define  I2C_CR2_ITERREN                     0x00000100U     /*!<Error Interrupt Enable  */
#define  I2C_CR2_ITEVTEN                     0x00000200U     /*!<Event Interrupt Enable  */
#define  I2C_CR2_ITBUFEN                     0x00000400U     /*!<Buffer Interrupt Enable */
#define  I2C_CR2_DMAEN                       0x00000800U     /*!<DMA Requests Enable     */
#define  I2C_CR2_LAST                        0x00001000U     /*!<DMA Last Transfer       */

/*******************  Bit definition for I2C_OAR1 register  *******************/
#define  I2C_OAR1_ADD1_7                     0x000000FEU     /*!<Interface Address */
#define  I2C_OAR1_ADD8_9                     0x00000300U     /*!<Interface Address */

#define  I2C_OAR1_ADD0                       0x00000001U     /*!<Bit 0 */
#define  I2C_OAR1_ADD1                       0x00000002U     /*!<Bit 1 */
#define  I2C_OAR1_ADD2                       0x00000004U     /*!<Bit 2 */
#define  I2C_OAR1_ADD3                       0x00000008U     /*!<Bit 3 */
#define  I2C_OAR1_ADD4                       0x00000010U     /*!<Bit 4 */
#define  I2C_OAR1_ADD5                       0x00000020U     /*!<Bit 5 */
#define  I2C_OAR1_ADD6                       0x00000040U     /*!<Bit 6 */
#define  I2C_OAR1_ADD7                       0x00000080U     /*!<Bit 7 */
#define  I2C_OAR1_ADD8                       0x00000100U     /*!<Bit 8 */
#define  I2C_OAR1_ADD9                       0x00000200U     /*!<Bit 9 */

#define  I2C_OAR1_ADDMODE                    0x00008000U     /*!<Addressing Mode (Slave mode) */

/*******************  Bit definition for I2C_OAR2 register  *******************/
#define  I2C_OAR2_ENDUAL                     0x00000001U        /*!<Dual addressing mode enable */
#define  I2C_OAR2_ADD2                       0x000000FEU        /*!<Interface address           */

/********************  Bit definition for I2C_DR register  ********************/
#define  I2C_DR_DR                           0x000000FFU        /*!<8-bit Data Register         */

/*******************  Bit definition for I2C_SR1 register  ********************/
#define  I2C_SR1_SB                          0x00000001U     /*!<Start Bit (Master mode)                  */
#define  I2C_SR1_ADDR                        0x00000002U     /*!<Address sent (master mode)/matched (slave mode) */
#define  I2C_SR1_BTF                         0x00000004U     /*!<Byte Transfer Finished                          */
#define  I2C_SR1_ADD10                       0x00000008U     /*!<10-bit header sent (Master mode)         */
#define  I2C_SR1_STOPF                       0x00000010U     /*!<Stop detection (Slave mode)              */
#define  I2C_SR1_RXNE                        0x00000040U     /*!<Data Register not Empty (receivers)      */
#define  I2C_SR1_TXE                         0x00000080U     /*!<Data Register Empty (transmitters)       */
#define  I2C_SR1_BERR                        0x00000100U     /*!<Bus Error                                       */
#define  I2C_SR1_ARLO                        0x00000200U     /*!<Arbitration Lost (master mode)           */
#define  I2C_SR1_AF                          0x00000400U     /*!<Acknowledge Failure                             */
#define  I2C_SR1_OVR                         0x00000800U     /*!<Overrun/Underrun                                */
#define  I2C_SR1_PECERR                      0x00001000U     /*!<PEC Error in reception                          */
#define  I2C_SR1_TIMEOUT                     0x00004000U     /*!<Timeout or Tlow Error                           */
#define  I2C_SR1_SMBALERT                    0x00008000U     /*!<SMBus Alert                                     */

/*******************  Bit definition for I2C_SR2 register  ********************/
#define  I2C_SR2_MSL                         0x00000001U     /*!<Master/Slave                              */
#define  I2C_SR2_BUSY                        0x00000002U     /*!<Bus Busy                                  */
#define  I2C_SR2_TRA                         0x00000004U     /*!<Transmitter/Receiver                      */
#define  I2C_SR2_GENCALL                     0x00000010U     /*!<General Call Address (Slave mode)  */
#define  I2C_SR2_SMBDEFAULT                  0x00000020U     /*!<SMBus Device Default Address (Slave mode) */
#define  I2C_SR2_SMBHOST                     0x00000040U     /*!<SMBus Host Header (Slave mode)     */
#define  I2C_SR2_DUALF                       0x00000080U     /*!<Dual Flag (Slave mode)             */
#define  I2C_SR2_PEC                         0x0000FF00U     /*!<Packet Error Checking Register            */

/*******************  Bit definition for I2C_CCR register  ********************/
#define  I2C_CCR_CCR                         0x00000FFFU     /*!<Clock Control Register in Fast/Standard mode (Master mode) */
#define  I2C_CCR_DUTY                        0x00004000U     /*!<Fast Mode Duty Cycle                                       */
#define  I2C_CCR_FS                          0x00008000U     /*!<I2C Master Mode Selection                                  */

/******************  Bit definition for I2C_TRISE register  *******************/
#define  I2C_TRISE_TRISE                     0x0000003FU     /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */

/******************  Bit definition for I2C_FLTR register  *******************/
#define  I2C_FLTR_DNF                        0x0000000FU     /*!<Digital Noise Filter */
#define  I2C_FLTR_ANOFF                      0x00000010U     /*!<Analog Noise Filter OFF */

/******************************************************************************/
/*                                                                            */
/*                           Independent WATCHDOG                             */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for IWDG_KR register  ********************/
#define  IWDG_KR_KEY                         0xFFFFU            /*!<Key value (write only, read 0000h)  */

/*******************  Bit definition for IWDG_PR register  ********************/
#define  IWDG_PR_PR                          0x07U               /*!<PR[2:0] (Prescaler divider)         */
#define  IWDG_PR_PR_0                        0x01U               /*!<Bit 0 */
#define  IWDG_PR_PR_1                        0x02U               /*!<Bit 1 */
#define  IWDG_PR_PR_2                        0x04U               /*!<Bit 2 */

/*******************  Bit definition for IWDG_RLR register  *******************/
#define  IWDG_RLR_RL                         0x0FFFU            /*!<Watchdog counter reload value        */

/*******************  Bit definition for IWDG_SR register  ********************/
#define  IWDG_SR_PVU                         0x01U               /*!<Watchdog prescaler value update      */
#define  IWDG_SR_RVU                         0x02U               /*!<Watchdog counter reload value update */


/******************************************************************************/
/*                                                                            */
/*                             Power Control                                  */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition for PWR_CR register  ********************/
#define  PWR_CR_LPDS                         0x00000001U     /*!< Low-Power Deepsleep                 */
#define  PWR_CR_PDDS                         0x00000002U     /*!< Power Down Deepsleep                */
#define  PWR_CR_CWUF                         0x00000004U     /*!< Clear Wakeup Flag                   */
#define  PWR_CR_CSBF                         0x00000008U     /*!< Clear Standby Flag                  */
#define  PWR_CR_PVDE                         0x00000010U     /*!< Power Voltage Detector Enable       */

#define  PWR_CR_PLS                          0x000000E0U     /*!< PLS[2:0] bits (PVD Level Selection) */
#define  PWR_CR_PLS_0                        0x00000020U     /*!< Bit 0 */
#define  PWR_CR_PLS_1                        0x00000040U     /*!< Bit 1 */
#define  PWR_CR_PLS_2                        0x00000080U     /*!< Bit 2 */

/*!< PVD level configuration */
#define  PWR_CR_PLS_LEV0                     0x00000000U     /*!< PVD level 0 */
#define  PWR_CR_PLS_LEV1                     0x00000020U     /*!< PVD level 1 */
#define  PWR_CR_PLS_LEV2                     0x00000040U     /*!< PVD level 2 */
#define  PWR_CR_PLS_LEV3                     0x00000060U     /*!< PVD level 3 */
#define  PWR_CR_PLS_LEV4                     0x00000080U     /*!< PVD level 4 */
#define  PWR_CR_PLS_LEV5                     0x000000A0U     /*!< PVD level 5 */
#define  PWR_CR_PLS_LEV6                     0x000000C0U     /*!< PVD level 6 */
#define  PWR_CR_PLS_LEV7                     0x000000E0U     /*!< PVD level 7 */

#define  PWR_CR_DBP                          0x00000100U     /*!< Disable Backup Domain write protection               */
#define  PWR_CR_FPDS                         0x00000200U     /*!< Flash power down in Stop mode                        */
#define  PWR_CR_VOS                          0x00004000U     /*!< VOS bit (Regulator voltage scaling output selection) */

/* Legacy define */
#define  PWR_CR_PMODE                        PWR_CR_VOS

/*******************  Bit definition for PWR_CSR register  ********************/
#define  PWR_CSR_WUF                         0x00000001U     /*!< Wakeup Flag                                      */
#define  PWR_CSR_SBF                         0x00000002U     /*!< Standby Flag                                     */
#define  PWR_CSR_PVDO                        0x00000004U     /*!< PVD Output                                       */
#define  PWR_CSR_BRR                         0x00000008U     /*!< Backup regulator ready                           */
#define  PWR_CSR_EWUP                        0x00000100U     /*!< Enable WKUP pin                                  */
#define  PWR_CSR_BRE                         0x00000200U     /*!< Backup regulator enable                          */
#define  PWR_CSR_VOSRDY                      0x00004000U     /*!< Regulator voltage scaling output selection ready */

/* Legacy define */
#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY

/******************************************************************************/
/*                                                                            */
/*                         Reset and Clock Control                            */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition for RCC_CR register  ********************/
#define  RCC_CR_HSION                        0x00000001U
#define  RCC_CR_HSIRDY                       0x00000002U

#define  RCC_CR_HSITRIM                      0x000000F8U
#define  RCC_CR_HSITRIM_0                    0x00000008U/*!<Bit 0 */
#define  RCC_CR_HSITRIM_1                    0x00000010U/*!<Bit 1 */
#define  RCC_CR_HSITRIM_2                    0x00000020U/*!<Bit 2 */
#define  RCC_CR_HSITRIM_3                    0x00000040U/*!<Bit 3 */
#define  RCC_CR_HSITRIM_4                    0x00000080U/*!<Bit 4 */

#define  RCC_CR_HSICAL                       0x0000FF00U
#define  RCC_CR_HSICAL_0                     0x00000100U/*!<Bit 0 */
#define  RCC_CR_HSICAL_1                     0x00000200U/*!<Bit 1 */
#define  RCC_CR_HSICAL_2                     0x00000400U/*!<Bit 2 */
#define  RCC_CR_HSICAL_3                     0x00000800U/*!<Bit 3 */
#define  RCC_CR_HSICAL_4                     0x00001000U/*!<Bit 4 */
#define  RCC_CR_HSICAL_5                     0x00002000U/*!<Bit 5 */
#define  RCC_CR_HSICAL_6                     0x00004000U/*!<Bit 6 */
#define  RCC_CR_HSICAL_7                     0x00008000U/*!<Bit 7 */

#define  RCC_CR_HSEON                        0x00010000U
#define  RCC_CR_HSERDY                       0x00020000U
#define  RCC_CR_HSEBYP                       0x00040000U
#define  RCC_CR_CSSON                        0x00080000U
#define  RCC_CR_PLLON                        0x01000000U
#define  RCC_CR_PLLRDY                       0x02000000U
#define  RCC_CR_PLLI2SON                     0x04000000U
#define  RCC_CR_PLLI2SRDY                    0x08000000U

/********************  Bit definition for RCC_PLLCFGR register  ***************/
#define  RCC_PLLCFGR_PLLM                    0x0000003FU
#define  RCC_PLLCFGR_PLLM_0                  0x00000001U
#define  RCC_PLLCFGR_PLLM_1                  0x00000002U
#define  RCC_PLLCFGR_PLLM_2                  0x00000004U
#define  RCC_PLLCFGR_PLLM_3                  0x00000008U
#define  RCC_PLLCFGR_PLLM_4                  0x00000010U
#define  RCC_PLLCFGR_PLLM_5                  0x00000020U

#define  RCC_PLLCFGR_PLLN                     0x00007FC0U
#define  RCC_PLLCFGR_PLLN_0                   0x00000040U
#define  RCC_PLLCFGR_PLLN_1                   0x00000080U
#define  RCC_PLLCFGR_PLLN_2                   0x00000100U
#define  RCC_PLLCFGR_PLLN_3                   0x00000200U
#define  RCC_PLLCFGR_PLLN_4                   0x00000400U
#define  RCC_PLLCFGR_PLLN_5                   0x00000800U
#define  RCC_PLLCFGR_PLLN_6                   0x00001000U
#define  RCC_PLLCFGR_PLLN_7                   0x00002000U
#define  RCC_PLLCFGR_PLLN_8                   0x00004000U

#define  RCC_PLLCFGR_PLLP                    0x00030000U
#define  RCC_PLLCFGR_PLLP_0                  0x00010000U
#define  RCC_PLLCFGR_PLLP_1                  0x00020000U

#define  RCC_PLLCFGR_PLLSRC                  0x00400000U
#define  RCC_PLLCFGR_PLLSRC_HSE              0x00400000U
#define  RCC_PLLCFGR_PLLSRC_HSI              0x00000000U

#define  RCC_PLLCFGR_PLLQ                    0x0F000000U
#define  RCC_PLLCFGR_PLLQ_0                  0x01000000U
#define  RCC_PLLCFGR_PLLQ_1                  0x02000000U
#define  RCC_PLLCFGR_PLLQ_2                  0x04000000U
#define  RCC_PLLCFGR_PLLQ_3                  0x08000000U

/********************  Bit definition for RCC_CFGR register  ******************/
/*!< SW configuration */
#define  RCC_CFGR_SW                         0x00000003U        /*!< SW[1:0] bits (System clock Switch) */
#define  RCC_CFGR_SW_0                       0x00000001U        /*!< Bit 0 */
#define  RCC_CFGR_SW_1                       0x00000002U        /*!< Bit 1 */

#define  RCC_CFGR_SW_HSI                     0x00000000U        /*!< HSI selected as system clock */
#define  RCC_CFGR_SW_HSE                     0x00000001U        /*!< HSE selected as system clock */
#define  RCC_CFGR_SW_PLL                     0x00000002U        /*!< PLL selected as system clock */

/*!< SWS configuration */
#define  RCC_CFGR_SWS                        0x0000000CU        /*!< SWS[1:0] bits (System Clock Switch Status) */
#define  RCC_CFGR_SWS_0                      0x00000004U        /*!< Bit 0 */
#define  RCC_CFGR_SWS_1                      0x00000008U        /*!< Bit 1 */

#define  RCC_CFGR_SWS_HSI                    0x00000000U        /*!< HSI oscillator used as system clock */
#define  RCC_CFGR_SWS_HSE                    0x00000004U        /*!< HSE oscillator used as system clock */
#define  RCC_CFGR_SWS_PLL                    0x00000008U        /*!< PLL used as system clock */

/*!< HPRE configuration */
#define  RCC_CFGR_HPRE                       0x000000F0U        /*!< HPRE[3:0] bits (AHB prescaler) */
#define  RCC_CFGR_HPRE_0                     0x00000010U        /*!< Bit 0 */
#define  RCC_CFGR_HPRE_1                     0x00000020U        /*!< Bit 1 */
#define  RCC_CFGR_HPRE_2                     0x00000040U        /*!< Bit 2 */
#define  RCC_CFGR_HPRE_3                     0x00000080U        /*!< Bit 3 */

#define  RCC_CFGR_HPRE_DIV1                  0x00000000U        /*!< SYSCLK not divided */
#define  RCC_CFGR_HPRE_DIV2                  0x00000080U        /*!< SYSCLK divided by 2 */
#define  RCC_CFGR_HPRE_DIV4                  0x00000090U        /*!< SYSCLK divided by 4 */
#define  RCC_CFGR_HPRE_DIV8                  0x000000A0U        /*!< SYSCLK divided by 8 */
#define  RCC_CFGR_HPRE_DIV16                 0x000000B0U        /*!< SYSCLK divided by 16 */
#define  RCC_CFGR_HPRE_DIV64                 0x000000C0U        /*!< SYSCLK divided by 64 */
#define  RCC_CFGR_HPRE_DIV128                0x000000D0U        /*!< SYSCLK divided by 128 */
#define  RCC_CFGR_HPRE_DIV256                0x000000E0U        /*!< SYSCLK divided by 256 */
#define  RCC_CFGR_HPRE_DIV512                0x000000F0U        /*!< SYSCLK divided by 512 */

/*!< PPRE1 configuration */
#define  RCC_CFGR_PPRE1                      0x00001C00U        /*!< PRE1[2:0] bits (APB1 prescaler) */
#define  RCC_CFGR_PPRE1_0                    0x00000400U        /*!< Bit 0 */
#define  RCC_CFGR_PPRE1_1                    0x00000800U        /*!< Bit 1 */
#define  RCC_CFGR_PPRE1_2                    0x00001000U        /*!< Bit 2 */

#define  RCC_CFGR_PPRE1_DIV1                 0x00000000U        /*!< HCLK not divided */
#define  RCC_CFGR_PPRE1_DIV2                 0x00001000U        /*!< HCLK divided by 2 */
#define  RCC_CFGR_PPRE1_DIV4                 0x00001400U        /*!< HCLK divided by 4 */
#define  RCC_CFGR_PPRE1_DIV8                 0x00001800U        /*!< HCLK divided by 8 */
#define  RCC_CFGR_PPRE1_DIV16                0x00001C00U        /*!< HCLK divided by 16 */

/*!< PPRE2 configuration */
#define  RCC_CFGR_PPRE2                      0x0000E000U        /*!< PRE2[2:0] bits (APB2 prescaler) */
#define  RCC_CFGR_PPRE2_0                    0x00002000U        /*!< Bit 0 */
#define  RCC_CFGR_PPRE2_1                    0x00004000U        /*!< Bit 1 */
#define  RCC_CFGR_PPRE2_2                    0x00008000U        /*!< Bit 2 */

#define  RCC_CFGR_PPRE2_DIV1                 0x00000000U        /*!< HCLK not divided */
#define  RCC_CFGR_PPRE2_DIV2                 0x00008000U        /*!< HCLK divided by 2 */
#define  RCC_CFGR_PPRE2_DIV4                 0x0000A000U        /*!< HCLK divided by 4 */
#define  RCC_CFGR_PPRE2_DIV8                 0x0000C000U        /*!< HCLK divided by 8 */
#define  RCC_CFGR_PPRE2_DIV16                0x0000E000U        /*!< HCLK divided by 16 */

/*!< RTCPRE configuration */
#define  RCC_CFGR_RTCPRE                     0x001F0000U
#define  RCC_CFGR_RTCPRE_0                   0x00010000U
#define  RCC_CFGR_RTCPRE_1                   0x00020000U
#define  RCC_CFGR_RTCPRE_2                   0x00040000U
#define  RCC_CFGR_RTCPRE_3                   0x00080000U
#define  RCC_CFGR_RTCPRE_4                   0x00100000U

/*!< MCO1 configuration */
#define  RCC_CFGR_MCO1                       0x00600000U
#define  RCC_CFGR_MCO1_0                     0x00200000U
#define  RCC_CFGR_MCO1_1                     0x00400000U

#define  RCC_CFGR_I2SSRC                     0x00800000U

#define  RCC_CFGR_MCO1PRE                    0x07000000U
#define  RCC_CFGR_MCO1PRE_0                  0x01000000U
#define  RCC_CFGR_MCO1PRE_1                  0x02000000U
#define  RCC_CFGR_MCO1PRE_2                  0x04000000U

#define  RCC_CFGR_MCO2PRE                    0x38000000U
#define  RCC_CFGR_MCO2PRE_0                  0x08000000U
#define  RCC_CFGR_MCO2PRE_1                  0x10000000U
#define  RCC_CFGR_MCO2PRE_2                  0x20000000U

#define  RCC_CFGR_MCO2                       0xC0000000U
#define  RCC_CFGR_MCO2_0                     0x40000000U
#define  RCC_CFGR_MCO2_1                     0x80000000U

/********************  Bit definition for RCC_CIR register  *******************/
#define  RCC_CIR_LSIRDYF                     0x00000001U
#define  RCC_CIR_LSERDYF                     0x00000002U
#define  RCC_CIR_HSIRDYF                     0x00000004U
#define  RCC_CIR_HSERDYF                     0x00000008U
#define  RCC_CIR_PLLRDYF                     0x00000010U
#define  RCC_CIR_PLLI2SRDYF                  0x00000020U

#define  RCC_CIR_CSSF                        0x00000080U
#define  RCC_CIR_LSIRDYIE                    0x00000100U
#define  RCC_CIR_LSERDYIE                    0x00000200U
#define  RCC_CIR_HSIRDYIE                    0x00000400U
#define  RCC_CIR_HSERDYIE                    0x00000800U
#define  RCC_CIR_PLLRDYIE                    0x00001000U
#define  RCC_CIR_PLLI2SRDYIE                 0x00002000U

#define  RCC_CIR_LSIRDYC                     0x00010000U
#define  RCC_CIR_LSERDYC                     0x00020000U
#define  RCC_CIR_HSIRDYC                     0x00040000U
#define  RCC_CIR_HSERDYC                     0x00080000U
#define  RCC_CIR_PLLRDYC                     0x00100000U
#define  RCC_CIR_PLLI2SRDYC                  0x00200000U

#define  RCC_CIR_CSSC                        0x00800000U

/********************  Bit definition for RCC_AHB1RSTR register  **************/
#define  RCC_AHB1RSTR_GPIOARST               0x00000001U
#define  RCC_AHB1RSTR_GPIOBRST               0x00000002U
#define  RCC_AHB1RSTR_GPIOCRST               0x00000004U
#define  RCC_AHB1RSTR_GPIODRST               0x00000008U
#define  RCC_AHB1RSTR_GPIOERST               0x00000010U
#define  RCC_AHB1RSTR_GPIOFRST               0x00000020U
#define  RCC_AHB1RSTR_GPIOGRST               0x00000040U
#define  RCC_AHB1RSTR_GPIOHRST               0x00000080U
#define  RCC_AHB1RSTR_GPIOIRST               0x00000100U
#define  RCC_AHB1RSTR_CRCRST                 0x00001000U
#define  RCC_AHB1RSTR_DMA1RST                0x00200000U
#define  RCC_AHB1RSTR_DMA2RST                0x00400000U
#define  RCC_AHB1RSTR_ETHMACRST              0x02000000U
#define  RCC_AHB1RSTR_OTGHRST                0x20000000U

/********************  Bit definition for RCC_AHB2RSTR register  **************/
#define  RCC_AHB2RSTR_DCMIRST                0x00000001U
#define  RCC_AHB2RSTR_CRYPRST                0x00000010U
#define  RCC_AHB2RSTR_HASHRST                0x00000020U
 /* maintained for legacy purpose */
 #define  RCC_AHB2RSTR_HSAHRST                RCC_AHB2RSTR_HASHRST
#define  RCC_AHB2RSTR_RNGRST                 0x00000040U
#define  RCC_AHB2RSTR_OTGFSRST               0x00000080U

/********************  Bit definition for RCC_AHB3RSTR register  **************/

#define  RCC_AHB3RSTR_FSMCRST                0x00000001U

/********************  Bit definition for RCC_APB1RSTR register  **************/
#define  RCC_APB1RSTR_TIM2RST                0x00000001U
#define  RCC_APB1RSTR_TIM3RST                0x00000002U
#define  RCC_APB1RSTR_TIM4RST                0x00000004U
#define  RCC_APB1RSTR_TIM5RST                0x00000008U
#define  RCC_APB1RSTR_TIM6RST                0x00000010U
#define  RCC_APB1RSTR_TIM7RST                0x00000020U
#define  RCC_APB1RSTR_TIM12RST               0x00000040U
#define  RCC_APB1RSTR_TIM13RST               0x00000080U
#define  RCC_APB1RSTR_TIM14RST               0x00000100U
#define  RCC_APB1RSTR_WWDGRST                0x00000800U
#define  RCC_APB1RSTR_SPI2RST                0x00004000U
#define  RCC_APB1RSTR_SPI3RST                0x00008000U
#define  RCC_APB1RSTR_USART2RST              0x00020000U
#define  RCC_APB1RSTR_USART3RST              0x00040000U
#define  RCC_APB1RSTR_UART4RST               0x00080000U
#define  RCC_APB1RSTR_UART5RST               0x00100000U
#define  RCC_APB1RSTR_I2C1RST                0x00200000U
#define  RCC_APB1RSTR_I2C2RST                0x00400000U
#define  RCC_APB1RSTR_I2C3RST                0x00800000U
#define  RCC_APB1RSTR_CAN1RST                0x02000000U
#define  RCC_APB1RSTR_CAN2RST                0x04000000U
#define  RCC_APB1RSTR_PWRRST                 0x10000000U
#define  RCC_APB1RSTR_DACRST                 0x20000000U

/********************  Bit definition for RCC_APB2RSTR register  **************/
#define  RCC_APB2RSTR_TIM1RST                0x00000001U
#define  RCC_APB2RSTR_TIM8RST                0x00000002U
#define  RCC_APB2RSTR_USART1RST              0x00000010U
#define  RCC_APB2RSTR_USART6RST              0x00000020U
#define  RCC_APB2RSTR_ADCRST                 0x00000100U
#define  RCC_APB2RSTR_SDIORST                0x00000800U
#define  RCC_APB2RSTR_SPI1RST                0x00001000U
#define  RCC_APB2RSTR_SYSCFGRST              0x00004000U
#define  RCC_APB2RSTR_TIM9RST                0x00010000U
#define  RCC_APB2RSTR_TIM10RST               0x00020000U
#define  RCC_APB2RSTR_TIM11RST               0x00040000U

/* Old SPI1RST bit definition, maintained for legacy purpose */
#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST

/********************  Bit definition for RCC_AHB1ENR register  ***************/
#define  RCC_AHB1ENR_GPIOAEN                 0x00000001U
#define  RCC_AHB1ENR_GPIOBEN                 0x00000002U
#define  RCC_AHB1ENR_GPIOCEN                 0x00000004U
#define  RCC_AHB1ENR_GPIODEN                 0x00000008U
#define  RCC_AHB1ENR_GPIOEEN                 0x00000010U
#define  RCC_AHB1ENR_GPIOFEN                 0x00000020U
#define  RCC_AHB1ENR_GPIOGEN                 0x00000040U
#define  RCC_AHB1ENR_GPIOHEN                 0x00000080U
#define  RCC_AHB1ENR_GPIOIEN                 0x00000100U
#define  RCC_AHB1ENR_CRCEN                   0x00001000U
#define  RCC_AHB1ENR_BKPSRAMEN               0x00040000U
#define  RCC_AHB1ENR_CCMDATARAMEN            0x00100000U
#define  RCC_AHB1ENR_DMA1EN                  0x00200000U
#define  RCC_AHB1ENR_DMA2EN                  0x00400000U

#define  RCC_AHB1ENR_ETHMACEN                0x02000000U
#define  RCC_AHB1ENR_ETHMACTXEN              0x04000000U
#define  RCC_AHB1ENR_ETHMACRXEN              0x08000000U
#define  RCC_AHB1ENR_ETHMACPTPEN             0x10000000U
#define  RCC_AHB1ENR_OTGHSEN                 0x20000000U
#define  RCC_AHB1ENR_OTGHSULPIEN             0x40000000U

/********************  Bit definition for RCC_AHB2ENR register  ***************/
#define  RCC_AHB2ENR_DCMIEN                  0x00000001U
#define  RCC_AHB2ENR_CRYPEN                  0x00000010U
#define  RCC_AHB2ENR_HASHEN                  0x00000020U
#define  RCC_AHB2ENR_RNGEN                   0x00000040U
#define  RCC_AHB2ENR_OTGFSEN                 0x00000080U

/********************  Bit definition for RCC_AHB3ENR register  ***************/

#define  RCC_AHB3ENR_FSMCEN                  0x00000001U

/********************  Bit definition for RCC_APB1ENR register  ***************/
#define  RCC_APB1ENR_TIM2EN                  0x00000001U
#define  RCC_APB1ENR_TIM3EN                  0x00000002U
#define  RCC_APB1ENR_TIM4EN                  0x00000004U
#define  RCC_APB1ENR_TIM5EN                  0x00000008U
#define  RCC_APB1ENR_TIM6EN                  0x00000010U
#define  RCC_APB1ENR_TIM7EN                  0x00000020U
#define  RCC_APB1ENR_TIM12EN                 0x00000040U
#define  RCC_APB1ENR_TIM13EN                 0x00000080U
#define  RCC_APB1ENR_TIM14EN                 0x00000100U
#define  RCC_APB1ENR_WWDGEN                  0x00000800U
#define  RCC_APB1ENR_SPI2EN                  0x00004000U
#define  RCC_APB1ENR_SPI3EN                  0x00008000U
#define  RCC_APB1ENR_USART2EN                0x00020000U
#define  RCC_APB1ENR_USART3EN                0x00040000U
#define  RCC_APB1ENR_UART4EN                 0x00080000U
#define  RCC_APB1ENR_UART5EN                 0x00100000U
#define  RCC_APB1ENR_I2C1EN                  0x00200000U
#define  RCC_APB1ENR_I2C2EN                  0x00400000U
#define  RCC_APB1ENR_I2C3EN                  0x00800000U
#define  RCC_APB1ENR_CAN1EN                  0x02000000U
#define  RCC_APB1ENR_CAN2EN                  0x04000000U
#define  RCC_APB1ENR_PWREN                   0x10000000U
#define  RCC_APB1ENR_DACEN                   0x20000000U

/********************  Bit definition for RCC_APB2ENR register  ***************/
#define  RCC_APB2ENR_TIM1EN                  0x00000001U
#define  RCC_APB2ENR_TIM8EN                  0x00000002U
#define  RCC_APB2ENR_USART1EN                0x00000010U
#define  RCC_APB2ENR_USART6EN                0x00000020U
#define  RCC_APB2ENR_ADC1EN                  0x00000100U
#define  RCC_APB2ENR_ADC2EN                  0x00000200U
#define  RCC_APB2ENR_ADC3EN                  0x00000400U
#define  RCC_APB2ENR_SDIOEN                  0x00000800U
#define  RCC_APB2ENR_SPI1EN                  0x00001000U
#define  RCC_APB2ENR_SYSCFGEN                0x00004000U
#define  RCC_APB2ENR_TIM9EN                  0x00010000U
#define  RCC_APB2ENR_TIM10EN                 0x00020000U
#define  RCC_APB2ENR_TIM11EN                 0x00040000U
#define  RCC_APB2ENR_SPI5EN                  0x00100000U
#define  RCC_APB2ENR_SPI6EN                  0x00200000U

/********************  Bit definition for RCC_AHB1LPENR register  *************/
#define  RCC_AHB1LPENR_GPIOALPEN             0x00000001U
#define  RCC_AHB1LPENR_GPIOBLPEN             0x00000002U
#define  RCC_AHB1LPENR_GPIOCLPEN             0x00000004U
#define  RCC_AHB1LPENR_GPIODLPEN             0x00000008U
#define  RCC_AHB1LPENR_GPIOELPEN             0x00000010U
#define  RCC_AHB1LPENR_GPIOFLPEN             0x00000020U
#define  RCC_AHB1LPENR_GPIOGLPEN             0x00000040U
#define  RCC_AHB1LPENR_GPIOHLPEN             0x00000080U
#define  RCC_AHB1LPENR_GPIOILPEN             0x00000100U
#define  RCC_AHB1LPENR_CRCLPEN               0x00001000U
#define  RCC_AHB1LPENR_FLITFLPEN             0x00008000U
#define  RCC_AHB1LPENR_SRAM1LPEN             0x00010000U
#define  RCC_AHB1LPENR_SRAM2LPEN             0x00020000U
#define  RCC_AHB1LPENR_BKPSRAMLPEN           0x00040000U
#define  RCC_AHB1LPENR_DMA1LPEN              0x00200000U
#define  RCC_AHB1LPENR_DMA2LPEN              0x00400000U
#define  RCC_AHB1LPENR_ETHMACLPEN            0x02000000U
#define  RCC_AHB1LPENR_ETHMACTXLPEN          0x04000000U
#define  RCC_AHB1LPENR_ETHMACRXLPEN          0x08000000U
#define  RCC_AHB1LPENR_ETHMACPTPLPEN         0x10000000U
#define  RCC_AHB1LPENR_OTGHSLPEN             0x20000000U
#define  RCC_AHB1LPENR_OTGHSULPILPEN         0x40000000U

/********************  Bit definition for RCC_AHB2LPENR register  *************/
#define  RCC_AHB2LPENR_DCMILPEN              0x00000001U
#define  RCC_AHB2LPENR_CRYPLPEN              0x00000010U
#define  RCC_AHB2LPENR_HASHLPEN              0x00000020U
#define  RCC_AHB2LPENR_RNGLPEN               0x00000040U
#define  RCC_AHB2LPENR_OTGFSLPEN             0x00000080U

/********************  Bit definition for RCC_AHB3LPENR register  *************/

#define  RCC_AHB3LPENR_FSMCLPEN              0x00000001U

/********************  Bit definition for RCC_APB1LPENR register  *************/
#define  RCC_APB1LPENR_TIM2LPEN              0x00000001U
#define  RCC_APB1LPENR_TIM3LPEN              0x00000002U
#define  RCC_APB1LPENR_TIM4LPEN              0x00000004U
#define  RCC_APB1LPENR_TIM5LPEN              0x00000008U
#define  RCC_APB1LPENR_TIM6LPEN              0x00000010U
#define  RCC_APB1LPENR_TIM7LPEN              0x00000020U
#define  RCC_APB1LPENR_TIM12LPEN             0x00000040U
#define  RCC_APB1LPENR_TIM13LPEN             0x00000080U
#define  RCC_APB1LPENR_TIM14LPEN             0x00000100U
#define  RCC_APB1LPENR_WWDGLPEN              0x00000800U
#define  RCC_APB1LPENR_SPI2LPEN              0x00004000U
#define  RCC_APB1LPENR_SPI3LPEN              0x00008000U
#define  RCC_APB1LPENR_USART2LPEN            0x00020000U
#define  RCC_APB1LPENR_USART3LPEN            0x00040000U
#define  RCC_APB1LPENR_UART4LPEN             0x00080000U
#define  RCC_APB1LPENR_UART5LPEN             0x00100000U
#define  RCC_APB1LPENR_I2C1LPEN              0x00200000U
#define  RCC_APB1LPENR_I2C2LPEN              0x00400000U
#define  RCC_APB1LPENR_I2C3LPEN              0x00800000U
#define  RCC_APB1LPENR_CAN1LPEN              0x02000000U
#define  RCC_APB1LPENR_CAN2LPEN              0x04000000U
#define  RCC_APB1LPENR_PWRLPEN               0x10000000U
#define  RCC_APB1LPENR_DACLPEN               0x20000000U

/********************  Bit definition for RCC_APB2LPENR register  *************/
#define  RCC_APB2LPENR_TIM1LPEN              0x00000001U
#define  RCC_APB2LPENR_TIM8LPEN              0x00000002U
#define  RCC_APB2LPENR_USART1LPEN            0x00000010U
#define  RCC_APB2LPENR_USART6LPEN            0x00000020U
#define  RCC_APB2LPENR_ADC1LPEN              0x00000100U
#define  RCC_APB2LPENR_ADC2LPEN              0x00000200U
#define  RCC_APB2LPENR_ADC3LPEN              0x00000400U
#define  RCC_APB2LPENR_SDIOLPEN              0x00000800U
#define  RCC_APB2LPENR_SPI1LPEN              0x00001000U
#define  RCC_APB2LPENR_SYSCFGLPEN            0x00004000U
#define  RCC_APB2LPENR_TIM9LPEN              0x00010000U
#define  RCC_APB2LPENR_TIM10LPEN             0x00020000U
#define  RCC_APB2LPENR_TIM11LPEN             0x00040000U

/********************  Bit definition for RCC_BDCR register  ******************/
#define  RCC_BDCR_LSEON                      0x00000001U
#define  RCC_BDCR_LSERDY                     0x00000002U
#define  RCC_BDCR_LSEBYP                     0x00000004U

#define  RCC_BDCR_RTCSEL                    0x00000300U
#define  RCC_BDCR_RTCSEL_0                  0x00000100U
#define  RCC_BDCR_RTCSEL_1                  0x00000200U

#define  RCC_BDCR_RTCEN                      0x00008000U
#define  RCC_BDCR_BDRST                      0x00010000U

/********************  Bit definition for RCC_CSR register  *******************/
#define  RCC_CSR_LSION                       0x00000001U
#define  RCC_CSR_LSIRDY                      0x00000002U
#define  RCC_CSR_RMVF                        0x01000000U
#define  RCC_CSR_BORRSTF                     0x02000000U
#define  RCC_CSR_PADRSTF                     0x04000000U
#define  RCC_CSR_PORRSTF                     0x08000000U
#define  RCC_CSR_SFTRSTF                     0x10000000U
#define  RCC_CSR_WDGRSTF                     0x20000000U
#define  RCC_CSR_WWDGRSTF                    0x40000000U
#define  RCC_CSR_LPWRRSTF                    0x80000000U

/********************  Bit definition for RCC_SSCGR register  *****************/
#define  RCC_SSCGR_MODPER                    0x00001FFFU
#define  RCC_SSCGR_INCSTEP                   0x0FFFE000U
#define  RCC_SSCGR_SPREADSEL                 0x40000000U
#define  RCC_SSCGR_SSCGEN                    0x80000000U

/********************  Bit definition for RCC_PLLI2SCFGR register  ************/
#define  RCC_PLLI2SCFGR_PLLI2SN              0x00007FC0U
#define  RCC_PLLI2SCFGR_PLLI2SN_0            0x00000040U
#define  RCC_PLLI2SCFGR_PLLI2SN_1            0x00000080U
#define  RCC_PLLI2SCFGR_PLLI2SN_2            0x00000100U
#define  RCC_PLLI2SCFGR_PLLI2SN_3            0x00000200U
#define  RCC_PLLI2SCFGR_PLLI2SN_4            0x00000400U
#define  RCC_PLLI2SCFGR_PLLI2SN_5            0x00000800U
#define  RCC_PLLI2SCFGR_PLLI2SN_6            0x00001000U
#define  RCC_PLLI2SCFGR_PLLI2SN_7            0x00002000U
#define  RCC_PLLI2SCFGR_PLLI2SN_8            0x00004000U

#define  RCC_PLLI2SCFGR_PLLI2SR              0x70000000U
#define  RCC_PLLI2SCFGR_PLLI2SR_0            0x10000000U
#define  RCC_PLLI2SCFGR_PLLI2SR_1            0x20000000U
#define  RCC_PLLI2SCFGR_PLLI2SR_2            0x40000000U

/******************************************************************************/
/*                                                                            */
/*                                    RNG                                     */
/*                                                                            */
/******************************************************************************/
/********************  Bits definition for RNG_CR register  *******************/
#define RNG_CR_RNGEN                         0x00000004U
#define RNG_CR_IE                            0x00000008U

/********************  Bits definition for RNG_SR register  *******************/
#define RNG_SR_DRDY                          0x00000001U
#define RNG_SR_CECS                          0x00000002U
#define RNG_SR_SECS                          0x00000004U
#define RNG_SR_CEIS                          0x00000020U
#define RNG_SR_SEIS                          0x00000040U

/******************************************************************************/
/*                                                                            */
/*                           Real-Time Clock (RTC)                            */
/*                                                                            */
/******************************************************************************/
/********************  Bits definition for RTC_TR register  *******************/
#define RTC_TR_PM                            0x00400000U
#define RTC_TR_HT                            0x00300000U
#define RTC_TR_HT_0                          0x00100000U
#define RTC_TR_HT_1                          0x00200000U
#define RTC_TR_HU                            0x000F0000U
#define RTC_TR_HU_0                          0x00010000U
#define RTC_TR_HU_1                          0x00020000U
#define RTC_TR_HU_2                          0x00040000U
#define RTC_TR_HU_3                          0x00080000U
#define RTC_TR_MNT                           0x00007000U
#define RTC_TR_MNT_0                         0x00001000U
#define RTC_TR_MNT_1                         0x00002000U
#define RTC_TR_MNT_2                         0x00004000U
#define RTC_TR_MNU                           0x00000F00U
#define RTC_TR_MNU_0                         0x00000100U
#define RTC_TR_MNU_1                         0x00000200U
#define RTC_TR_MNU_2                         0x00000400U
#define RTC_TR_MNU_3                         0x00000800U
#define RTC_TR_ST                            0x00000070U
#define RTC_TR_ST_0                          0x00000010U
#define RTC_TR_ST_1                          0x00000020U
#define RTC_TR_ST_2                          0x00000040U
#define RTC_TR_SU                            0x0000000FU
#define RTC_TR_SU_0                          0x00000001U
#define RTC_TR_SU_1                          0x00000002U
#define RTC_TR_SU_2                          0x00000004U
#define RTC_TR_SU_3                          0x00000008U

/********************  Bits definition for RTC_DR register  *******************/
#define RTC_DR_YT                            0x00F00000U
#define RTC_DR_YT_0                          0x00100000U
#define RTC_DR_YT_1                          0x00200000U
#define RTC_DR_YT_2                          0x00400000U
#define RTC_DR_YT_3                          0x00800000U
#define RTC_DR_YU                            0x000F0000U
#define RTC_DR_YU_0                          0x00010000U
#define RTC_DR_YU_1                          0x00020000U
#define RTC_DR_YU_2                          0x00040000U
#define RTC_DR_YU_3                          0x00080000U
#define RTC_DR_WDU                           0x0000E000U
#define RTC_DR_WDU_0                         0x00002000U
#define RTC_DR_WDU_1                         0x00004000U
#define RTC_DR_WDU_2                         0x00008000U
#define RTC_DR_MT                            0x00001000U
#define RTC_DR_MU                            0x00000F00U
#define RTC_DR_MU_0                          0x00000100U
#define RTC_DR_MU_1                          0x00000200U
#define RTC_DR_MU_2                          0x00000400U
#define RTC_DR_MU_3                          0x00000800U
#define RTC_DR_DT                            0x00000030U
#define RTC_DR_DT_0                          0x00000010U
#define RTC_DR_DT_1                          0x00000020U
#define RTC_DR_DU                            0x0000000FU
#define RTC_DR_DU_0                          0x00000001U
#define RTC_DR_DU_1                          0x00000002U
#define RTC_DR_DU_2                          0x00000004U
#define RTC_DR_DU_3                          0x00000008U

/********************  Bits definition for RTC_CR register  *******************/
#define RTC_CR_COE                           0x00800000U
#define RTC_CR_OSEL                          0x00600000U
#define RTC_CR_OSEL_0                        0x00200000U
#define RTC_CR_OSEL_1                        0x00400000U
#define RTC_CR_POL                           0x00100000U
#define RTC_CR_COSEL                         0x00080000U
#define RTC_CR_BCK                           0x00040000U
#define RTC_CR_SUB1H                         0x00020000U
#define RTC_CR_ADD1H                         0x00010000U
#define RTC_CR_TSIE                          0x00008000U
#define RTC_CR_WUTIE                         0x00004000U
#define RTC_CR_ALRBIE                        0x00002000U
#define RTC_CR_ALRAIE                        0x00001000U
#define RTC_CR_TSE                           0x00000800U
#define RTC_CR_WUTE                          0x00000400U
#define RTC_CR_ALRBE                         0x00000200U
#define RTC_CR_ALRAE                         0x00000100U
#define RTC_CR_DCE                           0x00000080U
#define RTC_CR_FMT                           0x00000040U
#define RTC_CR_BYPSHAD                       0x00000020U
#define RTC_CR_REFCKON                       0x00000010U
#define RTC_CR_TSEDGE                        0x00000008U
#define RTC_CR_WUCKSEL                       0x00000007U
#define RTC_CR_WUCKSEL_0                     0x00000001U
#define RTC_CR_WUCKSEL_1                     0x00000002U
#define RTC_CR_WUCKSEL_2                     0x00000004U

/********************  Bits definition for RTC_ISR register  ******************/
#define RTC_ISR_RECALPF                      0x00010000U
#define RTC_ISR_TAMP1F                       0x00002000U
#define RTC_ISR_TAMP2F                       0x00004000U
#define RTC_ISR_TSOVF                        0x00001000U
#define RTC_ISR_TSF                          0x00000800U
#define RTC_ISR_WUTF                         0x00000400U
#define RTC_ISR_ALRBF                        0x00000200U
#define RTC_ISR_ALRAF                        0x00000100U
#define RTC_ISR_INIT                         0x00000080U
#define RTC_ISR_INITF                        0x00000040U
#define RTC_ISR_RSF                          0x00000020U
#define RTC_ISR_INITS                        0x00000010U
#define RTC_ISR_SHPF                         0x00000008U
#define RTC_ISR_WUTWF                        0x00000004U
#define RTC_ISR_ALRBWF                       0x00000002U
#define RTC_ISR_ALRAWF                       0x00000001U

/********************  Bits definition for RTC_PRER register  *****************/
#define RTC_PRER_PREDIV_A                    0x007F0000U
#define RTC_PRER_PREDIV_S                    0x00007FFFU

/********************  Bits definition for RTC_WUTR register  *****************/
#define RTC_WUTR_WUT                         0x0000FFFFU

/********************  Bits definition for RTC_CALIBR register  ***************/
#define RTC_CALIBR_DCS                       0x00000080U
#define RTC_CALIBR_DC                        0x0000001FU

/********************  Bits definition for RTC_ALRMAR register  ***************/
#define RTC_ALRMAR_MSK4                      0x80000000U
#define RTC_ALRMAR_WDSEL                     0x40000000U
#define RTC_ALRMAR_DT                        0x30000000U
#define RTC_ALRMAR_DT_0                      0x10000000U
#define RTC_ALRMAR_DT_1                      0x20000000U
#define RTC_ALRMAR_DU                        0x0F000000U
#define RTC_ALRMAR_DU_0                      0x01000000U
#define RTC_ALRMAR_DU_1                      0x02000000U
#define RTC_ALRMAR_DU_2                      0x04000000U
#define RTC_ALRMAR_DU_3                      0x08000000U
#define RTC_ALRMAR_MSK3                      0x00800000U
#define RTC_ALRMAR_PM                        0x00400000U
#define RTC_ALRMAR_HT                        0x00300000U
#define RTC_ALRMAR_HT_0                      0x00100000U
#define RTC_ALRMAR_HT_1                      0x00200000U
#define RTC_ALRMAR_HU                        0x000F0000U
#define RTC_ALRMAR_HU_0                      0x00010000U
#define RTC_ALRMAR_HU_1                      0x00020000U
#define RTC_ALRMAR_HU_2                      0x00040000U
#define RTC_ALRMAR_HU_3                      0x00080000U
#define RTC_ALRMAR_MSK2                      0x00008000U
#define RTC_ALRMAR_MNT                       0x00007000U
#define RTC_ALRMAR_MNT_0                     0x00001000U
#define RTC_ALRMAR_MNT_1                     0x00002000U
#define RTC_ALRMAR_MNT_2                     0x00004000U
#define RTC_ALRMAR_MNU                       0x00000F00U
#define RTC_ALRMAR_MNU_0                     0x00000100U
#define RTC_ALRMAR_MNU_1                     0x00000200U
#define RTC_ALRMAR_MNU_2                     0x00000400U
#define RTC_ALRMAR_MNU_3                     0x00000800U
#define RTC_ALRMAR_MSK1                      0x00000080U
#define RTC_ALRMAR_ST                        0x00000070U
#define RTC_ALRMAR_ST_0                      0x00000010U
#define RTC_ALRMAR_ST_1                      0x00000020U
#define RTC_ALRMAR_ST_2                      0x00000040U
#define RTC_ALRMAR_SU                        0x0000000FU
#define RTC_ALRMAR_SU_0                      0x00000001U
#define RTC_ALRMAR_SU_1                      0x00000002U
#define RTC_ALRMAR_SU_2                      0x00000004U
#define RTC_ALRMAR_SU_3                      0x00000008U

/********************  Bits definition for RTC_ALRMBR register  ***************/
#define RTC_ALRMBR_MSK4                      0x80000000U
#define RTC_ALRMBR_WDSEL                     0x40000000U
#define RTC_ALRMBR_DT                        0x30000000U
#define RTC_ALRMBR_DT_0                      0x10000000U
#define RTC_ALRMBR_DT_1                      0x20000000U
#define RTC_ALRMBR_DU                        0x0F000000U
#define RTC_ALRMBR_DU_0                      0x01000000U
#define RTC_ALRMBR_DU_1                      0x02000000U
#define RTC_ALRMBR_DU_2                      0x04000000U
#define RTC_ALRMBR_DU_3                      0x08000000U
#define RTC_ALRMBR_MSK3                      0x00800000U
#define RTC_ALRMBR_PM                        0x00400000U
#define RTC_ALRMBR_HT                        0x00300000U
#define RTC_ALRMBR_HT_0                      0x00100000U
#define RTC_ALRMBR_HT_1                      0x00200000U
#define RTC_ALRMBR_HU                        0x000F0000U
#define RTC_ALRMBR_HU_0                      0x00010000U
#define RTC_ALRMBR_HU_1                      0x00020000U
#define RTC_ALRMBR_HU_2                      0x00040000U
#define RTC_ALRMBR_HU_3                      0x00080000U
#define RTC_ALRMBR_MSK2                      0x00008000U
#define RTC_ALRMBR_MNT                       0x00007000U
#define RTC_ALRMBR_MNT_0                     0x00001000U
#define RTC_ALRMBR_MNT_1                     0x00002000U
#define RTC_ALRMBR_MNT_2                     0x00004000U
#define RTC_ALRMBR_MNU                       0x00000F00U
#define RTC_ALRMBR_MNU_0                     0x00000100U
#define RTC_ALRMBR_MNU_1                     0x00000200U
#define RTC_ALRMBR_MNU_2                     0x00000400U
#define RTC_ALRMBR_MNU_3                     0x00000800U
#define RTC_ALRMBR_MSK1                      0x00000080U
#define RTC_ALRMBR_ST                        0x00000070U
#define RTC_ALRMBR_ST_0                      0x00000010U
#define RTC_ALRMBR_ST_1                      0x00000020U
#define RTC_ALRMBR_ST_2                      0x00000040U
#define RTC_ALRMBR_SU                        0x0000000FU
#define RTC_ALRMBR_SU_0                      0x00000001U
#define RTC_ALRMBR_SU_1                      0x00000002U
#define RTC_ALRMBR_SU_2                      0x00000004U
#define RTC_ALRMBR_SU_3                      0x00000008U

/********************  Bits definition for RTC_WPR register  ******************/
#define RTC_WPR_KEY                          0x000000FFU

/********************  Bits definition for RTC_SSR register  ******************/
#define RTC_SSR_SS                           0x0000FFFFU

/********************  Bits definition for RTC_SHIFTR register  ***************/
#define RTC_SHIFTR_SUBFS                     0x00007FFFU
#define RTC_SHIFTR_ADD1S                     0x80000000U

/********************  Bits definition for RTC_TSTR register  *****************/
#define RTC_TSTR_PM                          0x00400000U
#define RTC_TSTR_HT                          0x00300000U
#define RTC_TSTR_HT_0                        0x00100000U
#define RTC_TSTR_HT_1                        0x00200000U
#define RTC_TSTR_HU                          0x000F0000U
#define RTC_TSTR_HU_0                        0x00010000U
#define RTC_TSTR_HU_1                        0x00020000U
#define RTC_TSTR_HU_2                        0x00040000U
#define RTC_TSTR_HU_3                        0x00080000U
#define RTC_TSTR_MNT                         0x00007000U
#define RTC_TSTR_MNT_0                       0x00001000U
#define RTC_TSTR_MNT_1                       0x00002000U
#define RTC_TSTR_MNT_2                       0x00004000U
#define RTC_TSTR_MNU                         0x00000F00U
#define RTC_TSTR_MNU_0                       0x00000100U
#define RTC_TSTR_MNU_1                       0x00000200U
#define RTC_TSTR_MNU_2                       0x00000400U
#define RTC_TSTR_MNU_3                       0x00000800U
#define RTC_TSTR_ST                          0x00000070U
#define RTC_TSTR_ST_0                        0x00000010U
#define RTC_TSTR_ST_1                        0x00000020U
#define RTC_TSTR_ST_2                        0x00000040U
#define RTC_TSTR_SU                          0x0000000FU
#define RTC_TSTR_SU_0                        0x00000001U
#define RTC_TSTR_SU_1                        0x00000002U
#define RTC_TSTR_SU_2                        0x00000004U
#define RTC_TSTR_SU_3                        0x00000008U

/********************  Bits definition for RTC_TSDR register  *****************/
#define RTC_TSDR_WDU                         0x0000E000U
#define RTC_TSDR_WDU_0                       0x00002000U
#define RTC_TSDR_WDU_1                       0x00004000U
#define RTC_TSDR_WDU_2                       0x00008000U
#define RTC_TSDR_MT                          0x00001000U
#define RTC_TSDR_MU                          0x00000F00U
#define RTC_TSDR_MU_0                        0x00000100U
#define RTC_TSDR_MU_1                        0x00000200U
#define RTC_TSDR_MU_2                        0x00000400U
#define RTC_TSDR_MU_3                        0x00000800U
#define RTC_TSDR_DT                          0x00000030U
#define RTC_TSDR_DT_0                        0x00000010U
#define RTC_TSDR_DT_1                        0x00000020U
#define RTC_TSDR_DU                          0x0000000FU
#define RTC_TSDR_DU_0                        0x00000001U
#define RTC_TSDR_DU_1                        0x00000002U
#define RTC_TSDR_DU_2                        0x00000004U
#define RTC_TSDR_DU_3                        0x00000008U

/********************  Bits definition for RTC_TSSSR register  ****************/
#define RTC_TSSSR_SS                         0x0000FFFFU

/********************  Bits definition for RTC_CAL register  *****************/
#define RTC_CALR_CALP                        0x00008000U
#define RTC_CALR_CALW8                       0x00004000U
#define RTC_CALR_CALW16                      0x00002000U
#define RTC_CALR_CALM                        0x000001FFU
#define RTC_CALR_CALM_0                      0x00000001U
#define RTC_CALR_CALM_1                      0x00000002U
#define RTC_CALR_CALM_2                      0x00000004U
#define RTC_CALR_CALM_3                      0x00000008U
#define RTC_CALR_CALM_4                      0x00000010U
#define RTC_CALR_CALM_5                      0x00000020U
#define RTC_CALR_CALM_6                      0x00000040U
#define RTC_CALR_CALM_7                      0x00000080U
#define RTC_CALR_CALM_8                      0x00000100U

/********************  Bits definition for RTC_TAFCR register  ****************/
#define RTC_TAFCR_ALARMOUTTYPE               0x00040000U
#define RTC_TAFCR_TSINSEL                    0x00020000U
#define RTC_TAFCR_TAMPINSEL                  0x00010000U
#define RTC_TAFCR_TAMPPUDIS                  0x00008000U
#define RTC_TAFCR_TAMPPRCH                   0x00006000U
#define RTC_TAFCR_TAMPPRCH_0                 0x00002000U
#define RTC_TAFCR_TAMPPRCH_1                 0x00004000U
#define RTC_TAFCR_TAMPFLT                    0x00001800U
#define RTC_TAFCR_TAMPFLT_0                  0x00000800U
#define RTC_TAFCR_TAMPFLT_1                  0x00001000U
#define RTC_TAFCR_TAMPFREQ                   0x00000700U
#define RTC_TAFCR_TAMPFREQ_0                 0x00000100U
#define RTC_TAFCR_TAMPFREQ_1                 0x00000200U
#define RTC_TAFCR_TAMPFREQ_2                 0x00000400U
#define RTC_TAFCR_TAMPTS                     0x00000080U
#define RTC_TAFCR_TAMP2TRG                   0x00000010U
#define RTC_TAFCR_TAMP2E                     0x00000008U
#define RTC_TAFCR_TAMPIE                     0x00000004U
#define RTC_TAFCR_TAMP1TRG                   0x00000002U
#define RTC_TAFCR_TAMP1E                     0x00000001U

/********************  Bits definition for RTC_ALRMASSR register  *************/
#define RTC_ALRMASSR_MASKSS                  0x0F000000U
#define RTC_ALRMASSR_MASKSS_0                0x01000000U
#define RTC_ALRMASSR_MASKSS_1                0x02000000U
#define RTC_ALRMASSR_MASKSS_2                0x04000000U
#define RTC_ALRMASSR_MASKSS_3                0x08000000U
#define RTC_ALRMASSR_SS                      0x00007FFFU

/********************  Bits definition for RTC_ALRMBSSR register  *************/
#define RTC_ALRMBSSR_MASKSS                  0x0F000000U
#define RTC_ALRMBSSR_MASKSS_0                0x01000000U
#define RTC_ALRMBSSR_MASKSS_1                0x02000000U
#define RTC_ALRMBSSR_MASKSS_2                0x04000000U
#define RTC_ALRMBSSR_MASKSS_3                0x08000000U
#define RTC_ALRMBSSR_SS                      0x00007FFFU

/********************  Bits definition for RTC_BKP0R register  ****************/
#define RTC_BKP0R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP1R register  ****************/
#define RTC_BKP1R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP2R register  ****************/
#define RTC_BKP2R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP3R register  ****************/
#define RTC_BKP3R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP4R register  ****************/
#define RTC_BKP4R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP5R register  ****************/
#define RTC_BKP5R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP6R register  ****************/
#define RTC_BKP6R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP7R register  ****************/
#define RTC_BKP7R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP8R register  ****************/
#define RTC_BKP8R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP9R register  ****************/
#define RTC_BKP9R                            0xFFFFFFFFU

/********************  Bits definition for RTC_BKP10R register  ***************/
#define RTC_BKP10R                           0xFFFFFFFFU

/********************  Bits definition for RTC_BKP11R register  ***************/
#define RTC_BKP11R                           0xFFFFFFFFU

/********************  Bits definition for RTC_BKP12R register  ***************/
#define RTC_BKP12R                           0xFFFFFFFFU

/********************  Bits definition for RTC_BKP13R register  ***************/
#define RTC_BKP13R                           0xFFFFFFFFU

/********************  Bits definition for RTC_BKP14R register  ***************/
#define RTC_BKP14R                           0xFFFFFFFFU

/********************  Bits definition for RTC_BKP15R register  ***************/
#define RTC_BKP15R                           0xFFFFFFFFU

/********************  Bits definition for RTC_BKP16R register  ***************/
#define RTC_BKP16R                           0xFFFFFFFFU

/********************  Bits definition for RTC_BKP17R register  ***************/
#define RTC_BKP17R                           0xFFFFFFFFU

/********************  Bits definition for RTC_BKP18R register  ***************/
#define RTC_BKP18R                           0xFFFFFFFFU

/********************  Bits definition for RTC_BKP19R register  ***************/
#define RTC_BKP19R                           0xFFFFFFFFU



/******************************************************************************/
/*                                                                            */
/*                          SD host Interface                                 */
/*                                                                            */
/******************************************************************************/
/******************  Bit definition for SDIO_POWER register  ******************/
#define  SDIO_POWER_PWRCTRL                  0x03U               /*!<PWRCTRL[1:0] bits (Power supply control bits) */
#define  SDIO_POWER_PWRCTRL_0                0x01U               /*!<Bit 0 */
#define  SDIO_POWER_PWRCTRL_1                0x02U               /*!<Bit 1 */

/******************  Bit definition for SDIO_CLKCR register  ******************/
#define  SDIO_CLKCR_CLKDIV                   0x00FFU            /*!<Clock divide factor             */
#define  SDIO_CLKCR_CLKEN                    0x0100U            /*!<Clock enable bit                */
#define  SDIO_CLKCR_PWRSAV                   0x0200U            /*!<Power saving configuration bit  */
#define  SDIO_CLKCR_BYPASS                   0x0400U            /*!<Clock divider bypass enable bit */

#define  SDIO_CLKCR_WIDBUS                   0x1800U            /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
#define  SDIO_CLKCR_WIDBUS_0                 0x0800U            /*!<Bit 0 */
#define  SDIO_CLKCR_WIDBUS_1                 0x1000U            /*!<Bit 1 */

#define  SDIO_CLKCR_NEGEDGE                  0x2000U            /*!<SDIO_CK dephasing selection bit */
#define  SDIO_CLKCR_HWFC_EN                  0x4000U            /*!<HW Flow Control enable          */

/*******************  Bit definition for SDIO_ARG register  *******************/
#define  SDIO_ARG_CMDARG                     0xFFFFFFFFU            /*!<Command argument */

/*******************  Bit definition for SDIO_CMD register  *******************/
#define  SDIO_CMD_CMDINDEX                   0x003FU            /*!<Command Index                               */

#define  SDIO_CMD_WAITRESP                   0x00C0U            /*!<WAITRESP[1:0] bits (Wait for response bits) */
#define  SDIO_CMD_WAITRESP_0                 0x0040U            /*!< Bit 0 */
#define  SDIO_CMD_WAITRESP_1                 0x0080U            /*!< Bit 1 */

#define  SDIO_CMD_WAITINT                    0x0100U            /*!<CPSM Waits for Interrupt Request                               */
#define  SDIO_CMD_WAITPEND                   0x0200U            /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
#define  SDIO_CMD_CPSMEN                     0x0400U            /*!<Command path state machine (CPSM) Enable bit                   */
#define  SDIO_CMD_SDIOSUSPEND                0x0800U            /*!<SD I/O suspend command                                         */
#define  SDIO_CMD_ENCMDCOMPL                 0x1000U            /*!<Enable CMD completion                                          */
#define  SDIO_CMD_NIEN                       0x2000U            /*!<Not Interrupt Enable */
#define  SDIO_CMD_CEATACMD                   0x4000U            /*!<CE-ATA command       */

/*****************  Bit definition for SDIO_RESPCMD register  *****************/
#define  SDIO_RESPCMD_RESPCMD                0x3FU               /*!<Response command index */

/******************  Bit definition for SDIO_RESP0 register  ******************/
#define  SDIO_RESP0_CARDSTATUS0              0xFFFFFFFFU        /*!<Card Status */

/******************  Bit definition for SDIO_RESP1 register  ******************/
#define  SDIO_RESP1_CARDSTATUS1              0xFFFFFFFFU        /*!<Card Status */

/******************  Bit definition for SDIO_RESP2 register  ******************/
#define  SDIO_RESP2_CARDSTATUS2              0xFFFFFFFFU        /*!<Card Status */

/******************  Bit definition for SDIO_RESP3 register  ******************/
#define  SDIO_RESP3_CARDSTATUS3              0xFFFFFFFFU        /*!<Card Status */

/******************  Bit definition for SDIO_RESP4 register  ******************/
#define  SDIO_RESP4_CARDSTATUS4              0xFFFFFFFFU        /*!<Card Status */

/******************  Bit definition for SDIO_DTIMER register  *****************/
#define  SDIO_DTIMER_DATATIME                0xFFFFFFFFU        /*!<Data timeout period. */

/******************  Bit definition for SDIO_DLEN register  *******************/
#define  SDIO_DLEN_DATALENGTH                0x01FFFFFFU        /*!<Data length value    */

/******************  Bit definition for SDIO_DCTRL register  ******************/
#define  SDIO_DCTRL_DTEN                     0x0001U            /*!<Data transfer enabled bit         */
#define  SDIO_DCTRL_DTDIR                    0x0002U            /*!<Data transfer direction selection */
#define  SDIO_DCTRL_DTMODE                   0x0004U            /*!<Data transfer mode selection      */
#define  SDIO_DCTRL_DMAEN                    0x0008U            /*!<DMA enabled bit                   */

#define  SDIO_DCTRL_DBLOCKSIZE               0x00F0U            /*!<DBLOCKSIZE[3:0] bits (Data block size) */
#define  SDIO_DCTRL_DBLOCKSIZE_0             0x0010U            /*!<Bit 0 */
#define  SDIO_DCTRL_DBLOCKSIZE_1             0x0020U            /*!<Bit 1 */
#define  SDIO_DCTRL_DBLOCKSIZE_2             0x0040U            /*!<Bit 2 */
#define  SDIO_DCTRL_DBLOCKSIZE_3             0x0080U            /*!<Bit 3 */

#define  SDIO_DCTRL_RWSTART                  0x0100U            /*!<Read wait start         */
#define  SDIO_DCTRL_RWSTOP                   0x0200U            /*!<Read wait stop          */
#define  SDIO_DCTRL_RWMOD                    0x0400U            /*!<Read wait mode          */
#define  SDIO_DCTRL_SDIOEN                   0x0800U            /*!<SD I/O enable functions */

/******************  Bit definition for SDIO_DCOUNT register  *****************/
#define  SDIO_DCOUNT_DATACOUNT               0x01FFFFFFU        /*!<Data count value */

/******************  Bit definition for SDIO_STA register  ********************/
#define  SDIO_STA_CCRCFAIL                   0x00000001U        /*!<Command response received (CRC check failed)  */
#define  SDIO_STA_DCRCFAIL                   0x00000002U        /*!<Data block sent/received (CRC check failed)   */
#define  SDIO_STA_CTIMEOUT                   0x00000004U        /*!<Command response timeout                      */
#define  SDIO_STA_DTIMEOUT                   0x00000008U        /*!<Data timeout                                  */
#define  SDIO_STA_TXUNDERR                   0x00000010U        /*!<Transmit FIFO underrun error                  */
#define  SDIO_STA_RXOVERR                    0x00000020U        /*!<Received FIFO overrun error                   */
#define  SDIO_STA_CMDREND                    0x00000040U        /*!<Command response received (CRC check passed)  */
#define  SDIO_STA_CMDSENT                    0x00000080U        /*!<Command sent (no response required)           */
#define  SDIO_STA_DATAEND                    0x00000100U        /*!<Data end (data counter, SDIDCOUNT, is zero)   */
#define  SDIO_STA_STBITERR                   0x00000200U        /*!<Start bit not detected on all data signals in wide bus mode */
#define  SDIO_STA_DBCKEND                    0x00000400U        /*!<Data block sent/received (CRC check passed)   */
#define  SDIO_STA_CMDACT                     0x00000800U        /*!<Command transfer in progress                  */
#define  SDIO_STA_TXACT                      0x00001000U        /*!<Data transmit in progress                     */
#define  SDIO_STA_RXACT                      0x00002000U        /*!<Data receive in progress                      */
#define  SDIO_STA_TXFIFOHE                   0x00004000U        /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
#define  SDIO_STA_RXFIFOHF                   0x00008000U        /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
#define  SDIO_STA_TXFIFOF                    0x00010000U        /*!<Transmit FIFO full                            */
#define  SDIO_STA_RXFIFOF                    0x00020000U        /*!<Receive FIFO full                             */
#define  SDIO_STA_TXFIFOE                    0x00040000U        /*!<Transmit FIFO empty                           */
#define  SDIO_STA_RXFIFOE                    0x00080000U        /*!<Receive FIFO empty                            */
#define  SDIO_STA_TXDAVL                     0x00100000U        /*!<Data available in transmit FIFO               */
#define  SDIO_STA_RXDAVL                     0x00200000U        /*!<Data available in receive FIFO                */
#define  SDIO_STA_SDIOIT                     0x00400000U        /*!<SDIO interrupt received                       */
#define  SDIO_STA_CEATAEND                   0x00800000U        /*!<CE-ATA command completion signal received for CMD61 */

/*******************  Bit definition for SDIO_ICR register  *******************/
#define  SDIO_ICR_CCRCFAILC                  0x00000001U        /*!<CCRCFAIL flag clear bit */
#define  SDIO_ICR_DCRCFAILC                  0x00000002U        /*!<DCRCFAIL flag clear bit */
#define  SDIO_ICR_CTIMEOUTC                  0x00000004U        /*!<CTIMEOUT flag clear bit */
#define  SDIO_ICR_DTIMEOUTC                  0x00000008U        /*!<DTIMEOUT flag clear bit */
#define  SDIO_ICR_TXUNDERRC                  0x00000010U        /*!<TXUNDERR flag clear bit */
#define  SDIO_ICR_RXOVERRC                   0x00000020U        /*!<RXOVERR flag clear bit  */
#define  SDIO_ICR_CMDRENDC                   0x00000040U        /*!<CMDREND flag clear bit  */
#define  SDIO_ICR_CMDSENTC                   0x00000080U        /*!<CMDSENT flag clear bit  */
#define  SDIO_ICR_DATAENDC                   0x00000100U        /*!<DATAEND flag clear bit  */
#define  SDIO_ICR_STBITERRC                  0x00000200U        /*!<STBITERR flag clear bit */
#define  SDIO_ICR_DBCKENDC                   0x00000400U        /*!<DBCKEND flag clear bit  */
#define  SDIO_ICR_SDIOITC                    0x00400000U        /*!<SDIOIT flag clear bit   */
#define  SDIO_ICR_CEATAENDC                  0x00800000U        /*!<CEATAEND flag clear bit */

/******************  Bit definition for SDIO_MASK register  *******************/
#define  SDIO_MASK_CCRCFAILIE                0x00000001U        /*!<Command CRC Fail Interrupt Enable          */
#define  SDIO_MASK_DCRCFAILIE                0x00000002U        /*!<Data CRC Fail Interrupt Enable             */
#define  SDIO_MASK_CTIMEOUTIE                0x00000004U        /*!<Command TimeOut Interrupt Enable           */
#define  SDIO_MASK_DTIMEOUTIE                0x00000008U        /*!<Data TimeOut Interrupt Enable              */
#define  SDIO_MASK_TXUNDERRIE                0x00000010U        /*!<Tx FIFO UnderRun Error Interrupt Enable    */
#define  SDIO_MASK_RXOVERRIE                 0x00000020U        /*!<Rx FIFO OverRun Error Interrupt Enable     */
#define  SDIO_MASK_CMDRENDIE                 0x00000040U        /*!<Command Response Received Interrupt Enable */
#define  SDIO_MASK_CMDSENTIE                 0x00000080U        /*!<Command Sent Interrupt Enable              */
#define  SDIO_MASK_DATAENDIE                 0x00000100U        /*!<Data End Interrupt Enable                  */
#define  SDIO_MASK_STBITERRIE                0x00000200U        /*!<Start Bit Error Interrupt Enable           */
#define  SDIO_MASK_DBCKENDIE                 0x00000400U        /*!<Data Block End Interrupt Enable            */
#define  SDIO_MASK_CMDACTIE                  0x00000800U        /*!<CCommand Acting Interrupt Enable           */
#define  SDIO_MASK_TXACTIE                   0x00001000U        /*!<Data Transmit Acting Interrupt Enable      */
#define  SDIO_MASK_RXACTIE                   0x00002000U        /*!<Data receive acting interrupt enabled      */
#define  SDIO_MASK_TXFIFOHEIE                0x00004000U        /*!<Tx FIFO Half Empty interrupt Enable        */
#define  SDIO_MASK_RXFIFOHFIE                0x00008000U        /*!<Rx FIFO Half Full interrupt Enable         */
#define  SDIO_MASK_TXFIFOFIE                 0x00010000U        /*!<Tx FIFO Full interrupt Enable              */
#define  SDIO_MASK_RXFIFOFIE                 0x00020000U        /*!<Rx FIFO Full interrupt Enable              */
#define  SDIO_MASK_TXFIFOEIE                 0x00040000U        /*!<Tx FIFO Empty interrupt Enable             */
#define  SDIO_MASK_RXFIFOEIE                 0x00080000U        /*!<Rx FIFO Empty interrupt Enable             */
#define  SDIO_MASK_TXDAVLIE                  0x00100000U        /*!<Data available in Tx FIFO interrupt Enable */
#define  SDIO_MASK_RXDAVLIE                  0x00200000U        /*!<Data available in Rx FIFO interrupt Enable */
#define  SDIO_MASK_SDIOITIE                  0x00400000U        /*!<SDIO Mode Interrupt Received interrupt Enable */
#define  SDIO_MASK_CEATAENDIE                0x00800000U        /*!<CE-ATA command completion signal received Interrupt Enable */

/*****************  Bit definition for SDIO_FIFOCNT register  *****************/
#define  SDIO_FIFOCNT_FIFOCOUNT              0x00FFFFFFU        /*!<Remaining number of words to be written to or read from the FIFO */

/******************  Bit definition for SDIO_FIFO register  *******************/
#define  SDIO_FIFO_FIFODATA                  0xFFFFFFFFU        /*!<Receive and transmit FIFO data */

/******************************************************************************/
/*                                                                            */
/*                        Serial Peripheral Interface                         */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for SPI_CR1 register  ********************/
#define  SPI_CR1_CPHA                        0x00000001U            /*!<Clock Phase      */
#define  SPI_CR1_CPOL                        0x00000002U            /*!<Clock Polarity   */
#define  SPI_CR1_MSTR                        0x00000004U            /*!<Master Selection */

#define  SPI_CR1_BR                          0x00000038U            /*!<BR[2:0] bits (Baud Rate Control) */
#define  SPI_CR1_BR_0                        0x00000008U            /*!<Bit 0 */
#define  SPI_CR1_BR_1                        0x00000010U            /*!<Bit 1 */
#define  SPI_CR1_BR_2                        0x00000020U            /*!<Bit 2 */

#define  SPI_CR1_SPE                         0x00000040U            /*!<SPI Enable                          */
#define  SPI_CR1_LSBFIRST                    0x00000080U            /*!<Frame Format                        */
#define  SPI_CR1_SSI                         0x00000100U            /*!<Internal slave select               */
#define  SPI_CR1_SSM                         0x00000200U            /*!<Software slave management           */
#define  SPI_CR1_RXONLY                      0x00000400U            /*!<Receive only                        */
#define  SPI_CR1_DFF                         0x00000800U            /*!<Data Frame Format                   */
#define  SPI_CR1_CRCNEXT                     0x00001000U            /*!<Transmit CRC next                   */
#define  SPI_CR1_CRCEN                       0x00002000U            /*!<Hardware CRC calculation enable     */
#define  SPI_CR1_BIDIOE                      0x00004000U            /*!<Output enable in bidirectional mode */
#define  SPI_CR1_BIDIMODE                    0x00008000U            /*!<Bidirectional data mode enable      */

/*******************  Bit definition for SPI_CR2 register  ********************/
#define  SPI_CR2_RXDMAEN                     0x00000001U               /*!<Rx Buffer DMA Enable                 */
#define  SPI_CR2_TXDMAEN                     0x00000002U               /*!<Tx Buffer DMA Enable                 */
#define  SPI_CR2_SSOE                        0x00000004U               /*!<SS Output Enable                     */
#define  SPI_CR2_FRF                         0x00000010U               /*!<Frame Format                         */
#define  SPI_CR2_ERRIE                       0x00000020U               /*!<Error Interrupt Enable               */
#define  SPI_CR2_RXNEIE                      0x00000040U               /*!<RX buffer Not Empty Interrupt Enable */
#define  SPI_CR2_TXEIE                       0x00000080U               /*!<Tx buffer Empty Interrupt Enable     */

/********************  Bit definition for SPI_SR register  ********************/
#define  SPI_SR_RXNE                         0x00000001U               /*!<Receive buffer Not Empty */
#define  SPI_SR_TXE                          0x00000002U               /*!<Transmit buffer Empty    */
#define  SPI_SR_CHSIDE                       0x00000004U               /*!<Channel side             */
#define  SPI_SR_UDR                          0x00000008U               /*!<Underrun flag            */
#define  SPI_SR_CRCERR                       0x00000010U               /*!<CRC Error flag           */
#define  SPI_SR_MODF                         0x00000020U               /*!<Mode fault               */
#define  SPI_SR_OVR                          0x00000040U               /*!<Overrun flag             */
#define  SPI_SR_BSY                          0x00000080U               /*!<Busy flag                */
#define  SPI_SR_FRE                          0x00000100U               /*!<Frame format error flag  */

/********************  Bit definition for SPI_DR register  ********************/
#define  SPI_DR_DR                           0x0000FFFFU            /*!<Data Register           */

/*******************  Bit definition for SPI_CRCPR register  ******************/
#define  SPI_CRCPR_CRCPOLY                   0x0000FFFFU            /*!<CRC polynomial register */

/******************  Bit definition for SPI_RXCRCR register  ******************/
#define  SPI_RXCRCR_RXCRC                    0x0000FFFFU            /*!<Rx CRC Register         */

/******************  Bit definition for SPI_TXCRCR register  ******************/
#define  SPI_TXCRCR_TXCRC                    0x0000FFFFU            /*!<Tx CRC Register         */

/******************  Bit definition for SPI_I2SCFGR register  *****************/
#define  SPI_I2SCFGR_CHLEN                   0x00000001U            /*!<Channel length (number of bits per audio channel) */

#define  SPI_I2SCFGR_DATLEN                  0x00000006U            /*!<DATLEN[1:0] bits (Data length to be transferred)  */
#define  SPI_I2SCFGR_DATLEN_0                0x00000002U            /*!<Bit 0 */
#define  SPI_I2SCFGR_DATLEN_1                0x00000004U            /*!<Bit 1 */

#define  SPI_I2SCFGR_CKPOL                   0x00000008U            /*!<steady state clock polarity               */

#define  SPI_I2SCFGR_I2SSTD                  0x00000030U            /*!<I2SSTD[1:0] bits (I2S standard selection) */
#define  SPI_I2SCFGR_I2SSTD_0                0x00000010U            /*!<Bit 0 */
#define  SPI_I2SCFGR_I2SSTD_1                0x00000020U            /*!<Bit 1 */

#define  SPI_I2SCFGR_PCMSYNC                 0x00000080U            /*!<PCM frame synchronization                 */

#define  SPI_I2SCFGR_I2SCFG                  0x00000300U            /*!<I2SCFG[1:0] bits (I2S configuration mode) */
#define  SPI_I2SCFGR_I2SCFG_0                0x00000100U            /*!<Bit 0 */
#define  SPI_I2SCFGR_I2SCFG_1                0x00000200U            /*!<Bit 1 */

#define  SPI_I2SCFGR_I2SE                    0x00000400U            /*!<I2S Enable         */
#define  SPI_I2SCFGR_I2SMOD                  0x00000800U            /*!<I2S mode selection */

/******************  Bit definition for SPI_I2SPR register  *******************/
#define  SPI_I2SPR_I2SDIV                    0x000000FFU            /*!<I2S Linear prescaler         */
#define  SPI_I2SPR_ODD                       0x00000100U            /*!<Odd factor for the prescaler */
#define  SPI_I2SPR_MCKOE                     0x00000200U            /*!<Master Clock Output Enable   */

/******************************************************************************/
/*                                                                            */
/*                                 SYSCFG                                     */
/*                                                                            */
/******************************************************************************/
/******************  Bit definition for SYSCFG_MEMRMP register  ***************/  
#define SYSCFG_MEMRMP_MEM_MODE          0x00000007U /*!< SYSCFG_Memory Remap Config */
#define SYSCFG_MEMRMP_MEM_MODE_0        0x00000001U
#define SYSCFG_MEMRMP_MEM_MODE_1        0x00000002U
#define SYSCFG_MEMRMP_MEM_MODE_2        0x00000004U

/******************  Bit definition for SYSCFG_PMC register  ******************/
#define SYSCFG_PMC_MII_RMII_SEL         0x00800000U /*!<Ethernet PHY interface selection */

/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/
#define SYSCFG_EXTICR1_EXTI0            0x000FU /*!<EXTI 0 configuration */
#define SYSCFG_EXTICR1_EXTI1            0x00F0U /*!<EXTI 1 configuration */
#define SYSCFG_EXTICR1_EXTI2            0x0F00U /*!<EXTI 2 configuration */
#define SYSCFG_EXTICR1_EXTI3            0xF000U /*!<EXTI 3 configuration */
/** 
  * @brief   EXTI0 configuration  
  */ 
#define SYSCFG_EXTICR1_EXTI0_PA         0x0000U /*!<PA[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PB         0x0001U /*!<PB[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PC         0x0002U /*!<PC[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PD         0x0003U /*!<PD[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PE         0x0004U /*!<PE[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PF         0x0005U /*!<PF[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PG         0x0006U /*!<PG[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PH         0x0007U /*!<PH[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PI         0x0008U /*!<PI[0] pin */

/** 
  * @brief   EXTI1 configuration  
  */ 
#define SYSCFG_EXTICR1_EXTI1_PA         0x0000U /*!<PA[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PB         0x0010U /*!<PB[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PC         0x0020U /*!<PC[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PD         0x0030U /*!<PD[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PE         0x0040U /*!<PE[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PF         0x0050U /*!<PF[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PG         0x0060U /*!<PG[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PH         0x0070U /*!<PH[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PI         0x0080U /*!<PI[1] pin */

/** 
  * @brief   EXTI2 configuration  
  */ 
#define SYSCFG_EXTICR1_EXTI2_PA         0x0000U /*!<PA[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PB         0x0100U /*!<PB[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PC         0x0200U /*!<PC[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PD         0x0300U /*!<PD[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PE         0x0400U /*!<PE[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PF         0x0500U /*!<PF[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PG         0x0600U /*!<PG[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PH         0x0700U /*!<PH[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PI         0x0800U /*!<PI[2] pin */

/** 
  * @brief   EXTI3 configuration  
  */ 
#define SYSCFG_EXTICR1_EXTI3_PA         0x0000U /*!<PA[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PB         0x1000U /*!<PB[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PC         0x2000U /*!<PC[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PD         0x3000U /*!<PD[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PE         0x4000U /*!<PE[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PF         0x5000U /*!<PF[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PG         0x6000U /*!<PG[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PH         0x7000U /*!<PH[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PI         0x8000U /*!<PI[3] pin */

/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/
#define SYSCFG_EXTICR2_EXTI4            0x000FU /*!<EXTI 4 configuration */
#define SYSCFG_EXTICR2_EXTI5            0x00F0U /*!<EXTI 5 configuration */
#define SYSCFG_EXTICR2_EXTI6            0x0F00U /*!<EXTI 6 configuration */
#define SYSCFG_EXTICR2_EXTI7            0xF000U /*!<EXTI 7 configuration */
/** 
  * @brief   EXTI4 configuration  
  */ 
#define SYSCFG_EXTICR2_EXTI4_PA         0x0000U /*!<PA[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PB         0x0001U /*!<PB[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PC         0x0002U /*!<PC[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PD         0x0003U /*!<PD[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PE         0x0004U /*!<PE[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PF         0x0005U /*!<PF[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PG         0x0006U /*!<PG[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PH         0x0007U /*!<PH[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PI         0x0008U /*!<PI[4] pin */

/** 
  * @brief   EXTI5 configuration  
  */ 
#define SYSCFG_EXTICR2_EXTI5_PA         0x0000U /*!<PA[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PB         0x0010U /*!<PB[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PC         0x0020U /*!<PC[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PD         0x0030U /*!<PD[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PE         0x0040U /*!<PE[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PF         0x0050U /*!<PF[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PG         0x0060U /*!<PG[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PH         0x0070U /*!<PH[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PI         0x0080U /*!<PI[5] pin */

/** 
  * @brief   EXTI6 configuration  
  */ 
#define SYSCFG_EXTICR2_EXTI6_PA         0x0000U /*!<PA[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PB         0x0100U /*!<PB[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PC         0x0200U /*!<PC[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PD         0x0300U /*!<PD[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PE         0x0400U /*!<PE[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PF         0x0500U /*!<PF[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PG         0x0600U /*!<PG[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PH         0x0700U /*!<PH[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PI         0x0800U /*!<PI[6] pin */

/** 
  * @brief   EXTI7 configuration  
  */ 
#define SYSCFG_EXTICR2_EXTI7_PA         0x0000U /*!<PA[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PB         0x1000U /*!<PB[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PC         0x2000U /*!<PC[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PD         0x3000U /*!<PD[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PE         0x4000U /*!<PE[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PF         0x5000U /*!<PF[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PG         0x6000U /*!<PG[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PH         0x7000U /*!<PH[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PI         0x8000U /*!<PI[7] pin */


/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/
#define SYSCFG_EXTICR3_EXTI8            0x000FU /*!<EXTI 8 configuration */
#define SYSCFG_EXTICR3_EXTI9            0x00F0U /*!<EXTI 9 configuration */
#define SYSCFG_EXTICR3_EXTI10           0x0F00U /*!<EXTI 10 configuration */
#define SYSCFG_EXTICR3_EXTI11           0xF000U /*!<EXTI 11 configuration */
           
/** 
  * @brief   EXTI8 configuration  
  */ 
#define SYSCFG_EXTICR3_EXTI8_PA         0x0000U /*!<PA[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PB         0x0001U /*!<PB[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PC         0x0002U /*!<PC[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PD         0x0003U /*!<PD[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PE         0x0004U /*!<PE[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PF         0x0005U /*!<PF[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PG         0x0006U /*!<PG[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PH         0x0007U /*!<PH[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PI         0x0008U /*!<PI[8] pin */

/** 
  * @brief   EXTI9 configuration  
  */ 
#define SYSCFG_EXTICR3_EXTI9_PA         0x0000U /*!<PA[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PB         0x0010U /*!<PB[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PC         0x0020U /*!<PC[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PD         0x0030U /*!<PD[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PE         0x0040U /*!<PE[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PF         0x0050U /*!<PF[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PG         0x0060U /*!<PG[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PH         0x0070U /*!<PH[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PI         0x0080U /*!<PI[9] pin */

/** 
  * @brief   EXTI10 configuration  
  */ 
#define SYSCFG_EXTICR3_EXTI10_PA        0x0000U /*!<PA[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PB        0x0100U /*!<PB[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PC        0x0200U /*!<PC[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PD        0x0300U /*!<PD[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PE        0x0400U /*!<PE[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PF        0x0500U /*!<PF[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PG        0x0600U /*!<PG[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PH        0x0700U /*!<PH[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PI        0x0800U /*!<PI[10] pin */

/** 
  * @brief   EXTI11 configuration  
  */ 
#define SYSCFG_EXTICR3_EXTI11_PA        0x0000U /*!<PA[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PB        0x1000U /*!<PB[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PC        0x2000U /*!<PC[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PD        0x3000U /*!<PD[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PE        0x4000U /*!<PE[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PF        0x5000U /*!<PF[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PG        0x6000U /*!<PG[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PH        0x7000U /*!<PH[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PI        0x8000U /*!<PI[11] pin */

/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/
#define SYSCFG_EXTICR4_EXTI12           0x000FU /*!<EXTI 12 configuration */
#define SYSCFG_EXTICR4_EXTI13           0x00F0U /*!<EXTI 13 configuration */
#define SYSCFG_EXTICR4_EXTI14           0x0F00U /*!<EXTI 14 configuration */
#define SYSCFG_EXTICR4_EXTI15           0xF000U /*!<EXTI 15 configuration */
/** 
  * @brief   EXTI12 configuration  
  */ 
#define SYSCFG_EXTICR4_EXTI12_PA        0x0000U /*!<PA[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PB        0x0001U /*!<PB[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PC        0x0002U /*!<PC[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PD        0x0003U /*!<PD[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PE        0x0004U /*!<PE[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PF        0x0005U /*!<PF[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PG        0x0006U /*!<PG[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PH        0x0007U /*!<PH[12] pin */

/** 
  * @brief   EXTI13 configuration  
  */ 
#define SYSCFG_EXTICR4_EXTI13_PA        0x0000U /*!<PA[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PB        0x0010U /*!<PB[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PC        0x0020U /*!<PC[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PD        0x0030U /*!<PD[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PE        0x0040U /*!<PE[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PF        0x0050U /*!<PF[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PG        0x0060U /*!<PG[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PH        0x0070U /*!<PH[13] pin */

/** 
  * @brief   EXTI14 configuration  
  */ 
#define SYSCFG_EXTICR4_EXTI14_PA        0x0000U /*!<PA[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PB        0x0100U /*!<PB[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PC        0x0200U /*!<PC[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PD        0x0300U /*!<PD[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PE        0x0400U /*!<PE[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PF        0x0500U /*!<PF[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PG        0x0600U /*!<PG[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PH        0x0700U /*!<PH[14] pin */

/** 
  * @brief   EXTI15 configuration  
  */ 
#define SYSCFG_EXTICR4_EXTI15_PA        0x0000U /*!<PA[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PB        0x1000U /*!<PB[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PC        0x2000U /*!<PC[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PD        0x3000U /*!<PD[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PE        0x4000U /*!<PE[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PF        0x5000U /*!<PF[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PG        0x6000U /*!<PG[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PH        0x7000U /*!<PH[15] pin */

/******************  Bit definition for SYSCFG_CMPCR register  ****************/  
#define SYSCFG_CMPCR_CMP_PD             0x00000001U /*!<Compensation cell ready flag */
#define SYSCFG_CMPCR_READY              0x00000100U /*!<Compensation cell power-down */

/******************************************************************************/
/*                                                                            */
/*                                    TIM                                     */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for TIM_CR1 register  ********************/
#define  TIM_CR1_CEN                         0x0001U            /*!<Counter enable        */
#define  TIM_CR1_UDIS                        0x0002U            /*!<Update disable        */
#define  TIM_CR1_URS                         0x0004U            /*!<Update request source */
#define  TIM_CR1_OPM                         0x0008U            /*!<One pulse mode        */
#define  TIM_CR1_DIR                         0x0010U            /*!<Direction             */

#define  TIM_CR1_CMS                         0x0060U            /*!<CMS[1:0] bits (Center-aligned mode selection) */
#define  TIM_CR1_CMS_0                       0x0020U            /*!<Bit 0 */
#define  TIM_CR1_CMS_1                       0x0040U            /*!<Bit 1 */

#define  TIM_CR1_ARPE                        0x0080U            /*!<Auto-reload preload enable     */

#define  TIM_CR1_CKD                         0x0300U            /*!<CKD[1:0] bits (clock division) */
#define  TIM_CR1_CKD_0                       0x0100U            /*!<Bit 0 */
#define  TIM_CR1_CKD_1                       0x0200U            /*!<Bit 1 */

/*******************  Bit definition for TIM_CR2 register  ********************/
#define  TIM_CR2_CCPC                        0x0001U            /*!<Capture/Compare Preloaded Control        */
#define  TIM_CR2_CCUS                        0x0004U            /*!<Capture/Compare Control Update Selection */
#define  TIM_CR2_CCDS                        0x0008U            /*!<Capture/Compare DMA Selection            */

#define  TIM_CR2_MMS                         0x0070U            /*!<MMS[2:0] bits (Master Mode Selection) */
#define  TIM_CR2_MMS_0                       0x0010U            /*!<Bit 0 */
#define  TIM_CR2_MMS_1                       0x0020U            /*!<Bit 1 */
#define  TIM_CR2_MMS_2                       0x0040U            /*!<Bit 2 */

#define  TIM_CR2_TI1S                        0x0080U            /*!<TI1 Selection */
#define  TIM_CR2_OIS1                        0x0100U            /*!<Output Idle state 1 (OC1 output)  */
#define  TIM_CR2_OIS1N                       0x0200U            /*!<Output Idle state 1 (OC1N output) */
#define  TIM_CR2_OIS2                        0x0400U            /*!<Output Idle state 2 (OC2 output)  */
#define  TIM_CR2_OIS2N                       0x0800U            /*!<Output Idle state 2 (OC2N output) */
#define  TIM_CR2_OIS3                        0x1000U            /*!<Output Idle state 3 (OC3 output)  */
#define  TIM_CR2_OIS3N                       0x2000U            /*!<Output Idle state 3 (OC3N output) */
#define  TIM_CR2_OIS4                        0x4000U            /*!<Output Idle state 4 (OC4 output)  */

/*******************  Bit definition for TIM_SMCR register  *******************/
#define  TIM_SMCR_SMS                        0x0007U            /*!<SMS[2:0] bits (Slave mode selection)    */
#define  TIM_SMCR_SMS_0                      0x0001U            /*!<Bit 0 */
#define  TIM_SMCR_SMS_1                      0x0002U            /*!<Bit 1 */
#define  TIM_SMCR_SMS_2                      0x0004U            /*!<Bit 2 */

#define  TIM_SMCR_TS                         0x0070U            /*!<TS[2:0] bits (Trigger selection)        */
#define  TIM_SMCR_TS_0                       0x0010U            /*!<Bit 0 */
#define  TIM_SMCR_TS_1                       0x0020U            /*!<Bit 1 */
#define  TIM_SMCR_TS_2                       0x0040U            /*!<Bit 2 */

#define  TIM_SMCR_MSM                        0x0080U            /*!<Master/slave mode                       */

#define  TIM_SMCR_ETF                        0x0F00U            /*!<ETF[3:0] bits (External trigger filter) */
#define  TIM_SMCR_ETF_0                      0x0100U            /*!<Bit 0 */
#define  TIM_SMCR_ETF_1                      0x0200U            /*!<Bit 1 */
#define  TIM_SMCR_ETF_2                      0x0400U            /*!<Bit 2 */
#define  TIM_SMCR_ETF_3                      0x0800U            /*!<Bit 3 */

#define  TIM_SMCR_ETPS                       0x3000U            /*!<ETPS[1:0] bits (External trigger prescaler) */
#define  TIM_SMCR_ETPS_0                     0x1000U            /*!<Bit 0 */
#define  TIM_SMCR_ETPS_1                     0x2000U            /*!<Bit 1 */

#define  TIM_SMCR_ECE                        0x4000U            /*!<External clock enable     */
#define  TIM_SMCR_ETP                        0x8000U            /*!<External trigger polarity */

/*******************  Bit definition for TIM_DIER register  *******************/
#define  TIM_DIER_UIE                        0x0001U            /*!<Update interrupt enable */
#define  TIM_DIER_CC1IE                      0x0002U            /*!<Capture/Compare 1 interrupt enable   */
#define  TIM_DIER_CC2IE                      0x0004U            /*!<Capture/Compare 2 interrupt enable   */
#define  TIM_DIER_CC3IE                      0x0008U            /*!<Capture/Compare 3 interrupt enable   */
#define  TIM_DIER_CC4IE                      0x0010U            /*!<Capture/Compare 4 interrupt enable   */
#define  TIM_DIER_COMIE                      0x0020U            /*!<COM interrupt enable                 */
#define  TIM_DIER_TIE                        0x0040U            /*!<Trigger interrupt enable             */
#define  TIM_DIER_BIE                        0x0080U            /*!<Break interrupt enable               */
#define  TIM_DIER_UDE                        0x0100U            /*!<Update DMA request enable            */
#define  TIM_DIER_CC1DE                      0x0200U            /*!<Capture/Compare 1 DMA request enable */
#define  TIM_DIER_CC2DE                      0x0400U            /*!<Capture/Compare 2 DMA request enable */
#define  TIM_DIER_CC3DE                      0x0800U            /*!<Capture/Compare 3 DMA request enable */
#define  TIM_DIER_CC4DE                      0x1000U            /*!<Capture/Compare 4 DMA request enable */
#define  TIM_DIER_COMDE                      0x2000U            /*!<COM DMA request enable               */
#define  TIM_DIER_TDE                        0x4000U            /*!<Trigger DMA request enable           */

/********************  Bit definition for TIM_SR register  ********************/
#define  TIM_SR_UIF                          0x0001U            /*!<Update interrupt Flag              */
#define  TIM_SR_CC1IF                        0x0002U            /*!<Capture/Compare 1 interrupt Flag   */
#define  TIM_SR_CC2IF                        0x0004U            /*!<Capture/Compare 2 interrupt Flag   */
#define  TIM_SR_CC3IF                        0x0008U            /*!<Capture/Compare 3 interrupt Flag   */
#define  TIM_SR_CC4IF                        0x0010U            /*!<Capture/Compare 4 interrupt Flag   */
#define  TIM_SR_COMIF                        0x0020U            /*!<COM interrupt Flag                 */
#define  TIM_SR_TIF                          0x0040U            /*!<Trigger interrupt Flag             */
#define  TIM_SR_BIF                          0x0080U            /*!<Break interrupt Flag               */
#define  TIM_SR_CC1OF                        0x0200U            /*!<Capture/Compare 1 Overcapture Flag */
#define  TIM_SR_CC2OF                        0x0400U            /*!<Capture/Compare 2 Overcapture Flag */
#define  TIM_SR_CC3OF                        0x0800U            /*!<Capture/Compare 3 Overcapture Flag */
#define  TIM_SR_CC4OF                        0x1000U            /*!<Capture/Compare 4 Overcapture Flag */

/*******************  Bit definition for TIM_EGR register  ********************/
#define  TIM_EGR_UG                          0x01U               /*!<Update Generation                         */
#define  TIM_EGR_CC1G                        0x02U               /*!<Capture/Compare 1 Generation              */
#define  TIM_EGR_CC2G                        0x04U               /*!<Capture/Compare 2 Generation              */
#define  TIM_EGR_CC3G                        0x08U               /*!<Capture/Compare 3 Generation              */
#define  TIM_EGR_CC4G                        0x10U               /*!<Capture/Compare 4 Generation              */
#define  TIM_EGR_COMG                        0x20U               /*!<Capture/Compare Control Update Generation */
#define  TIM_EGR_TG                          0x40U               /*!<Trigger Generation                        */
#define  TIM_EGR_BG                          0x80U               /*!<Break Generation                          */

/******************  Bit definition for TIM_CCMR1 register  *******************/
#define  TIM_CCMR1_CC1S                      0x0003U            /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
#define  TIM_CCMR1_CC1S_0                    0x0001U            /*!<Bit 0 */
#define  TIM_CCMR1_CC1S_1                    0x0002U            /*!<Bit 1 */

#define  TIM_CCMR1_OC1FE                     0x0004U            /*!<Output Compare 1 Fast enable                 */
#define  TIM_CCMR1_OC1PE                     0x0008U            /*!<Output Compare 1 Preload enable              */

#define  TIM_CCMR1_OC1M                      0x0070U            /*!<OC1M[2:0] bits (Output Compare 1 Mode)       */
#define  TIM_CCMR1_OC1M_0                    0x0010U            /*!<Bit 0 */
#define  TIM_CCMR1_OC1M_1                    0x0020U            /*!<Bit 1 */
#define  TIM_CCMR1_OC1M_2                    0x0040U            /*!<Bit 2 */

#define  TIM_CCMR1_OC1CE                     0x0080U            /*!<Output Compare 1Clear Enable                 */

#define  TIM_CCMR1_CC2S                      0x0300U            /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
#define  TIM_CCMR1_CC2S_0                    0x0100U            /*!<Bit 0 */
#define  TIM_CCMR1_CC2S_1                    0x0200U            /*!<Bit 1 */

#define  TIM_CCMR1_OC2FE                     0x0400U            /*!<Output Compare 2 Fast enable                 */
#define  TIM_CCMR1_OC2PE                     0x0800U            /*!<Output Compare 2 Preload enable              */

#define  TIM_CCMR1_OC2M                      0x7000U            /*!<OC2M[2:0] bits (Output Compare 2 Mode)       */
#define  TIM_CCMR1_OC2M_0                    0x1000U            /*!<Bit 0 */
#define  TIM_CCMR1_OC2M_1                    0x2000U            /*!<Bit 1 */
#define  TIM_CCMR1_OC2M_2                    0x4000U            /*!<Bit 2 */

#define  TIM_CCMR1_OC2CE                     0x8000U            /*!<Output Compare 2 Clear Enable */

/*----------------------------------------------------------------------------*/

#define  TIM_CCMR1_IC1PSC                    0x000CU            /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
#define  TIM_CCMR1_IC1PSC_0                  0x0004U            /*!<Bit 0 */
#define  TIM_CCMR1_IC1PSC_1                  0x0008U            /*!<Bit 1 */

#define  TIM_CCMR1_IC1F                      0x00F0U            /*!<IC1F[3:0] bits (Input Capture 1 Filter)      */
#define  TIM_CCMR1_IC1F_0                    0x0010U            /*!<Bit 0 */
#define  TIM_CCMR1_IC1F_1                    0x0020U            /*!<Bit 1 */
#define  TIM_CCMR1_IC1F_2                    0x0040U            /*!<Bit 2 */
#define  TIM_CCMR1_IC1F_3                    0x0080U            /*!<Bit 3 */

#define  TIM_CCMR1_IC2PSC                    0x0C00U            /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler)  */
#define  TIM_CCMR1_IC2PSC_0                  0x0400U            /*!<Bit 0 */
#define  TIM_CCMR1_IC2PSC_1                  0x0800U            /*!<Bit 1 */

#define  TIM_CCMR1_IC2F                      0xF000U            /*!<IC2F[3:0] bits (Input Capture 2 Filter)       */
#define  TIM_CCMR1_IC2F_0                    0x1000U            /*!<Bit 0 */
#define  TIM_CCMR1_IC2F_1                    0x2000U            /*!<Bit 1 */
#define  TIM_CCMR1_IC2F_2                    0x4000U            /*!<Bit 2 */
#define  TIM_CCMR1_IC2F_3                    0x8000U            /*!<Bit 3 */

/******************  Bit definition for TIM_CCMR2 register  *******************/
#define  TIM_CCMR2_CC3S                      0x0003U            /*!<CC3S[1:0] bits (Capture/Compare 3 Selection)  */
#define  TIM_CCMR2_CC3S_0                    0x0001U            /*!<Bit 0 */
#define  TIM_CCMR2_CC3S_1                    0x0002U            /*!<Bit 1 */

#define  TIM_CCMR2_OC3FE                     0x0004U            /*!<Output Compare 3 Fast enable           */
#define  TIM_CCMR2_OC3PE                     0x0008U            /*!<Output Compare 3 Preload enable        */

#define  TIM_CCMR2_OC3M                      0x0070U            /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
#define  TIM_CCMR2_OC3M_0                    0x0010U            /*!<Bit 0 */
#define  TIM_CCMR2_OC3M_1                    0x0020U            /*!<Bit 1 */
#define  TIM_CCMR2_OC3M_2                    0x0040U            /*!<Bit 2 */

#define  TIM_CCMR2_OC3CE                     0x0080U            /*!<Output Compare 3 Clear Enable */

#define  TIM_CCMR2_CC4S                      0x0300U            /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
#define  TIM_CCMR2_CC4S_0                    0x0100U            /*!<Bit 0 */
#define  TIM_CCMR2_CC4S_1                    0x0200U            /*!<Bit 1 */

#define  TIM_CCMR2_OC4FE                     0x0400U            /*!<Output Compare 4 Fast enable    */
#define  TIM_CCMR2_OC4PE                     0x0800U            /*!<Output Compare 4 Preload enable */

#define  TIM_CCMR2_OC4M                      0x7000U            /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
#define  TIM_CCMR2_OC4M_0                    0x1000U            /*!<Bit 0 */
#define  TIM_CCMR2_OC4M_1                    0x2000U            /*!<Bit 1 */
#define  TIM_CCMR2_OC4M_2                    0x4000U            /*!<Bit 2 */

#define  TIM_CCMR2_OC4CE                     0x8000U            /*!<Output Compare 4 Clear Enable */

/*----------------------------------------------------------------------------*/

#define  TIM_CCMR2_IC3PSC                    0x000CU            /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
#define  TIM_CCMR2_IC3PSC_0                  0x0004U            /*!<Bit 0 */
#define  TIM_CCMR2_IC3PSC_1                  0x0008U            /*!<Bit 1 */

#define  TIM_CCMR2_IC3F                      0x00F0U            /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
#define  TIM_CCMR2_IC3F_0                    0x0010U            /*!<Bit 0 */
#define  TIM_CCMR2_IC3F_1                    0x0020U            /*!<Bit 1 */
#define  TIM_CCMR2_IC3F_2                    0x0040U            /*!<Bit 2 */
#define  TIM_CCMR2_IC3F_3                    0x0080U            /*!<Bit 3 */

#define  TIM_CCMR2_IC4PSC                    0x0C00U            /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
#define  TIM_CCMR2_IC4PSC_0                  0x0400U            /*!<Bit 0 */
#define  TIM_CCMR2_IC4PSC_1                  0x0800U            /*!<Bit 1 */

#define  TIM_CCMR2_IC4F                      0xF000U            /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
#define  TIM_CCMR2_IC4F_0                    0x1000U            /*!<Bit 0 */
#define  TIM_CCMR2_IC4F_1                    0x2000U            /*!<Bit 1 */
#define  TIM_CCMR2_IC4F_2                    0x4000U            /*!<Bit 2 */
#define  TIM_CCMR2_IC4F_3                    0x8000U            /*!<Bit 3 */

/*******************  Bit definition for TIM_CCER register  *******************/
#define  TIM_CCER_CC1E                       0x0001U            /*!<Capture/Compare 1 output enable                 */
#define  TIM_CCER_CC1P                       0x0002U            /*!<Capture/Compare 1 output Polarity               */
#define  TIM_CCER_CC1NE                      0x0004U            /*!<Capture/Compare 1 Complementary output enable   */
#define  TIM_CCER_CC1NP                      0x0008U            /*!<Capture/Compare 1 Complementary output Polarity */
#define  TIM_CCER_CC2E                       0x0010U            /*!<Capture/Compare 2 output enable                 */
#define  TIM_CCER_CC2P                       0x0020U            /*!<Capture/Compare 2 output Polarity               */
#define  TIM_CCER_CC2NE                      0x0040U            /*!<Capture/Compare 2 Complementary output enable   */
#define  TIM_CCER_CC2NP                      0x0080U            /*!<Capture/Compare 2 Complementary output Polarity */
#define  TIM_CCER_CC3E                       0x0100U            /*!<Capture/Compare 3 output enable                 */
#define  TIM_CCER_CC3P                       0x0200U            /*!<Capture/Compare 3 output Polarity               */
#define  TIM_CCER_CC3NE                      0x0400U            /*!<Capture/Compare 3 Complementary output enable   */
#define  TIM_CCER_CC3NP                      0x0800U            /*!<Capture/Compare 3 Complementary output Polarity */
#define  TIM_CCER_CC4E                       0x1000U            /*!<Capture/Compare 4 output enable                 */
#define  TIM_CCER_CC4P                       0x2000U            /*!<Capture/Compare 4 output Polarity               */
#define  TIM_CCER_CC4NP                      0x8000U            /*!<Capture/Compare 4 Complementary output Polarity */

/*******************  Bit definition for TIM_CNT register  ********************/
#define  TIM_CNT_CNT                         0xFFFFU            /*!<Counter Value            */

/*******************  Bit definition for TIM_PSC register  ********************/
#define  TIM_PSC_PSC                         0xFFFFU            /*!<Prescaler Value          */

/*******************  Bit definition for TIM_ARR register  ********************/
#define  TIM_ARR_ARR                         0xFFFFU            /*!<actual auto-reload Value */

/*******************  Bit definition for TIM_RCR register  ********************/
#define  TIM_RCR_REP                         0xFFU               /*!<Repetition Counter Value */

/*******************  Bit definition for TIM_CCR1 register  *******************/
#define  TIM_CCR1_CCR1                       0xFFFFU            /*!<Capture/Compare 1 Value  */

/*******************  Bit definition for TIM_CCR2 register  *******************/
#define  TIM_CCR2_CCR2                       0xFFFFU            /*!<Capture/Compare 2 Value  */

/*******************  Bit definition for TIM_CCR3 register  *******************/
#define  TIM_CCR3_CCR3                       0xFFFFU            /*!<Capture/Compare 3 Value  */

/*******************  Bit definition for TIM_CCR4 register  *******************/
#define  TIM_CCR4_CCR4                       0xFFFFU            /*!<Capture/Compare 4 Value  */

/*******************  Bit definition for TIM_BDTR register  *******************/
#define  TIM_BDTR_DTG                        0x00FFU            /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
#define  TIM_BDTR_DTG_0                      0x0001U            /*!<Bit 0 */
#define  TIM_BDTR_DTG_1                      0x0002U            /*!<Bit 1 */
#define  TIM_BDTR_DTG_2                      0x0004U            /*!<Bit 2 */
#define  TIM_BDTR_DTG_3                      0x0008U            /*!<Bit 3 */
#define  TIM_BDTR_DTG_4                      0x0010U            /*!<Bit 4 */
#define  TIM_BDTR_DTG_5                      0x0020U            /*!<Bit 5 */
#define  TIM_BDTR_DTG_6                      0x0040U            /*!<Bit 6 */
#define  TIM_BDTR_DTG_7                      0x0080U            /*!<Bit 7 */

#define  TIM_BDTR_LOCK                       0x0300U            /*!<LOCK[1:0] bits (Lock Configuration) */
#define  TIM_BDTR_LOCK_0                     0x0100U            /*!<Bit 0 */
#define  TIM_BDTR_LOCK_1                     0x0200U            /*!<Bit 1 */

#define  TIM_BDTR_OSSI                       0x0400U            /*!<Off-State Selection for Idle mode */
#define  TIM_BDTR_OSSR                       0x0800U            /*!<Off-State Selection for Run mode  */
#define  TIM_BDTR_BKE                        0x1000U            /*!<Break enable                      */
#define  TIM_BDTR_BKP                        0x2000U            /*!<Break Polarity                    */
#define  TIM_BDTR_AOE                        0x4000U            /*!<Automatic Output enable           */
#define  TIM_BDTR_MOE                        0x8000U            /*!<Main Output enable                */

/*******************  Bit definition for TIM_DCR register  ********************/
#define  TIM_DCR_DBA                         0x001FU            /*!<DBA[4:0] bits (DMA Base Address) */
#define  TIM_DCR_DBA_0                       0x0001U            /*!<Bit 0 */
#define  TIM_DCR_DBA_1                       0x0002U            /*!<Bit 1 */
#define  TIM_DCR_DBA_2                       0x0004U            /*!<Bit 2 */
#define  TIM_DCR_DBA_3                       0x0008U            /*!<Bit 3 */
#define  TIM_DCR_DBA_4                       0x0010U            /*!<Bit 4 */

#define  TIM_DCR_DBL                         0x1F00U            /*!<DBL[4:0] bits (DMA Burst Length) */
#define  TIM_DCR_DBL_0                       0x0100U            /*!<Bit 0 */
#define  TIM_DCR_DBL_1                       0x0200U            /*!<Bit 1 */
#define  TIM_DCR_DBL_2                       0x0400U            /*!<Bit 2 */
#define  TIM_DCR_DBL_3                       0x0800U            /*!<Bit 3 */
#define  TIM_DCR_DBL_4                       0x1000U            /*!<Bit 4 */

/*******************  Bit definition for TIM_DMAR register  *******************/
#define  TIM_DMAR_DMAB                       0xFFFFU            /*!<DMA register for burst accesses                    */

/*******************  Bit definition for TIM_OR register  *********************/
#define TIM_OR_TI4_RMP                       0x00C0U            /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap)             */
#define TIM_OR_TI4_RMP_0                     0x0040U            /*!<Bit 0 */
#define TIM_OR_TI4_RMP_1                     0x0080U            /*!<Bit 1 */
#define TIM_OR_ITR1_RMP                      0x0C00U            /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
#define TIM_OR_ITR1_RMP_0                    0x0400U            /*!<Bit 0 */
#define TIM_OR_ITR1_RMP_1                    0x0800U            /*!<Bit 1 */


/******************************************************************************/
/*                                                                            */
/*         Universal Synchronous Asynchronous Receiver Transmitter            */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for USART_SR register  *******************/
#define  USART_SR_PE                         0x0001U            /*!<Parity Error                 */
#define  USART_SR_FE                         0x0002U            /*!<Framing Error                */
#define  USART_SR_NE                         0x0004U            /*!<Noise Error Flag             */
#define  USART_SR_ORE                        0x0008U            /*!<OverRun Error                */
#define  USART_SR_IDLE                       0x0010U            /*!<IDLE line detected           */
#define  USART_SR_RXNE                       0x0020U            /*!<Read Data Register Not Empty */
#define  USART_SR_TC                         0x0040U            /*!<Transmission Complete        */
#define  USART_SR_TXE                        0x0080U            /*!<Transmit Data Register Empty */
#define  USART_SR_LBD                        0x0100U            /*!<LIN Break Detection Flag     */
#define  USART_SR_CTS                        0x0200U            /*!<CTS Flag                     */

/*******************  Bit definition for USART_DR register  *******************/
#define  USART_DR_DR                         0x01FFU            /*!<Data value */

/******************  Bit definition for USART_BRR register  *******************/
#define  USART_BRR_DIV_Fraction              0x000FU            /*!<Fraction of USARTDIV */
#define  USART_BRR_DIV_Mantissa              0xFFF0U            /*!<Mantissa of USARTDIV */

/******************  Bit definition for USART_CR1 register  *******************/
#define  USART_CR1_SBK                       0x0001U            /*!<Send Break                             */
#define  USART_CR1_RWU                       0x0002U            /*!<Receiver wakeup                        */
#define  USART_CR1_RE                        0x0004U            /*!<Receiver Enable                        */
#define  USART_CR1_TE                        0x0008U            /*!<Transmitter Enable                     */
#define  USART_CR1_IDLEIE                    0x0010U            /*!<IDLE Interrupt Enable                  */
#define  USART_CR1_RXNEIE                    0x0020U            /*!<RXNE Interrupt Enable                  */
#define  USART_CR1_TCIE                      0x0040U            /*!<Transmission Complete Interrupt Enable */
#define  USART_CR1_TXEIE                     0x0080U            /*!<PE Interrupt Enable                    */
#define  USART_CR1_PEIE                      0x0100U            /*!<PE Interrupt Enable                    */
#define  USART_CR1_PS                        0x0200U            /*!<Parity Selection                       */
#define  USART_CR1_PCE                       0x0400U            /*!<Parity Control Enable                  */
#define  USART_CR1_WAKE                      0x0800U            /*!<Wakeup method                          */
#define  USART_CR1_M                         0x1000U            /*!<Word length                            */
#define  USART_CR1_UE                        0x2000U            /*!<USART Enable                           */
#define  USART_CR1_OVER8                     0x8000U            /*!<USART Oversampling by 8 enable         */

/******************  Bit definition for USART_CR2 register  *******************/
#define  USART_CR2_ADD                       0x000FU            /*!<Address of the USART node            */
#define  USART_CR2_LBDL                      0x0020U            /*!<LIN Break Detection Length           */
#define  USART_CR2_LBDIE                     0x0040U            /*!<LIN Break Detection Interrupt Enable */
#define  USART_CR2_LBCL                      0x0100U            /*!<Last Bit Clock pulse                 */
#define  USART_CR2_CPHA                      0x0200U            /*!<Clock Phase                          */
#define  USART_CR2_CPOL                      0x0400U            /*!<Clock Polarity                       */
#define  USART_CR2_CLKEN                     0x0800U            /*!<Clock Enable                         */

#define  USART_CR2_STOP                      0x3000U            /*!<STOP[1:0] bits (STOP bits) */
#define  USART_CR2_STOP_0                    0x1000U            /*!<Bit 0 */
#define  USART_CR2_STOP_1                    0x2000U            /*!<Bit 1 */

#define  USART_CR2_LINEN                     0x4000U            /*!<LIN mode enable */

/******************  Bit definition for USART_CR3 register  *******************/
#define  USART_CR3_EIE                       0x0001U            /*!<Error Interrupt Enable      */
#define  USART_CR3_IREN                      0x0002U            /*!<IrDA mode Enable            */
#define  USART_CR3_IRLP                      0x0004U            /*!<IrDA Low-Power              */
#define  USART_CR3_HDSEL                     0x0008U            /*!<Half-Duplex Selection       */
#define  USART_CR3_NACK                      0x0010U            /*!<Smartcard NACK enable       */
#define  USART_CR3_SCEN                      0x0020U            /*!<Smartcard mode enable       */
#define  USART_CR3_DMAR                      0x0040U            /*!<DMA Enable Receiver         */
#define  USART_CR3_DMAT                      0x0080U            /*!<DMA Enable Transmitter      */
#define  USART_CR3_RTSE                      0x0100U            /*!<RTS Enable                  */
#define  USART_CR3_CTSE                      0x0200U            /*!<CTS Enable                  */
#define  USART_CR3_CTSIE                     0x0400U            /*!<CTS Interrupt Enable        */
#define  USART_CR3_ONEBIT                    0x0800U            /*!<USART One bit method enable */

/******************  Bit definition for USART_GTPR register  ******************/
#define  USART_GTPR_PSC                      0x00FFU            /*!<PSC[7:0] bits (Prescaler value) */
#define  USART_GTPR_PSC_0                    0x0001U            /*!<Bit 0 */
#define  USART_GTPR_PSC_1                    0x0002U            /*!<Bit 1 */
#define  USART_GTPR_PSC_2                    0x0004U            /*!<Bit 2 */
#define  USART_GTPR_PSC_3                    0x0008U            /*!<Bit 3 */
#define  USART_GTPR_PSC_4                    0x0010U            /*!<Bit 4 */
#define  USART_GTPR_PSC_5                    0x0020U            /*!<Bit 5 */
#define  USART_GTPR_PSC_6                    0x0040U            /*!<Bit 6 */
#define  USART_GTPR_PSC_7                    0x0080U            /*!<Bit 7 */

#define  USART_GTPR_GT                       0xFF00U            /*!<Guard time value */

/******************************************************************************/
/*                                                                            */
/*                            Window WATCHDOG                                 */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for WWDG_CR register  ********************/
#define  WWDG_CR_T                           0x7FU               /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
#define  WWDG_CR_T_0                         0x01U               /*!<Bit 0 */
#define  WWDG_CR_T_1                         0x02U               /*!<Bit 1 */
#define  WWDG_CR_T_2                         0x04U               /*!<Bit 2 */
#define  WWDG_CR_T_3                         0x08U               /*!<Bit 3 */
#define  WWDG_CR_T_4                         0x10U               /*!<Bit 4 */
#define  WWDG_CR_T_5                         0x20U               /*!<Bit 5 */
#define  WWDG_CR_T_6                         0x40U               /*!<Bit 6 */
/* Legacy defines */
#define  WWDG_CR_T0                          WWDG_CR_T_0
#define  WWDG_CR_T1                          WWDG_CR_T_1
#define  WWDG_CR_T2                          WWDG_CR_T_2
#define  WWDG_CR_T3                          WWDG_CR_T_3
#define  WWDG_CR_T4                          WWDG_CR_T_4
#define  WWDG_CR_T5                          WWDG_CR_T_5
#define  WWDG_CR_T6                          WWDG_CR_T_6

#define  WWDG_CR_WDGA                        0x80U               /*!<Activation bit */

/*******************  Bit definition for WWDG_CFR register  *******************/
#define  WWDG_CFR_W                          0x007FU            /*!<W[6:0] bits (7-bit window value) */
#define  WWDG_CFR_W_0                        0x0001U            /*!<Bit 0 */
#define  WWDG_CFR_W_1                        0x0002U            /*!<Bit 1 */
#define  WWDG_CFR_W_2                        0x0004U            /*!<Bit 2 */
#define  WWDG_CFR_W_3                        0x0008U            /*!<Bit 3 */
#define  WWDG_CFR_W_4                        0x0010U            /*!<Bit 4 */
#define  WWDG_CFR_W_5                        0x0020U            /*!<Bit 5 */
#define  WWDG_CFR_W_6                        0x0040U            /*!<Bit 6 */
/* Legacy defines */
#define  WWDG_CFR_W0                         WWDG_CFR_W_0
#define  WWDG_CFR_W1                         WWDG_CFR_W_1
#define  WWDG_CFR_W2                         WWDG_CFR_W_2
#define  WWDG_CFR_W3                         WWDG_CFR_W_3
#define  WWDG_CFR_W4                         WWDG_CFR_W_4
#define  WWDG_CFR_W5                         WWDG_CFR_W_5
#define  WWDG_CFR_W6                         WWDG_CFR_W_6

#define  WWDG_CFR_WDGTB                      0x0180U            /*!<WDGTB[1:0] bits (Timer Base) */
#define  WWDG_CFR_WDGTB_0                    0x0080U            /*!<Bit 0 */
#define  WWDG_CFR_WDGTB_1                    0x0100U            /*!<Bit 1 */
/* Legacy defines */
#define  WWDG_CFR_WDGTB0                     WWDG_CFR_WDGTB_0
#define  WWDG_CFR_WDGTB1                     WWDG_CFR_WDGTB_1

#define  WWDG_CFR_EWI                        0x0200U            /*!<Early Wakeup Interrupt */

/*******************  Bit definition for WWDG_SR register  ********************/
#define  WWDG_SR_EWIF                        0x01U               /*!<Early Wakeup Interrupt Flag */


/******************************************************************************/
/*                                                                            */
/*                                DBG                                         */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition for DBGMCU_IDCODE register  *************/
#define  DBGMCU_IDCODE_DEV_ID                0x00000FFFU
#define  DBGMCU_IDCODE_REV_ID                0xFFFF0000U

/********************  Bit definition for DBGMCU_CR register  *****************/
#define  DBGMCU_CR_DBG_SLEEP                 0x00000001U
#define  DBGMCU_CR_DBG_STOP                  0x00000002U
#define  DBGMCU_CR_DBG_STANDBY               0x00000004U
#define  DBGMCU_CR_TRACE_IOEN                0x00000020U

#define  DBGMCU_CR_TRACE_MODE                0x000000C0U
#define  DBGMCU_CR_TRACE_MODE_0              0x00000040U/*!<Bit 0 */
#define  DBGMCU_CR_TRACE_MODE_1              0x00000080U/*!<Bit 1 */

/********************  Bit definition for DBGMCU_APB1_FZ register  ************/
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP            0x00000001U
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP            0x00000002U
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP            0x00000004U
#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP            0x00000008U
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP            0x00000010U
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP            0x00000020U
#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP           0x00000040U
#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP           0x00000080U
#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP           0x00000100U
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP             0x00000400U
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP            0x00000800U
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP            0x00001000U
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT   0x00200000U
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT   0x00400000U
#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT   0x00800000U
#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP            0x02000000U
#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP            0x04000000U
/* Old IWDGSTOP bit definition, maintained for legacy purpose */
#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP

/********************  Bit definition for DBGMCU_APB2_FZ register  ************/
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP        0x00000001U
#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP        0x00000002U
#define  DBGMCU_APB2_FZ_DBG_TIM9_STOP        0x00010000U
#define  DBGMCU_APB2_FZ_DBG_TIM10_STOP       0x00020000U
#define  DBGMCU_APB2_FZ_DBG_TIM11_STOP       0x00040000U

/******************************************************************************/
/*                                                                            */
/*                Ethernet MAC Registers bits definitions                     */
/*                                                                            */
/******************************************************************************/
/* Bit definition for Ethernet MAC Control Register register */
#define ETH_MACCR_WD      0x00800000U  /* Watchdog disable */
#define ETH_MACCR_JD      0x00400000U  /* Jabber disable */
#define ETH_MACCR_IFG     0x000E0000U  /* Inter-frame gap */
#define ETH_MACCR_IFG_96Bit     0x00000000U  /* Minimum IFG between frames during transmission is 96Bit */
  #define ETH_MACCR_IFG_88Bit     0x00020000U  /* Minimum IFG between frames during transmission is 88Bit */
  #define ETH_MACCR_IFG_80Bit     0x00040000U  /* Minimum IFG between frames during transmission is 80Bit */
  #define ETH_MACCR_IFG_72Bit     0x00060000U  /* Minimum IFG between frames during transmission is 72Bit */
  #define ETH_MACCR_IFG_64Bit     0x00080000U  /* Minimum IFG between frames during transmission is 64Bit */        
  #define ETH_MACCR_IFG_56Bit     0x000A0000U  /* Minimum IFG between frames during transmission is 56Bit */
  #define ETH_MACCR_IFG_48Bit     0x000C0000U  /* Minimum IFG between frames during transmission is 48Bit */
  #define ETH_MACCR_IFG_40Bit     0x000E0000U  /* Minimum IFG between frames during transmission is 40Bit */              
#define ETH_MACCR_CSD     0x00010000U  /* Carrier sense disable (during transmission) */
#define ETH_MACCR_FES     0x00004000U  /* Fast ethernet speed */
#define ETH_MACCR_ROD     0x00002000U  /* Receive own disable */
#define ETH_MACCR_LM      0x00001000U  /* loopback mode */
#define ETH_MACCR_DM      0x00000800U  /* Duplex mode */
#define ETH_MACCR_IPCO    0x00000400U  /* IP Checksum offload */
#define ETH_MACCR_RD      0x00000200U  /* Retry disable */
#define ETH_MACCR_APCS    0x00000080U  /* Automatic Pad/CRC stripping */
#define ETH_MACCR_BL      0x00000060U  /* Back-off limit: random integer number (r) of slot time delays before rescheduling
                                                       a transmission attempt during retries after a collision: 0 =< r <2^k */
  #define ETH_MACCR_BL_10    0x00000000U  /* k = min (n, 10) */
  #define ETH_MACCR_BL_8     0x00000020U  /* k = min (n, 8) */
  #define ETH_MACCR_BL_4     0x00000040U  /* k = min (n, 4) */
  #define ETH_MACCR_BL_1     0x00000060U  /* k = min (n, 1) */ 
#define ETH_MACCR_DC      0x00000010U  /* Defferal check */
#define ETH_MACCR_TE      0x00000008U  /* Transmitter enable */
#define ETH_MACCR_RE      0x00000004U  /* Receiver enable */

/* Bit definition for Ethernet MAC Frame Filter Register */
#define ETH_MACFFR_RA     0x80000000U  /* Receive all */ 
#define ETH_MACFFR_HPF    0x00000400U  /* Hash or perfect filter */ 
#define ETH_MACFFR_SAF    0x00000200U  /* Source address filter enable */ 
#define ETH_MACFFR_SAIF   0x00000100U  /* SA inverse filtering */ 
#define ETH_MACFFR_PCF    0x000000C0U  /* Pass control frames: 3 cases */
  #define ETH_MACFFR_PCF_BlockAll                0x00000040U  /* MAC filters all control frames from reaching the application */
  #define ETH_MACFFR_PCF_ForwardAll              0x00000080U  /* MAC forwards all control frames to application even if they fail the Address Filter */
  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter 0x000000C0U  /* MAC forwards control frames that pass the Address Filter. */ 
#define ETH_MACFFR_BFD    0x00000020U  /* Broadcast frame disable */ 
#define ETH_MACFFR_PAM    0x00000010U  /* Pass all mutlicast */ 
#define ETH_MACFFR_DAIF   0x00000008U  /* DA Inverse filtering */ 
#define ETH_MACFFR_HM     0x00000004U  /* Hash multicast */ 
#define ETH_MACFFR_HU     0x00000002U  /* Hash unicast */
#define ETH_MACFFR_PM     0x00000001U  /* Promiscuous mode */

/* Bit definition for Ethernet MAC Hash Table High Register */
#define ETH_MACHTHR_HTH   0xFFFFFFFFU  /* Hash table high */

/* Bit definition for Ethernet MAC Hash Table Low Register */
#define ETH_MACHTLR_HTL   0xFFFFFFFFU  /* Hash table low */

/* Bit definition for Ethernet MAC MII Address Register */
#define ETH_MACMIIAR_PA   0x0000F800U  /* Physical layer address */ 
#define ETH_MACMIIAR_MR   0x000007C0U  /* MII register in the selected PHY */ 
#define ETH_MACMIIAR_CR   0x0000001CU  /* CR clock range: 6 cases */ 
  #define ETH_MACMIIAR_CR_Div42   0x00000000U  /* HCLK:60-100 MHz; MDC clock= HCLK/42 */
  #define ETH_MACMIIAR_CR_Div62   0x00000004U  /* HCLK:100-150 MHz; MDC clock= HCLK/62 */
  #define ETH_MACMIIAR_CR_Div16   0x00000008U  /* HCLK:20-35 MHz; MDC clock= HCLK/16 */
  #define ETH_MACMIIAR_CR_Div26   0x0000000CU  /* HCLK:35-60 MHz; MDC clock= HCLK/26 */
  #define ETH_MACMIIAR_CR_Div102  0x00000010U  /* HCLK:150-168 MHz; MDC clock= HCLK/102 */  
#define ETH_MACMIIAR_MW   0x00000002U  /* MII write */ 
#define ETH_MACMIIAR_MB   0x00000001U  /* MII busy */ 
  
/* Bit definition for Ethernet MAC MII Data Register */
#define ETH_MACMIIDR_MD   0x0000FFFFU  /* MII data: read/write data from/to PHY */

/* Bit definition for Ethernet MAC Flow Control Register */
#define ETH_MACFCR_PT     0xFFFF0000U  /* Pause time */
#define ETH_MACFCR_ZQPD   0x00000080U  /* Zero-quanta pause disable */
#define ETH_MACFCR_PLT    0x00000030U  /* Pause low threshold: 4 cases */
  #define ETH_MACFCR_PLT_Minus4   0x00000000U  /* Pause time minus 4 slot times */
  #define ETH_MACFCR_PLT_Minus28  0x00000010U  /* Pause time minus 28 slot times */
  #define ETH_MACFCR_PLT_Minus144 0x00000020U  /* Pause time minus 144 slot times */
  #define ETH_MACFCR_PLT_Minus256 0x00000030U  /* Pause time minus 256 slot times */      
#define ETH_MACFCR_UPFD   0x00000008U  /* Unicast pause frame detect */
#define ETH_MACFCR_RFCE   0x00000004U  /* Receive flow control enable */
#define ETH_MACFCR_TFCE   0x00000002U  /* Transmit flow control enable */
#define ETH_MACFCR_FCBBPA 0x00000001U  /* Flow control busy/backpressure activate */

/* Bit definition for Ethernet MAC VLAN Tag Register */
#define ETH_MACVLANTR_VLANTC 0x00010000U  /* 12-bit VLAN tag comparison */
#define ETH_MACVLANTR_VLANTI 0x0000FFFFU  /* VLAN tag identifier (for receive frames) */

/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */ 
#define ETH_MACRWUFFR_D   0xFFFFFFFFU  /* Wake-up frame filter register data */
/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.
   Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */
/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask
   Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask
   Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask
   Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask
   Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - 
                              RSVD - Filter1 Command - RSVD - Filter0 Command
   Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset
   Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16
   Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */

/* Bit definition for Ethernet MAC PMT Control and Status Register */ 
#define ETH_MACPMTCSR_WFFRPR 0x80000000U  /* Wake-Up Frame Filter Register Pointer Reset */
#define ETH_MACPMTCSR_GU     0x00000200U  /* Global Unicast */
#define ETH_MACPMTCSR_WFR    0x00000040U  /* Wake-Up Frame Received */
#define ETH_MACPMTCSR_MPR    0x00000020U  /* Magic Packet Received */
#define ETH_MACPMTCSR_WFE    0x00000004U  /* Wake-Up Frame Enable */
#define ETH_MACPMTCSR_MPE    0x00000002U  /* Magic Packet Enable */
#define ETH_MACPMTCSR_PD     0x00000001U  /* Power Down */

/* Bit definition for Ethernet MAC Status Register */
#define ETH_MACSR_TSTS      0x00000200U  /* Time stamp trigger status */
#define ETH_MACSR_MMCTS     0x00000040U  /* MMC transmit status */
#define ETH_MACSR_MMMCRS    0x00000020U  /* MMC receive status */
#define ETH_MACSR_MMCS      0x00000010U  /* MMC status */
#define ETH_MACSR_PMTS      0x00000008U  /* PMT status */

/* Bit definition for Ethernet MAC Interrupt Mask Register */
#define ETH_MACIMR_TSTIM     0x00000200U  /* Time stamp trigger interrupt mask */
#define ETH_MACIMR_PMTIM     0x00000008U  /* PMT interrupt mask */

/* Bit definition for Ethernet MAC Address0 High Register */
#define ETH_MACA0HR_MACA0H   0x0000FFFFU  /* MAC address0 high */

/* Bit definition for Ethernet MAC Address0 Low Register */
#define ETH_MACA0LR_MACA0L   0xFFFFFFFFU  /* MAC address0 low */

/* Bit definition for Ethernet MAC Address1 High Register */
#define ETH_MACA1HR_AE       0x80000000U  /* Address enable */
#define ETH_MACA1HR_SA       0x40000000U  /* Source address */
#define ETH_MACA1HR_MBC      0x3F000000U  /* Mask byte control: bits to mask for comparison of the MAC Address bytes */
  #define ETH_MACA1HR_MBC_HBits15_8    0x20000000U  /* Mask MAC Address high reg bits [15:8] */
  #define ETH_MACA1HR_MBC_HBits7_0     0x10000000U  /* Mask MAC Address high reg bits [7:0] */
  #define ETH_MACA1HR_MBC_LBits31_24   0x08000000U  /* Mask MAC Address low reg bits [31:24] */
  #define ETH_MACA1HR_MBC_LBits23_16   0x04000000U  /* Mask MAC Address low reg bits [23:16] */
  #define ETH_MACA1HR_MBC_LBits15_8    0x02000000U  /* Mask MAC Address low reg bits [15:8] */
  #define ETH_MACA1HR_MBC_LBits7_0     0x01000000U  /* Mask MAC Address low reg bits [7:0] */ 
#define ETH_MACA1HR_MACA1H   0x0000FFFFU  /* MAC address1 high */

/* Bit definition for Ethernet MAC Address1 Low Register */
#define ETH_MACA1LR_MACA1L   0xFFFFFFFFU  /* MAC address1 low */

/* Bit definition for Ethernet MAC Address2 High Register */
#define ETH_MACA2HR_AE       0x80000000U  /* Address enable */
#define ETH_MACA2HR_SA       0x40000000U  /* Source address */
#define ETH_MACA2HR_MBC      0x3F000000U  /* Mask byte control */
  #define ETH_MACA2HR_MBC_HBits15_8    0x20000000U  /* Mask MAC Address high reg bits [15:8] */
  #define ETH_MACA2HR_MBC_HBits7_0     0x10000000U  /* Mask MAC Address high reg bits [7:0] */
  #define ETH_MACA2HR_MBC_LBits31_24   0x08000000U  /* Mask MAC Address low reg bits [31:24] */
  #define ETH_MACA2HR_MBC_LBits23_16   0x04000000U  /* Mask MAC Address low reg bits [23:16] */
  #define ETH_MACA2HR_MBC_LBits15_8    0x02000000U  /* Mask MAC Address low reg bits [15:8] */
  #define ETH_MACA2HR_MBC_LBits7_0     0x01000000U  /* Mask MAC Address low reg bits [70] */
#define ETH_MACA2HR_MACA2H   0x0000FFFFU  /* MAC address1 high */

/* Bit definition for Ethernet MAC Address2 Low Register */
#define ETH_MACA2LR_MACA2L   0xFFFFFFFFU  /* MAC address2 low */

/* Bit definition for Ethernet MAC Address3 High Register */
#define ETH_MACA3HR_AE       0x80000000U  /* Address enable */
#define ETH_MACA3HR_SA       0x40000000U  /* Source address */
#define ETH_MACA3HR_MBC      0x3F000000U  /* Mask byte control */
  #define ETH_MACA3HR_MBC_HBits15_8    0x20000000U  /* Mask MAC Address high reg bits [15:8] */
  #define ETH_MACA3HR_MBC_HBits7_0     0x10000000U  /* Mask MAC Address high reg bits [7:0] */
  #define ETH_MACA3HR_MBC_LBits31_24   0x08000000U  /* Mask MAC Address low reg bits [31:24] */
  #define ETH_MACA3HR_MBC_LBits23_16   0x04000000U  /* Mask MAC Address low reg bits [23:16] */
  #define ETH_MACA3HR_MBC_LBits15_8    0x02000000U  /* Mask MAC Address low reg bits [15:8] */
  #define ETH_MACA3HR_MBC_LBits7_0     0x01000000U  /* Mask MAC Address low reg bits [70] */
#define ETH_MACA3HR_MACA3H   0x0000FFFFU  /* MAC address3 high */

/* Bit definition for Ethernet MAC Address3 Low Register */
#define ETH_MACA3LR_MACA3L   0xFFFFFFFFU  /* MAC address3 low */

/******************************************************************************/
/*                Ethernet MMC Registers bits definition                      */
/******************************************************************************/

/* Bit definition for Ethernet MMC Contol Register */
#define ETH_MMCCR_MCFHP      0x00000020U  /* MMC counter Full-Half preset */
#define ETH_MMCCR_MCP        0x00000010U  /* MMC counter preset */
#define ETH_MMCCR_MCF        0x00000008U  /* MMC Counter Freeze */
#define ETH_MMCCR_ROR        0x00000004U  /* Reset on Read */
#define ETH_MMCCR_CSR        0x00000002U  /* Counter Stop Rollover */
#define ETH_MMCCR_CR         0x00000001U  /* Counters Reset */

/* Bit definition for Ethernet MMC Receive Interrupt Register */
#define ETH_MMCRIR_RGUFS     0x00020000U  /* Set when Rx good unicast frames counter reaches half the maximum value */
#define ETH_MMCRIR_RFAES     0x00000040U  /* Set when Rx alignment error counter reaches half the maximum value */
#define ETH_MMCRIR_RFCES     0x00000020U  /* Set when Rx crc error counter reaches half the maximum value */

/* Bit definition for Ethernet MMC Transmit Interrupt Register */
#define ETH_MMCTIR_TGFS      0x00200000U  /* Set when Tx good frame count counter reaches half the maximum value */
#define ETH_MMCTIR_TGFMSCS   0x00008000U  /* Set when Tx good multi col counter reaches half the maximum value */
#define ETH_MMCTIR_TGFSCS    0x00004000U  /* Set when Tx good single col counter reaches half the maximum value */

/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */
#define ETH_MMCRIMR_RGUFM    0x00020000U  /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */
#define ETH_MMCRIMR_RFAEM    0x00000040U  /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */
#define ETH_MMCRIMR_RFCEM    0x00000020U  /* Mask the interrupt when Rx crc error counter reaches half the maximum value */

/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */
#define ETH_MMCTIMR_TGFM     0x00200000U  /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */
#define ETH_MMCTIMR_TGFMSCM  0x00008000U  /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */
#define ETH_MMCTIMR_TGFSCM   0x00004000U  /* Mask the interrupt when Tx good single col counter reaches half the maximum value */

/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */
#define ETH_MMCTGFSCCR_TGFSCC     0xFFFFFFFFU  /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */

/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */
#define ETH_MMCTGFMSCCR_TGFMSCC   0xFFFFFFFFU  /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */

/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */
#define ETH_MMCTGFCR_TGFC    0xFFFFFFFFU  /* Number of good frames transmitted. */

/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */
#define ETH_MMCRFCECR_RFCEC  0xFFFFFFFFU  /* Number of frames received with CRC error. */

/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */
#define ETH_MMCRFAECR_RFAEC  0xFFFFFFFFU  /* Number of frames received with alignment (dribble) error */

/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */
#define ETH_MMCRGUFCR_RGUFC  0xFFFFFFFFU  /* Number of good unicast frames received. */

/******************************************************************************/
/*               Ethernet PTP Registers bits definition                       */
/******************************************************************************/

/* Bit definition for Ethernet PTP Time Stamp Contol Register */
#define ETH_PTPTSCR_TSCNT       0x00030000U  /* Time stamp clock node type */
#define ETH_PTPTSSR_TSSMRME     0x00008000U  /* Time stamp snapshot for message relevant to master enable */
#define ETH_PTPTSSR_TSSEME      0x00004000U  /* Time stamp snapshot for event message enable */
#define ETH_PTPTSSR_TSSIPV4FE   0x00002000U  /* Time stamp snapshot for IPv4 frames enable */
#define ETH_PTPTSSR_TSSIPV6FE   0x00001000U  /* Time stamp snapshot for IPv6 frames enable */
#define ETH_PTPTSSR_TSSPTPOEFE  0x00000800U  /* Time stamp snapshot for PTP over ethernet frames enable */
#define ETH_PTPTSSR_TSPTPPSV2E  0x00000400U  /* Time stamp PTP packet snooping for version2 format enable */
#define ETH_PTPTSSR_TSSSR       0x00000200U  /* Time stamp Sub-seconds rollover */
#define ETH_PTPTSSR_TSSARFE     0x00000100U  /* Time stamp snapshot for all received frames enable */

#define ETH_PTPTSCR_TSARU    0x00000020U  /* Addend register update */
#define ETH_PTPTSCR_TSITE    0x00000010U  /* Time stamp interrupt trigger enable */
#define ETH_PTPTSCR_TSSTU    0x00000008U  /* Time stamp update */
#define ETH_PTPTSCR_TSSTI    0x00000004U  /* Time stamp initialize */
#define ETH_PTPTSCR_TSFCU    0x00000002U  /* Time stamp fine or coarse update */
#define ETH_PTPTSCR_TSE      0x00000001U  /* Time stamp enable */

/* Bit definition for Ethernet PTP Sub-Second Increment Register */
#define ETH_PTPSSIR_STSSI    0x000000FFU  /* System time Sub-second increment value */

/* Bit definition for Ethernet PTP Time Stamp High Register */
#define ETH_PTPTSHR_STS      0xFFFFFFFFU  /* System Time second */

/* Bit definition for Ethernet PTP Time Stamp Low Register */
#define ETH_PTPTSLR_STPNS    0x80000000U  /* System Time Positive or negative time */
#define ETH_PTPTSLR_STSS     0x7FFFFFFFU  /* System Time sub-seconds */

/* Bit definition for Ethernet PTP Time Stamp High Update Register */
#define ETH_PTPTSHUR_TSUS    0xFFFFFFFFU  /* Time stamp update seconds */

/* Bit definition for Ethernet PTP Time Stamp Low Update Register */
#define ETH_PTPTSLUR_TSUPNS  0x80000000U  /* Time stamp update Positive or negative time */
#define ETH_PTPTSLUR_TSUSS   0x7FFFFFFFU  /* Time stamp update sub-seconds */

/* Bit definition for Ethernet PTP Time Stamp Addend Register */
#define ETH_PTPTSAR_TSA      0xFFFFFFFFU  /* Time stamp addend */

/* Bit definition for Ethernet PTP Target Time High Register */
#define ETH_PTPTTHR_TTSH     0xFFFFFFFFU  /* Target time stamp high */

/* Bit definition for Ethernet PTP Target Time Low Register */
#define ETH_PTPTTLR_TTSL     0xFFFFFFFFU  /* Target time stamp low */

/* Bit definition for Ethernet PTP Time Stamp Status Register */
#define ETH_PTPTSSR_TSTTR    0x00000020U  /* Time stamp target time reached */
#define ETH_PTPTSSR_TSSO     0x00000010U  /* Time stamp seconds overflow */

/******************************************************************************/
/*                 Ethernet DMA Registers bits definition                     */
/******************************************************************************/

/* Bit definition for Ethernet DMA Bus Mode Register */
#define ETH_DMABMR_AAB       0x02000000U  /* Address-Aligned beats */
#define ETH_DMABMR_FPM        0x01000000U  /* 4xPBL mode */
#define ETH_DMABMR_USP       0x00800000U  /* Use separate PBL */
#define ETH_DMABMR_RDP       0x007E0000U  /* RxDMA PBL */
  #define ETH_DMABMR_RDP_1Beat    0x00020000U  /* maximum number of beats to be transferred in one RxDMA transaction is 1 */
  #define ETH_DMABMR_RDP_2Beat    0x00040000U  /* maximum number of beats to be transferred in one RxDMA transaction is 2 */
  #define ETH_DMABMR_RDP_4Beat    0x00080000U  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
  #define ETH_DMABMR_RDP_8Beat    0x00100000U  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
  #define ETH_DMABMR_RDP_16Beat   0x00200000U  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
  #define ETH_DMABMR_RDP_32Beat   0x00400000U  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */                
  #define ETH_DMABMR_RDP_4xPBL_4Beat   0x01020000U  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
  #define ETH_DMABMR_RDP_4xPBL_8Beat   0x01040000U  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
  #define ETH_DMABMR_RDP_4xPBL_16Beat  0x01080000U  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
  #define ETH_DMABMR_RDP_4xPBL_32Beat  0x01100000U  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
  #define ETH_DMABMR_RDP_4xPBL_64Beat  0x01200000U  /* maximum number of beats to be transferred in one RxDMA transaction is 64 */
  #define ETH_DMABMR_RDP_4xPBL_128Beat 0x01400000U  /* maximum number of beats to be transferred in one RxDMA transaction is 128 */  
#define ETH_DMABMR_FB        0x00010000U  /* Fixed Burst */
#define ETH_DMABMR_RTPR      0x0000C000U  /* Rx Tx priority ratio */
  #define ETH_DMABMR_RTPR_1_1     0x00000000U  /* Rx Tx priority ratio */
  #define ETH_DMABMR_RTPR_2_1     0x00004000U  /* Rx Tx priority ratio */
  #define ETH_DMABMR_RTPR_3_1     0x00008000U  /* Rx Tx priority ratio */
  #define ETH_DMABMR_RTPR_4_1     0x0000C000U  /* Rx Tx priority ratio */  
#define ETH_DMABMR_PBL    0x00003F00U  /* Programmable burst length */
  #define ETH_DMABMR_PBL_1Beat    0x00000100U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */
  #define ETH_DMABMR_PBL_2Beat    0x00000200U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */
  #define ETH_DMABMR_PBL_4Beat    0x00000400U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
  #define ETH_DMABMR_PBL_8Beat    0x00000800U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
  #define ETH_DMABMR_PBL_16Beat   0x00001000U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
  #define ETH_DMABMR_PBL_32Beat   0x00002000U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */                
  #define ETH_DMABMR_PBL_4xPBL_4Beat   0x01000100U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
  #define ETH_DMABMR_PBL_4xPBL_8Beat   0x01000200U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
  #define ETH_DMABMR_PBL_4xPBL_16Beat  0x01000400U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
  #define ETH_DMABMR_PBL_4xPBL_32Beat  0x01000800U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
  #define ETH_DMABMR_PBL_4xPBL_64Beat  0x01001000U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */
  #define ETH_DMABMR_PBL_4xPBL_128Beat 0x01002000U  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */
#define ETH_DMABMR_EDE       0x00000080U  /* Enhanced Descriptor Enable */
#define ETH_DMABMR_DSL       0x0000007CU  /* Descriptor Skip Length */
#define ETH_DMABMR_DA        0x00000002U  /* DMA arbitration scheme */
#define ETH_DMABMR_SR        0x00000001U  /* Software reset */

/* Bit definition for Ethernet DMA Transmit Poll Demand Register */
#define ETH_DMATPDR_TPD      0xFFFFFFFFU  /* Transmit poll demand */

/* Bit definition for Ethernet DMA Receive Poll Demand Register */
#define ETH_DMARPDR_RPD      0xFFFFFFFFU  /* Receive poll demand  */

/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */
#define ETH_DMARDLAR_SRL     0xFFFFFFFFU  /* Start of receive list */

/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */
#define ETH_DMATDLAR_STL     0xFFFFFFFFU  /* Start of transmit list */

/* Bit definition for Ethernet DMA Status Register */
#define ETH_DMASR_TSTS       0x20000000U  /* Time-stamp trigger status */
#define ETH_DMASR_PMTS       0x10000000U  /* PMT status */
#define ETH_DMASR_MMCS       0x08000000U  /* MMC status */
#define ETH_DMASR_EBS        0x03800000U  /* Error bits status */
  /* combination with EBS[2:0] for GetFlagStatus function */
  #define ETH_DMASR_EBS_DescAccess      0x02000000U  /* Error bits 0-data buffer, 1-desc. access */
  #define ETH_DMASR_EBS_ReadTransf      0x01000000U  /* Error bits 0-write trnsf, 1-read transfr */
  #define ETH_DMASR_EBS_DataTransfTx    0x00800000U  /* Error bits 0-Rx DMA, 1-Tx DMA */
#define ETH_DMASR_TPS         0x00700000U  /* Transmit process state */
  #define ETH_DMASR_TPS_Stopped         0x00000000U  /* Stopped - Reset or Stop Tx Command issued  */
  #define ETH_DMASR_TPS_Fetching        0x00100000U  /* Running - fetching the Tx descriptor */
  #define ETH_DMASR_TPS_Waiting         0x00200000U  /* Running - waiting for status */
  #define ETH_DMASR_TPS_Reading         0x00300000U  /* Running - reading the data from host memory */
  #define ETH_DMASR_TPS_Suspended       0x00600000U  /* Suspended - Tx Descriptor unavailabe */
  #define ETH_DMASR_TPS_Closing         0x00700000U  /* Running - closing Rx descriptor */
#define ETH_DMASR_RPS         0x000E0000U  /* Receive process state */
  #define ETH_DMASR_RPS_Stopped         0x00000000U  /* Stopped - Reset or Stop Rx Command issued */
  #define ETH_DMASR_RPS_Fetching        0x00020000U  /* Running - fetching the Rx descriptor */
  #define ETH_DMASR_RPS_Waiting         0x00060000U  /* Running - waiting for packet */
  #define ETH_DMASR_RPS_Suspended       0x00080000U  /* Suspended - Rx Descriptor unavailable */
  #define ETH_DMASR_RPS_Closing         0x000A0000U  /* Running - closing descriptor */
  #define ETH_DMASR_RPS_Queuing         0x000E0000U  /* Running - queuing the recieve frame into host memory */
#define ETH_DMASR_NIS        0x00010000U  /* Normal interrupt summary */
#define ETH_DMASR_AIS        0x00008000U  /* Abnormal interrupt summary */
#define ETH_DMASR_ERS        0x00004000U  /* Early receive status */
#define ETH_DMASR_FBES       0x00002000U  /* Fatal bus error status */
#define ETH_DMASR_ETS        0x00000400U  /* Early transmit status */
#define ETH_DMASR_RWTS       0x00000200U  /* Receive watchdog timeout status */
#define ETH_DMASR_RPSS       0x00000100U  /* Receive process stopped status */
#define ETH_DMASR_RBUS       0x00000080U  /* Receive buffer unavailable status */
#define ETH_DMASR_RS         0x00000040U  /* Receive status */
#define ETH_DMASR_TUS        0x00000020U  /* Transmit underflow status */
#define ETH_DMASR_ROS        0x00000010U  /* Receive overflow status */
#define ETH_DMASR_TJTS       0x00000008U  /* Transmit jabber timeout status */
#define ETH_DMASR_TBUS       0x00000004U  /* Transmit buffer unavailable status */
#define ETH_DMASR_TPSS       0x00000002U  /* Transmit process stopped status */
#define ETH_DMASR_TS         0x00000001U  /* Transmit status */

/* Bit definition for Ethernet DMA Operation Mode Register */
#define ETH_DMAOMR_DTCEFD    0x04000000U  /* Disable Dropping of TCP/IP checksum error frames */
#define ETH_DMAOMR_RSF       0x02000000U  /* Receive store and forward */
#define ETH_DMAOMR_DFRF      0x01000000U  /* Disable flushing of received frames */
#define ETH_DMAOMR_TSF       0x00200000U  /* Transmit store and forward */
#define ETH_DMAOMR_FTF       0x00100000U  /* Flush transmit FIFO */
#define ETH_DMAOMR_TTC       0x0001C000U  /* Transmit threshold control */
  #define ETH_DMAOMR_TTC_64Bytes       0x00000000U  /* threshold level of the MTL Transmit FIFO is 64 Bytes */
  #define ETH_DMAOMR_TTC_128Bytes      0x00004000U  /* threshold level of the MTL Transmit FIFO is 128 Bytes */
  #define ETH_DMAOMR_TTC_192Bytes      0x00008000U  /* threshold level of the MTL Transmit FIFO is 192 Bytes */
  #define ETH_DMAOMR_TTC_256Bytes      0x0000C000U  /* threshold level of the MTL Transmit FIFO is 256 Bytes */
  #define ETH_DMAOMR_TTC_40Bytes       0x00010000U  /* threshold level of the MTL Transmit FIFO is 40 Bytes */
  #define ETH_DMAOMR_TTC_32Bytes       0x00014000U  /* threshold level of the MTL Transmit FIFO is 32 Bytes */
  #define ETH_DMAOMR_TTC_24Bytes       0x00018000U  /* threshold level of the MTL Transmit FIFO is 24 Bytes */
  #define ETH_DMAOMR_TTC_16Bytes       0x0001C000U  /* threshold level of the MTL Transmit FIFO is 16 Bytes */
#define ETH_DMAOMR_ST        0x00002000U  /* Start/stop transmission command */
#define ETH_DMAOMR_FEF       0x00000080U  /* Forward error frames */
#define ETH_DMAOMR_FUGF      0x00000040U  /* Forward undersized good frames */
#define ETH_DMAOMR_RTC       0x00000018U  /* receive threshold control */
  #define ETH_DMAOMR_RTC_64Bytes       0x00000000U  /* threshold level of the MTL Receive FIFO is 64 Bytes */
  #define ETH_DMAOMR_RTC_32Bytes       0x00000008U  /* threshold level of the MTL Receive FIFO is 32 Bytes */
  #define ETH_DMAOMR_RTC_96Bytes       0x00000010U  /* threshold level of the MTL Receive FIFO is 96 Bytes */
  #define ETH_DMAOMR_RTC_128Bytes      0x00000018U  /* threshold level of the MTL Receive FIFO is 128 Bytes */
#define ETH_DMAOMR_OSF       0x00000004U  /* operate on second frame */
#define ETH_DMAOMR_SR        0x00000002U  /* Start/stop receive */

/* Bit definition for Ethernet DMA Interrupt Enable Register */
#define ETH_DMAIER_NISE      0x00010000U  /* Normal interrupt summary enable */
#define ETH_DMAIER_AISE      0x00008000U  /* Abnormal interrupt summary enable */
#define ETH_DMAIER_ERIE      0x00004000U  /* Early receive interrupt enable */
#define ETH_DMAIER_FBEIE     0x00002000U  /* Fatal bus error interrupt enable */
#define ETH_DMAIER_ETIE      0x00000400U  /* Early transmit interrupt enable */
#define ETH_DMAIER_RWTIE     0x00000200U  /* Receive watchdog timeout interrupt enable */
#define ETH_DMAIER_RPSIE     0x00000100U  /* Receive process stopped interrupt enable */
#define ETH_DMAIER_RBUIE     0x00000080U  /* Receive buffer unavailable interrupt enable */
#define ETH_DMAIER_RIE       0x00000040U  /* Receive interrupt enable */
#define ETH_DMAIER_TUIE      0x00000020U  /* Transmit Underflow interrupt enable */
#define ETH_DMAIER_ROIE      0x00000010U  /* Receive Overflow interrupt enable */
#define ETH_DMAIER_TJTIE     0x00000008U  /* Transmit jabber timeout interrupt enable */
#define ETH_DMAIER_TBUIE     0x00000004U  /* Transmit buffer unavailable interrupt enable */
#define ETH_DMAIER_TPSIE     0x00000002U  /* Transmit process stopped interrupt enable */
#define ETH_DMAIER_TIE       0x00000001U  /* Transmit interrupt enable */

/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */
#define ETH_DMAMFBOCR_OFOC   0x10000000U  /* Overflow bit for FIFO overflow counter */
#define ETH_DMAMFBOCR_MFA    0x0FFE0000U  /* Number of frames missed by the application */
#define ETH_DMAMFBOCR_OMFC   0x00010000U  /* Overflow bit for missed frame counter */
#define ETH_DMAMFBOCR_MFC    0x0000FFFFU  /* Number of frames missed by the controller */

/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */
#define ETH_DMACHTDR_HTDAP   0xFFFFFFFFU  /* Host transmit descriptor address pointer */

/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */
#define ETH_DMACHRDR_HRDAP   0xFFFFFFFFU  /* Host receive descriptor address pointer */

/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */
#define ETH_DMACHTBAR_HTBAP  0xFFFFFFFFU  /* Host transmit buffer address pointer */

/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */
#define ETH_DMACHRBAR_HRBAP  0xFFFFFFFFU  /* Host receive buffer address pointer */

/******************************************************************************/
/*                                                                            */
/*                                       USB_OTG			                        */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition forUSB_OTG_GOTGCTL register  ********************/
#define USB_OTG_GOTGCTL_SRQSCS                  0x00000001U            /*!< Session request success */
#define USB_OTG_GOTGCTL_SRQ                     0x00000002U            /*!< Session request */
#define USB_OTG_GOTGCTL_HNGSCS                  0x00000100U            /*!< Host negotiation success */
#define USB_OTG_GOTGCTL_HNPRQ                   0x00000200U            /*!< HNP request */
#define USB_OTG_GOTGCTL_HSHNPEN                 0x00000400U            /*!< Host set HNP enable */
#define USB_OTG_GOTGCTL_DHNPEN                  0x00000800U            /*!< Device HNP enabled */
#define USB_OTG_GOTGCTL_CIDSTS                  0x00010000U            /*!< Connector ID status */
#define USB_OTG_GOTGCTL_DBCT                    0x00020000U            /*!< Long/short debounce time */
#define USB_OTG_GOTGCTL_ASVLD                   0x00040000U            /*!< A-session valid */
#define USB_OTG_GOTGCTL_BSVLD                   0x00080000U            /*!< B-session valid */

/********************  Bit definition forUSB_OTG_HCFG register  ********************/

#define USB_OTG_HCFG_FSLSPCS                 0x00000003U            /*!< FS/LS PHY clock select */
#define USB_OTG_HCFG_FSLSPCS_0               0x00000001U            /*!<Bit 0 */
#define USB_OTG_HCFG_FSLSPCS_1               0x00000002U            /*!<Bit 1 */
#define USB_OTG_HCFG_FSLSS                   0x00000004U            /*!< FS- and LS-only support */

/********************  Bit definition forUSB_OTG_DCFG register  ********************/

#define USB_OTG_DCFG_DSPD                    0x00000003U            /*!< Device speed */
#define USB_OTG_DCFG_DSPD_0                  0x00000001U            /*!<Bit 0 */
#define USB_OTG_DCFG_DSPD_1                  0x00000002U            /*!<Bit 1 */
#define USB_OTG_DCFG_NZLSOHSK                0x00000004U            /*!< Nonzero-length status OUT handshake */

#define USB_OTG_DCFG_DAD                     0x000007F0U            /*!< Device address */
#define USB_OTG_DCFG_DAD_0                   0x00000010U            /*!<Bit 0 */
#define USB_OTG_DCFG_DAD_1                   0x00000020U            /*!<Bit 1 */
#define USB_OTG_DCFG_DAD_2                   0x00000040U            /*!<Bit 2 */
#define USB_OTG_DCFG_DAD_3                   0x00000080U            /*!<Bit 3 */
#define USB_OTG_DCFG_DAD_4                   0x00000100U            /*!<Bit 4 */
#define USB_OTG_DCFG_DAD_5                   0x00000200U            /*!<Bit 5 */
#define USB_OTG_DCFG_DAD_6                   0x00000400U            /*!<Bit 6 */

#define USB_OTG_DCFG_PFIVL                   0x00001800U            /*!< Periodic (micro)frame interval */
#define USB_OTG_DCFG_PFIVL_0                 0x00000800U            /*!<Bit 0 */
#define USB_OTG_DCFG_PFIVL_1                 0x00001000U            /*!<Bit 1 */

#define USB_OTG_DCFG_PERSCHIVL               0x03000000U            /*!< Periodic scheduling interval */
#define USB_OTG_DCFG_PERSCHIVL_0             0x01000000U            /*!<Bit 0 */
#define USB_OTG_DCFG_PERSCHIVL_1             0x02000000U            /*!<Bit 1 */

/********************  Bit definition forUSB_OTG_PCGCR register  ********************/
#define USB_OTG_PCGCR_STPPCLK                 0x00000001U            /*!< Stop PHY clock */
#define USB_OTG_PCGCR_GATEHCLK                0x00000002U            /*!< Gate HCLK */
#define USB_OTG_PCGCR_PHYSUSP                 0x00000010U            /*!< PHY suspended */

/********************  Bit definition forUSB_OTG_GOTGINT register  ********************/
#define USB_OTG_GOTGINT_SEDET                   0x00000004U            /*!< Session end detected */
#define USB_OTG_GOTGINT_SRSSCHG                 0x00000100U            /*!< Session request success status change */
#define USB_OTG_GOTGINT_HNSSCHG                 0x00000200U            /*!< Host negotiation success status change */
#define USB_OTG_GOTGINT_HNGDET                  0x00020000U            /*!< Host negotiation detected */
#define USB_OTG_GOTGINT_ADTOCHG                 0x00040000U            /*!< A-device timeout change */
#define USB_OTG_GOTGINT_DBCDNE                  0x00080000U            /*!< Debounce done */

/********************  Bit definition forUSB_OTG_DCTL register  ********************/
#define USB_OTG_DCTL_RWUSIG                  0x00000001U            /*!< Remote wakeup signaling */
#define USB_OTG_DCTL_SDIS                    0x00000002U            /*!< Soft disconnect */
#define USB_OTG_DCTL_GINSTS                  0x00000004U            /*!< Global IN NAK status */
#define USB_OTG_DCTL_GONSTS                  0x00000008U            /*!< Global OUT NAK status */

#define USB_OTG_DCTL_TCTL                    0x00000070U            /*!< Test control */
#define USB_OTG_DCTL_TCTL_0                  0x00000010U            /*!<Bit 0 */
#define USB_OTG_DCTL_TCTL_1                  0x00000020U            /*!<Bit 1 */
#define USB_OTG_DCTL_TCTL_2                  0x00000040U            /*!<Bit 2 */
#define USB_OTG_DCTL_SGINAK                  0x00000080U            /*!< Set global IN NAK */
#define USB_OTG_DCTL_CGINAK                  0x00000100U            /*!< Clear global IN NAK */
#define USB_OTG_DCTL_SGONAK                  0x00000200U            /*!< Set global OUT NAK */
#define USB_OTG_DCTL_CGONAK                  0x00000400U            /*!< Clear global OUT NAK */
#define USB_OTG_DCTL_POPRGDNE                0x00000800U            /*!< Power-on programming done */

/********************  Bit definition forUSB_OTG_HFIR register  ********************/
#define USB_OTG_HFIR_FRIVL                   0x0000FFFFU            /*!< Frame interval */

/********************  Bit definition forUSB_OTG_HFNUM register  ********************/
#define USB_OTG_HFNUM_FRNUM                   0x0000FFFFU            /*!< Frame number */
#define USB_OTG_HFNUM_FTREM                   0xFFFF0000U            /*!< Frame time remaining */

/********************  Bit definition forUSB_OTG_DSTS register  ********************/
#define USB_OTG_DSTS_SUSPSTS                 0x00000001U            /*!< Suspend status */

#define USB_OTG_DSTS_ENUMSPD                 0x00000006U            /*!< Enumerated speed */
#define USB_OTG_DSTS_ENUMSPD_0               0x00000002U            /*!<Bit 0 */
#define USB_OTG_DSTS_ENUMSPD_1               0x00000004U            /*!<Bit 1 */
#define USB_OTG_DSTS_EERR                    0x00000008U            /*!< Erratic error */
#define USB_OTG_DSTS_FNSOF                   0x003FFF00U            /*!< Frame number of the received SOF */

/********************  Bit definition forUSB_OTG_GAHBCFG register  ********************/
#define USB_OTG_GAHBCFG_GINT                    0x00000001U            /*!< Global interrupt mask */

#define USB_OTG_GAHBCFG_HBSTLEN                 0x0000001EU            /*!< Burst length/type */
#define USB_OTG_GAHBCFG_HBSTLEN_0               0x00000002U            /*!<Bit 0 */
#define USB_OTG_GAHBCFG_HBSTLEN_1               0x00000004U            /*!<Bit 1 */
#define USB_OTG_GAHBCFG_HBSTLEN_2               0x00000008U            /*!<Bit 2 */
#define USB_OTG_GAHBCFG_HBSTLEN_3               0x00000010U            /*!<Bit 3 */
#define USB_OTG_GAHBCFG_DMAEN                   0x00000020U            /*!< DMA enable */
#define USB_OTG_GAHBCFG_TXFELVL                 0x00000080U            /*!< TxFIFO empty level */
#define USB_OTG_GAHBCFG_PTXFELVL                0x00000100U            /*!< Periodic TxFIFO empty level */

/********************  Bit definition forUSB_OTG_GUSBCFG register  ********************/

#define USB_OTG_GUSBCFG_TOCAL                   0x00000007U            /*!< FS timeout calibration */
#define USB_OTG_GUSBCFG_TOCAL_0                 0x00000001U            /*!<Bit 0 */
#define USB_OTG_GUSBCFG_TOCAL_1                 0x00000002U            /*!<Bit 1 */
#define USB_OTG_GUSBCFG_TOCAL_2                 0x00000004U            /*!<Bit 2 */
#define USB_OTG_GUSBCFG_PHYSEL                  0x00000040U            /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
#define USB_OTG_GUSBCFG_SRPCAP                  0x00000100U            /*!< SRP-capable */
#define USB_OTG_GUSBCFG_HNPCAP                  0x00000200U            /*!< HNP-capable */

#define USB_OTG_GUSBCFG_TRDT                    0x00003C00U            /*!< USB turnaround time */
#define USB_OTG_GUSBCFG_TRDT_0                  0x00000400U            /*!<Bit 0 */
#define USB_OTG_GUSBCFG_TRDT_1                  0x00000800U            /*!<Bit 1 */
#define USB_OTG_GUSBCFG_TRDT_2                  0x00001000U            /*!<Bit 2 */
#define USB_OTG_GUSBCFG_TRDT_3                  0x00002000U            /*!<Bit 3 */
#define USB_OTG_GUSBCFG_PHYLPCS                 0x00008000U            /*!< PHY Low-power clock select */
#define USB_OTG_GUSBCFG_ULPIFSLS                0x00020000U            /*!< ULPI FS/LS select */
#define USB_OTG_GUSBCFG_ULPIAR                  0x00040000U            /*!< ULPI Auto-resume */
#define USB_OTG_GUSBCFG_ULPICSM                 0x00080000U            /*!< ULPI Clock SuspendM */
#define USB_OTG_GUSBCFG_ULPIEVBUSD              0x00100000U            /*!< ULPI External VBUS Drive */
#define USB_OTG_GUSBCFG_ULPIEVBUSI              0x00200000U            /*!< ULPI external VBUS indicator */
#define USB_OTG_GUSBCFG_TSDPS                   0x00400000U            /*!< TermSel DLine pulsing selection */
#define USB_OTG_GUSBCFG_PCCI                    0x00800000U            /*!< Indicator complement */
#define USB_OTG_GUSBCFG_PTCI                    0x01000000U            /*!< Indicator pass through */
#define USB_OTG_GUSBCFG_ULPIIPD                 0x02000000U            /*!< ULPI interface protect disable */
#define USB_OTG_GUSBCFG_FHMOD                   0x20000000U            /*!< Forced host mode */
#define USB_OTG_GUSBCFG_FDMOD                   0x40000000U            /*!< Forced peripheral mode */
#define USB_OTG_GUSBCFG_CTXPKT                  0x80000000U            /*!< Corrupt Tx packet */

/********************  Bit definition forUSB_OTG_GRSTCTL register  ********************/
#define USB_OTG_GRSTCTL_CSRST                   0x00000001U            /*!< Core soft reset */
#define USB_OTG_GRSTCTL_HSRST                   0x00000002U            /*!< HCLK soft reset */
#define USB_OTG_GRSTCTL_FCRST                   0x00000004U            /*!< Host frame counter reset */
#define USB_OTG_GRSTCTL_RXFFLSH                 0x00000010U            /*!< RxFIFO flush */
#define USB_OTG_GRSTCTL_TXFFLSH                 0x00000020U            /*!< TxFIFO flush */

#define USB_OTG_GRSTCTL_TXFNUM                  0x000007C0U            /*!< TxFIFO number */
#define USB_OTG_GRSTCTL_TXFNUM_0                0x00000040U            /*!<Bit 0 */
#define USB_OTG_GRSTCTL_TXFNUM_1                0x00000080U            /*!<Bit 1 */
#define USB_OTG_GRSTCTL_TXFNUM_2                0x00000100U            /*!<Bit 2 */
#define USB_OTG_GRSTCTL_TXFNUM_3                0x00000200U            /*!<Bit 3 */
#define USB_OTG_GRSTCTL_TXFNUM_4                0x00000400U            /*!<Bit 4 */
#define USB_OTG_GRSTCTL_DMAREQ                  0x40000000U            /*!< DMA request signal */
#define USB_OTG_GRSTCTL_AHBIDL                  0x80000000U            /*!< AHB master idle */

/********************  Bit definition forUSB_OTG_DIEPMSK register  ********************/
#define USB_OTG_DIEPMSK_XFRCM                   0x00000001U            /*!< Transfer completed interrupt mask */
#define USB_OTG_DIEPMSK_EPDM                    0x00000002U            /*!< Endpoint disabled interrupt mask */
#define USB_OTG_DIEPMSK_TOM                     0x00000008U            /*!< Timeout condition mask (nonisochronous endpoints) */
#define USB_OTG_DIEPMSK_ITTXFEMSK               0x00000010U            /*!< IN token received when TxFIFO empty mask */
#define USB_OTG_DIEPMSK_INEPNMM                 0x00000020U            /*!< IN token received with EP mismatch mask */
#define USB_OTG_DIEPMSK_INEPNEM                 0x00000040U            /*!< IN endpoint NAK effective mask */
#define USB_OTG_DIEPMSK_TXFURM                  0x00000100U            /*!< FIFO underrun mask */
#define USB_OTG_DIEPMSK_BIM                     0x00000200U            /*!< BNA interrupt mask */

/********************  Bit definition forUSB_OTG_HPTXSTS register  ********************/
#define USB_OTG_HPTXSTS_PTXFSAVL                0x0000FFFFU            /*!< Periodic transmit data FIFO space available */

#define USB_OTG_HPTXSTS_PTXQSAV                 0x00FF0000U            /*!< Periodic transmit request queue space available */
#define USB_OTG_HPTXSTS_PTXQSAV_0               0x00010000U            /*!<Bit 0 */
#define USB_OTG_HPTXSTS_PTXQSAV_1               0x00020000U            /*!<Bit 1 */
#define USB_OTG_HPTXSTS_PTXQSAV_2               0x00040000U            /*!<Bit 2 */
#define USB_OTG_HPTXSTS_PTXQSAV_3               0x00080000U            /*!<Bit 3 */
#define USB_OTG_HPTXSTS_PTXQSAV_4               0x00100000U            /*!<Bit 4 */
#define USB_OTG_HPTXSTS_PTXQSAV_5               0x00200000U            /*!<Bit 5 */
#define USB_OTG_HPTXSTS_PTXQSAV_6               0x00400000U            /*!<Bit 6 */
#define USB_OTG_HPTXSTS_PTXQSAV_7               0x00800000U            /*!<Bit 7 */

#define USB_OTG_HPTXSTS_PTXQTOP                 0xFF000000U            /*!< Top of the periodic transmit request queue */
#define USB_OTG_HPTXSTS_PTXQTOP_0               0x01000000U            /*!<Bit 0 */
#define USB_OTG_HPTXSTS_PTXQTOP_1               0x02000000U            /*!<Bit 1 */
#define USB_OTG_HPTXSTS_PTXQTOP_2               0x04000000U            /*!<Bit 2 */
#define USB_OTG_HPTXSTS_PTXQTOP_3               0x08000000U            /*!<Bit 3 */
#define USB_OTG_HPTXSTS_PTXQTOP_4               0x10000000U            /*!<Bit 4 */
#define USB_OTG_HPTXSTS_PTXQTOP_5               0x20000000U            /*!<Bit 5 */
#define USB_OTG_HPTXSTS_PTXQTOP_6               0x40000000U            /*!<Bit 6 */
#define USB_OTG_HPTXSTS_PTXQTOP_7               0x80000000U            /*!<Bit 7 */

/********************  Bit definition forUSB_OTG_HAINT register  ********************/
#define USB_OTG_HAINT_HAINT                   0x0000FFFFU            /*!< Channel interrupts */

/********************  Bit definition forUSB_OTG_DOEPMSK register  ********************/
#define USB_OTG_DOEPMSK_XFRCM                   0x00000001U            /*!< Transfer completed interrupt mask */
#define USB_OTG_DOEPMSK_EPDM                    0x00000002U            /*!< Endpoint disabled interrupt mask */
#define USB_OTG_DOEPMSK_STUPM                   0x00000008U            /*!< SETUP phase done mask */
#define USB_OTG_DOEPMSK_OTEPDM                  0x00000010U            /*!< OUT token received when endpoint disabled mask */
#define USB_OTG_DOEPMSK_B2BSTUP                 0x00000040U            /*!< Back-to-back SETUP packets received mask */
#define USB_OTG_DOEPMSK_OPEM                    0x00000100U            /*!< OUT packet error mask */
#define USB_OTG_DOEPMSK_BOIM                    0x00000200U            /*!< BNA interrupt mask */

/********************  Bit definition forUSB_OTG_GINTSTS register  ********************/
#define USB_OTG_GINTSTS_CMOD                    0x00000001U            /*!< Current mode of operation */
#define USB_OTG_GINTSTS_MMIS                    0x00000002U            /*!< Mode mismatch interrupt */
#define USB_OTG_GINTSTS_OTGINT                  0x00000004U            /*!< OTG interrupt */
#define USB_OTG_GINTSTS_SOF                     0x00000008U            /*!< Start of frame */
#define USB_OTG_GINTSTS_RXFLVL                  0x00000010U            /*!< RxFIFO nonempty */
#define USB_OTG_GINTSTS_NPTXFE                  0x00000020U            /*!< Nonperiodic TxFIFO empty */
#define USB_OTG_GINTSTS_GINAKEFF                0x00000040U            /*!< Global IN nonperiodic NAK effective */
#define USB_OTG_GINTSTS_BOUTNAKEFF              0x00000080U            /*!< Global OUT NAK effective */
#define USB_OTG_GINTSTS_ESUSP                   0x00000400U            /*!< Early suspend */
#define USB_OTG_GINTSTS_USBSUSP                 0x00000800U            /*!< USB suspend */
#define USB_OTG_GINTSTS_USBRST                  0x00001000U            /*!< USB reset */
#define USB_OTG_GINTSTS_ENUMDNE                 0x00002000U            /*!< Enumeration done */
#define USB_OTG_GINTSTS_ISOODRP                 0x00004000U            /*!< Isochronous OUT packet dropped interrupt */
#define USB_OTG_GINTSTS_EOPF                    0x00008000U            /*!< End of periodic frame interrupt */
#define USB_OTG_GINTSTS_IEPINT                  0x00040000U            /*!< IN endpoint interrupt */
#define USB_OTG_GINTSTS_OEPINT                  0x00080000U            /*!< OUT endpoint interrupt */
#define USB_OTG_GINTSTS_IISOIXFR                0x00100000U            /*!< Incomplete isochronous IN transfer */
#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT       0x00200000U            /*!< Incomplete periodic transfer */
#define USB_OTG_GINTSTS_DATAFSUSP               0x00400000U            /*!< Data fetch suspended */
#define USB_OTG_GINTSTS_HPRTINT                 0x01000000U            /*!< Host port interrupt */
#define USB_OTG_GINTSTS_HCINT                   0x02000000U            /*!< Host channels interrupt */
#define USB_OTG_GINTSTS_PTXFE                   0x04000000U            /*!< Periodic TxFIFO empty */
#define USB_OTG_GINTSTS_CIDSCHG                 0x10000000U            /*!< Connector ID status change */
#define USB_OTG_GINTSTS_DISCINT                 0x20000000U            /*!< Disconnect detected interrupt */
#define USB_OTG_GINTSTS_SRQINT                  0x40000000U            /*!< Session request/new session detected interrupt */
#define USB_OTG_GINTSTS_WKUINT                  0x80000000U            /*!< Resume/remote wakeup detected interrupt */

/********************  Bit definition forUSB_OTG_GINTMSK register  ********************/
#define USB_OTG_GINTMSK_MMISM                   0x00000002U            /*!< Mode mismatch interrupt mask */
#define USB_OTG_GINTMSK_OTGINT                  0x00000004U            /*!< OTG interrupt mask */
#define USB_OTG_GINTMSK_SOFM                    0x00000008U            /*!< Start of frame mask */
#define USB_OTG_GINTMSK_RXFLVLM                 0x00000010U            /*!< Receive FIFO nonempty mask */
#define USB_OTG_GINTMSK_NPTXFEM                 0x00000020U            /*!< Nonperiodic TxFIFO empty mask */
#define USB_OTG_GINTMSK_GINAKEFFM               0x00000040U            /*!< Global nonperiodic IN NAK effective mask */
#define USB_OTG_GINTMSK_GONAKEFFM               0x00000080U            /*!< Global OUT NAK effective mask */
#define USB_OTG_GINTMSK_ESUSPM                  0x00000400U            /*!< Early suspend mask */
#define USB_OTG_GINTMSK_USBSUSPM                0x00000800U            /*!< USB suspend mask */
#define USB_OTG_GINTMSK_USBRST                  0x00001000U            /*!< USB reset mask */
#define USB_OTG_GINTMSK_ENUMDNEM                0x00002000U            /*!< Enumeration done mask */
#define USB_OTG_GINTMSK_ISOODRPM                0x00004000U            /*!< Isochronous OUT packet dropped interrupt mask */
#define USB_OTG_GINTMSK_EOPFM                   0x00008000U            /*!< End of periodic frame interrupt mask */
#define USB_OTG_GINTMSK_EPMISM                  0x00020000U            /*!< Endpoint mismatch interrupt mask */
#define USB_OTG_GINTMSK_IEPINT                  0x00040000U            /*!< IN endpoints interrupt mask */
#define USB_OTG_GINTMSK_OEPINT                  0x00080000U            /*!< OUT endpoints interrupt mask */
#define USB_OTG_GINTMSK_IISOIXFRM               0x00100000U            /*!< Incomplete isochronous IN transfer mask */
#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM         0x00200000U            /*!< Incomplete periodic transfer mask */
#define USB_OTG_GINTMSK_FSUSPM                  0x00400000U            /*!< Data fetch suspended mask */
#define USB_OTG_GINTMSK_PRTIM                   0x01000000U            /*!< Host port interrupt mask */
#define USB_OTG_GINTMSK_HCIM                    0x02000000U            /*!< Host channels interrupt mask */
#define USB_OTG_GINTMSK_PTXFEM                  0x04000000U            /*!< Periodic TxFIFO empty mask */
#define USB_OTG_GINTMSK_CIDSCHGM                0x10000000U            /*!< Connector ID status change mask */
#define USB_OTG_GINTMSK_DISCINT                 0x20000000U            /*!< Disconnect detected interrupt mask */
#define USB_OTG_GINTMSK_SRQIM                   0x40000000U            /*!< Session request/new session detected interrupt mask */
#define USB_OTG_GINTMSK_WUIM                    0x80000000U            /*!< Resume/remote wakeup detected interrupt mask */

/********************  Bit definition forUSB_OTG_DAINT register  ********************/
#define USB_OTG_DAINT_IEPINT                  0x0000FFFFU            /*!< IN endpoint interrupt bits */
#define USB_OTG_DAINT_OEPINT                  0xFFFF0000U            /*!< OUT endpoint interrupt bits */

/********************  Bit definition forUSB_OTG_HAINTMSK register  ********************/
#define USB_OTG_HAINTMSK_HAINTM                  0x0000FFFFU            /*!< Channel interrupt mask */

/********************  Bit definition for USB_OTG_GRXSTSP register  ********************/
#define USB_OTG_GRXSTSP_EPNUM                    0x0000000FU            /*!< IN EP interrupt mask bits */
#define USB_OTG_GRXSTSP_BCNT                     0x00007FF0U            /*!< OUT EP interrupt mask bits */
#define USB_OTG_GRXSTSP_DPID                     0x00018000U            /*!< OUT EP interrupt mask bits */
#define USB_OTG_GRXSTSP_PKTSTS                   0x001E0000U            /*!< OUT EP interrupt mask bits */

/********************  Bit definition forUSB_OTG_DAINTMSK register  ********************/
#define USB_OTG_DAINTMSK_IEPM                    0x0000FFFFU            /*!< IN EP interrupt mask bits */
#define USB_OTG_DAINTMSK_OEPM                    0xFFFF0000U            /*!< OUT EP interrupt mask bits */

/********************  Bit definition for OTG register  ********************/

#define USB_OTG_CHNUM                   0x0000000FU            /*!< Channel number */
#define USB_OTG_CHNUM_0                 0x00000001U            /*!<Bit 0 */
#define USB_OTG_CHNUM_1                 0x00000002U            /*!<Bit 1 */
#define USB_OTG_CHNUM_2                 0x00000004U            /*!<Bit 2 */
#define USB_OTG_CHNUM_3                 0x00000008U            /*!<Bit 3 */
#define USB_OTG_BCNT                    0x00007FF0U            /*!< Byte count */

#define USB_OTG_DPID                    0x00018000U            /*!< Data PID */
#define USB_OTG_DPID_0                  0x00008000U            /*!<Bit 0 */
#define USB_OTG_DPID_1                  0x00010000U            /*!<Bit 1 */

#define USB_OTG_PKTSTS                  0x001E0000U            /*!< Packet status */
#define USB_OTG_PKTSTS_0                0x00020000U            /*!<Bit 0 */
#define USB_OTG_PKTSTS_1                0x00040000U            /*!<Bit 1 */
#define USB_OTG_PKTSTS_2                0x00080000U            /*!<Bit 2 */
#define USB_OTG_PKTSTS_3                0x00100000U            /*!<Bit 3 */

#define USB_OTG_EPNUM                   0x0000000FU            /*!< Endpoint number */
#define USB_OTG_EPNUM_0                 0x00000001U            /*!<Bit 0 */
#define USB_OTG_EPNUM_1                 0x00000002U            /*!<Bit 1 */
#define USB_OTG_EPNUM_2                 0x00000004U            /*!<Bit 2 */
#define USB_OTG_EPNUM_3                 0x00000008U            /*!<Bit 3 */

#define USB_OTG_FRMNUM                  0x01E00000U            /*!< Frame number */
#define USB_OTG_FRMNUM_0                0x00200000U            /*!<Bit 0 */
#define USB_OTG_FRMNUM_1                0x00400000U            /*!<Bit 1 */
#define USB_OTG_FRMNUM_2                0x00800000U            /*!<Bit 2 */
#define USB_OTG_FRMNUM_3                0x01000000U            /*!<Bit 3 */

/********************  Bit definition for OTG register  ********************/

#define USB_OTG_CHNUM                   0x0000000FU            /*!< Channel number */
#define USB_OTG_CHNUM_0                 0x00000001U            /*!<Bit 0 */
#define USB_OTG_CHNUM_1                 0x00000002U            /*!<Bit 1 */
#define USB_OTG_CHNUM_2                 0x00000004U            /*!<Bit 2 */
#define USB_OTG_CHNUM_3                 0x00000008U            /*!<Bit 3 */
#define USB_OTG_BCNT                    0x00007FF0U            /*!< Byte count */

#define USB_OTG_DPID                    0x00018000U            /*!< Data PID */
#define USB_OTG_DPID_0                  0x00008000U            /*!<Bit 0 */
#define USB_OTG_DPID_1                  0x00010000U            /*!<Bit 1 */

#define USB_OTG_PKTSTS                  0x001E0000U            /*!< Packet status */
#define USB_OTG_PKTSTS_0                0x00020000U            /*!<Bit 0 */
#define USB_OTG_PKTSTS_1                0x00040000U            /*!<Bit 1 */
#define USB_OTG_PKTSTS_2                0x00080000U            /*!<Bit 2 */
#define USB_OTG_PKTSTS_3                0x00100000U            /*!<Bit 3 */

#define USB_OTG_EPNUM                   0x0000000FU            /*!< Endpoint number */
#define USB_OTG_EPNUM_0                 0x00000001U            /*!<Bit 0 */
#define USB_OTG_EPNUM_1                 0x00000002U            /*!<Bit 1 */
#define USB_OTG_EPNUM_2                 0x00000004U            /*!<Bit 2 */
#define USB_OTG_EPNUM_3                 0x00000008U            /*!<Bit 3 */

#define USB_OTG_FRMNUM                  0x01E00000U            /*!< Frame number */
#define USB_OTG_FRMNUM_0                0x00200000U            /*!<Bit 0 */
#define USB_OTG_FRMNUM_1                0x00400000U            /*!<Bit 1 */
#define USB_OTG_FRMNUM_2                0x00800000U            /*!<Bit 2 */
#define USB_OTG_FRMNUM_3                0x01000000U            /*!<Bit 3 */

/********************  Bit definition forUSB_OTG_GRXFSIZ register  ********************/
#define USB_OTG_GRXFSIZ_RXFD                    0x0000FFFFU            /*!< RxFIFO depth */

/********************  Bit definition forUSB_OTG_DVBUSDIS register  ********************/
#define USB_OTG_DVBUSDIS_VBUSDT                  0x0000FFFFU            /*!< Device VBUS discharge time */

/********************  Bit definition for OTG register  ********************/
#define USB_OTG_NPTXFSA                 0x0000FFFFU            /*!< Nonperiodic transmit RAM start address */
#define USB_OTG_NPTXFD                  0xFFFF0000U            /*!< Nonperiodic TxFIFO depth */
#define USB_OTG_TX0FSA                  0x0000FFFFU            /*!< Endpoint 0 transmit RAM start address */
#define USB_OTG_TX0FD                   0xFFFF0000U            /*!< Endpoint 0 TxFIFO depth */

/********************  Bit definition forUSB_OTG_DVBUSPULSE register  ********************/
#define USB_OTG_DVBUSPULSE_DVBUSP                  0x00000FFFU            /*!< Device VBUS pulsing time */

/********************  Bit definition forUSB_OTG_GNPTXSTS register  ********************/
#define USB_OTG_GNPTXSTS_NPTXFSAV                0x0000FFFFU            /*!< Nonperiodic TxFIFO space available */

#define USB_OTG_GNPTXSTS_NPTQXSAV                0x00FF0000U            /*!< Nonperiodic transmit request queue space available */
#define USB_OTG_GNPTXSTS_NPTQXSAV_0              0x00010000U            /*!<Bit 0 */
#define USB_OTG_GNPTXSTS_NPTQXSAV_1              0x00020000U            /*!<Bit 1 */
#define USB_OTG_GNPTXSTS_NPTQXSAV_2              0x00040000U            /*!<Bit 2 */
#define USB_OTG_GNPTXSTS_NPTQXSAV_3              0x00080000U            /*!<Bit 3 */
#define USB_OTG_GNPTXSTS_NPTQXSAV_4              0x00100000U            /*!<Bit 4 */
#define USB_OTG_GNPTXSTS_NPTQXSAV_5              0x00200000U            /*!<Bit 5 */
#define USB_OTG_GNPTXSTS_NPTQXSAV_6              0x00400000U            /*!<Bit 6 */
#define USB_OTG_GNPTXSTS_NPTQXSAV_7              0x00800000U            /*!<Bit 7 */

#define USB_OTG_GNPTXSTS_NPTXQTOP                0x7F000000U            /*!< Top of the nonperiodic transmit request queue */
#define USB_OTG_GNPTXSTS_NPTXQTOP_0              0x01000000U            /*!<Bit 0 */
#define USB_OTG_GNPTXSTS_NPTXQTOP_1              0x02000000U            /*!<Bit 1 */
#define USB_OTG_GNPTXSTS_NPTXQTOP_2              0x04000000U            /*!<Bit 2 */
#define USB_OTG_GNPTXSTS_NPTXQTOP_3              0x08000000U            /*!<Bit 3 */
#define USB_OTG_GNPTXSTS_NPTXQTOP_4              0x10000000U            /*!<Bit 4 */
#define USB_OTG_GNPTXSTS_NPTXQTOP_5              0x20000000U            /*!<Bit 5 */
#define USB_OTG_GNPTXSTS_NPTXQTOP_6              0x40000000U            /*!<Bit 6 */

/********************  Bit definition forUSB_OTG_DTHRCTL register  ********************/
#define USB_OTG_DTHRCTL_NONISOTHREN             0x00000001U            /*!< Nonisochronous IN endpoints threshold enable */
#define USB_OTG_DTHRCTL_ISOTHREN                0x00000002U            /*!< ISO IN endpoint threshold enable */

#define USB_OTG_DTHRCTL_TXTHRLEN                0x000007FCU            /*!< Transmit threshold length */
#define USB_OTG_DTHRCTL_TXTHRLEN_0              0x00000004U            /*!<Bit 0 */
#define USB_OTG_DTHRCTL_TXTHRLEN_1              0x00000008U            /*!<Bit 1 */
#define USB_OTG_DTHRCTL_TXTHRLEN_2              0x00000010U            /*!<Bit 2 */
#define USB_OTG_DTHRCTL_TXTHRLEN_3              0x00000020U            /*!<Bit 3 */
#define USB_OTG_DTHRCTL_TXTHRLEN_4              0x00000040U            /*!<Bit 4 */
#define USB_OTG_DTHRCTL_TXTHRLEN_5              0x00000080U            /*!<Bit 5 */
#define USB_OTG_DTHRCTL_TXTHRLEN_6              0x00000100U            /*!<Bit 6 */
#define USB_OTG_DTHRCTL_TXTHRLEN_7              0x00000200U            /*!<Bit 7 */
#define USB_OTG_DTHRCTL_TXTHRLEN_8              0x00000400U            /*!<Bit 8 */
#define USB_OTG_DTHRCTL_RXTHREN                 0x00010000U            /*!< Receive threshold enable */

#define USB_OTG_DTHRCTL_RXTHRLEN                0x03FE0000U            /*!< Receive threshold length */
#define USB_OTG_DTHRCTL_RXTHRLEN_0              0x00020000U            /*!<Bit 0 */
#define USB_OTG_DTHRCTL_RXTHRLEN_1              0x00040000U            /*!<Bit 1 */
#define USB_OTG_DTHRCTL_RXTHRLEN_2              0x00080000U            /*!<Bit 2 */
#define USB_OTG_DTHRCTL_RXTHRLEN_3              0x00100000U            /*!<Bit 3 */
#define USB_OTG_DTHRCTL_RXTHRLEN_4              0x00200000U            /*!<Bit 4 */
#define USB_OTG_DTHRCTL_RXTHRLEN_5              0x00400000U            /*!<Bit 5 */
#define USB_OTG_DTHRCTL_RXTHRLEN_6              0x00800000U            /*!<Bit 6 */
#define USB_OTG_DTHRCTL_RXTHRLEN_7              0x01000000U            /*!<Bit 7 */
#define USB_OTG_DTHRCTL_RXTHRLEN_8              0x02000000U            /*!<Bit 8 */
#define USB_OTG_DTHRCTL_ARPEN                   0x08000000U            /*!< Arbiter parking enable */

/********************  Bit definition forUSB_OTG_DIEPEMPMSK register  ********************/
#define USB_OTG_DIEPEMPMSK_INEPTXFEM               0x0000FFFFU            /*!< IN EP Tx FIFO empty interrupt mask bits */

/********************  Bit definition forUSB_OTG_DEACHINT register  ********************/
#define USB_OTG_DEACHINT_IEP1INT                 0x00000002U            /*!< IN endpoint 1interrupt bit */
#define USB_OTG_DEACHINT_OEP1INT                 0x00020000U            /*!< OUT endpoint 1 interrupt bit */

/********************  Bit definition forUSB_OTG_GCCFG register  ********************/
#define USB_OTG_GCCFG_PWRDWN                  0x00010000U            /*!< Power down */
#define USB_OTG_GCCFG_I2CPADEN                0x00020000U            /*!< Enable I2C bus connection for the external I2C PHY interface */
#define USB_OTG_GCCFG_VBUSASEN                0x00040000U            /*!< Enable the VBUS sensing device */
#define USB_OTG_GCCFG_VBUSBSEN                0x00080000U            /*!< Enable the VBUS sensing device */
#define USB_OTG_GCCFG_SOFOUTEN                0x00100000U            /*!< SOF output enable */
#define USB_OTG_GCCFG_NOVBUSSENS              0x00200000U            /*!< VBUS sensing disable option */

/********************  Bit definition forUSB_OTG_DEACHINTMSK register  ********************/
#define USB_OTG_DEACHINTMSK_IEP1INTM                0x00000002U            /*!< IN Endpoint 1 interrupt mask bit */
#define USB_OTG_DEACHINTMSK_OEP1INTM                0x00020000U            /*!< OUT Endpoint 1 interrupt mask bit */

/********************  Bit definition forUSB_OTG_CID register  ********************/
#define USB_OTG_CID_PRODUCT_ID              0xFFFFFFFFU            /*!< Product ID field */

/********************  Bit definition forUSB_OTG_DIEPEACHMSK1 register  ********************/
#define USB_OTG_DIEPEACHMSK1_XFRCM                   0x00000001U            /*!< Transfer completed interrupt mask */
#define USB_OTG_DIEPEACHMSK1_EPDM                    0x00000002U            /*!< Endpoint disabled interrupt mask */
#define USB_OTG_DIEPEACHMSK1_TOM                     0x00000008U            /*!< Timeout condition mask (nonisochronous endpoints) */
#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK               0x00000010U            /*!< IN token received when TxFIFO empty mask */
#define USB_OTG_DIEPEACHMSK1_INEPNMM                 0x00000020U            /*!< IN token received with EP mismatch mask */
#define USB_OTG_DIEPEACHMSK1_INEPNEM                 0x00000040U            /*!< IN endpoint NAK effective mask */
#define USB_OTG_DIEPEACHMSK1_TXFURM                  0x00000100U            /*!< FIFO underrun mask */
#define USB_OTG_DIEPEACHMSK1_BIM                     0x00000200U            /*!< BNA interrupt mask */
#define USB_OTG_DIEPEACHMSK1_NAKM                    0x00002000U            /*!< NAK interrupt mask */

/********************  Bit definition forUSB_OTG_HPRT register  ********************/
#define USB_OTG_HPRT_PCSTS                   0x00000001U            /*!< Port connect status */
#define USB_OTG_HPRT_PCDET                   0x00000002U            /*!< Port connect detected */
#define USB_OTG_HPRT_PENA                    0x00000004U            /*!< Port enable */
#define USB_OTG_HPRT_PENCHNG                 0x00000008U            /*!< Port enable/disable change */
#define USB_OTG_HPRT_POCA                    0x00000010U            /*!< Port overcurrent active */
#define USB_OTG_HPRT_POCCHNG                 0x00000020U            /*!< Port overcurrent change */
#define USB_OTG_HPRT_PRES                    0x00000040U            /*!< Port resume */
#define USB_OTG_HPRT_PSUSP                   0x00000080U            /*!< Port suspend */
#define USB_OTG_HPRT_PRST                    0x00000100U            /*!< Port reset */

#define USB_OTG_HPRT_PLSTS                   0x00000C00U            /*!< Port line status */
#define USB_OTG_HPRT_PLSTS_0                 0x00000400U            /*!<Bit 0 */
#define USB_OTG_HPRT_PLSTS_1                 0x00000800U            /*!<Bit 1 */
#define USB_OTG_HPRT_PPWR                    0x00001000U            /*!< Port power */

#define USB_OTG_HPRT_PTCTL                   0x0001E000U            /*!< Port test control */
#define USB_OTG_HPRT_PTCTL_0                 0x00002000U            /*!<Bit 0 */
#define USB_OTG_HPRT_PTCTL_1                 0x00004000U            /*!<Bit 1 */
#define USB_OTG_HPRT_PTCTL_2                 0x00008000U            /*!<Bit 2 */
#define USB_OTG_HPRT_PTCTL_3                 0x00010000U            /*!<Bit 3 */

#define USB_OTG_HPRT_PSPD                    0x00060000U            /*!< Port speed */
#define USB_OTG_HPRT_PSPD_0                  0x00020000U            /*!<Bit 0 */
#define USB_OTG_HPRT_PSPD_1                  0x00040000U            /*!<Bit 1 */

/********************  Bit definition forUSB_OTG_DOEPEACHMSK1 register  ********************/
#define USB_OTG_DOEPEACHMSK1_XFRCM                   0x00000001U            /*!< Transfer completed interrupt mask */
#define USB_OTG_DOEPEACHMSK1_EPDM                    0x00000002U            /*!< Endpoint disabled interrupt mask */
#define USB_OTG_DOEPEACHMSK1_TOM                     0x00000008U            /*!< Timeout condition mask */
#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK               0x00000010U            /*!< IN token received when TxFIFO empty mask */
#define USB_OTG_DOEPEACHMSK1_INEPNMM                 0x00000020U            /*!< IN token received with EP mismatch mask */
#define USB_OTG_DOEPEACHMSK1_INEPNEM                 0x00000040U            /*!< IN endpoint NAK effective mask */
#define USB_OTG_DOEPEACHMSK1_TXFURM                  0x00000100U            /*!< OUT packet error mask */
#define USB_OTG_DOEPEACHMSK1_BIM                     0x00000200U            /*!< BNA interrupt mask */
#define USB_OTG_DOEPEACHMSK1_BERRM                   0x00001000U            /*!< Bubble error interrupt mask */
#define USB_OTG_DOEPEACHMSK1_NAKM                    0x00002000U            /*!< NAK interrupt mask */
#define USB_OTG_DOEPEACHMSK1_NYETM                   0x00004000U            /*!< NYET interrupt mask */

/********************  Bit definition forUSB_OTG_HPTXFSIZ register  ********************/
#define USB_OTG_HPTXFSIZ_PTXSA                   0x0000FFFFU            /*!< Host periodic TxFIFO start address */
#define USB_OTG_HPTXFSIZ_PTXFD                   0xFFFF0000U            /*!< Host periodic TxFIFO depth */

/********************  Bit definition forUSB_OTG_DIEPCTL register  ********************/
#define USB_OTG_DIEPCTL_MPSIZ                   0x000007FFU            /*!< Maximum packet size */
#define USB_OTG_DIEPCTL_USBAEP                  0x00008000U            /*!< USB active endpoint */
#define USB_OTG_DIEPCTL_EONUM_DPID              0x00010000U            /*!< Even/odd frame */
#define USB_OTG_DIEPCTL_NAKSTS                  0x00020000U            /*!< NAK status */

#define USB_OTG_DIEPCTL_EPTYP                   0x000C0000U            /*!< Endpoint type */
#define USB_OTG_DIEPCTL_EPTYP_0                 0x00040000U            /*!<Bit 0 */
#define USB_OTG_DIEPCTL_EPTYP_1                 0x00080000U            /*!<Bit 1 */
#define USB_OTG_DIEPCTL_STALL                   0x00200000U            /*!< STALL handshake */

#define USB_OTG_DIEPCTL_TXFNUM                  0x03C00000U            /*!< TxFIFO number */
#define USB_OTG_DIEPCTL_TXFNUM_0                0x00400000U            /*!<Bit 0 */
#define USB_OTG_DIEPCTL_TXFNUM_1                0x00800000U            /*!<Bit 1 */
#define USB_OTG_DIEPCTL_TXFNUM_2                0x01000000U            /*!<Bit 2 */
#define USB_OTG_DIEPCTL_TXFNUM_3                0x02000000U            /*!<Bit 3 */
#define USB_OTG_DIEPCTL_CNAK                    0x04000000U            /*!< Clear NAK */
#define USB_OTG_DIEPCTL_SNAK                    0x08000000U            /*!< Set NAK */
#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM          0x10000000U            /*!< Set DATA0 PID */
#define USB_OTG_DIEPCTL_SODDFRM                 0x20000000U            /*!< Set odd frame */
#define USB_OTG_DIEPCTL_EPDIS                   0x40000000U            /*!< Endpoint disable */
#define USB_OTG_DIEPCTL_EPENA                   0x80000000U            /*!< Endpoint enable */

/********************  Bit definition forUSB_OTG_HCCHAR register  ********************/
#define USB_OTG_HCCHAR_MPSIZ                   0x000007FFU            /*!< Maximum packet size */

#define USB_OTG_HCCHAR_EPNUM                   0x00007800U            /*!< Endpoint number */
#define USB_OTG_HCCHAR_EPNUM_0                 0x00000800U            /*!<Bit 0 */
#define USB_OTG_HCCHAR_EPNUM_1                 0x00001000U            /*!<Bit 1 */
#define USB_OTG_HCCHAR_EPNUM_2                 0x00002000U            /*!<Bit 2 */
#define USB_OTG_HCCHAR_EPNUM_3                 0x00004000U            /*!<Bit 3 */
#define USB_OTG_HCCHAR_EPDIR                   0x00008000U            /*!< Endpoint direction */
#define USB_OTG_HCCHAR_LSDEV                   0x00020000U            /*!< Low-speed device */

#define USB_OTG_HCCHAR_EPTYP                   0x000C0000U            /*!< Endpoint type */
#define USB_OTG_HCCHAR_EPTYP_0                 0x00040000U            /*!<Bit 0 */
#define USB_OTG_HCCHAR_EPTYP_1                 0x00080000U            /*!<Bit 1 */

#define USB_OTG_HCCHAR_MC                      0x00300000U            /*!< Multi Count (MC) / Error Count (EC) */
#define USB_OTG_HCCHAR_MC_0                    0x00100000U            /*!<Bit 0 */
#define USB_OTG_HCCHAR_MC_1                    0x00200000U            /*!<Bit 1 */

#define USB_OTG_HCCHAR_DAD                     0x1FC00000U            /*!< Device address */
#define USB_OTG_HCCHAR_DAD_0                   0x00400000U            /*!<Bit 0 */
#define USB_OTG_HCCHAR_DAD_1                   0x00800000U            /*!<Bit 1 */
#define USB_OTG_HCCHAR_DAD_2                   0x01000000U            /*!<Bit 2 */
#define USB_OTG_HCCHAR_DAD_3                   0x02000000U            /*!<Bit 3 */
#define USB_OTG_HCCHAR_DAD_4                   0x04000000U            /*!<Bit 4 */
#define USB_OTG_HCCHAR_DAD_5                   0x08000000U            /*!<Bit 5 */
#define USB_OTG_HCCHAR_DAD_6                   0x10000000U            /*!<Bit 6 */
#define USB_OTG_HCCHAR_ODDFRM                  0x20000000U            /*!< Odd frame */
#define USB_OTG_HCCHAR_CHDIS                   0x40000000U            /*!< Channel disable */
#define USB_OTG_HCCHAR_CHENA                   0x80000000U            /*!< Channel enable */

/********************  Bit definition forUSB_OTG_HCSPLT register  ********************/

#define USB_OTG_HCSPLT_PRTADDR                 0x0000007FU            /*!< Port address */
#define USB_OTG_HCSPLT_PRTADDR_0               0x00000001U            /*!<Bit 0 */
#define USB_OTG_HCSPLT_PRTADDR_1               0x00000002U            /*!<Bit 1 */
#define USB_OTG_HCSPLT_PRTADDR_2               0x00000004U            /*!<Bit 2 */
#define USB_OTG_HCSPLT_PRTADDR_3               0x00000008U            /*!<Bit 3 */
#define USB_OTG_HCSPLT_PRTADDR_4               0x00000010U            /*!<Bit 4 */
#define USB_OTG_HCSPLT_PRTADDR_5               0x00000020U            /*!<Bit 5 */
#define USB_OTG_HCSPLT_PRTADDR_6               0x00000040U            /*!<Bit 6 */

#define USB_OTG_HCSPLT_HUBADDR                 0x00003F80U            /*!< Hub address */
#define USB_OTG_HCSPLT_HUBADDR_0               0x00000080U            /*!<Bit 0 */
#define USB_OTG_HCSPLT_HUBADDR_1               0x00000100U            /*!<Bit 1 */
#define USB_OTG_HCSPLT_HUBADDR_2               0x00000200U            /*!<Bit 2 */
#define USB_OTG_HCSPLT_HUBADDR_3               0x00000400U            /*!<Bit 3 */
#define USB_OTG_HCSPLT_HUBADDR_4               0x00000800U            /*!<Bit 4 */
#define USB_OTG_HCSPLT_HUBADDR_5               0x00001000U            /*!<Bit 5 */
#define USB_OTG_HCSPLT_HUBADDR_6               0x00002000U            /*!<Bit 6 */

#define USB_OTG_HCSPLT_XACTPOS                 0x0000C000U            /*!< XACTPOS */
#define USB_OTG_HCSPLT_XACTPOS_0               0x00004000U            /*!<Bit 0 */
#define USB_OTG_HCSPLT_XACTPOS_1               0x00008000U            /*!<Bit 1 */
#define USB_OTG_HCSPLT_COMPLSPLT               0x00010000U            /*!< Do complete split */
#define USB_OTG_HCSPLT_SPLITEN                 0x80000000U            /*!< Split enable */

/********************  Bit definition forUSB_OTG_HCINT register  ********************/
#define USB_OTG_HCINT_XFRC                    0x00000001U            /*!< Transfer completed */
#define USB_OTG_HCINT_CHH                     0x00000002U            /*!< Channel halted */
#define USB_OTG_HCINT_AHBERR                  0x00000004U            /*!< AHB error */
#define USB_OTG_HCINT_STALL                   0x00000008U            /*!< STALL response received interrupt */
#define USB_OTG_HCINT_NAK                     0x00000010U            /*!< NAK response received interrupt */
#define USB_OTG_HCINT_ACK                     0x00000020U            /*!< ACK response received/transmitted interrupt */
#define USB_OTG_HCINT_NYET                    0x00000040U            /*!< Response received interrupt */
#define USB_OTG_HCINT_TXERR                   0x00000080U            /*!< Transaction error */
#define USB_OTG_HCINT_BBERR                   0x00000100U            /*!< Babble error */
#define USB_OTG_HCINT_FRMOR                   0x00000200U            /*!< Frame overrun */
#define USB_OTG_HCINT_DTERR                   0x00000400U            /*!< Data toggle error */

/********************  Bit definition forUSB_OTG_DIEPINT register  ********************/
#define USB_OTG_DIEPINT_XFRC                    0x00000001U            /*!< Transfer completed interrupt */
#define USB_OTG_DIEPINT_EPDISD                  0x00000002U            /*!< Endpoint disabled interrupt */
#define USB_OTG_DIEPINT_TOC                     0x00000008U            /*!< Timeout condition */
#define USB_OTG_DIEPINT_ITTXFE                  0x00000010U            /*!< IN token received when TxFIFO is empty */
#define USB_OTG_DIEPINT_INEPNE                  0x00000040U            /*!< IN endpoint NAK effective */
#define USB_OTG_DIEPINT_TXFE                    0x00000080U            /*!< Transmit FIFO empty */
#define USB_OTG_DIEPINT_TXFIFOUDRN              0x00000100U            /*!< Transmit Fifo Underrun */
#define USB_OTG_DIEPINT_BNA                     0x00000200U            /*!< Buffer not available interrupt */
#define USB_OTG_DIEPINT_PKTDRPSTS               0x00000800U            /*!< Packet dropped status */
#define USB_OTG_DIEPINT_BERR                    0x00001000U            /*!< Babble error interrupt */
#define USB_OTG_DIEPINT_NAK                     0x00002000U            /*!< NAK interrupt */

/********************  Bit definition forUSB_OTG_HCINTMSK register  ********************/
#define USB_OTG_HCINTMSK_XFRCM                   0x00000001U            /*!< Transfer completed mask */
#define USB_OTG_HCINTMSK_CHHM                    0x00000002U            /*!< Channel halted mask */
#define USB_OTG_HCINTMSK_AHBERR                  0x00000004U            /*!< AHB error */
#define USB_OTG_HCINTMSK_STALLM                  0x00000008U            /*!< STALL response received interrupt mask */
#define USB_OTG_HCINTMSK_NAKM                    0x00000010U            /*!< NAK response received interrupt mask */
#define USB_OTG_HCINTMSK_ACKM                    0x00000020U            /*!< ACK response received/transmitted interrupt mask */
#define USB_OTG_HCINTMSK_NYET                    0x00000040U            /*!< response received interrupt mask */
#define USB_OTG_HCINTMSK_TXERRM                  0x00000080U            /*!< Transaction error mask */
#define USB_OTG_HCINTMSK_BBERRM                  0x00000100U            /*!< Babble error mask */
#define USB_OTG_HCINTMSK_FRMORM                  0x00000200U            /*!< Frame overrun mask */
#define USB_OTG_HCINTMSK_DTERRM                  0x00000400U            /*!< Data toggle error mask */

/********************  Bit definition for USB_OTG_DIEPTSIZ register  ********************/

#define USB_OTG_DIEPTSIZ_XFRSIZ                  0x0007FFFFU            /*!< Transfer size */
#define USB_OTG_DIEPTSIZ_PKTCNT                  0x1FF80000U            /*!< Packet count */
#define USB_OTG_DIEPTSIZ_MULCNT                  0x60000000U            /*!< Packet count */
/********************  Bit definition forUSB_OTG_HCTSIZ register  ********************/
#define USB_OTG_HCTSIZ_XFRSIZ                    0x0007FFFFU            /*!< Transfer size */
#define USB_OTG_HCTSIZ_PKTCNT                    0x1FF80000U            /*!< Packet count */
#define USB_OTG_HCTSIZ_DOPING                    0x80000000U            /*!< Do PING */
#define USB_OTG_HCTSIZ_DPID                      0x60000000U            /*!< Data PID */
#define USB_OTG_HCTSIZ_DPID_0                    0x20000000U            /*!<Bit 0 */
#define USB_OTG_HCTSIZ_DPID_1                    0x40000000U            /*!<Bit 1 */

/********************  Bit definition forUSB_OTG_DIEPDMA register  ********************/
#define USB_OTG_DIEPDMA_DMAADDR                  0xFFFFFFFFU            /*!< DMA address */

/********************  Bit definition forUSB_OTG_HCDMA register  ********************/
#define USB_OTG_HCDMA_DMAADDR                    0xFFFFFFFFU            /*!< DMA address */

/********************  Bit definition forUSB_OTG_DTXFSTS register  ********************/
#define USB_OTG_DTXFSTS_INEPTFSAV                0x0000FFFFU            /*!< IN endpoint TxFIFO space avail */

/********************  Bit definition forUSB_OTG_DIEPTXF register  ********************/
#define USB_OTG_DIEPTXF_INEPTXSA                 0x0000FFFFU            /*!< IN endpoint FIFOx transmit RAM start address */
#define USB_OTG_DIEPTXF_INEPTXFD                 0xFFFF0000U            /*!< IN endpoint TxFIFO depth */

/********************  Bit definition forUSB_OTG_DOEPCTL register  ********************/

#define USB_OTG_DOEPCTL_MPSIZ                     0x000007FFU            /*!< Maximum packet size */          /*!<Bit 1 */
#define USB_OTG_DOEPCTL_USBAEP                    0x00008000U            /*!< USB active endpoint */
#define USB_OTG_DOEPCTL_NAKSTS                    0x00020000U            /*!< NAK status */
#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM            0x10000000U            /*!< Set DATA0 PID */
#define USB_OTG_DOEPCTL_SODDFRM                   0x20000000U            /*!< Set odd frame */
#define USB_OTG_DOEPCTL_EPTYP                     0x000C0000U            /*!< Endpoint type */
#define USB_OTG_DOEPCTL_EPTYP_0                   0x00040000U            /*!<Bit 0 */
#define USB_OTG_DOEPCTL_EPTYP_1                   0x00080000U            /*!<Bit 1 */
#define USB_OTG_DOEPCTL_SNPM                      0x00100000U            /*!< Snoop mode */
#define USB_OTG_DOEPCTL_STALL                     0x00200000U            /*!< STALL handshake */
#define USB_OTG_DOEPCTL_CNAK                      0x04000000U            /*!< Clear NAK */
#define USB_OTG_DOEPCTL_SNAK                      0x08000000U            /*!< Set NAK */
#define USB_OTG_DOEPCTL_EPDIS                     0x40000000U            /*!< Endpoint disable */
#define USB_OTG_DOEPCTL_EPENA                     0x80000000U            /*!< Endpoint enable */

/********************  Bit definition forUSB_OTG_DOEPINT register  ********************/
#define USB_OTG_DOEPINT_XFRC                    0x00000001U            /*!< Transfer completed interrupt */
#define USB_OTG_DOEPINT_EPDISD                  0x00000002U            /*!< Endpoint disabled interrupt */
#define USB_OTG_DOEPINT_STUP                    0x00000008U            /*!< SETUP phase done */
#define USB_OTG_DOEPINT_OTEPDIS                 0x00000010U            /*!< OUT token received when endpoint disabled */
#define USB_OTG_DOEPINT_B2BSTUP                 0x00000040U            /*!< Back-to-back SETUP packets received */
#define USB_OTG_DOEPINT_NYET                    0x00004000U            /*!< NYET interrupt */

/********************  Bit definition forUSB_OTG_DOEPTSIZ register  ********************/

#define USB_OTG_DOEPTSIZ_XFRSIZ                  0x0007FFFFU            /*!< Transfer size */
#define USB_OTG_DOEPTSIZ_PKTCNT                  0x1FF80000U            /*!< Packet count */

#define USB_OTG_DOEPTSIZ_STUPCNT                 0x60000000U            /*!< SETUP packet count */
#define USB_OTG_DOEPTSIZ_STUPCNT_0               0x20000000U            /*!<Bit 0 */
#define USB_OTG_DOEPTSIZ_STUPCNT_1               0x40000000U            /*!<Bit 1 */

/********************  Bit definition for PCGCCTL register  ********************/
#define USB_OTG_PCGCCTL_STOPCLK                 0x00000001U            /*!< SETUP packet count */
#define USB_OTG_PCGCCTL_GATECLK                 0x00000002U            /*!<Bit 0 */
#define USB_OTG_PCGCCTL_PHYSUSP                 0x00000010U            /*!<Bit 1 */

/**
  * @}
  */ 

/**
  * @}
  */

/** @addtogroup Exported_macros
  * @{
  */
 
/******************************* ADC Instances ********************************/
#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
                                       ((INSTANCE) == ADC2) || \
                                       ((INSTANCE) == ADC3))

/******************************* CAN Instances ********************************/
#define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
                                       ((INSTANCE) == CAN2))
 
/******************************* CRC Instances ********************************/
#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)

/******************************* DAC Instances ********************************/
#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)

/******************************* DCMI Instances *******************************/
#define IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI)

/******************************** DMA Instances *******************************/
#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
                                              ((INSTANCE) == DMA1_Stream1) || \
                                              ((INSTANCE) == DMA1_Stream2) || \
                                              ((INSTANCE) == DMA1_Stream3) || \
                                              ((INSTANCE) == DMA1_Stream4) || \
                                              ((INSTANCE) == DMA1_Stream5) || \
                                              ((INSTANCE) == DMA1_Stream6) || \
                                              ((INSTANCE) == DMA1_Stream7) || \
                                              ((INSTANCE) == DMA2_Stream0) || \
                                              ((INSTANCE) == DMA2_Stream1) || \
                                              ((INSTANCE) == DMA2_Stream2) || \
                                              ((INSTANCE) == DMA2_Stream3) || \
                                              ((INSTANCE) == DMA2_Stream4) || \
                                              ((INSTANCE) == DMA2_Stream5) || \
                                              ((INSTANCE) == DMA2_Stream6) || \
                                              ((INSTANCE) == DMA2_Stream7))

/******************************* GPIO Instances *******************************/
#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
                                        ((INSTANCE) == GPIOB) || \
                                        ((INSTANCE) == GPIOC) || \
                                        ((INSTANCE) == GPIOD) || \
                                        ((INSTANCE) == GPIOE) || \
                                        ((INSTANCE) == GPIOF) || \
                                        ((INSTANCE) == GPIOG) || \
                                        ((INSTANCE) == GPIOH) || \
                                        ((INSTANCE) == GPIOI))

/******************************** I2C Instances *******************************/
#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
                                       ((INSTANCE) == I2C2) || \
                                       ((INSTANCE) == I2C3))

/******************************** I2S Instances *******************************/
#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) || \
                                        ((INSTANCE) == SPI3))

/*************************** I2S Extended Instances ***************************/
#define IS_I2S_ALL_INSTANCE_EXT(PERIPH)  (((INSTANCE) == SPI2)    || \
                                          ((INSTANCE) == SPI3)    || \
                                          ((INSTANCE) == I2S2ext) || \
                                          ((INSTANCE) == I2S3ext))

/******************************* RNG Instances ********************************/
#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)

/****************************** RTC Instances *********************************/
#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)

/******************************** SPI Instances *******************************/
#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
                                       ((INSTANCE) == SPI2) || \
                                       ((INSTANCE) == SPI3))

/*************************** SPI Extended Instances ***************************/
#define IS_SPI_ALL_INSTANCE_EXT(INSTANCE) (((INSTANCE) == SPI1)    || \
                                           ((INSTANCE) == SPI2)    || \
                                           ((INSTANCE) == SPI3)    || \
                                           ((INSTANCE) == I2S2ext) || \
                                           ((INSTANCE) == I2S3ext))

/****************** TIM Instances : All supported instances *******************/
#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
                                   ((INSTANCE) == TIM2)   || \
                                   ((INSTANCE) == TIM3)   || \
                                   ((INSTANCE) == TIM4)   || \
                                   ((INSTANCE) == TIM5)   || \
                                   ((INSTANCE) == TIM6)   || \
                                   ((INSTANCE) == TIM7)   || \
                                   ((INSTANCE) == TIM8)   || \
                                   ((INSTANCE) == TIM9)   || \
                                   ((INSTANCE) == TIM10)  || \
                                   ((INSTANCE) == TIM11)  || \
                                   ((INSTANCE) == TIM12)  || \
                                   ((INSTANCE) == TIM13)  || \
                                   ((INSTANCE) == TIM14))

/************* TIM Instances : at least 1 capture/compare channel *************/
#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
                                         ((INSTANCE) == TIM2)  || \
                                         ((INSTANCE) == TIM3)  || \
                                         ((INSTANCE) == TIM4)  || \
                                         ((INSTANCE) == TIM5)  || \
                                         ((INSTANCE) == TIM8)  || \
                                         ((INSTANCE) == TIM9)  || \
                                         ((INSTANCE) == TIM10) || \
                                         ((INSTANCE) == TIM11) || \
                                         ((INSTANCE) == TIM12) || \
                                         ((INSTANCE) == TIM13) || \
                                         ((INSTANCE) == TIM14))

/************ TIM Instances : at least 2 capture/compare channels *************/
#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                       ((INSTANCE) == TIM2) || \
                                       ((INSTANCE) == TIM3) || \
                                       ((INSTANCE) == TIM4) || \
                                       ((INSTANCE) == TIM5) || \
                                       ((INSTANCE) == TIM8) || \
                                       ((INSTANCE) == TIM9) || \
                                       ((INSTANCE) == TIM12))

/************ TIM Instances : at least 3 capture/compare channels *************/
#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIM3) || \
                                         ((INSTANCE) == TIM4) || \
                                         ((INSTANCE) == TIM5) || \
                                         ((INSTANCE) == TIM8))

/************ TIM Instances : at least 4 capture/compare channels *************/
#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                       ((INSTANCE) == TIM2) || \
                                       ((INSTANCE) == TIM3) || \
                                       ((INSTANCE) == TIM4) || \
                                       ((INSTANCE) == TIM5) || \
                                       ((INSTANCE) == TIM8))

/******************** TIM Instances : Advanced-control timers *****************/
#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                            ((INSTANCE) == TIM8))

/******************* TIM Instances : Timer input XOR function *****************/
#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIM3) || \
                                         ((INSTANCE) == TIM4) || \
                                         ((INSTANCE) == TIM5) || \
                                         ((INSTANCE) == TIM8))

/****************** TIM Instances : DMA requests generation (UDE) *************/
#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                       ((INSTANCE) == TIM2) || \
                                       ((INSTANCE) == TIM3) || \
                                       ((INSTANCE) == TIM4) || \
                                       ((INSTANCE) == TIM5) || \
                                       ((INSTANCE) == TIM6) || \
                                       ((INSTANCE) == TIM7) || \
                                       ((INSTANCE) == TIM8))

/************ TIM Instances : DMA requests generation (CCxDE) *****************/
#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                          ((INSTANCE) == TIM2) || \
                                          ((INSTANCE) == TIM3) || \
                                          ((INSTANCE) == TIM4) || \
                                          ((INSTANCE) == TIM5) || \
                                          ((INSTANCE) == TIM8))

/************ TIM Instances : DMA requests generation (COMDE) *****************/
#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
                                          ((INSTANCE) == TIM2) || \
                                          ((INSTANCE) == TIM3) || \
                                          ((INSTANCE) == TIM4) || \
                                          ((INSTANCE) == TIM5) || \
                                          ((INSTANCE) == TIM8)) 

/******************** TIM Instances : DMA burst feature ***********************/
#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
                                             ((INSTANCE) == TIM2) || \
                                             ((INSTANCE) == TIM3) || \
                                             ((INSTANCE) == TIM4) || \
                                             ((INSTANCE) == TIM5) || \
                                             ((INSTANCE) == TIM8))

/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                          ((INSTANCE) == TIM2) || \
                                          ((INSTANCE) == TIM3) || \
                                          ((INSTANCE) == TIM4) || \
                                          ((INSTANCE) == TIM5) || \
                                          ((INSTANCE) == TIM6) || \
                                          ((INSTANCE) == TIM7) || \
                                          ((INSTANCE) == TIM8) || \
                                          ((INSTANCE) == TIM9) || \
                                          ((INSTANCE) == TIM12))

/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIM3) || \
                                         ((INSTANCE) == TIM4) || \
                                         ((INSTANCE) == TIM5) || \
                                         ((INSTANCE) == TIM8) || \
                                         ((INSTANCE) == TIM9) || \
                                         ((INSTANCE) == TIM12))

/********************** TIM Instances : 32 bit Counter ************************/
#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
                                              ((INSTANCE) == TIM5))

/***************** TIM Instances : external trigger input availabe ************/
#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
                                        ((INSTANCE) == TIM2) || \
                                        ((INSTANCE) == TIM3) || \
                                        ((INSTANCE) == TIM4) || \
                                        ((INSTANCE) == TIM5) || \
                                        ((INSTANCE) == TIM8))

/****************** TIM Instances : remapping capability **********************/
#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \
                                         ((INSTANCE) == TIM5)  || \
                                         ((INSTANCE) == TIM11))

/******************* TIM Instances : output(s) available **********************/
#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
    ((((INSTANCE) == TIM1) &&                  \
     (((CHANNEL) == TIM_CHANNEL_1) ||          \
      ((CHANNEL) == TIM_CHANNEL_2) ||          \
      ((CHANNEL) == TIM_CHANNEL_3) ||          \
      ((CHANNEL) == TIM_CHANNEL_4)))           \
    ||                                         \
    (((INSTANCE) == TIM2) &&                   \
     (((CHANNEL) == TIM_CHANNEL_1) ||          \
      ((CHANNEL) == TIM_CHANNEL_2) ||          \
      ((CHANNEL) == TIM_CHANNEL_3) ||          \
      ((CHANNEL) == TIM_CHANNEL_4)))           \
    ||                                         \
    (((INSTANCE) == TIM3) &&                   \
     (((CHANNEL) == TIM_CHANNEL_1) ||          \
      ((CHANNEL) == TIM_CHANNEL_2) ||          \
      ((CHANNEL) == TIM_CHANNEL_3) ||          \
      ((CHANNEL) == TIM_CHANNEL_4)))           \
    ||                                         \
    (((INSTANCE) == TIM4) &&                   \
     (((CHANNEL) == TIM_CHANNEL_1) ||          \
      ((CHANNEL) == TIM_CHANNEL_2) ||          \
      ((CHANNEL) == TIM_CHANNEL_3) ||          \
      ((CHANNEL) == TIM_CHANNEL_4)))           \
    ||                                         \
    (((INSTANCE) == TIM5) &&                   \
     (((CHANNEL) == TIM_CHANNEL_1) ||          \
      ((CHANNEL) == TIM_CHANNEL_2) ||          \
      ((CHANNEL) == TIM_CHANNEL_3) ||          \
      ((CHANNEL) == TIM_CHANNEL_4)))           \
    ||                                         \
    (((INSTANCE) == TIM8) &&                   \
     (((CHANNEL) == TIM_CHANNEL_1) ||          \
      ((CHANNEL) == TIM_CHANNEL_2) ||          \
      ((CHANNEL) == TIM_CHANNEL_3) ||          \
      ((CHANNEL) == TIM_CHANNEL_4)))           \
    ||                                         \
    (((INSTANCE) == TIM9) &&                   \
     (((CHANNEL) == TIM_CHANNEL_1) ||          \
      ((CHANNEL) == TIM_CHANNEL_2)))           \
    ||                                         \
    (((INSTANCE) == TIM10) &&                  \
     (((CHANNEL) == TIM_CHANNEL_1)))           \
    ||                                         \
    (((INSTANCE) == TIM11) &&                  \
     (((CHANNEL) == TIM_CHANNEL_1)))           \
    ||                                         \
    (((INSTANCE) == TIM12) &&                  \
     (((CHANNEL) == TIM_CHANNEL_1) ||          \
      ((CHANNEL) == TIM_CHANNEL_2)))           \
    ||                                         \
    (((INSTANCE) == TIM13) &&                  \
     (((CHANNEL) == TIM_CHANNEL_1)))           \
    ||                                         \
    (((INSTANCE) == TIM14) &&                  \
     (((CHANNEL) == TIM_CHANNEL_1))))

/************ TIM Instances : complementary output(s) available ***************/
#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
   ((((INSTANCE) == TIM1) &&                    \
     (((CHANNEL) == TIM_CHANNEL_1) ||           \
      ((CHANNEL) == TIM_CHANNEL_2) ||           \
      ((CHANNEL) == TIM_CHANNEL_3)))            \
    ||                                          \
    (((INSTANCE) == TIM8) &&                    \
     (((CHANNEL) == TIM_CHANNEL_1) ||           \
      ((CHANNEL) == TIM_CHANNEL_2) ||           \
      ((CHANNEL) == TIM_CHANNEL_3))))

/******************** USART Instances : Synchronous mode **********************/
#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                     ((INSTANCE) == USART2) || \
                                     ((INSTANCE) == USART3) || \
                                     ((INSTANCE) == USART6))

/******************** UART Instances : Asynchronous mode **********************/
#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                    ((INSTANCE) == USART2) || \
                                    ((INSTANCE) == USART3) || \
                                    ((INSTANCE) == UART4)  || \
                                    ((INSTANCE) == UART5)  || \
                                    ((INSTANCE) == USART6))

/****************** UART Instances : Hardware Flow control ********************/
#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                           ((INSTANCE) == USART2) || \
                                           ((INSTANCE) == USART3) || \
                                           ((INSTANCE) == USART6))

/********************* UART Instances : Smard card mode ***********************/
#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                         ((INSTANCE) == USART2) || \
                                         ((INSTANCE) == USART3) || \
                                         ((INSTANCE) == USART6))

/*********************** UART Instances : IRDA mode ***************************/
#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                    ((INSTANCE) == USART2) || \
                                    ((INSTANCE) == USART3) || \
                                    ((INSTANCE) == UART4)  || \
                                    ((INSTANCE) == UART5)  || \
                                    ((INSTANCE) == USART6))     

/*********************** PCD Instances ****************************************/
/*********************** PCD Instances ****************************************/
#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
                                        ((INSTANCE) == USB_OTG_HS))

/*********************** HCD Instances ****************************************/
#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
                                       ((INSTANCE) == USB_OTG_HS))

/****************************** IWDG Instances ********************************/
#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)

/****************************** WWDG Instances ********************************/
#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)

/****************************** SDIO Instances ********************************/
#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)

/****************************** USB Exported Constants ************************/
#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR                8U
#define USB_OTG_FS_MAX_IN_ENDPOINTS                    4U    /* Including EP0 */
#define USB_OTG_FS_MAX_OUT_ENDPOINTS                   4U    /* Including EP0 */
#define USB_OTG_FS_TOTAL_FIFO_SIZE                     1280U /* in Bytes */

#define USB_OTG_HS_HOST_MAX_CHANNEL_NBR                12U
#define USB_OTG_HS_MAX_IN_ENDPOINTS                    6U    /* Including EP0 */
#define USB_OTG_HS_MAX_OUT_ENDPOINTS                   6U    /* Including EP0 */
#define USB_OTG_HS_TOTAL_FIFO_SIZE                     4096U /* in Bytes */

/******************************************************************************/
/*  For a painless codes migration between the STM32F4xx device product       */
/*  lines, the aliases defined below are put in place to overcome the         */
/*  differences in the interrupt handlers and IRQn definitions.               */
/*  No need to update developed interrupt code when moving across             */
/*  product lines within the same STM32F4 Family                              */
/******************************************************************************/

/* Aliases for __IRQn */
#define FMC_IRQn              FSMC_IRQn

/* Aliases for __IRQHandler */
#define FMC_IRQHandler        FSMC_IRQHandler

/**
  * @}
  */ 

/**
  * @}
  */

/**
  * @}
  */

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* __STM32F4xx_H */



/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
                                                                                                                                                                               PK  ›E“H              META-INF/MANIFEST.MFþÊ  ­{Ys›X·ö}WõHuå\|¥Ž™§tõ Ð€@}§³Å,~ýÉvìÄ²½o¥œÄ°÷Úk¯ñYkoD+=·¬¾énQ†Yúýô þùgÇa^ºß×ËÊ-˜ÚqÎß¿d…ÿà^_=¸§:L³î!‡·²«²
7ÏÊ°ÊŠóŸ0uêÄî7õœ²8´%+qopS?LÝÊ0õc·¸ø·*j÷Ï?èÂÂÆ-~p'ÇnW—_ž^ŒË„qõ˜sÑñÿÎŸ(#åÂývåàíEí,I²ôï·^—=¤¿œ_½·³Â}8f‡òŸÃukÍ•©ÿúÿÈú þ=ü<€ÿï¯ç­‹²}f~~õÈ¢Ãu®]WÃK.mÂ"K7­¾YÂ*÷zÀž‡Óv6Ö8Ne9l6¶úó5©Y]Ø®âzná¦¶[~ÿRÚÉw?¬.? 0üý¼aKãïE–UÀuËÃN; ¨^*dðOnUÁ¿]÷Zïjî¯*Ëÿw ó×!D!êH‚à_ÿŒr«…óïÁó0Ìƒ)ÂÂlÈÃ!Ëq@hçXN@¶çZHÚ(þ¼gÝM¬øþåò"kBÇ-FúóE’gEõM¶ìÈòå­Æêº$~È­¢$ý«ÎÂt°àÔFOX}c`Q§U˜¸/Æ•oZÈ‚ø:7pãüçÕÿÃW^è¼3vxè¸ÝgHt~öÄ‡0ûpæÈùèçÃŽ¯c:ïÿAüÊ£Ê­ÿ:ó"*·¬üP$«âÅÌ‹œ?Xö‘ü??Üòoäê–—9ÓÊ<|wê«yã¾^…¾ÏO}5oÔ×ƒÛWŽ³ï¤bûºØÈï8Õnq~1é"çOÌû¡Š·Wè|fòƒUT¡gÙÕ-¾:Ÿ ò±:Ÿ¦òž%|ŽŸW.ó_Ë"+:~ø0„«&´Ý‡qÕ8³/þÇDè­‰/g¹‡z¤órôîŒrH6EX]ãµ|®“B?u;ü1­>æjÈbñ?Íè_¿¼ðŠ!~·Y½¤…¿òÄç%n¸^ùãÍHý¡*† ï/ç£OóÇPZÝŸ¨WßØlHé%®ÕÙâÛBâ!¤xaì^AÍ §aÒß?Þ^SÙøpH¬Ýë,óQ }0_ºo^‰«üþï_Ù¸‹7MÅ·ŠÃ@ÖÎâØµ‹ùûË-`t5ªÎÅ®ª,‹ËÛƒ«¬¶ƒ<øzzûÓØQªoOÓkÜwH×ƒrœè¡´×©ã‹–œ;îÃaÄ_·‰8â·û`åùEkOHõ!¬Ò-ÿy-Û—+tÞ\ä®zéã¸1Š¾»q·¸Ô-àb›cv¸x>ü³«ü2áçü*ZtnM{#Ä<#§+ÔþŸ<®‡¡WÔôŒ©žèà9>4/à‚>[Á(ûK@úþåJèg0:b³Ï¹ÅwùçqÞ(œÁ3ØÂµ*×¹ w:·ù~­|A†?W\ï|[:ÑX‘àÿbÐŸüùÇuoWŽ®®ªÎéo0†›†þ€µ¿9w(âÖ/Ìu“«˜
ëik4Ý
í]sKØ‰Üš4)¥ùïŠ#*~ÜÉ#*î€~Œ	ÀB¾FnD.vl•å¯óî–™‘pn+fAÓ9ö&²6ÑDo}:?Ø–Ú®gà?‰ðÉ †QŽ°h@kUè¾ÁÛpQ¡<=×§ØÚ\ï¥œ)¶Æv»ZsÙ<±ErÓOªFÌyîÓ[—Ÿ`ØP›±c2èª¯ôcÖV^F§ÍhÈÖ!voÉ§ ÔFòv:ìÅ~Š.Ù)ÎÜI6KÈ><LÂ9G`*‘ÙØâ?áîÖòð6¼Õ<%`¨í7|àiÞ†k«© „F9Â"“Í¼ü}õ°—2g=hæâ3?ìd,4~åe&$†Ä8Ug,µÄ×NÂgàYpÅà.óX/§Ùè¼\Ã% 2)\¥½aÌðëÀËõÉ…½Ñ³ô–´ª2Y·àAŒ73ØcãT	Ë4å¬ãmÐ…5yÉ9x©TLi¿Ïá£7É?Ê¬¯êàûË†nq„àÎ:Þ¤óæ/ph8ìüîêÜZ–	~Ü˜Þ>@ñè#ýý`dˆ¢€èŽEwöºé×­ÕøÊDT„’Mjšç³ªI‚s¢Y} „1„Í££¿Ù[ý†ó¨,6píh[ÔåMóÅ|l¾Å·®z,ø…Òú™’PìRZÉëLŽwv7Å©SÚ‚íïs±¸ÚÅè½ƒTò5Æœ×ù%Ó[©s‹+šÇS^œ23MÑ'EËçØ`MÑVYVTè¤	Ôv·yÁÕ›ÃÿuÜÒ.Â|4Â_éBnÞaá®ËÓIžï;l
NO­H„8šÄO@}Ì›ð´™–Ñ=ÎzÁ]ïó‰5»õIš“V œšÍ6ìhúÝzH-Q<Q3Tˆv¶Q~¬Þ`àšŸêÍˆµƒl…ãuT®Jà®´sÍ §.(Ûb*Ùå>á"qÙý†÷¤ê¯Z>T!î`c8mW_}J;ïÇmªftêE©%Upyn­ê$ì'ë°ƒ6MJ++û>Gy9¶n.NÇšÛ“G‘ñ;ÜÞÙt³.Ý îÅm­Z!›"S*Éß˜ZEæ2z”ÈÜÑPñpAio²cÂEŸ‘óº³¥\Eõu‘›ÙB„}BßøM›."ÍdöA}¤ÿsý=ëiÄW—G(jÏÑÐù”;œ¡óuB»acî–‹5Q¿+æç™çþýþÒ‘ûºÐÊ'óãIù,¹·9›ÑNô¢ºó¦>ÄfìY–yPÙ	0GÉû›‘›µ€2Æb›fmg–#Zé §ŠÛQŸ$òC!®\Î¸³nwØ"3é¡#ñ„Z‘«‘ËxÖqä¿Œ@ï•š¿®±1¦b'ËaC¤ˆ•H‹uYeyYª0[iŽq|XŸwÝúÈYÞØ)3,¾HÞØ«ÄP‡fJo¡¨QY¼?NP‚pç±¡Í"H™<±Vþ¼!éýàãzY1Ä–KÏê³x„×¸2u“-»ymœO+ñ¸GÏ‡9ÀtG®òH­æ¹Bô}™h²K~y+Tœ–ñõÅrRâ²°Ðƒ±GŒ<Ã4vîy§¥ék)•CuX4ÿ[{1Ú#w²±1^ÏS¡Ù§!,°À<B«i#qŽ‰y¶Úéº´ìuÞ1¦"K»}Å”ùþàu
6[½Vª‡ñÐY-ÌÜ`¹Bug¿§t+®oî|×%¢Ç ­“Èj¨ïÊ8N'â~cIQ›‹)ª¨iººw1,Ç¤«•\g»ùÕ¢nha+î+Õç¡³bã«S¼Xvj9û2Ò‚‚àµËÎä˜Jíþ– ìãÖÀàõÑqnƒºS6ä»³±IÙOH	¿!¼œÚlîðü«#Ü-ÂM®÷;ÉÅ¹_û5‘Ï—¤À)¤¸5«f>ëÂ¬öú G“<~J”O1ðëÆrè6OÜ†B!´j‚ë”g—“IAIjðy3XDÀ%°i„ö©Üà©‹Žñ‘Z]sû#Ì¹Åcm Rö2€lÒ½ìR±#e}ÎTOyŒ˜¦˜DŽPwŽ+0T¯‡_-YqíKö&4ßî,NCð ã`xëÕC©B@©¬: >?õJŒnÚD™ÞÁÒÏ¥Á³U¿]Ù¸UÙ9tg[|‡náÓÄÛ˜y°4¥6		Ãµâjq‡‡?KYê…~]¸×Ê–ˆ/×'ŸÈ$KÓzID¾¿ŸŸ<Ì[uä6×Å9\àµggÄBýùþÐ¥‰,´×`ùÚ¹Å‡ˆÑžç'Lº°bvq©ÃNÍÝÀYD!wÀ*špëÜ“•;JœGFvâjÎ À´ºiÐî,í*f:Óû¥CÄ§ž©0O#<U-žñöbí·‚œfÊþŽ^Äh=E}ÑÇÞÔJ¶>îí´^!*+áP{`‹–«¬ì³µÕj¢fu|‚ø{ú£Ý¨îÍ\-èV&”=WDœ˜­p	'…‚ŽNÂpdìµ˜1å|w8jw¨bêj~9¾	nv{'E[6 i :ŽKn%¡…óR6‚mßÙÔ¤o*@ÐoMlÚ“9”5bÑ½Ñ;£¦Ž"»Uò±LµÆA–|½Ï/:€íc…+ëmCòä `;„€³¯£â1Ã•unZ~â{M•¼¶ŠHºà«a?V‰lVPâèl™¤–ÊBïA•F’ [Ê”¯"X6{]$ÊšâïÈ~Ÿ-W©hGt·Áj"Â‚¬åŸ-2£?W}Œ‘¡"›X~‡Í?ÆÊÇð}Óíæ÷¸µ¬ïÎZMÓŒ2ÐvÏ¶„'ùÑ²Òìt0šwXþKø ‹ÌLJƒÂ§b.«wvŒÖ-ƒ¶‹ªCìŠj1SÂ5ÿZÞ7ŠKßú6OÓ<=•¢UÜ€QëoZã 0…má§Ü¥3±™X'ÙÜö>uOÏ5‘ý:•ic‹ö9½}"™ybÃž÷çã9ÎdÒK<emËiê¢º(+KŠ·xÜ~.ß‘nÕaÍ€xtnâXÐÔ9ÅˆÆØ#h”‰kÉ'V[mkhë®ªŠ
‘c-ØØ¿™Lµ!Yèƒ¸CÉ²êÝTê>Ee|v8ÿÔÀ³­¥×›õ°èÑjx(°Ú)JxÝ)a>ŸÒ_´†o-;OaáæAKö«¸"«†ÇŒädZg—˜äIuÜiVØÿ…Ê32q×EOsUåÜMÎ‹“°+¥ÊmsóÕi³,¼l¡²w¤ô·ý	}§ÌJšü”QÄRà8oÀï¢K6_»´»Ð-2ç$$¨«ê‡#úŸÊéEondç¶ˆz`]O;G‹©yÂþ 3’„xnXÎ-í(À;é„YÂ	àuì½ºöå—‘§Ït;j„Êà±¸òeçAaÚï™Ä`«|Ã÷¨áV[¢Gší9ÚüW‚Ïµ%3p§ýVôÑÌ¢KÙ¶Â½¾Ú£Üy„šæÁtWbvX—•V8ÇþpØ¤÷c=787Éšÿ¼Aéhr<Ì@™³—âÒGØmÞÑ,Oñòñ(ñ…™HÀ™"^†E¬ÛÆøä?:ü—ûto45¾ë®€ÞWÅî‹“–”ÙEQRÍ9ƒAË8ç{dí›/ãñ ü½Ã`tÏÅøÎ§Ümž¤½î æ€²¢ªZlƒÍ©/…¼†[Ôûe½ •×õæÝÙâ3ìŒX¥³ ÑVŒ*c?gÄ+xïª¯%D¹£øvÜÞ‰;Õ–´T»‘X[¦H¤dJ`×4‹­ºÂÖJª-}8aAr¥žg»ÏKà­ãð›=d½`ëùšïBs•)ˆß·;É÷{qµÎOÜñ<ÝF2xw¸ñCºwOèpÕv‚vO~//cz7/œ¹X}Û]@l¦l+"õôŽ3‘Å­C‘Ûö¨$…‚Xm4TÒÄ¾h¥—Gœf'Ü,´3ZƒÌ@ï¯õoÙ—K=·ºÚa&.‘øÎ5y|'—ŠŒ¦¼HÌ«³Ïsz5ÖVÃ{éžžïÈÃ»×™èœ9ÔÁs=jy`uÜÐ™µ”çöžTÂÅ"mÍ¡	•Ùó{º?Õ_Ÿ®cŒ'.ï!½ÖçØÐ=ÌêøU&¢kÒ¯NçVra­e½­hG’J9	¯Þa£?5>º´:«1ŸN¡5wS›:jÁ<@½YÂUÈE0X©½#~<Zè*³£[²€"„ãÉêŒCÂY…¡^–5k>ÑÏÁŽA¼bJ³\ û8Pwä³_ª¡¯O.ç —V·-wa')¹ßœø|^|ÚÆXªQb/Í–"¿7€51±»@zGÒŸ®ÝÂø[iÛ6)a™mVÛ~63ê#qŽÖy[žA0zÝhî’:üÖ­¢KÏÕbØ­u­½¡ÕË"V¦µ_Ó+È¥M?æZžæ`6í„Fµí‚tÌ;ÜõÍl2r2Zæ[a´1Y¢`ô~Ör<¬-‡ñrŽ² ¤.4aµœ™Ð÷@5°
×ùõVÌ;a”ßësT%|õV3®>©²§u(Ý )Ìc-V æ˜¯3‡ïï¼@ˆ·tTªâ6’½5/Å2ã+Vš’‡¡ cˆ”ÂêÄL%ôLm#¾ûÚÿzÙî¥VÞìÚéy$:¤$@0L²ôj©ÉDI²HÊìV jÍ×#Þ:äVX’@µá–“ ‡Ì³ˆ•Ì˜‘üÔ
¬27"‘92špGEóK—ûŠÎÙ1P|›¯ÖÍæX,<	¯vÆdj”¡¨QpÕóa—zXú¾§Ãõê¨íÆ‚ô¼³c`öxfZ!ËÊlÁ©iää¤!ð,Ça3l9y	¿Þ¼Žý3é£
ÄÀ®ÌìdÝá0ˆÌÒ42Eå#Ù­SŽšC5ÓÀ^«ïhÎüÒ³~<ˆáFù¿cÝLHÓ½ÏOk£à…íŠ«%—=(-*˜L‰Už¹êòÖë.ÄËÔþ¾ÄU6ÄÒTh‘BB½¤“·Êq±ÐºÛ0Ld­Bw…„!ð]Õ·ð7üþ¦½µCÖf@E›%²M·Ë´D­„o²DEÜ1ÔZ·ýì}^ ‹ÎÖ·ÙuMæ¨4š@\S˜.ÔŒ—4Šê÷§‚™iú»°¿Ã2^ÝcÎnöUâ¸“Âø ¹`øRjÚL Q|ë	¨Å­œô­¶>Ú“äþ~‡øø±Šòâ‹Ë/àß“¼4
ø¸Ýí“•E
:3Pk6¯ÅÈ<òIÕäve P%ò·ø²Æï;†ÇaIeÏ&;ðõ¾Õêâ¬[èçuçëJ¶5ƒà¤ìZúXO|m6ÔªØzE¯×÷Ó§béfÇl¹hÕ &(nÑ­mpM’Óãú<·Ï«Ó9<´áNb¼¾ÿªûQ2ÕÕlSLÅ&e:û¸ó‘ˆÚ©Ôp¿;!Ë:hzz²¥
|©ëÕÕCP½'AE„:*Þ.-bKšÑ¹´\_®™…kqº?çÊÔÛeb^.é;PÂ«Ãê[{ZoàUr‹vCáK¤Ìœ]@ÌÃî\ÕfÐÄQæ÷µÑ°Þâ~ºÌu‹‡<¨¯\ù*Ù1`Š ¥÷,—:'F ¤9f,µ%*³_Üa÷OÊÛ0^h¥ðå.ïøiò—›=¨µV~«f¨-å2ØcÌ´ÇÌ2öŠ´`š=™é«®<ºçÝÈåUCôiâî„yúê\&
?NøBÛÆVJÐui§»ðžËðÏö~¹f{ 8Ì‚ßã‘„ˆ _ï\,  ÉSx{jWtnÁƒÏv¼aÏ#;|îôO5Meç¤)¤žš½äeêâ(Öi¹;_ŸÁ\va7ÃK{yãþÍ }‹! ­\d•H+§ŠY¸ÓDYè+/ŸíÖçÈ›&
yÊçôþÂ÷e]qËQâ¹hL¨}DXÌq.ù¥‘1“Ö³Ð3·?òŒç…¶Nîè=²aaõÞ½ËS¨bÞyÝŒ	òÖË‰9BOªHèìÝÌ^¤‰îô­‰¾}‡³*ƒI,;úåZäøî[Ü°¶›k’Ø©XQ¶ß´©€aL+pÄ œC7Ë¦i†yãÞ×Á%òõuû¼¯³8nwgnÝ•–­¤|é!Á¼Fh{WpI]Ò,ÉcÚƒ;gúé½#¨ÓåøÝ§náØ´y‘¸ßîØÓcˆœ¾ZÉê1}–ÄºòÊzS/c‹ e—R6º¯§õáGW*º‡Jö	]Müh²™µR¬´PNíÑ:nÜÈ:Ygîoç_Mö&tv‹½=çt)ÑócÆ1"²CS†¶h•rO7S}V Â=ÁämÐ¼º{…wÙÂƒCbw‹shg8ÝüÐ‹‰Îo§4«!LáÄw^çyÑÏûÑz¾å?ºÊeWOÉ–"WHâ‰ã<øîXI‰jó’êÕ2x‡z~:f»–Éão#7Ÿ:gÓë…½lm1@V0=Vèrfà†íðêŠÌV‡3+·3ÿŽë4æ»PŸ‘6Óè¬…ˆê+XÕwT9%—ú:\œZ¶ØlQñ~Øû|éúf&\Gs•ÇT+ba;ºÜÈŒ(™í=É7ÕjEµ^ƒðLº_?×œ|ûJðR:H‡ÑÌ©>0Én†ÑF(°°Bš?-‹.÷ÒâŽhöÁ=Ô§È;ÍìNÔw­­P„´Û«'i"ÖR¢mÐ~ëÀ–“À@rëõ,+cïçþPKÎ	öÍ[  WG  PK  ›E“H               META-INF/ECLIPSE_.SF­ZI“›è²ÝßˆûzáÅ{At31tÄ]0Bb°yˆIÌ³Ð¯”ËvÛÝ¥*·ú®l|‡ÌóežÌ<­ƒqêã_¸ò¦þýø7èßÿ2EêWdýÊæi<Œ¿ƒ:O^ÿ“×¿RãØçá4ÆÃï¿Îyd;#=¦ËÍA×PãÕ8dS³‡¨ÿëZ½i´—ÈrzA&î?ßüû/Jª)òÑ¨;6º± »¨„TB-öiI8Ã0v%¸€<ûöö¦ƒ1¾üJ¯/ˆ‰ß ÿÛÃ¿üÖQÿÂ4}ÛôÁ¸}Ïÿþû_ÿþ—Tñï¿´å”æõo·ªü3Šß¿ö$Š!ãÈnt\…KOknÃeRaFQ'[ŠXÄ¾sOÿóÇ›>ã¨ÌÛ!ãnÊëæ¶×Û91(é}“äeÌÍq=þ•Á0üõ`à0¶ŸËA;DWÉ1I‘ý5¾DœÇHG}Pu„ßœ×cÜ×Aù‚*†`;ç·¶oÚ¸óø‰6yÖñyŸèchú¾MÀ§«2ÌÜ9êí±´´Èå§?}ûò9¡S^§L³»Ÿ¨íü$ˆÆSÜ6C¾QclúÕ˜â~Â2~dKóÎr†ãž‘PÏìòÉûàö]ã©ž7‚¶<˜×kÜÀÿÝ£ãu vNVBGçˆÅ’´ˆ ‰{ÙGhY»†²´ÂqYÊ{øèø7ÜÃ4U•Úæ™ÏTýƒ'›qÞÀÛ¹»NR¿±—9Å­}Ï+¹“ì"6©<ÔØ=ECt(ûïci³`ˆÐÞl2ŒAY~¢’ío¶Ÿ–×'ŸáQÑÒGÖ

Ç¥GQó×¡WnìÀ¶˜’ãeˆªâ
OEJ+zñ÷~¹Mz'q×Q<|2ƒ9–›aø‘ÍJXÕHZO>9©JÉêÔ|Ë=Škâ=:¦òåºÝï|r?MŸ¡ÍÁc\mÖh>Áæˆ9•ªúÈILÍ^ ÝîžBØ‚&ÀL
ø†‹¹$‰DO;‹Éâ¨°úixH_pvg@äJÚ`Ù’ž HúTV\”é¦æÌ$QäZ@ODé•/·wãÉ¨¿Æ˜Uk7‡l”®/PÕJæfç}áµÇ{9ïH¸Íì8a­ÌQçd“´ Æ¨KKúÕoA›ÿß%¢>o_Hø×÷ærÄU4h·éÍ‹-u×*˜@Ì<—Ë:S²Éì­v}ZŸº¬eGã»Á¼Æ`·ì»¯mtUðnÝŽ$×ýè½ÆÂYª’$ñÛÞ À}þg‹mS¿ƒaä/%–ní ¬G@u§é^¯æ
®qsq³C¢êJ—èiâ}uõ'»½lYx#ÂK8ÿ‘¯wõkÚy?nt'Q§‡›PÂzVÜ°Æ‘_ÐHBÿ.ªi˜‰6{ü[Ù÷[”×ËàqÐŠÊKLÕÓBÅûŽÂÈéjÜš}©ºn‚·tèŽM¶¬O„Usêû&ÝlôÅ"âv-Ê¸ÿ-Úö6Ø_x¥ÆQeD$4õVèZÞšy‡#'¤°øSpÝ­à9Ä?R"?á¿o~Úà¼>zßQè¡¾ÝÕ6›Ó'Â»¯MDwƒƒFkŸÓz‘[„å”z>Àý÷Ÿ${øJŸ—x2|³ÜÛÈ|êzl÷£y¯(¥Ö#¢Ñ$®Ýuz‡¡à†k¦Q	KßróDêa›¥.›à²‰ÕMNõ£¾&Ä,š…†gŸ™`1¥¬´…D®ýtÍ<É×n•ô}ÒLAúURy°}µÀ)Nóaì×·¥ê®Mr_\^"’ƒ~ŒÁ0Ã9Ò4õr‡{ë|Ú#CžÒbl?º,o|)½]¿¡HÞøVÑŽš¥ó‰?V}Yfº¿X0B9Y³#íÔ´êfÒ„çÅCŽÐqÒô[lÙ¸ÿ´¹úž¹Åa›æ®¾ £œZ¶Î³y	T‹µ[ÇF¿O4ÍçüòÆûöw+xY¦ŽîŒaöwŽk¦®}S®gêJçNNÌ²'Lÿ…þ¾åtvîƒ M$oDâ\PÌ‡ð:Ýf­égPÜµêËèß?ÛÚÒõDúÜ	ÑïÆ´|ŸÈh²â¹Ì7¦°!ña¡éØ5f4>ºe?Ê)'(§‡_ÞèÉu"€LXìô<DúYT)\7ù?”rMúãRê´ðDD<æÃ°%ˆWÜ-ŠÛWF=Ðwõ4iBØGXgRîIÛ+ïÆµ¶t,*Ì“Ò¤ÏˆÜÞ?2D;ì,VÎ×€ÝŠëË9Æáß‹ˆ-q‚mî×	¯VìÜüý“_-ð%Â=BÀt‰6^OØ…EÅT€ýPUycª­+­Îs=ž¨uå	=iæU[~M”_cà§-¼”C1ÕÇ×Nc»Ó2qqÝÒ'a¡¦C£ƒ×"ûlµY¢nGð‰Kù SÿRt¼<2Ç×ÜþEæ<ÂH²ËËÎÀSp·ãy?-=¦íîL`Ÿ%ÏßhM‘…â0b;KÏ
Cs«õ7~úÂäS½`ìŠð]¯ 3»Ó{–<Î¹‚t	»£~‚Î<GG<Zùÿ\|cõÛ•­Rû—­œÙ3€KL¡Ýƒí–øV"r-â†t–ÆRã¥É{¾Xjê$O§>~­l™—â—×'?‘Iü‚öéZcq®NÁ~æcQ#@åò Ýñ+C¶˜pÊí<þ|Ù½ô>@ÉþQ,¿¶Dá8ÜÌ9RzŠw3 %¼¹+Ä à:ÖÒ&öÝÂPtO„€/@Ü£²Ygs`=>$4–›úUghxX³Êh@ÒsAðKd¶ò@NsMÂUÆ{úé³?^Åà#—æ~°0ó;¾›œm½aÓÕ'Üê>:7£,íÜá°|B‚|&­?Ì…;A$d¸»V¢`4ì\hK:Ø»úõ*+¬`®*F	Ë>AZ6§TŒËöñÇN'AÅ4{S“°DªÙsÑíô¼f€ê¤Y;ð’ÛàGZüû¢éƒ6UŠÌ]ÙîLqõ`æ*Æ$Ìn‚Ò’$ÔV-‹ð‘
ùQ XÍem“?–:s¹&wïŽg¬.‡+ÄçR+±<	f_M½=PêaAÍSaþþR%~ðñ]A-$xÎ¥@—¬KQ³½_Ã¥=]”/oÝ—ø
>ÑÓùÙrU)"+¿ÞÎpFˆsÂ`%í<Ð‡8À'h‰ž94OèÀ/±òKø~A®3ä }Ôc…+-8ˆ{ÁŠ®ó­ˆÒ»Ìl.!Ã'ÙLø@‹ ½çkÖâ8ÎuÞy
»æÇÔ‡Ùô8K]ÄCOp}€1E{ÅÛyÿÜî[?ÆÄµÜa8^‚Ë¸”í Kƒ”]†r†£U4ÁXÁ
Æ?¨‰¢S™ýÒ¢ý–Þ~"™U$FËÄ^UvBîÔó±C;µ¿í¬ûµ@¡[Ûv³g,·™qÆËC;uø D…µa&RMäƒ¾,hû,+z©Æ)’J¬‚[þ|yM¦ö–,œímºãÔ4ã»©´vp%½)@Övˆpâ;\¤Z™Ü¥åêƒ€}­J¬þ(…½Ù~ØnÂâJLÉó1Å³8¢„&ubž5UÓQ+ä,ÈòûEÒyæôÈ¿¶P¾)ÓÝõAe 8®eÑg¬OÿžŒ,˜§íÅÆ«}á;¦WÛ1ßF¸ó°·ïúN™ÕíÙµP&¤]i´ÚZ»4U(\Ê¶Výu8ŸRöÊŠçØ
ãG;}×›{óØDÖÍ¸òØH²S˜öp³u%mçh36xHÁ´)]²FŸïÍIßÏ_>ÿxÁô3ÝuË”òbÞc÷°,{°¥×|AïýQIÙaY]KéÐ¶7ä	møFðymÉlèì¿}Šð’€’;Óç|vð\!à(½ÝM`ÖR t•‡êiªOôÿÜà<ÅU3ÿóµD1Ô“Õ­^uµøhB•ƒ°Ø9÷èÌÔ¾ßñû#Ä<‘tÿt+þèðo˜à )G¬SihLg9è¾›Ájj³ëÊáQ4(T…ÿ½ù2 o¬…·zú ÇQaå âØ¬àV PîUh3ß­PÁ8ú‘¢þNT¾¨»s±üÈÜÔ”Ã #ˆïÜ<-êÃöš„$ç4*Fî‰¡ÉÛq~'î”QÕ]zÞä\ªÖIÀúŒ#	jDx²¼˜í®Ö!üŸ·À[ãð‡=äv”ˆ£61t¿ê Ê½žE}_h¶†:x›br<™í$PÏ©Ì/Cºw't°µGÎŽ’LÂ5‘ÌŸ*¥;÷„k7ùöbœ§*ž··GÏ”w†"ù®N!@ìÊË LCŠA:Ì÷¤ØTS_—\Iøž¸;Oÿ-€/jŸ¢—M„G¦ÀÓh^'$ºLÎ á¹Dnž‰CÈ„,É {!ÔQÄ]»¢ÌûŒáÝŽ«wAA€ÝA½ò¾ò™hbz–Ó¬¦t|ÛÃ=·‚£8)½ì9¹ðCÍñéë:ÆËÄå½"ä‹ÃUksk²ÂU¥Ïð(,FO/Çàm¯õlICðl™øÇÍ£Ö"p´uv&®ŠÔ•mÑ÷ªèô(¨!+Ú¥]’µéº>Ñ“üÂP¥‰Š‡+"™×¨[V¬\èÌòÌÐ[{TæÙñì*<£_fÈ{ep†^{¢·÷—jèÓ—'Ÿç #W™«Ÿç20š€ž»­<—É±n¸@ìLà:eOóãðã×Õ¢G*8ÊÜºÂUÈ&®ÎÈÖ\á·›;U‰-Ëbâÿ­½Ï=×h‹aÎ××ŠÈy 6ŠÈ`Dó4âí|Oùz=å…œË]‡ë3Ø›ÙäÉ3ßÒúÊÚáKãw—ÏªSU.C„Hgh\ýH$b\Í3Ù	Í¨?A3úøò×­˜wÂèëÔÌÙ¹£èÌWÜ¿ÉŠQø%žÑ^âÒ.²;g2W+ÿ+åé#­ˆnÎ:c±·öbxÇÀ:ÍYv/y‘P3a½‹¶QÇL±”cÚ_—í¾÷Ê›—b9Bô„KLçì¹-±»“«§‚$÷‚gÑ)B) =‘]ß:‹p:Ö™ÑÜxwŽf¤!ñyV*ÿç`s–“Ÿ:ér¿ªsæ%Pü¼6W°î×¸/N¬²Ü\—_¤ÑïÔ!²®Ô^É’ÒgÎîŽ}‚ ?ŒÚ!€5†YÆŽ’ýËí®Fã"F\ÑÕé^æ#±+äX:ó¡ü½òø6A=êíÁyß9†œØáÒÙ‡ž'ÙÕGKÁ­PiA†Xt¬W	¦gýeÃ½Øÿ>J¾{µ¬žvmZDŸAvø°qž~T7Â4HÿÞDõûÔþ¾Å]}p!íô£ôí}¼Kb(y(ì¤K"3S¢\™E
uÿµùòŽþ÷w*ÒÔ¤“ºÑÑñ&C}QšÔ"±Óyo(ä@õQ:ÿkpx¨ñ|N0hFÇú`ÙÇL™’v¥vj+ÈÌ½‘u×•{¢®
/>˜ƒMh>$‚(¾Eç¤…
2xÙ“žÚïÊØ:4¡‡¥$Ü/QÅ=‘+¾|ÿ1ƒK0¯+¸/ªwsÃú×R•©ãÕ(Ôã;eêy‹Ñ²pa»ëÙ ?fÛnHþà`è·f»*ÛŸoóûçTö²®÷Y«ãX‘ª8rE‰–UõkyRšû°ë;|w×AÒÐâå	]ü§.ÂÃÝm¯£ÅûØ—\‚©·Ã“éZ¡‹¢$ê/ç¸á mÀ®|¾“Á|”LØ­d&öæzòÓªÃ‰ û³R’rÈUGWçÝ÷Y%›iü-ßŠ“É}74Õå„'¸QÎè‘Ï9)ØsZJá]"ÒÀZO	%Œþ„ þaXý°AíäŒ_…c$XÐï+Ô	WâÑ#©#Mw– f„O$é?-s=r _pGñî!îQ[×}ãxf¥,cYeÇö%ÎWç¾´a’<ÚJáÏ»¼ñËªÃ#@„p1:g“³‹'÷éâqûf·‘2HhÓšÖäZPsx¦ý¾!ú3¶2õ‡f¾¥èõvYrÜ2_•4@Ø|ªX^qÅ(Fø°ÓüºfûÂ-±XeÌ—„â5Í~·W¡&Çîò®µôÕ‚´¨"óèœþü^ú¹éŸ—Þ†¢Ì{{#LÊÀ`HÜgÛ±®–½Z’…Ÿ"ô5°¾?3l~'@?DñUï;t™È¾M É^(Ôd'¾%1+HØä­¾‚ìóMÉïëŠGš‘Š+Cµ…Ð {™&ÀAFªÍ3•”‰ò­okxT³ýó+	ç>ßÛ»”»ª7?á^å|XÖc]tâINŒ*A‰S]Õ­>²N%Ã *þ²¹ùæm91NÖÕ¡An¯F–o;ùÙžª’ÝÁ4Rmjä†iaw>>ŸÊ?ýØÁ^¥—u–K|{¸Þ$CÏ½~>õÍ^hòû©]hvÔœ@f¡u2¹*V¡ŠB¹',DmÑ<­ Ï_š6ß%îë>í]—õnØùÎV¯¾ï{vÓÖ½	¡E”†ª^B·àù-âw›j!Àœ–@<”†¹€ÎµËta§
»D)9/ŽšŸ¤žžo½Rö!«C°ÙV*DbÜPÌMe{XÙ!\åÀˆ²UÀ¯]v}"˜¿-ºwïˆî™ët>>žéDsZ»¹Þ:3bŠÝL¥²ªæÁ>q‡ÿÔÏû£õüèþè!ÇîJê2=[j·ìã(y?¥6Õñ•ç2“y^WI?ì¿üzAóSs¶¤Mè"¤4ç0PÃì	ÑÆºFÄdî´Áù1wÙ_Ÿ¨>hÌç7YÃs­ÔÚ¨´çÍ1'†1eOG"yS’õià¼.GíyÓ|[º~8Â¶.•Ú5½EWSZc,YwàL‰30ØpA%jø<ˆ×œüpF"Kd=‰M•BkªýÕajËœäÎJ€)ŒZºóˆIË“ðDQòÁê×ÈË6Ñuu6diDo;®”Ó‹AØÐmÜe¦-ÄÑÏx–ë¤à–_ÖÓþPKÓT
ìÞ  ;  PK  ›E“H               META-INF/ECLIPSE_.RSAÍX	8Ô_Û6‹}_BÖ±eç÷›ÉNv‘!*abeŸA–b†È’Z([„Ê.­dÍRR*Y¢d	’ˆÒ÷KÑ¿÷{ÿïõ]ïû~®k®qÎyÎ¹žyÎýÜ÷ó€,dGC/i9Ç£…g’…vd!8²Ì4ôŽ‘Æ0	‡QSŒ¿a™d  #ª 2<#‡ÁálL£¯‡y^-vüÆ?¨Q¶¯ÚÃ¨¡í8 §AX#i8áÖ–à&€“2`àd2pÃ»éã|‰(O'p3ÀC™fädPp†–œ %'/P¥,!8ùîÐ%ü|qÎ(Ô//"J_âa”AVþöó0cÀuÃÿ”d˜èú @ñCa¬TÐ<œƒQ]gÙÔ>¤fW5SåøÕ‡#·¨oKòÉÂÏí³(5)[G¦ù°ž‚M)h¬fe©TDLL_S8OÐé„k1£–v`„ÌÖsheÿ‡ý¯4ó³'/Š|ÚƒÈ@u	–v/ñ:?å8àðÕ–WéîöGYÊ_„>+QÝVË_‡é~©È»$ÅZ~%üE½§Á}¬R*÷Ò¾ôX®élSfÙŒ¾=—;â”šŽZG¡²{04›„€ç0î¢cQèýÙ·9ÉìÔx.žW÷ÍY¸Üýœô+:qL´HfùE*°¹´gÈ†§á¸ KIERÞÞò{eg?^™ªjÌ×Náîø‘•:AçÀ°Ž€QÁrœ ,ÀESûDB@ŠX)cNÊ˜@@_€ e‚Éä2œÈ.þœÔFå-b¯\¹8ãÑÌ
S–Å¼ wØŸ6âA‰~6ËÝÁSo}	AÎÉ5s¾./ÑCz~‡Š¢&>=ïîß[žñ°KêóYG;Ž¶CZá&†¶g•Üøò·ïm
¼ÊñOŠ¥×L¹¹EuO«\*zÎá‡èàÙá1ÜdÔëZ¼IùÁ‰2z™‰-ŽVÓ–©Ú¢äá»ar FvUK¢öáÐºi¯È¦g×	’|ò„^ÕBœÐ«CÓÕæø*÷{3ÓÂG˜”i¹CUB
xMs9†wI"«MÛÏV×ãe\ÙÂF™0.5œÌ\ž3¡ÂNlB§ø%<ÜOçVaa¥Os¶d±ù\¼>Xÿµþ¼E•,-]»ÂˆyÙ•CÅì©O ™J_$ïjê"éyùžßqñ³Ô¯ôJ1§[2Æÿhê‚@£Aôjê¢U×ßÿ«  ¸â†ÔÏ–Æºèõ¾è{9ãP–nxO7OüßÉãùÎrPöb| m'#h²ùqÇ¢áùRõ^ƒÙÐáü‹½è.Ÿqÿ‹Ô
U§’ôïç~~¦²¹ëFáTzdîK‰k,RêÇÇžà;›¥%t‹%%Š¥&¿fEˆ¹pXaÌ‰¥R[îˆ»ÕÕíùÄ…‰6|&Ÿ•3vR•R$°#Šn€ivp—#ouaCY‘7è‚ñÙvÍ;ûj{èXH[RÖ°(ðxüÃÍ•cÄÙ%÷¶ãD5eæ„É¡J³Ëã‡®FÌ\Ã›U6ÌÅ=AIˆMÐ9oÛ“Zû‰•ãsc<kmö;9‹9ÂÝ{'J…tÉ´Cª±‡	¨Vg‚æ¥Œ<LÁ÷Ígž¬ä1öŠHÀñ3wé è£úK~S.MPÉ0ÐÐÉÒ@)I‹@ kÿÃ`Hà ¾6`‘¼®D¢·º¢¢—Á{Ã}ú?­à‘*«VNXÊ2aƒ¡âÚu¯^´‰rúº
N¾D€D¢8$ŒŽê™ª™Ê‘[×ŽòußúwÏqÿë^Ìßß»›â
iª4ÑüîNG2€ÔÚo„Ã¸(‡ ÓG¶¢¾¹%%ž«;ë8sÃ­`†œÜqÄ}Ç¯ò_p~,¶ÿg2®ræ¶÷ÌûÅËgDŸlj–‘öÏ<( ¯Î×0	`»Ž3:~¯×bm(Žý>)3€²V)yóåI’«E…gnüþA{q’ÛåÚ>ñN,œ¦×»g”¹hbæÒÌì~$”òÓ²$nZ¼]\iQwJ¼H¼é¤L–´Ÿº\S!1ç¾û`:×ö¬ W×â´+v(»nŸR¦Ówòç9\3ë´éärN83IÐé¡Ë”cÄáKŠ¾ÇºLSßí[ :)›pÑï)/‰{>ÆüêÕ~tÒ¢ãã-'¥ín:ÃFó–´Ûó•l2wÈ3Ër#™÷„BRâ¸«»ºÌ%k”÷òg‹Iˆ3µ Î”XåL…Né*3®ÍgçDt«´çÌÿYQT	À [Ö> *4T]#PRø:§ôuA¶åäDÒqÒîö$b}Ý¼–‹>h†–“f7‘ˆÀ‚"ËXüæ5trwó&àPF^~žÎX¢›—§å'(¬ÉÈ	7±Z³GücûJ©dV“gò^ç5:N‰Ñ¸•¿IúH“0Ñœ n1GÁÁ?^“Öí [ØÖ0þL‚0ágbƒË{’LRóòÔ;«¿Þ´iŠ©•Ã‹;XÜMÓy—ø½‰m÷ˆàñZ­[-ccíŸ$oEzJæ…Ò´Nz¾ÙÈþvÞ‘Z‚8¦ÃÆLöýzã0ÐþpQˆ\,o\Ñ¢£7L{jÐÔ3ö\±]<«ëhò‹8ªËêâ"ÛùÕ}{`Ò¢mJ—bjÒ.t§=v"W4A+G„¡B¥ú¦h.f¾`GL6µqà^cý9Ô–ê æ¼;·íœSÅiãšt_éâ`1ì0çë³î%“k”zŠHÕ†Týc.ÿJu\ïm|Ê[ÅÛ%ÄOyÄš§é6Ò/mØŸé7`…½O@)“	F*þC#¸bÑòØÊ;äñà2ƒýeÛÖ¿µMo…ø4 vAe¥Û Ðì_â=RÄ:ñ8
øÿMñ0['zG<(Ù÷“¼)©·šy«:ÂôSûà ÕŸÔ^æ›ô}©c.Ü¨IS€>ÛV4Æúþ¤^wìíòTátu/¼KS2Ž®[õ`â%»²Å…©Ì!÷`þ™Ö?ä	‰ŸÕŽôóëju?âúÿ¨µßAÏÜj&h÷¶P®ºK@„ÂGufB”îôÒ½'Í7‡ƒçužW$>ˆ?€9¥KÛß€«¿û®ŸÍÑ>r)…‘ý6¢‚Úëjlù-uî€lþÔS‰‘Ýî®÷fžçY‹9ŠN4ZÜKLÏùL¼Ìñá#9O|ú€óž2»Þ„™¼ñä±¾Ìv/Lh¼V{øcÆ&çTIÕ[ºýg‚µ÷ö™6ÎñÖ–nªK‚qh€dÖ)€Ìúj.Räƒ ÿÌÚë{Ü¼„$Ã¨BÂe˜JD"x5 í/!÷‡ó¼ÓÆT‰š;?7?Ž¶šÂÔ	äÅ6ÍÔàãE±!û‡]8zŽ_2>W¥0›ðnÏ%Wÿ®§>Žª7óÊ·<{JÞª¤>!ÓýããWôÇ2—•w=ë
,Áð¸‰ˆ9ûÃ#>7ñSöÅK˜&„þpÌ‰ŸÏñÒ²îæS1½ƒ	†!;¬™¬¶øM³˜¾î0jlyË{'Û
¸½t»—¯þJ×ÌýéDïV“gk/zM}pa>iGQÐ41°Íe5Cœû¨–Ú4,ÐÈžMÝLØsm
¦\øx66Ÿã“!óåJJ‹˜•ÊÅþ}›¾uöÛ‰ìÌ"³¨deÆÕÀÐ³ÁY@2‹4)²áé€…šbÃËK-Ë‚€óA!%Õ¯Û
Cf’Ê‘¤€t‚\ˆ¬3FrU*ÅÍæµÝ“Œô	u¸KÈŸà|	ÕAVaÎ¼¬h T¶‚j zëV%¥ý $Äšpzª»o$>JÄ_ÍÜÙØûPµçeåëGXA (¬@Gòç4Øª*Èˆ²róÀˆXo
f(ØÁù¢0™dF:Hü= 2Âzµ °6l…‹cº?V0ßúq—÷÷÷ûžü+žpYz`=‰8'¾Þ^¾ËÒ¸Î£ŸËGP–?=ÁùúCØ'@0FÉ£¶£WÅ^yíiƒÒ- ­†Æ(©)©íÿwEâŸÊwCM>ëÛ”CÏ4µÃlê„Â¢*üÔñé³•”3‹UÂãn9TÅÉìl Õ"ÂäÞF\ð+=ã*)rPÑJgÄßû›8:¶ôÍË±šœÆÞïùŸ3»'Ÿ—Ôù¢2­Ô€öµ“æV–Y´L#ö­iÿ§S¯1ŠìÁE¶JÕf	ñµ7§¿oâïê¬?pÄbª¹ßX›]¶ešñ4ÒÕª;Aþk«è¨AxÓŽÙð6ÂàÓÝÖ´ƒçJk[jÛëj<gUˆk;Åö\I9Y­ÓqÃV©Ö6œw®cOó.ï¢É^upôU£˜ÏJ5k®@ÓQá\5~³Î€WiaKïæóZJ×ä[Šˆ4@X§Mx È¬Ó&¡UÕ!ä—å)€ @X½üe…RY§P²¿l±nØßM¡i‚¼VV€èñ7)Ò\wJaf*fÊ¯?Òàÿí,H¡¹—ëÊYëKº¿Ô¿Ê‡ÛØ(ó€ŽÉ	GT¹_$Á¨»nCãpaÖÓîáCâ…g¯ŽMj÷¾ß¦ðêO¯4üµ8^1ë1ãN	ÅéÔ×MÜÛ&“zrø]¹„˜Díe¿D^£3†rš'÷T.]~—œ:7F‰Úg®Çs3Û$8Pb©+­p¸!š¹à–)ê»ˆLÓÍ 74ß¾E²MœÑå©Î”0÷¢þ–žXØÛ`Œp©k-‹¦®9zú«b»É }C<ù>Ï®O’}ehÂön²ûÓ¼î~¢ïô»,PBp«œ¤è3úbì=w,¿úS9¶jéY „ÝMã«U™ô¼ˆös"Û;¥©Ø7³WÎ˜ïq*ðè•:<æÊSÙPt²£c;íž@øìàµêcrgû»¾}ÚYkÁk=#i5Ë¾)>
áYÐ‡a…p`Ô	IaÖØu)¾_w-Åé8™l ¼Åùz¢ô±Þ8k¹-‡jzF?ßCXO7wwÜZ¥ÏÀIcåŠ âÖŠ‘“keEQT77§‚^¾aˆ(¸W—7°ÃJó¡¦€ÀF>Â€k|ôÿË[RÆï$F:E4N"Q½µ=Š5Œ´ßl‘þ¡dD—eéµC¾dgEËë}fÜ,+ÇÚÐ/
cê'Ä7iönG:Õ_jHæÛ?°3h¦[_P“-(P¢7aiÊbx¡Kõ=Cj °:ùÎÅ\oÅNtè¾Þy9°D–/öÓ¼FÌ6Ãk>IT	ºç>,T)ÄÌŸTYaN€ý¯o¡€€œÅ÷ÖDié„Gª(n¿PÏä‚Ê¿]ˆŒŽ¬›e£c®iË¦ŽéØ¥¼ís×¤[“ýPI²×Ž[£ýNÞî}+9ì_?¥TÛV)™†	ìKÈ£º°ðí‘d²wz§€ëû»WÃÁlh¢'{‘Xe¸T‹¥Z¿•šoÞL-Ú¤RÄÐÇfUŸ™Xi2Û7nz!àÍ7ßUñÿ
(Š†Dó7Ìk˜ýwkø?ÓÒÒkå&V¦g8^J&ŠÚÈxõÝÜÒ O8RW£`¾‘«Î?^&¡_‘5høù]Up=ñ¡hWE2|n×‡šŠ*ñ#5ž´ësxÈ±n²mç…®ùòoÙå#\
¾Z´ÀÂ-ó
gMä¨æ*F·ž]Š´ÑÖjJêÛ1Œ
dXœò;©›þ£aq¾°Ë=ãŒ[N:üD#WCs‹WÏ}Ò”03±?IôjëÜ"1Drdnè•úKòE1ãy#…’ÜÇ°sç|Øïšg™\f¹"—QˆCu¾L}×’kflðcó mc—kDØÁÃG9·ªåiœn©õYÉÒ@š[/0Òô:¡ÝPœ	-÷ú&¸…eýÓs¥öŠZªP©™‰Î"~õ´ëö*® j= VßòþÐ`ÿ¦–0¨»…ÆìH@ø2ªµ.ÁÉF9p/òËeø».B O;8º(œt­\xK/xg7™æ ŠCÞžîSãIôž³¶!À»¯n§ÄŒ^ÛŠÔØçeJÓJøêã'ö¥R]ogÚUÖæÑÙÉ}´Ù™ãÔ9$‘êùàÊápºxÝñWÝ6Ú‚&Q2Ü4öyª‡E9r,6‡¿’áR,‰Sú8ßwŠü¡ÎþÕ.d’â ¾Ÿñ¡G€ÌZ@à×5È
åú†öAì×*„`U`„Ìêr®{5,.øÆ&¨ÛÙÈ®ï{˜@€€j$W¢½fJ’ò»>Ûm\‡›öé3¤ü¡{T¹Œ¾ó&_ËVkî½fj3Gé¶5*µNªþòÒïaFý¼è¨xçG	ñt½tU]ö^ª<pÀ	UA¼HåÛôpø¦£GT£ €úå£57aÏ—Ð‚W«ÌtÞšs„´…ñó–€{jc<’r‚ò™åO†ê/™F‹\ KëéóÈá—ËÜ«wÕ˜t 5rÐ€Á«÷²Ïè“46’&Äf÷…·’/öÙôpX”e~[«åÊÜI¯ž”Æ
÷å”w‘~Ù¹¯JÙÅ­\i±¯÷üã'å[¬ÜâpTr3¯Ì\äÔ…–2³Ñšr¹)dÅ‚ç¾z7ñÉ™Üªþªîª†A‹©-"%ìîóûÝöv¼þPK‡˜,¿±  `  PK  ›E“H            	   META-INF/ PK           PK  â¡mH            
   plugin.xml’¿nÃ Ægû)RÇà6]:˜Dš­UT¥€ð9AÂ@WîÛ÷ü‡Øi¢e±9î~ßñqå¶k4ù”5œ>°{JÀH[)säôã°[=Ñí&/· µræÔG¶NœnÊàtL¶rV™HTÅi´­<Û@	1¢NËX'h§ã·Xä3èBE‹M~›,dÄ FèsÚþNig™a9WOk ŠJDñÎ­ÿ¦éxäÔú#›<`ðÙ*c;æÖ,2®dW0n^YcC˜“à¸¤!Üæ£0x#t/]¶÷¶V^¯úÝà¤SLBIViD-TC[×ªãÔ¼¹lHì}*ÎFád³mƒ_ÎCoö§Cs»¨_ín{éâ>¾a{É²2Hë`JKMþÏ«ýB' »¸Y–—EšàPKd—ÐfD    PK  šE“H               .api_description“1OÃ0…÷þŠÈuœ´B ’VTBb¨h™‘I\÷À9»±S5üzœ’T…,Þl½ïîÝ=9™
ìEiAcJ"ÊH 0Ó9 LÉëz1¾%us®4Š” &óÙ(Étaü]€¼ðÏº”Td
ŒTì*@} &¦% x‹é”FŒÑ}Ì¢6îÆìv2%ç}c2þ$FUž	 ÿgÑ°«Ã³O.Å%þ¼°ð
\í½´NŽU\mºO­¸Ö•9ïÜ¦dÒuìé—[nÅJ¸D©7 †´ø^„ÔƒÀff>ç¥âx9¹‚¯†:[,xætßi|Ê-lƒ#µ.‹r­«lk4`Ï?;#ŽT!ÜVç-·«¸‚MýpTÿE›¹«J/½zþà{úÕÊpåU(ï¯ûO¿¶6{[HÂÓ_›¾PKh›ŒC  ¯  PK  ›E“H               org/ PK           PK  ›E“H               org/eclipse/ PK           PK  ›E“H               org/eclipse/equinox/ PK           PK  ›E“H               org/eclipse/equinox/p2/ PK           PK  ›E“H               org/eclipse/equinox/p2/engine/ PK           PK  ˜E“H            -   org/eclipse/equinox/p2/engine/IPhaseSet.classEŒ=
Â@„çÅ˜øbãÔÆ‡¶öB@PHiµÆÇº!lâf#žÍÂx(ÑXèÃÀ73Ï×ý`‰>a¨ÅïÏª–äTÆ¹º*.”Õ¼;æ’yÂ´tš%+LUË¥1¶¼qµb±ÚXáä;NÅÇbt“Ùü°ýß¤Þ«×„Ñ¯¹h)a–Ëdc
‰]„hE!µ	½ˆßPKì•   ¯   PK  ˜E“H            3   org/eclipse/equinox/p2/engine/ISizingPhaseSet.class…MA…_›¡™‘°p,èp‘°!™´Qi=&Ýc~G³p ‡=‹Ê«zõ%¯êùº? ÌÐeðFã5C¨¨\èâé1ôêÉ^Ljåþãôy–"•F‰Í.¡¸dÚ\	ŠS$èTic¯"›2J«íA‘#'H¡úò>G“£Å0øYMë+‚ÈVyLK’ƒ:à`h»>CÃõpêÕê*¬}oPKWTÎó­   ò   PK  ˜E“H            9   org/eclipse/equinox/p2/engine/ProvisioningContext$1.classRMSA}“l²°,( *JÂ×Â
?"TQµ¢e”ƒ·e—¡–™¸»¡ø+póÎÅVy°<û£,{')$˜‹fúuÏL÷ë7ýë÷÷ *¨t¡‹![*ï0ä×„É:ƒáEÁBÓTL_Ö½ˆÓþ¹á…1|!ùÝOjþ>?$ÜàyNèÉÀy³{Àý¤-TK"![‡$Oœï¶µÛHDèTu/QCEEÃýPÔcîPM!Õ±S_t¸„äÎÛH‰X(I)«J&ü˜Š-ý÷›Iê­»©Dù*\¸„)n$û"6a™è1a›è5Ñg¢ÀPt¯6µÊÐç^n‹Ëî5ØÐ»'îUWÝN­µ\§§C¥ß–?’Ä¥r'ÊS®wH@4^j/Öî•·ld‘±aâ®nŒÙÈcÂÂ îYÄ}Cx`a“$jUíÑ¤6¤ª˜x¼æÉ¾Ú£©Ø’’GÕÐ‹cNÓUpI£íÆá.Þ{»é ]å{áŽ‰Ôo‡;¨8Ÿ’£¯¬‰@zI#Z«¦‘Ï7ib1ADÀp“f?«W†¼2¡%²Œlnú~%Á,íY`Î²›—PÄm²,íµ•àÝÌ‘]™9ÇÔö,mO"›;Ç£ŠlÄ tŠ\æ¬<½ž gœeÏ.JŽ‘”À3Jö=xI~•Š¼"†XÆ¦¦ñ¸YªE#EF5µ:ÕTÑê°‡²Þ dô¿ ºã-ºst’*Ð;=óC³´ÎQúK"¯“5{N0° Ñ<¦µw‹vGGî`FëDÿ¡©àPK^Aæ'[  [  PK  ˜E“H            +   org/eclipse/equinox/p2/engine/IEngine.class­RMkÛ@}›¸–íªóÕ¯œö%¢¹:‚q!à8¡
¾–µ2V×H»îjerÌ/èÿÈ1zè!? ?ªt¤Ò†PvvžÞ¼}?ý¸ð;ê«íÎH ¶%J+÷AÀûŸF‡½þçáÁQ_ Y’ŽN©¼˜ÜP¦$°6•s0½Df™@ó9O)r-cã€Xy–Q@_s¥Íy0ÛHÇJSpØ/#ËÎÈNŒM=xjƒ;­ÐY¥ã®ÀV»ó|Ñ,9åÄš¹Ê”Ñ\P\£ûWAd,6×N¥·ÜØR–1ÛÛíüƒ:éòŒ[øö˜&*¡îÞŸöŒvtîîuð˜ë	\þçL*ø"3
É=ñð|TðÂG/ëàwoà96*=sÆ¶ðÙ-ž-7àý0OÇdOå8¡Â'&’ÉHZUä°šÜFô‘ç],ê³ÙÞñ®‚V±ÂÈ+Î:‹¯¾!¾cû[Wœ¬à¯ÕòW‹gh–±õE\+¥ß•Œ×¿PK*"ÔxŽ  X  PK  ˜E“H            ,   org/eclipse/equinox/p2/engine/IProfile.classµ–}_ÓVÇOÔÉU„‰¢uÌ©Cp®™ìÁm0·Ø¦M“š¦è³Ð^J\HjØøcolìì}ìmøÙ/IÁ[ cŸýAr¿çœ{ÏSî)¾úý"ºO‰NÎ/<–HÒ$:£›Õ'ŽaªD“ùºmhFËVt]¢ñBÐ¬)6Ôg›–ÙtªJu0S€iÔµ•¶¥Øši8uS¯©–Dçs]MmU-­™i$šÊEª±¦Y¦ÑP»%Ñ¥\6pæÔUÅn[*ä‡åƒC¯åR]iðo{F¹ÖPm¬X#þËù
º¦«N–ŒZs´¶DÓC
Ë4í\|.[¦ÒÐŒ•Ý [«Š…mƒ¼‹ šÝršŠ‡¶j!è©L¤:¹vU«ÕT5#È§ì•vRÐÙ
œÍ‚a;gMÑÛªóH­›–Z×Û­U‰nŽ0ÔÍÖ?;ÂÈPŸ¡`î¶ëùîºÏÑæu¾F¼î§ñ¦D×{<Ñ‚8qý\Ý¼¤…}%%ºZªÞA¡mx>×ºM¸·wü5Ãxº m/öÂÀzJIq†ímq¸Øê£›<x®Ïêb–}7èÉæúÞíÉ€ÿ‚ˆÃ¨WáßëÇ¼Â_¦^þZé/V:ngéÝ¥®Ä›nÄëÝ2«0Øðziä&ˆ²ú]¡%Æ]w"¯Ÿ™–ûåÁ¶…Á²EMn—XyEw=Þ+1óÝ4@QU·¥Ä<p·P‘™2-ª<[¢‹BwM*Oá&¼²éu»|Dò…ÕnÑoŒ´J\¸»3Â$®ôÝ%<ŠËKvú¼â‡ŸÿÁ$
Ãd_ài¿›2èEeƒ»Ie_ò¬ä•<8Hî/Ê<èy—µÁ%(Â?ÌðeÊ£Y{š½²{t£™²‡”=N0ºÆè£÷Í1ºÃhžÑ£»ŒÞgtÑŒ*ŒdF2ºÏh‘ÑGŒ>fô	£OÇèö=£Ï$º ¿¾3­$Bÿ–$
õýiI?b”Ëe†è‹R¹²¶o6,=„Çéù…Ã™Ú§‰çË·Ù"d%>:˜Qye‡'6ÍÍ<þPÕùŸÀÁì{ù ¯ƒ’¬Ïáÿˆ©ýVz´ØÄáNçÒ Á¸Í+ÛÃÇ7PÛ$Œ–J!hñ8õ³xÿ½´G.ã_GÊõXëÿSŸcÞ›	LuHƒdÍõS“‰Ý¹RÉÊ‚ñ–×ò‘„ÿÎZauxÚÓ=¥&IdÑšÁT9µ“ú|Jà/Ào¼~“Z{Ü ŸØ \	¬€Ï	¬‚'^3'®ƒÏ\O	¼
>-ðWà>+°	žX_ø	ø’ÀÁo	ü%øŠÀËà‚.
¬;%Ñ»ôŒïYjçïô<¿Mßåïwh;Ü|Ç·àëôÍÿ ¾	Êì®Ò÷{òñ·ž¯~Hì¿PKo¡¾7  Ò  PK  ›E“H            $   org/eclipse/equinox/p2/engine/query/ PK           PK  ˜E“H            >   org/eclipse/equinox/p2/engine/query/UserVisibleRootQuery.classSMoÓ@}Û¤uâ:„¦-Ð š&m±EN¨E=) ú‘!qØ¦KXäzÝµ]‘ÿÄ|øü(ÄØqQÕ$áÃÌîø½Ù7³³?}ÿàœò™j­Í0õHz2ÜaÈî·ž0,vEØð‚».?rE‹~¾ÐÊ:ì1dÐ
„nË@Ò?†	1Ì¼ãgÜq¹×uv•r÷ÊJwmÑq¥[œFÒSïm¿n‡=_ØZ©¡B'…8)ÄñëŽðºÒNƒN}#ãC¶þ<„î9VŠ?»‡ŽC¾PÓ>iK©–Ïu þ”døç‚²á[0äBujéu&Ï¸	9¦iÃls /Û¥Ñ>›‚Õæx½ èÖ? £"r}ùD„ü˜‡Üi\ºz"ÍUkÃ4ÏW£µWkCâC4y¯G–=ZÎ¸Š•¼üŸüƒJC²¸fá*–,°l!ƒ›&q;Ê&™•ØÜ11‡»Ó˜Å=š™Çê˜F§Ø$™Ï£“#¡yò„JMÕán›kïÓ y "ÝO“q[v›v¬
+˜§3âoô »N»mZ3ò…õû„ÕÏ¨|AõcÛ k’–`a›´²ú`±@>)ÜJíQ¢ùâeú†ZÏ6¿bíÃ¥T«ä+Iªr‹‰®"®à%3©?3¸ž(¼Ÿ°íßPKÖ"’
    PK  ˜E“H            @   org/eclipse/equinox/p2/engine/query/IUProfilePropertyQuery.classµUëNAþ†¶”EJ¹	D)Y."—R”¤à!AbÌP†²dÙ-»[¯àŸÀ¿^E} ÊxfY@.R´MfÎœÙï|ç;g{úó×· zñ0„’jC¨Sp…!o_d`¡Ñ´¡›º;ÆP2ê‰¹%†²´-¸+f¹›^§K±•ã†Ã ¬ñ´kÙ;áŒp§÷‘þŠk73Ú£•‘v¸æ][73Ä¶)£M˜¨ðÌ©í¬-G·LŠçy¹‘#–Ñå–u„FÜºimkÙ>M˜ÝÚVNØ;ÚÌÂcÛZÓA[VØîÎéfèÉÞ._å.×ffLÇå†ÁW±@¢†Ï‚ˆƒLµÃ¤\Ý`Hž;s>¨]oüžÈC€×
_bq–ÛÕ©!{¤ºp–[{^Äš“13gPnõ§ß'“±Ö^5ënŽoR°òý£ß„ »®;
.)¨PpYA•‚«
ª¢©ã½M0Œ¦
ïÁ‡òÁÏ(#AÇ„ú ™|ò÷ ¯Ü¼oYbŒ˜ªâ©ã?•Dûs†‰xû…U´ÅOöå¤GþôS§<Y(?¿ü3Ü¤Á'Qh°åSÊC	¿ŽÿË€çŠ5{tP‘ÜôßÕù‚,oþ?KAï°ŠnªˆÊ¥í*ÊÑ¡¢]*B¸¥¢Ý*ÂÐJC¯\úÂhB˜¬¡0šq[.a\Ç2´`æÌ¤µ*ÇÏ¤%ÉL×?õ§ÏŠnYúIÑP™Ëm®û™ÌNN%+ÍEnëòì;KçõŒÉÝœMvxÞÊÙi1M)…e P‹R´‚áŠh¯“ÒÈ®“:½'BPPL7t ]~*£]Œ}ÂH´ÈÛ‡?xðû´†i	Ö„)Ï+}T²dˆ”PP`pÉÙ(ëüŒÄ[Tw}Äpð;—ó_q7€w¨!ßH±ï[
vîùß#jA”H¢Ø^XÔ“xÖ5OYýPÑFOO{Øò…Ðé+zJ÷éˆ;»v1 Æ/?.HC!y"hÀ'â12Ï’ŒEô}à¡'}ÆøoPK/~ÎH  Š  PK  ˜E“H            0   org/eclipse/equinox/p2/engine/ProfileScope.class¥U[sÛTþd;‘c+Mbz¡% u$§"¡Ð”†»àÖqLœ¸MÊ¥²sl+£HF–;ù¼òø<åfh.0å‰~Ãž#Ùq§àA«=«ýv¿½Húëï_~0ƒZ“ÂÉ©œe	ƒó¦mzw%”–ŠY	ÃFÙ^Þ©žéØäÀìª³Á¸òMÛ°ZbuæeXÍh[ž„8e:Œ-h7BÚ²ãôxÅ‹ÿ<Ú0Z¡™­™Û–%arÓxfè–a×õœe±ºa¥Ýz{‹¸e·«¬éG=tZªl²ªwÄTò\Ó®KP„Éfž¾ºL…G­.“sµã±‘°SÙ”0ç¸uU-³ÙbzÕq™nÚsmÃÒ›.«1—ZÃZzñP/1÷™Y¥ ' nÛöÌ-¦§[-æzý‚w<zcç²¾GO	³gƒ–ªN“-8DyÛ;¢Qš¶³ÝSÏ¬Îìºi3½dÑ8²ÁÌÕ~ òIsé£›ršs¸è:5Ób‚—;;­º©·üž	îGšI;éxæÒ25},mH å6HçûhÖLîñ&¢žãORÆ˜Œ„ŒWdœ—qYÆ¯É—ñºŒ7dLÈ¸*!‘?¾?wŽý`dLåÏÞ‰—¹÷é¹_Hž$Â_Î¾öu	ç“SýHŽvÌÁª“ižLÿu‹	>ÙÞY¶\Ñð§å8ã2üZòd-}ËK'ÿÍú¥Žú&ûìçNøòå¾£à-ÜTpï+AHAa£¸¥ Š9qÜVp‹a|¨`„8‡È¸«àÒCô=ÿ„‹…®#C.„öiSü8Å5¹4<ä"C
÷cÐ±#ìgqL£Ç»xÇ,
ô&ùŸâaúp´<ÃöÊ†Õæ_ñ<ím¡½UaîŠQá¯b‚·Ú*®ÉÏq¬w³oðÎÐÿ¢ä´Ý*»OfÊ8Cì$Ü@—1€›¤ôk
Ñ=Ä;"tj
ÝÉÁ=’Oéd’=L÷KêJÚ>ÖSt©©çXRµç(þ$€’Wª*BI¢T§BÅQÚ‹T_•ž\õÃà| mÒIBã8•æƒ´)ºóg!éÇn†Aa¹-¢)þÓ šÄÇ §d8qúq4Ü…*d÷¡ßµf´?ÿ××öðùïêÏ(à+	»x´'‹ûx¼‹5u_àËRø:rZŠ&äLæNPK€É”ë!Æ±ØÓL·!¼-æ2N“º4„V2àömÀMSµ0ÙQµ=¬|ðŽöf|åf9“]»(ït)LR `…¿J{\¦ÅD³yŒW±Fs[ÇžôPÒº”4òxLñ7ÉÆ)É)Ý0L«±¬Šœ«OwŽõ¼ÒÓóánÏ™ðÚøPKu9üh  !	  PK  ˜E“H            4   org/eclipse/equinox/p2/engine/IProfileRegistry.classU[OA>#µ(‚…‚ÞQ[QVP¼QILS° ¡¤ò@†eÜÙÎ–ÙY?Ë˜øàƒ?Àe<3ÀVËÔnìCÏù¾sŸ=™ùùëû X€J
Jå&lÅõ¹àj…@ªQ«¯È7j[ÍµjmwóÝF@zWÓ»éþþG|æ>#0âBQ.Â˜ÉxLmÒjƒ¨ÅôT4Uõ6“Š³ÀPÇ†(ÇÃj$%
ÓÐ#êøTxNÕ§!ZG;Ì‡½æ¢SÑçáyü6o±PÑV]çé9Çj‡Ìa‡Á±Ó^tÜ@2ýxÈQ;vY[¡Ò;€	æ¬ÕØb”'†%kG,ræ/|aÎ©°÷LÚm'YHgàJF2p•@¡Þ¿¡$Þ2ñRÙFKYý¥­ü'6~gÝnX×™æJåz²3[ÖÞI}u7³Ö¢§\¤¸ïlÐ6&­ØšNÞÓ[{•ÄñK–x[CÝmoØêþáU|w·²k³»2
÷ÜYÓ›…˜oµO>]5Q¢÷=ê‘çŸÇ³žà#V’œà
&Ûé=c¿ãO08MüE,¯$«a› ï¶$>¿ÿ$Ì•h˜Ã¾›ò_Õþ±Oy¸ÓyÈÁL<„k°€¯U5ØÇ«w¸¼ø…jR?ÒO|¯ãåZì¾ºçuø¼Ô±ÀfÔÚcr›îé¼P\ê7©äŸ‘¹÷Ž-uÞFI—­b²4Á6¦ð%½„ÿ)˜F´dÐ$blõQÈÂ 2ž#*£Ô¿\|ƒg_añ‹q…ÿicz¯),³gò¾‘£pËÈ<Ü12ƒv/Ð?…òºaÊ3ðÆärÐ’…›&fnwÅŒÁc†»F¡„–ÓÈyÄ0gø!¸ó~ã'ˆÇ±÷süµe£½üPK8ñÜT°  k  PK  ˜E“H            1   org/eclipse/equinox/p2/engine/IProfileEvent.classUÏNÂ@Æ¿i
‚Ð‹o 1q£WO„Vm¢b á¾Öq³¤ÙÅvK|6>€eÜ%&âef~3™o¾Ì×÷Ç'€KœâÑ8'´'iš¥„dz7y¼ùn2ÏfË@}Åî©²¯ºäü…Ðõ8gY[C8ZÉ¥4JÌžW\8Â¹­”à¢Ôëš¿5ÚØw±¾l”6,ò_¥lÃÆÅÞB ¢{	º„ÓÑøþOxá*mÔ5a0µ¦vÒ¸¥,&ÿi]„Boa›ªàßî0Ø^8C„¼ßp=ÏíÞ÷ïpQË?À3|îà08Äp;;þPK³Ûh’í   @  PK  ˜E“H            3   org/eclipse/equinox/p2/engine/PhaseSetFactory.class•VÛSWÿ- ›„UB[­mÕ†‹¤b½‚¶ˆQR#PÔ€-]ÂV–Ý¸Ù¨h[{³­wmk[­½_µ7›L”Ñq¦3}èK§}è_á{§ßÙlBÄX	0¿ïœïv¾Û9ËÿþzÀ*$xÐÅ,q Þ&¶8°ÝvÅÞÚ€…»8”xŒÌñúu´„UESÌÍJ[ìEyk08ÐÕÞ*úÅ`@ìáPaíÚÚým;zº{o®Íëým´/Ïì;¶¶÷vû³±‡<r˜—Þwuwvù»{BY·½9Få^ÖŒëã0¿?¸O: ùTI‹øDÓP´H3_P7">™RˆÆdŸ¼?®hú!Ÿ¢™²¡Iª/Úä“µˆ¢É¾®)&“E±44D™J± 39¸Â#rx´Çˆ³ÖUUÓÊÖµa%7d*­MIÑbªÂ†,™òVyXŠ«¦åR”I}I^¾ÿPXQ ¤2’€–•T¦%¢r˜¶ÓyÙ2¦ãËìU:ÞòaÝËC½ÅcJªJDd³"”‘¸Œ6]†•sœœ(ZÆ‰½J;á³ÆÓ5Ý¢ëª,iÜÓ¼ÎÁ}V9Ü3KOý°XqSQ}­†!§=»gp©fó¦Yi•Ô±F»cvÇ£MéF5Þ•àÚYvØo‘Ö°©LÝàÐPÈhÐ,¢n5iÍ,-f6wý,í¢Ì"ækËÑÙ™1ÍôºBí²ã_à‰BÛfÛMOí†Â{µœ»Z`š9S¶2ŸåÝMß&…i¶(Ê¥L_Eß°!ÉucÔ·%®©rö2
QÉˆÉÙ{Uš>””h6W§!éäVAIL9L)”˜#
)ñ¦nÝ º»ñÜñLÌ<ò¨áÑÀc%F>óXÅc5'x¬á±–Ç:ëylà±‘G3›xlæñ$O¾µ*˜çbß¼ó³Ç7ïÛ{Ïš‘Å²NZîŽ`3©ùóÅÐRØKÏüTyƒ3ß²æÚ¾|û\Æ¯ñæl_E×šÙgòž2²kòøbë½µ÷©_ S@JeÕýµï|eXµm›ÿ›RRózûó”)ÃŠ|…Ë7EËóú¼{„6{ó|Ög_+°@€Ï	¨`àa0ŸA%ƒ*ÕÊñ¼€­p
˜ƒ2‚€Eðƒ§ 3Þ°€6DØjDÀR(Ã¨€mPx1&àhîÄ^Dìg`0ˆ10Ä`pÁ!và¨Av¡ã¬Õ‹^fpÌ…N¼éÂ3xÝ¯ºÐÃTzqÄ…]v3ØÃ Ä /¸ÐÏ`/^cðVº0Îà%¯08V†gñ=*m:û7 <HõëˆÊF4¨ÊìÐÃ’ºK2¶·™Õw2Ç£AåŒ+ÝÈzGo’¨D4É´Þ'—¨Çé¾MQe<LQé_S'U™e­¨W­°©Ç¦ómZiÓ*›V[tk 8\£uQ
æÂEœïˆs%`?û&pÉ3gW‹0·“8îá’8á)Jâ¤§8‰Sž’$N{J“8ãá“8ëq$qÎÍßÀÎPq'ÅPIgÅÐœÎ‰¡ÒÎˆ!>bÈ‘Ài1ä&Ö)q“8ÿ³Ç÷„+(FPnn,¡˜—Q¤õ4NM´Z‡ZlB#MÓjøñƒeŠx^6nQŽèœºÞ™vYj1«,!­@$¢5TRÝ6¾‚búšë~‡£îæ%ðøòZÅœBG(ó)¼¿³¡~ßawCÃ$¾æ@¹NâJn!0¯X5‹­#Ñ¡ yqÒøÍE7uEÄbÀå4,Œ¥é£(«…D=”Ùr«‹)ë:ZáGâWMË³²AâÕ°ë’›»@É0_·3a—OAß@w
N‡ŸÂ…õÔ”I|S„‹¨h˜Â®{(…¯ã½Ý$9‘#é¹])|dKÎÚ’J’ô‘$ã)|nÏåûCî&Kø…-<cÝ$…JRøÌœÎ9lY¥ð©-9•#Ùm…ñ	“°œ®ã]Êë:>¸…§YvÙrwÐ¸ƒ:ê¤òT!Ì!*‘LÃ2ŒDÐŽºó
I÷!†Q…ŠsÃehÔw¿ Šß°ÂÀ?¤1Ý¢ÛTþ…VCÿ¶Ã‘ß¿ÐŠœ¥eƒYY˜xNöÔÙ“µÑTòA3D÷œÜY=˜o'¥˜Ó~¼¶Çz¨¡—gZÉ¹ééÿé?PKCýdó  Ì  PK  ›E“H            "   org/eclipse/equinox/p2/engine/spi/ PK           PK  ˜E“H            2   org/eclipse/equinox/p2/engine/spi/Touchpoint.classÅTÝNA>Û.,­Å*øTÅ–"£F‰	„„˜˜Š´rc¢™.C;¸ÝÙÎîñÎÄ‡à¼QoL¼à|(ã™Ù…*°Œm2{æü|ßwÎÌîÏ_?và!<0 ],­Ð?Ï],Y]~S­-Ö^V vÀ…»´q[´Z<0 †ç°€­zLRCƒ{žµ&õ™Ã
‰S‡èää;¾8kh‹¾£Ä¡nƒ¬Ö·˜ÐVK`–ŒÙ Ìv¸ç3bÉˆÝ€·©4}¦»3X;ä®xO¼G„¹î2â{œÔDh7=Á]„ÎzTÒj”XkyJ‚êÊò$ÃÓ–ØäZƒíunn/êÞqR8NÚo0ƒ&÷-ÈZ³`Ð€‘J§‰j ¹Û˜ÃV#gp‡¬P=åÊ‘í,­IÑÌ÷W¢Ö1»pLvÔ=&+Ç÷¯pU;˜:sBêÁQaÁ“ƒÌ÷6Y9|vsX7YìÍ,ýiB•ÄêKIfñ*1Ü¡“I„þñ/ÑŽ-‘†â)nÐéäöê;Ýxvÿ‡´³›mÒp-)020
w³p	&ñ=&6˜z“QÕ‹°Ug²FëêÛ0R6uÖ©äj;G:·½½@¦Ê.Ò¨ïK¶*Bi³çú“ï¼o3J·9cÈ¬~0”ü—pG´Ð7õŠ_ÑHÁ®ýÚ9e\sQ\„øD‰0Ïj(¬)9TYÐ•£Q4®T–	—5anãNa4q×‡OóÜS(é.”Yò8Šï£˜p®ê¸	Ãp]s˜Gä´¶ÎÃ\§÷•+ÏM\ïkwÐg%b_þGì0³×p—>‚ýµf¿£vØ§±Ï”êaJÅLôõ'bjŸÓÖGwâi|'ö˜ºoÅ§®[ÑË¤N"	ÊÎ	(¡|>eFç“ßPKÍ€®  È  PK  ˜E“H            :   org/eclipse/equinox/p2/engine/spi/ProvisioningAction.class•TýOÓP=ses0•ù…Š€lî‰c²¹„LH
‡KøÉtå¥<Òµ³}%üYh $šø«‰”ñ¶ìË„š&o÷Þsï9o·ûýçûO k`
¦Jå–‚T]8B6Loï|n­ëŸ6¨ü˜›ä
2—[¼Ãé*HSò‘û-ä(Þuó ë
‡òÙCãÈ`¶áXl§}ÈM*©bÙõ,ÆM[t}Îø—@8î1ë¾`Ü±„Ã™ßìrÈ««±<÷HøÂu„c­›’«WÓZ†¥œ?ª<)„ONåp-pö]Ó*2*®«È*¨è±MÔ¼Žž´AÄjâ@=Ê1‘sÂ>+ÅA\<…‘³Vú?F¸‚•Xc.LTã£ëZƒ/Kz´œ6Û2ºµQ¾ézœy#E‡³Í¦4dàkoŒU×Þ”ýf5}|çk8½³HãV3(f1…ÛY$ ¤qÂc1›xœÁ–2(`‰vñ»Ok;£“µí ÓæÞ®Ñ¶©RÐ]Ó°[†'Â¼_,NnU5”IooSX	ðÂ×ºéžÉß›'iêý'$è!aQDÚèS…j£§L‹"àšvŽÕ¯L£3çQ¡3Û O9¤èNŸ¼INÃïŠÚ)–!¯ý@aï¥3,‡•“Ëvy÷iöÙ0Ô¶Øk›¤¡:-sÄyHùìpNQŠø‰hlµ¯9ùONÆ$¿êìKîõX Z÷úÒÑÍK«œae`<Uß’ÉFÔi¾‡êw
£ðÃù*îNÜá)VÆmüãiÝ#ÔÓ¿PKþ|í*^  ¹  PK  ˜E“H            -   org/eclipse/equinox/p2/engine/spi/Value.class•RÛnÓ@7wcÚ¤—Ð(´åb»%<BˆTUðµ–xBNXWÆ‰A¿Š
P%ø >
1»I\åò,íúœ9çÌŒwýçïÏß ž¢¢!cZÆ)Ór5dM&2ÈW[úqXuäONß¹Gõ7¯Ø­f2­À»¸`¡-âãëÐõ‚¾ÐP<÷žxaÛ9mž‹V¬áqÔm;‚ÌžpÄ§¾FŸÎ3G„m?N¯ã;£átüÁïQgàÔH0‡9JõkbªöztRžÆª4Xcaµ>í‚ U_Ð{+‹öŽÍjãù¬hmž—sÏ!äüšiÍ9‹ÍYtìm}¢”øØ0gQË5Çª¬ÈbÃ@Kr»S@	wå¶#·{:Š¸¯3ÚåµGïy{+uÚ?élŠnÃkBÞCÔò×ëú2åIðKg\(œùíÐ‹û]ÆúYÔï¶Äk_tué»”,ò7NaKúƒ†fKØä¢é$ÏqñK’|iæiFü!‰’A>Æ/”ÞjWxô.U§É=Ë.ÝR˜ñÉÉ&ßÓí+<´~`ÿRù‘sËŠu‹:Û(à¶š/»q“|PÑ²òiOÔÊI-—xN1ÒÉ2Ô=b&]eìïØÿšH­î()cØ0’²')0¤•4šœ¥Ý›¦ÝûÚm®C=!·þPKÒ–I  s  PK  ˜E“H            /   org/eclipse/equinox/p2/engine/spi/Memento.class•UYwÓVþ'¹Ž#HPB(ki€Ô±.PZÚ¸i³8VÖ˜.ŠŽ@–Œ,»„î,Ý÷}9§¿ …¶,Íiyäœ>÷÷ôtFRË1=©F÷ÎÌ7óÍ§{å¿þùýO »ñƒÀû¶
< Ð+°M`»À>âý	¤À€ÀN]<*°_àqA'††F$DâýÓ¢é¼iX†;$¡5,šr#lFÙŒ±g3Áæ°„î\æ¬VÕR¦fR#¶mêš5(aMÈ=çêäë©õÎjŽ–wu‡]µ1»2crºRë7mÍ¬k7a¹zÁ«j—±­B=^µ·¾•ê:†—Ú”SÙœ¤©µrÆ(»Zò¦vñ")’·-W3¬2ITÐ)%;jjerZÑç‚Õ”VÔ‰É25$¬KA,è ¡£Æë7è¬—%”äi"¡·FÓÔš9ì*EÝr\Èë%×°­­@µ-–LÂ–%ÇTÅ4Ù¥:5Ujø9«çÝOãP’/ð‚«âfjØq4V¬{É5jí|-OÏ}H+ÏNj%	«–|Þ>rNŸ“+ê<£í¹úm§Òéì–ÊzJ?_1,ûBª´'¥[ÃÒSå’‘šôÓ%$Wœ»}7ÍWrŒ¢áU}y¤T¡)[½hWé…Èe£X2£ÂßÒªÙ5è±ªª™ÆiÍÕ§5³Bù-U~
<&xRà)Q1ãt­ÖdêèL½üuÎÅóÜ“i¤.:2!-É“Ì¬XÊhX8]O6¢ô¾eäò8q_˜WzùPq]ñþB­/Ïæ¯[C?]úîP•ECé—Ë¬_H÷è°è®9Z ð®øÿÐ“‹õ5âÔèE÷5bÓ(qç½è5P•5ÜÏÝ“‚W‚?ˆ”·¿Órßß€ûŠ 2Žà%SlŽ²9MÆfl”±gd<‚Lÿ†³2öÁàÀY6¦Œ=(Ê˜d“BIFçÛC™Ë¦Â¦ƒŠWb8ŽWc8—c˜öÍ…žÅ›1dy›Ã\§ðZ;žÃÅvœÄëlÞ`óÝòQû4&,Kw¼Èw¿#CïzªRœÑãš÷ÝV2v^3§5Çà}àì	;çJ98"»X	mªQ°4·âP(¦Ú'¯¦N“çˆ-ÐŒ,$|G»&äi?U·?Úƒ•\Üëˆb6’çòüMù÷SgÛP³eƒšmVÖ©Ùå>5Ûªô¨Y¡¬U³Q¥KÍv¶*ëÉ
¥›lTQÔ[øà\Y€v0Tfè*†¶34ÆÐ¨]íAÛ<¨ð¡—;£>´•¡-ídhC%†F<h³]ãƒ.]ó&ùŠìjDÈvaÝ¨b-¾ö" Ù6/N8B9=;7ñ^bÙìM|ø®ÖWQH‰uè 'W‘}ŽaÆ«7	+¨§Š{¬KÞEû<NP¹wï$~ÅÕäm|Ö„ŸëÊn ²©Ü¯lÊòê ^¤Â['hp†pŒÜTÛ`à>òšÜÆç‘š.Š÷{Én£.;ˆrÜë´Õ¯±ØiSÐ‰WÏàBKtuV2Ô§Ë‡ v;Á7î¿‡zç(Æöo¡m§²ô&>^*ÙêöÖÈÞ”ò¬ßþ€éTˆÛ¥wÑ|-qïg®ã
Ñü¤‰ò›¯]Çeó=:®ãÒR`Ç³Éxû&Þ¹Cøˆ×»—.0LãŒ cÔiœÆ9H#LÐp‡ñ½—¥Óžr ¬=yž}pö=§iÅ™õ·øÒË”èƒâýþPKÉÙèú?  Ñ  PK  ˜E“H            1   org/eclipse/equinox/p2/engine/spi/Memento$1.class•S[SÓ@þ¶@CÓ-äâµh/B( ¨±Ì0¦øP‡ßBÙ)ÁtS“ÔÿäƒÎ€>8>û£O–´àf&»g¿s¾/ç²ùõûû E¬3tes[j}Ç_²¥¬0hu¼>Cÿ®åW\O”Ñ2 D#dSì½v <+p=†ôžõÑ2KÖ7Û{¢´AÕÀ³eaXA­ÀvŒ²l5B²íJ†Á3|ãT2uV¬fÛ¹*H?þ^(ƒ“áŸñô†ÊÔU¤n©2M†[TCÎõê†¨9vÓ†øÐ²¥»o4g!ë¶†ß´Ê‰CáÊ±™"}.Øµ©EñpËÌhèÕÐ kHjàR®ib2/V\¢f›m5R0¯ü}Šžºzt¦HñÙKÒX2;çVZ¡Ðe³sÂ%óÒiþƒ?”Í]Tè„£x†áNuò´ùÎuo ÍAWƒ°éì40·ÅÑ;iLpŒà.GG1ŽLrâG7rhÈrô!—À8%p…p™Ò1Ši¬b7a„ËL·0ŸÄæè‚¬¹;‚]–5Çõ©ØŠvÝºÄR
oÍ±|_„¿IÉm¶ÛÂ{km;D4ÝšålYžž#G©O‡u3$ªv]ZAË#—^u[^M¬ÛŽÀ%4
j+bôÛS‰d¿"+†ûétX(ÙÝôv!Ož²6ÉÆŽåGXÌÃ“|á±ÄpŒe†#,|Q
«´öÄìÁ˜ÇK:q:Ã¸ùb‘ö<í¡OÏbáÏ>*Å•gñœ‚~ª@Í#…Ô‰Íù'®î)Iˆ¤WId2™ŒDzò_ñ´“Ì9¦úRVÖž«Ó8f£ÞeðBåÇ¨»êùPKßo–  W  PK  ˜E“H            5   org/eclipse/equinox/p2/engine/IProvisioningPlan.classTÛN1¥@·¦i¡åÖ6-—M[Õê…§TH	©@T$úÒšì°2ÚxÛÁ¯õ¡Ðª:vÂ¥»D„äåx¼gÎ™™Øþó÷×o ø k<ð«ß=(ó ¨Kmxñã¿Ia<˜Ñl0"–Úƒq
·biðœ¾MS°“šTaÃpƒ”h£«€j/â²“°§âÑ÷	
°·yDZEŠlbJë‚ÐÛ­Ä\Æ)osF¹!ûz|ŠMòa±
6#‘hdx–
Ÿ³ä#C
‰¬Núm¡©@!ÃŽëŒ².˜ëfJ_VÜáUôUÁ—¤n±	*WÎ5UÖ˜çõu;3iÐD2Ò˜(À¤Ë~u÷fKÍX!S©4¢EÝt4j¬øw³ª‡¼ÉÈÝ>![,‰~ê‹üß8)ë³ï$[Ùúf7Óºçªfóz¥µÐpš,gõÌlßÛÞ~g)ªVß·`sÈå]O—ÙŠ¯ù»×G³aU\ËïXf8@ùƒ5ü£ÿ†¿Üßaƒ†ô³ï!d`›8d\}þ³¹ƒùÞòè¶6D(¹}	èjÄ©jâÝQº»ðì¯4L#,]DŠ† Bñ0, ŽÂœÃ<s8’áeâ"Ì:Þ8íZ‚E‡S]|¯–`Þá#xá°O>†—§áù•î+Z­ºÕò?PKÒ#"÷  Ì  PK  ˜E“H            S   org/eclipse/equinox/p2/engine/ProvisioningContext$ArtifactRepositoryQueryable.classµU]OA=Cµe¡+("øÒdù}€’&‹((o&.uX‡lwËì.¡ü'M$üþ(ãmihµ¤%5ÍöÞ9sï=snïlýþñÀ"^1$2Ù}†þ5á‰pÁ8²OlÓµ=ÇÜ98âÅa(†¢P¸¦%t—L!äÒ}IJ¾Ç°èKÇäEW”nòãHxþ©Y^2¹ç›o¤"á{Âs6}/ä§Th»ãœéŠC»îò²â¯¼¸¬Ø.g˜jQïX…˜…8’a¶¨j=­Ìå¡/K}ÇÕ\]^ò
0ô†Ÿ™~e¦4$4ôjÐ4ÜÒÔ¢~ZÝ[eÈ[WPô%7eä…¢ÄÍIv$‚mM$½luÜ$ÊÚé<ëºÖRÅ™V¯¶âv›¯µÊ«w²bÚ5f³ð÷V×©¨ÓyW˜Î¬æ°Ú·jRWøÇ3Ù¦^^4ÚÜÊÜ`šP]÷Ì´NmGé."WØûL÷iu¶³–"&­ƒKÔ‘.ÆÚâï‚Øÿ£ Ó1ˆQiŒéèÓÑ‡G:0™Ä¦Õ×L
žà6fp†‰k_Ì½›þ'2zÁó¸Ütí PoÏ´E3û:*pù®7lùEÛÝ·¥Pë8ÚVÊ—cÿ÷y5“É=áxvI
Kíù‘,ò-árLÒá0Ü%aP2É_!¯†¡Ç¾zÓc’÷l‚l:—?G.÷ùÜÜ9²_	JÐ?(0o/ I«!,ÑTVIÓú>{ƒ1¶L¾N”Ud‚*ùÂt<­Q~¬QùÜ7d/0Çpç=øRçìk¬Ä\“ÕØ:—A•Æã}ƒâî5°ª½uÉS”ù2ö^Ô‡¤HQÄ†1üPK+?Ê·ž  *  PK  ˜E“H            7   org/eclipse/equinox/p2/engine/ProvisioningContext.classÍZ|[Õuÿ_KÖ³¥gÇ±'‚ i Æß"$ÆqÒØŽMDd;ÈNBŠ‘­g[ KÊ“ì$¤I(MiI»¶PÚ(-Z—:7[`ý\·ÒmtkËÚ®[+[×nc@ÏyïééYFÐÿtôî¹çœ{îù~
ßzý«g¬G‹°½;lÕ5^n×à.²ú¥£J"$~%¯(©_S£1EM„^µ†C‘Pbƒ€£Åx(éôú:ú·ú{úzÚ{|Ë;{|¾žý­þ>ogk{_¿¿ckO¯·¯Ç¿“;;üÝí½KºÛ‚´«ôõ´·úú;½þÞ¾þöž®­­þV"{;üÛ½íýÝ­]ö>ÿ6út	[ $å¶†Ã…a%’`D,¦Dhg^€î2Lt"´§
,Hb´K‡Q•îÊq_(Î¬cCCLX8Vô=0:‹ŽE‚×Ž)êþÀ@X!ÃF#‰@(BŒ®äãe¿€D«q²Ÿ@EP‰ª¡`a\KBìÁh„Å*ûjÀ»1C!¦_2‡£{»,Žò+¤žd>×PT$ZU5@‡Û†:¸’`«qÇMæiD<Ï²AÊf‘3Ó‹i§CS&OÂaÖs m- ­-‘èÞÈLŽ‹í‹‚J0»ÄÔ¾õ2©}—¶?H„¢}•¤pÒª'Æ;DXB‹­f”ê¤Æz¿¾kµ³ö*êxh¬)Ñ¢oŒŸFñn²6EQˆìŠDµwl€èCñö ±†ŠžâP¼#ÂW2MBQ¤-EÄMñ€'ˆ{Ú¢QŠRxY
ç‡•á@¸U¥hìØ7¨Äô[•¥ˆznR3P½	5&¦£ÚŒˆ\”¹
yGÖv"JÂ³ÍO‰T¡-Ç¡°G=²ËÒ°ìËª4Òô\˜O^\ÃoÄGº±\/‡`y
ç5­VšBêú”¤š$ËZ“b»™3ª2LA“2´QÊVDQØiÔL÷Ñ¬Ñ&F#!M­¢ˆ²·}„ìH9Ñ"¢-ª7*Tùbq¥QÙ3ŠD÷5ÆV6C*Y"ª6ê9™æû­q×œŸìÌ«ˆÙc0{£ªâQÇ"‰Ð¨âé‰±9éŽÉ µD×¥9¹(²»’÷]i¥2ó„"ä¦H ì‰­ô(‘áPDñlRÆ†7+á[±1Ñj§x)ûÆCqÒB²U/À³2˜ôåWä`0´±ÑNWsÔª9ó\¶B kî\™®¶”ôªòö0‰G#ÜF1-°:¡jJõxS'˜kÍœØÌ0ØðæŒÉ^èñf^Q ã­	0o‡"É,õx³¥zŠÌ&ÀTDŽÔ¸bÖlgÌÒFl±1®9ª2Du_MYñbó9Gc+IhÅ×©Z2Ù¡*£Ñqcg]©Yñ—©“WzrÒ¼¡Ý†”TgˆwªCØâ\Ås¶íxÎ¶ÍL9:oÜÚ@/ŽDÇÂÁÎ´—ºR¥•Àºa‡ná›Æ£<ÿØâÜNËâû#ƒ#*eÓ-JP/ûöÄHˆ¨‹ÑdÃ+„ÇˆÓ¡}ó¤r`ÆF“¨8XG¤"\Z„áv	-ÖKØ áÝ6Jh•Ð&¡]Â&	:%\-a³¯„k$l‘à“p„vIØ-áz	ï‘pƒ„~	7JH0(!(A‘@APáËhóë¨µùÒ›0!g õ–M[¥>kk&Ä¼Ýé˜J_¶v›±1JÁËt©šµ¶Ì7³Ãòa¾=6C]–0u¾œ}ƒ+û°ªÄãF÷ êå¹©S]†è®ðÍ­eËª\,¹+3q­ÉÅ5kY%Æ¦¹1š‘N¬ó`­2’ˆ«ß¢ˆÔ=òQf¶ê˜§2yX’T•5d[f†ü"Ü”¬-¹TH›VÓ41[³æNNaoæZéÏW³|ÍB¯™vùÈœÕg,óÊ™ÉÝ’Y™21Ì·"O>«»æk}êñšóÑùY/õÞJ§óùÃ™/›ÞoƒUT×Xë¯i„^X‰å_Qf’›a¹åŸ^²âùÇ˜¤˜T[(¯öÖdôŠùÕ31Ì[^FÆ-N
Ìl+îêì;,«r[òåMÓ¦&³½TT§ãøèù3Hõ¶SM—É³s¬ªžkëàCëªkòI.SÙ¼™ÍíUÙüu>„fd\ž…0{¬ÔçðÓ®]Y×ç¥9˜4¼‰	füÂN?‹ø$}}2*­dhø²Ë³‘g	¹e™!—I´¾z3MþÎœ!8Ë(’-ZÎW}4ë{Þ	Ö™‘ÊçÙ|¯N÷ÅyÉa;µæ*IsÈéís³uþ‚÷äŒ†ÙGÌóB¸7eÉÎ<KÖÚôò›÷`pû;bÁ<‚Âò«´¦ÈÑÿ+E²Eù=XeòŸ‹¿•:÷¶ÌµÒæ‘·ÃTù¿DýrMša½…Êÿ¶¼¼Ãžy“7ÊcùÔÌ|^)Ó.‘ù»Ç®¹\ŒZÍ¯þPš½#ï's»­Œ2<*c“±Ëð3(Å2–á+2FpJF˜ÁLË¸6W28È v0xƒ5(”qƒÞË`¾%£ß–qƒÛðfû®Œaü…ŒF|OFþRÆü•Œf«ðœŒ#*ðëð×2Vày}ø¡ŒKð÷2ªð#Q«ñc+ñ·àËñ2â§~Æàç2áe,Æ/dÜŠ_Ê¨Ç?±/ÊhÀ?Ë¸ÿ"ãB¼Ä‡ÿ›Œ~-£¿eðß2ºñ?Åøþ·ŸÃëÞ  À@0(``c`/Æ#x­'ðšå8ñQQäÄÇuPÎ Ê‰;ùéNQÁàrÕNÜÅ¸O0ÝÝ¢†A­ŸuNcÜ11ŸÁV:qãîgðád 3¸˜Ç‰ÏŠåNR¨„A)ƒ‹\Êà2õ¬`p¥±¨‡EƒŸW¸ðI!1XâÂqáb0Ï…{E1ƒ22 Ýû˜î>qƒ¥ÞÅ`¥Ÿf’Ä2¾ 1XìÂ„(dà`°Ð…/ŠK\xDT2XåÂ—„Û…¼<!V\8ë?§ØÛ£Aú*¡±šzq$±]ÿmXöò?Ñ¶‡ñ¸ö±Æðî±ÑEíÓùÊùÃÛjˆ×²r&r,¹±8ËßÈùJîïG‰1•Èœ½Ñ1uPé…J‚Ïá£ œ(àt¡§N*ú.çl‚Òp_£ßÀS‚™øsô	[ÖÏRn9ñ­oÓÖwÐšRÓÜÿ3¸![öhßeYÒ¢ˆþì„ya<„ãÿ\gðÐÎ)1ø¤¸ê$Š#†Ò@}oÐØŽô¿3˜ï‚MÃm¨mµgð	’°å´è>%šiuŒV=§ÄºZqJ´ÔÖëù©‰ÁÚÚrñ„X3)6NŠRçU‘làR®ŠÌPMå¡†ŒÔË  ”Äz5]*õ“ñ>|U»ÀÍ¼‚þªñ2ÉcýÖk Škë¦Dÿi¡<nå B fUlŠ*F/¦L‹þ;Q^nŠ|†0únÓDvwî®Ÿ£Í…¸È]8ÍÿwÀÓøb³½ÁmŸ·L‹›°ƒwFî}ã…C›¦ËšÄƒ‘/SÅº•*ÞaRÿ6M¿Õ(äMýÚtýˆ¾qŠ¡âZ¥ôd#ÞRÄð§°‹Û›éTÏ˜Tß Sõ›ý†dÔ˜7k£SØ¥gððÎZízS"˜n±Y,VjjT:Ãb¿£•T]®ø-É%·ŠÒÚ¯ˆõOˆÓ"Q@Öy¤‹ÖkŸEI½mZ(À$Ft7<!®:-|†a›íugí7–GN‹ëšmkØì.œÛsÈÞO4}O¹íõ+Ý…eÁI±cZ¼×f|ö$´åæóM‹=´qÄ!:Î>øÆ”¾­ò×´ˆ|CÌ»Ž£ßgî:8tD”:L./š@­»Èpù]Í)ã–ÜŽlª0™æÿï»í“vBÅÄ/ñ™öA#üÈÀ§¨	£4¸‡ZÒ½ÔEïC;>/îÇµ¤ãN<@¼bŸ§¸ù>L{Ÿ¤fóÇøUˆ$ñ1¼†/AµÓ…'5Ÿ]¯{!é3aøŒÎy{p–ô©Â‹HP²ÑyÏk‘e§S¿M‘xš|ØIío-J(žÅ&4ÎAç\ˆQ:UÒ¢M&i:ç3z,ü'}¨©±°ýwë±ðn#Np,4±p(MÝFÑ‚ ©ÂÒ¢EC}z4ÔêÁ`'7î6|8%L?w÷]o³ÃípÛ'ÅµÓ"Î¹éHåãº%È6etÇ*²–gh8‹<…-¤n/UÙÝT±÷Ðú Ýõ¾Ž;qN³²Ÿj+ÝÏÌŒ»M+!ú§5+G+{ ­ž$+7c—aåÍ”ùº•Ï8&á03Y§ÿ&Ñë{_§=ÝÊÿEšKt+T‘éÂÞP?)®™[Ã~Ò]8ßö¢ÀuõnÇ|ñ->ÛÐ,M pÇIÖ-M
ÿ·4-rhsÀqNL¥ånsqRDYÐ Ò¼ãäg…<q·ldÅD³Ëíšû(ôQ·Ð~Uµun×”Ç~šûÚÝÎ¤·&ÐdpØ@C­»Ø _ÆÉg0°ºúÓ´PmF†ÉF†Ý>"·cRl;I–©¤ú]KÙr/á×ø#ÃË»|‡ºãw)r¿G«çˆî4zþU¯çÉ?ÄFü×àÇäíŸP¾½@~Š‡ð3j4?§,ø¾OðeÍ+´÷*=½Ž—…¯h‘pD÷™ovÊÜ§¹†ÒÓVÊ™í‰ýoÓž.Ã|ò,?qÄ’>/k1á ­lT'ž"¯²^úÓFŠ»NR´í¦ZPIÑYLÞAŸÓÔ®Ò(}þ.3vô³¾I’tÎ?G‘;¯Ò‡æ\£¥ •[g]½aÛ±G¹¹/ /.µîÞ‹y´ÚK¾:dÿ,
mÚMk¿Ó²Tl¦Æz2Èm=n&e¹WÓû¡ÈjmX¡¤¶¼`R¼ç´hM—úª&UÖ©©üš‘)Ad—ðF	‚Ò,ëüpcæü *ò˜þƒ(k)¦
ŒyKhÇR$7§‹»Ä¢O¡.Îò+ÂÑO!ëÒ…Ôäò
áè½È0O›q9îËëê¦EŒ3ûcéÒVåè÷]<SÒß^Ê]ÞCžƒG½µiC¤hE¡h³Èr˜²Ú<Ì²ög—Õ”.«›dõäå7díÃßÆºÙåf‹O‹›êÎi—n¦K‡©ôŸ4¹–€×¡XìB‰ØÅâzË1nó·1º'›žŽùšéò%½{—é¡¸çÈ/Ñ]¯W«ô;)©Š¦Ò¤Ä<¬Ä°5?½Ÿž8¨é•Ùþcj;r§¶Öî«;ƒ;wVàè”¸šç©sÚ±kO‹.ªÂn;-vN
ï¤èœ;Úê´M:mÓ¬´bÚIqý¤Ø\[¶'Å¦TìTòÄ*F©ÆD°ZDq£ˆá°Øc1æã~E”òn|™îT îÐø?(Þ¯¹¢€*­þßÃôJz+ð{PK[ì{/  Ÿ.  PK  ›E“H               org/eclipse/equinox/internal/ PK           PK  ›E“H                org/eclipse/equinox/internal/p2/ PK           PK  ›E“H            '   org/eclipse/equinox/internal/p2/engine/ PK           PK  ˜E“H            :   org/eclipse/equinox/internal/p2/engine/messages.properties­YÏoÛ:>¯þ
½´@ë&ía.tHÜt_°}I'û.ŒDÛ|•E-IÙu‹þïï›!)É‰d·í¡µÈ™o†ó›ì‹¿ôOöBLM»µz±ôâeùJ¼;:úûkü}üNœŸþŽMÛ+½6M%Œ_*ë&`;©kÁlNXå”]«j"n–Ú‰Öš…•+¦¹eiV­l¶ºYˆ•ôÊjY;@H«ð]b-u-ïj%º¦R–¹@¶rÂÌùã¬¬uë”¸êîj]ŠÏºT>×Ç“#àl–º\öb´rà•vÞê»Ž”ÍÚ`q%=X—Þ·Þ¾Ýl6dLŒ]¼­ÕBÖoU[¿YM–~UgÁTM@4Ö}À7ý¹o¥7B7Úã„âäê<H]µµZ©Æ3Aökø"ËNJÂý]6r¡lqöµT--S« ±Y ;VÃ¯üÌZcE÷a9Ö|£ýRèêƒø~ôcrõZý·ÓVUÅéÊektã‹ã‹OËoà")ˆ[øžJÌMðç÷ãIÜÐ;•uWC7L¡çe]3®‚`Qšf®]0î$…ÛÂš_EçÈÏ›µ¬u•ÐÃ^<Ee6MmdUHëõùÇ¸Â‹n kLaUkœ†·ù…éiÄ°<Ñ$ËX‡¢•Ö‘©ûs]«há¸*âjP)2 Ÿ{xú]6mŠOªªk%«<ü„¡–¬zÊ±Žžøˆ~
nº0c‚9­%²lðkrùEW×cwßl[UœØEG¡œŸˆû
«Uë·‚R*o$ò_:Ý¤y6Jc9
ŠÉqçMi¬U¥¯·Å…\!Ô†x=”JËGzàqqøQ$‘Y a·OÚ‰‰¬8Šg­*õ\«{‘,Q QëmÙƒnn¤ÜÁƒ¢ˆÌQÄØõ÷Ìëò›!›®ŒU{Ï*"™”T¢Z©¹nP{÷HÚS
FGæm  ’²ýÒ"¸x•²£Ö°Yªf(tê{'ÙÛ”jHø:°O?Ž°'T‹av÷'|ÌºYå;‹ÿ
•²+‰F¥¨#}SÕ•5kMìÀ‹%3–›àÒ¤Q~ŠN˜*Ù)þÈÄªsž#æNñ!&ÙUÈÒpîôq^á)™g)×èNx›7!¹t50ìZDºhqmºc˜*µz•è‡ÒžxpzµSÇÃBÏOÊs•ˆ|ÙŒ[Yd¿Vj°[‚qm\×®b!L»ù²¿íCrÄP¯Õäqèß¤ãú€öî5Ênño*’€ßìƒ	CiHbèÿ@œ ‡=Õ
*$Gé¦èœÊÇRPÊÎ’¥PtÐ»°ÿ
,YÔ¦ü+Ì‰lvžQT*¼)ú¤Í¯F4ð;U!±Ù‡Dœ¢ñEH÷ÚütÔWÒâc SÙ@üµZ™µšûÌÙº¥ñyØƒh“# Z°—àõJ![Wíô¦'åbQ¤ û4´M–z<Gôô…~ê1²îîVû{¸›°ô?ã2ûŒ3(g9\€¨õCQŸe“,ù 2P‰xÕW õÞ…;QKº¶’¼DÄÌLS´K4qÏ>jbqk"ÎR*ôögÐô¸Ø~7Â,—²Y ‚ïá­¤ýÚ}$ØÕ"ä¤²÷C8¤­I†ßE¥-³ôãUžÌ)>jjò4¶cOO~¥xvóú–²H2‹R:^ô¢µ¨¬`%Œô™Èæ<UMDR´71œ½Ò¤p$gT„¼¿”4GŽ<|&ÿf3ØÙ,à®¸ÿZE‚vœ¢kIbReõ¯ÁR™Æ6!µ#«·jŒ¥Tå¯¬šÃÄhƒ®pr9ùŒÿéÛ"kQ9Uœ«i,`-MÉñB5Å¦
NÒ˜¸ŸÉ!Õäµ¦®	àNÂØÜ±›†AÉÆþ@GPcAAÂ$Cê”0E¨¾ª’&¸Çel«~FØ/1`=”Iõ=HÅLV)ºáî0k'¸¢€³ƒ%Ø :"ÏÙz­ò+ZÅWlnðHâ´»Ëã”ä¸Î$R,ö6œO7“ a˜ã¡dL†°ìöÑºÄ£:Q°&ù4fÖ£Ï ÜÛéŽÇ0ÒÃ†h*—_Æ{†&Ðáh‘¸@ógL“Œ4Sþ XLÇ”ÈÉ†1Ä
ød1ÕÁ0:4bŽä`AyBL ò?#‡²Œ2ì§“ñ¬P$ž‘ï÷ó8ŒŒ ÿ‡Õ‹üa’¸œH×ö0lÙ8fE&‰¸Õ2m¢;‰»ô@TSë -o¡"ä¨(ÿLœDˆqï	˜À"8ƒ“4åèž\HNè­ÑôvÝgD~ÈÐ‰7™z\c’2©Ê$ÚÇëL¨^y¸”=¬ƒš'ƒÄošd>¼L%†y¼#h^'rŒ:¯c™Ì¿¿ÿñŠ¦…èI”‘Þ§&:!]cúã7“lðS>ÝuÙ!Ž˜ŒûÒ–æ°
WJÓž×ÓÒËkÈ¿Ü)"'9€!91Sa¯Í‚ƒR0 ¹]mJºA×|myØ;ièã}}žÔ,;c˜â2ÁÐÍhì§Ûâ÷½¼ßŠèÄ»elÜµ0Ç
‡µÄPXíŒSéuoüÖeÍŠ‡©ûœÇù'+j¢êGÌÑ Ìc¤ipÑ£Óq»‘ç Z_æÃ=Tí=u_])	å¤§ø©L¸˜S†Šs?„>…«Ä¼^3æ$;ï¢˜woíÏÖ”HôÄ_Mé¢kFéáTåü\”¦	¥é_Ü^œ_ÌnN>~yôŠœÒ×1Ý^L//>ÿóöúìå;^¾ß¿Ê¦tõ™ó£Ât©pÛ´Åhé,…¯Žï²å°ÇÔÇQ®ÕŸñù%E\|!ÑCP ˜ˆx»Dn•Šr„ß±GÉ{eýKm¤¦nä´ŠG°2,“Ã¾DÊ½03½@ÐÀ+!Æ"iáx7"råS ç—cˆt§}Êmˆ.Œ?©k³ábØ@w‡ïßáb+†›}ÆƒU1¥|-}qöD7b* ½Z¹x?–WUñI¸@—ªZÐ ÝH÷%ŸŽ˜è (ý	z0ËII ,cdÈAÄL£—‚±»è¹i¸C8ý×13+•þk¯•ÀÖÕUª*17vdü!-µ.Á„Š¹Mô’Ž„8Ø+©ÒU,b­±¸5âèïÌè`œ®EÄÆÃ²_â¤¯Â{¿ŸÔºmÊgº´k85™ ¯U=¨~–Óz> fPK<Y„~	    PK  ˜E“H            E   org/eclipse/equinox/internal/p2/engine/SharedProfilePreferences.class­VÛRÛV]2Æ£uHÒ$ÐÐ&ÜX\R 	!%§7SZèU˜ƒQb$"	†è'ô©O½<ôfJIš™¶o™éÇôÚ®#Û1C’òp´Ï>{¯³öÚ[2ýóÛï ú±Zƒê\TPÕÙµ¨ 6jZ¦7¦ eÂ°:¼V×³ÑjZ­îºáˆUZ®g

”´ÍXqíÂ–'fo]Aµ‘–§@ÍÙ–'vhÅVí¬±-Ôä…7^<=hfìœá™¶•ùÿDãIÆ6V3b[ð†3ÜÎ:öšYéÕRôÎmsÍNÉ§·´i(o&ì­ò±³mæÈE1Ô›dèXFaÂ†Ggã#cÛÐ†•×gV‰“je.QË^•eÈÇ´±A3.ÍYj"ñÛl'Ÿ¹‚¹éŠ”x²eZöNª¨XjÅ /Pf„qz§ç¨¬~ÈCßtÄš ZN¸úd1b¶ì
KuXš¹!Žd¦ÃR¯W¦ì*.Ð…•7-¡bÉ½}ÊÜ¬_lB*‰~ifl›.§À´òÁ€ôÈÛÍ›º[l™_¡«ß1r••9¹“›rx8c›A¢›þÖmIp¼³‰Og…®?‹ª[8÷È”D½uÓUqVÅ%Í*ZT¼«â²ŠV‰Ìñ¹yÔ™õ’£óFæu›ž|Ê63y<ó†Í"F_(ÆÉíbJSgW˜g;_öv¥OðóË3J˜7(~°óU™ËKÛƒKCÆí(|{ë°™è	L‡
4Óùú“.áÝP’¯ÜÐïþWb/‹ÒçÓÂkè@LÃôi¸Š~ç0¨!Š**†44ÈåmKßˆ†÷ÀŒF54â–ôi¨ÃíZôb\.wä2!—»qta2Ž<”Ëtœ¾)¹Ü“Ë}¹däÂSé:tãARøˆ_	ÿ§!^ú$ñ›×ák6½µ±"œc¥ ä§‚¿v…EÃ1å>p¶œô"¦¤fÄÌÚ[NNLñ¥ô’—ü‹C‘sý’»|P“Šr€å=š|í‡E¸^@aÐÒŠaèÄ5>%ÄX ±Gˆ(ŸãÉîž,$Åât²÷)>ÝÇLòÌÄ~BtOê÷¨O>G×Ò²û˜•®šåS>ÙÇ\ùòeZxùû´®àÚp	íhæõW©´N‡YÏ#?äNLI¥u>éq¼ÃÿT"D"^¿O—m¤GÒ_à³ŠÏD²û ?ìIDžá‹þDj÷˜ä3èßÕZÌ(Ý• ·~Þ£L5Ô4‚¯èÒ£sãFp×ó$Rü9ô¥ÿìÒ1Ÿë°®UÂû¨ÊÔ&V^lÀ<wÑ"jï’ìÁòî1Ô›
U¢*’V-ú|…ÞÂõ ÿÛ@¡!vlþzù˜{je7™©¹õ3»Ÿás…‚%3ßD”fÙÖþý;Ù½y™PæÒNlPw•ÌëÙ•FLR¹)œÇ=ÎçûyŸ,T(<pMà2£É§‰LÏ°ªç ÍWS2¼LñÉºNWñ¡•jòÍªdžŒª•ƒ¬>ÅÒq1ç+ j¨(
ˆ… ,†há Õ! Ë! 
r~ÔÊPK_ŸÇ    ›  PK  ˜E“H            :   org/eclipse/equinox/internal/p2/engine/ProfileWriter.class­WùWWþ&$ƒh*•ºÕjÈ(eQ@\(ÔÐ *‹[‡ðc“™0‚­Ý÷}µÕî«µ»]Xê9=ý¹Jÿˆ¶÷Í„@$)Â©žÜ÷Þ}÷Þw¿»¼7üù÷o¿Ø*|ØèÃfê}hò¡Å‡6…¡ªˆC»:èÐSŠZUMµH@ íbÅ²uÈ¶˜€Õ1ƒ)‹Ô&ÚÌ˜$¦ðŽ$ls”Æ8³"´®ä£fZJ"¡%Ø ™;bè)fX*3H´Më5Á¸t‰»ÌÚîW“Œô“)~Z2ÃTuM€8ª˜=lÂP ’ª¨šÉ”5É—Äó©3K7øÚ&Kª½Ðp¡j-!º»ö¬2®Èª.Gz;&b,e9­r¸	E‹ËQ]‹Ï‰Ù–š†2UM:±lžÛ®',ÆµÉhpžÉøT2ÏìV™GsÔëF\f±„š2™ÌÆlUÓ'dU#5MIÈ©:™iqUcr:dÇŽR@ãJÔ¶íÐ¼<ÅÝÑv'S³XÇRÊIf)ÃŠ¥ÈKé¦JÀ'yp»Óì9ïïYÊNŠ§Ü´˜c2¹vŸ|Š1ÓTµ8¯/ÃŽ¹ÙÚžËÚ<’HŠ€]y3^Gn¨[;–RÉgUÉ1Þ+rÄi™cÌ´V~]YGt€
…ºQ·­”Må©\Ø)%bj?µ ®½cn‹zLõ<ãƒn/¡ã£ÇUI¨Øšo4Ÿ¥÷Q¯ób_céZRVGTˆ>FâøÎ²s<7ŠŒmÊÉÏjmG"“Ò¹eZ@Ä[EÜ.b›ˆ;DlQ%",¢ZDˆ"jEÈ"v‰ Z.Îuo¯&À”dùÍÑ¯Ä_]Ü™Ä.fõ&q£+é/Rì9½¤æ2j›†rÚ[\Ý$Z—O4o}“R$W¨Z—o©lÎÞšjÈNIktþFvË´e1‡ë­U-Øè:K—ò"vZžê$Ô•‡¿˜ËŸÈòüß¨Es½i¥ªÜe·>”‹ïØ[“¥ãÖd0tk± µ*	îÍ]3KV/·W}ÓõæJW-™ÞôI~íÈ/½ð’t$ÿ3ßé´rªÅéò¬D$SŠU.Ûž[þZ\œ†x(÷­óÿ6>÷÷@îúXN‚¬\&VÔ’Ë:öBÞHg%:K(¦L6l¿IŽµ¸AaéÖ5ÕÉßÍtŸ×	MðI(G±„5ðKX€„[9Ùû%ñ€„uœ´ºäŒ„ÕP$ìåd†$HˆI¨Ä°„ý`Ê0"áâöa”ïªnÁƒJ‘àI	{ IXï¦$À˜„F˜~Ü…~tÀâäqNžð£/úÁ8'pò('qò$'Osò'¯øÑ…gýˆâe?Žàa?Žáù îÆ9N&8Œ‰ z`sò'Oqò'¯Ð‹óœ<ÀQ<Cï~»>Ì¿2ŸºüUŽh3ÚŠiòGº4JÙì±“CÌèçé§{'ªÇ”Ä b8_ify6s25·Q–ç#-˜u×Ôòª¤>5®)–mp§útÛˆ±NçÛ aE½$b
[(hQÐ'&ýõSH#eø–VZÒ(†«k¦ñá5šà¢~
QüH³Í®šqpfuè#S|v'Nôw4÷§~q–(?à/xM#ôLápP¨žÅ9õ^8XDóÏÌà5¾¤Å—|ãòutœ¬žÁÇÂ,¾*Ä,¾07ºk®£ëdxÌà­pÍÞ¤ßëS¸”™WOã}ç˜‹á)¼}ÍË±Ô"@ô6Â²‘ê|…c3ª‰ÂVªˆjœBâØ‰$IŽA^€×Èà5P“„év‘…~ÂËíKÎiâð
w+Ô’~IŒW^†çZ8Xè€÷VNáÝ+è'¨Ÿ
ø½ÍžžY\)@³·Â;‹Ï\BÑÔ…ƒn¸øöÕt¼D¾øš/>âë
/Ë¼H?pùŸ«ÎIç±wR·ƒrå¡,y	C ƒFêÞ&Â¸ajðzBÙD-¿þw¡â±gËÉé„Ï¦œò˜´¹ˆ21Ç850Nú%NÅŒ;q*$ÛñStn˜,7`Nç^•§¥6à^Òt÷î£½_œÊ3è÷«3ûßÓ¤YÜÝT?¡ø_PKSÿŠ	F  Å  PK  ˜E“H            D   org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$4.class¥SÝnÓ0=^º¦ËÂÚ•mŒñ·±iÍ6Š„Ä4&&•(ê$îÒÔ¤žR'$)žq7ža7\0$.x 
ñÙëÐÜ5’íó>þŽíüüõý€uÜ+`²€<ƒáT;ºÅPhÄIôZ„œaú6‚ùM!E¶EÀó}gE?’™'dúüdEË^º'²>ƒðl×™é=kï{o=WDîqX>RËxÂPÒdèÉÀ}ÖÝç~v†jg‰Ãf”.÷C§Üåo†BFï\!IAz¡o¸\Br·-qÈGå½àH³ä=ÃÖ8Ë+Mò{Y_jw¹¬/R2©†Êš‰s&fLM”LÌš(3Ì´N}@Û·ÆÙŸŽ%Pi’Ä¬s¶*uõsNµõ÷YSê¼ó/«Ò9ãù¨vlÌãŠ†9ÓX¶1…V¦p	«pCu7-,¢bá":ôí¨Gg_|,ý0J© §<ëG=zb;Ròd;ôÒ”Ó­[´ýîpÐåÉK¯«]+ò½°ã%BÅ#ré¿6”k«_=PŽe*iÀJ%U<ýGÔL\'¶Aè>ÅŠ±jõ¯¨Ö¾áö³®8=Ã0i|Ä!›°bçpUó\©ìTVëG¨—'Žpç3Š3Â°	×0™;4ÿÈç•œñIK//I+t—iÞ@Sçß…KcK¸…5]#kúûPKÛž!    PK  ˜E“H            L   org/eclipse/equinox/internal/p2/engine/ParameterizedProvisioningAction.class­W{tgÿM²›ÙLHÝÄm)])…d7aI(–ˆ†eKH,M'»“dp2³Ìì†@íÃ÷»*>ˆZ|Ôš>ØFË£µØªµ¾µXµ¾ªV­¶ž£©÷›™ÝìË“…Ó“³wîÜïþ¾ûþæËÿyèa møg%8À^xàóàU<V’CÅ’[9T65G-ºË¢{8¸š¢ÍÝöƒdî¦h”iTu*š’\Ï£—µÛ%C““²¡’ãÛ}\1]S´‘®X’˜AÉ~èÆ`"£ij)Uå°²T$&ä€>H?.Š4¤ÊÅÈ	9–”ã¤’R /iÐ®d•[<˜hT4ÚK“ÔAU2“ƒ†l¦Ôä`f‹AòÓ6Í¡Îf²žš[Ô/O$íõ”¤æ®û$UÕDµaeb‡œP¥˜<&kI¶g"!kqbb£’ÑEWLË”Z6rðXÏ>™éÊûiWÚŒ—'äX*IZ•#lÁK´Ëñ­&ËÛ¾xè½[•"<±[äƒ¶N®s¿Ã
×^ë×S±Ñ„®h~—¤¦È?*™½Ö¦¼¢Åå‰mÃ´¬ÐRR78,Ø'KaUÒFÂÝå@&éâYiTUåIí2FR,ø19a;=?G‰Š0Â€u³²mCû¨t®œíHiIeLÎÙ#G?SÙÆBÑ†”¢Æå|_ûGý «0‡e³Òš™J$tƒf[‚EH6rŒù,ÍTRQÃÝ:…e%ÜÌbÉ7KæèV)Á¡~VÍ&«fVh)-È{_²Ñ.~Ž–ÕëÌL¥ªTYIŽRÇhTIö°jÖ‘°S•„)‡©cMŸgZ;œhJÑäðVÙ4¥™œÞT&bŽÉäp}©fñfB	—‚-›ætà¼ìÈ;!‘ÓÆz1å(ëZ1¡›Ô¶öèr¨Nòì[cÂÐc}WÑ×9+]U&R,×Ff<Ìüñp™”š 35d:]çJŽ*Ì›¤žéC!™‹HiqCmJÓãÊ°eÇj÷¸3fÖ“—×âvš2õ™ƒhƒLY‰²ù#3ÂZÜ‰Q¯Õ5™W+a<–óóXÁ£G;ëy¬âÑÁc55<ÖòˆðXÇ£“G<ºy¼–Œ÷ãº|¡)	k{ò™$¾ž­MòÍ=/OÛÑV%·š«ñ¸¼àlµ	Ð\ÀÊ4é¶”«Û\Oê«òóÔYœÝâ"\2Î‘0ÜºRu)½ ©9g>0¦IÒ+ò¤ÙNñ5KÙu _=ÛC¾¦îÿ#–”7°{Di@±”]8JÊw±š{ŠkÚh~Þ‚Ý×õM"¶C¾"Ù¤¸¦©œ®)ÙŸ+Ê‚æuh[Ó¥!˜×¡²ÌdúzyùÚvg/-UþR}2—b¶°­¥
X$r¾ö¤(ªUQ9W«äÓ9lØ—Žp´/)%S¦UÛbË¶£D.ì)	\]ØŒeížrz£D#¸Uzxš.Å«ìVVšoš3WeZ+Ñ;_–¼”Y†ÒÙS/7{—ƒQ„ˆW0Òˆý"üŒ4 )b=Û©CµˆDQÃ^ç‰hA­ˆëp«ˆ¥x“ˆ #¯a$€ÛDìÀíŒÜ!b;îdäÍñ70R‡·ŠhÅÛ÷×à"šñnMx¯ˆÅx¿ˆÝ¸KÄUø€ˆñA;y%>$¢Ÿ‘±öâ8ê…ŠcŒ|’‘O1òi{q€›qŸ€AL
¸_ ±WŸaäsŒ|‘/3òUFîeäkŒœ0ÄC1„iq|V€ŒÃø<#dè!FÎc«c8ÅHš‘¯3òîfä‹ÕÁ	F¾TQgäAF¦y¸
N2Bzûp?Ý»íÿüœË¿Õ4Ù°>­ì"ZÛCØ›’~û[ß£Ç$5sWu„ùBúgØYX2Ç=j9kºsö)#Án×}zÊˆÉ›U¦:¨àBëâ*XïÐÿú/ZüAúùsÞ'èGF|5ÉêðQzžÞî¥\ô\œÂÅÐcà[.`Þn¸g§ðØ™`è¶œÂùà†Z¦ñ;Søé)<l=…s÷¶#º¢WÑn!âjòfq×§´]M/FÐ¶‡×Á,ŽùÏY‹ Ââ˜¯•ø;ñbvÅdGó	’Q':1Ð“¡jƒ¡)ü¼'ø ¥ñËÉ¬k‚µ|ªhN˜¶zÖ…Zl²R5kŽI&²Éûqýs˜ûU¡¹ ™]¦¹
6qŽ¹Q¾xzîeù'‹?ÛJÏOã÷¦ñg×I¬ò»¦ñ[g¡ô¶NãŒã#î ñ²øPåžŽTµøÝþªi<W‰ÝñGÿ{¡å4~2ëü"ËX^¬À2´QéÚÑ•è¥÷×c•Ðz
Ê´×	ÈKYÚj•pý-‚A{¶S¼šŠé¦]ª±:aYàZ³‘YäDyˆVíd¡2v2*öS2D€kÕW¦ñT‡Ëçª8wh2Tw›Ïå¾%ït¸}nGVés¥ñ½HUˆ-ùÜŒçë«ü|ß=¾Þá)•øùiü¡ßC½ßâ¼ž„Ûï‰xm¿×Iš÷´#ØxõQ,ô¹Ž¢Ñç¦Ò?áŠ‡è÷ž…–Æ³“üB¿®çïFãžxO¢fÒ@½k
Ÿñ{/ ÍÏSß®»ö8–úyrõÉÓ¸Ð!ø„chð	õÜ	Ôú„Ã§ñM†uífO}ÅIxüÞ4¾‚!ŸÛE!?ÙB[>Í*^=ƒ¡Õi|
?dfä¯&’Æ&)ÉOQñ^DÌ)ô8Í(¡©]‡yè¤3a½UªÅô	Y‚ômèÆZ*O7}/n@”
t#“[··S;¦ïÒ1ú¾œ@î¡Õè‘¦ŸÅ²t.RqŸ£Óÿ:ü_BœsAæéÌftY¤"fˆ¸Ô"œÅm²Ï â®Ää«‡k¦‘›ÏÎÎG{Ï§Vj¥Ý¢„¨"ÿ7Ç“ÏPƒêÏ(·ÍK¾-"oÇi"/Ò^WV d+y— ®‘,l&®ÚjÈÇê&«mäBÚmøqòîZ¼‹èóÖxpÖÜºÙðOZ
,¥U–pŸ¢=Øn'DŽºúíÎ@ç‚Ï‚µ`Ûƒl	e¾Øƒs…›%= ¯»nwÀæ~¿(Äçà=Y|/Þãà;Ð3ƒøÀ~|¦ (çØódO	5JÊ²LW'ž<SèÉ%<±Óñ>ú½dqÿÀ_­C—£o÷(þRåýPKäÑHµ¤	    PK  ˜E“H            I   org/eclipse/equinox/internal/p2/engine/ProfileParser$ProfileHandler.class½WûW×ÿ,Ì²Œ‚«Ûhc[B`AÇ4­) /AQ#1Ö»Ž3ëì¬Á¾Òô‘&}¦5±ï'M[[Ó†Uc“ÓŸÚsúGõôsg‡ÙËÙäôpøÞ{¿÷~?ßïý¾æîþûÞ žÀQ4F±+Š=QôFq(ŠcQôK¨íè•PÄ°÷¨„íÆ¯h×5ÕÔ¬yuÚukþ°éhé´n¥$Ä4—üÙ¬«g$4§²iÓHj®>hêºåò ~-«™Ü«×¹l"9;åØiÝq!³Ýãd
¬	--¡NpSþ®•q5ÓÔfMý,í¢L#¹SšCâŒ"VŽ=g˜ºXnÉ/bûŒ± dÈQ.}˜§çt'cØ–„—5+eê§mÛí/ºRAÈ­†u]3Tp«#Kq#;’âÒpoP«‘ÍkÝQ²>áa;ôP	Û»êÖ‚‹Çmk^Â£ÆÉìÂ¬îÙÎ‚æ.&õ´ëÙÚ\	­å¬ãYÃL	•[¼¬k˜ª§/biº„^Û™Wõ¤i¤3ºÊ –½¨–«;–fªéU·æKW}ÏÒÝ6RX[I€gT…å¯”ÁJ(º«¥4WS=mg×vn¨†­NøìÕ›]üHpÚÊ³5°ó@%ü´HÅŒ«[I]=?1¾jWÅû…ÊµõÏf\GKºþáêpBâÖ_’(­ cF±“GÊ)áñJ"A-GÓAshHåùÂjñæ“^ifPå,oã´ÀtôTqù7¤%–.ªïméµ~‰:>›mwÜ _DÜË…êÅÐ¶Ÿ°nQCríÕ"®Ëæ“’-É™Í'«OÎÉøŒŒ6Éh—ñ¸ŒN	]2ºeì•±O†*c¿Œ'dôÈxRB<¬7—trŽWS‰«J0´m°:´Ò†@œKq>T)SÃHE›,&bõ„bmT
Úé	-.˜jF[TË­ó¥á=²66y ˜s”>ÖQ´39{EOº‡;ŸåÇ®£3,ÑJŽû\ñ¾åŸcM­Â¥æqò*ù:i;ºzY7…ÏÕI‡_==Uð4AuT—àÂ¨¾Ê²¡±ö„tt^¨&¼]ëÜ:¤Ûñô#ëeƒ°¡=,hkY•q«ÒáQß–kXþs†ÚÂµoèÑµy¦u#/>Už››,	G×ÎfîM€§×yžw†>ÙÝ*“¸übòFN»Um¢|DÆn`ÚÛ•MÛÔGâÿa«Um*°yÞÚ”BãÃ—Ø&ËCA/Î(ø¬ Ç9Œ˜‚£8§àSxFÁqÌ(èÃ³
šðÛqIÁÓ‚Àó
 )ˆcVA+’b©+ø8æ|ó
ša(À
L»a)8ˆ´‚§pMÁV8B"#ˆ+H¶cxAEAnòEA¾$È—ùŠ _áóøzCxQïÄ0Œ—ù† ßa?Œaßäµ%¾'È÷ùAø¶ ?Ša
ßäÇ1œÂË1Lã¥FœÀ«8¯	ò
Ÿjk^ñ‘;ÅëŽð_TÊˆeéÎ€©e2â‘Úºî‘¦qV]þ×å±+žŠvR3ÏiŽ!Ö>³¥”y#½º±µüWX¼¤‚÷‰PóƒbbcÉÏ€†icÞÒÜ¬CÌØ´u’úQü1zˆ2¼L	ÎjD’xc¯?óG¦‡72W¼‘‰47‹,â:jAŠô®FQÇÀÎD×
ÞJtÝÃŸ‘÷14S¯™^Á›ïx+¤[QKÚIù=Ì®.ä¸RˆBY|ç9Fˆ{ÕÇ½H\q~÷:¸‰î¼^ SØëƒïÃ.¨ž‚Ï¸Ý¾1—®áéGpÙW5Ç•8ÕžHt%ÞÅ›9ü¾¶‡è\Æ#9ün7Å´Þ›¾Q®³‡…ô$ë£±
:ÛíØ‚ç¨KÂXyÒ.Ô{×»¯ëÊá§Kšoÿ­‰‡˜šáü­D÷=üq·—±è-»ºsøÕ2®Æå‚ÀR^`"øÃ
––1\,Ð¯-ÜÊŒ¿YÁ­e´4x“ßî9Ê›‡œ>¶€ÃL‡#hãíö1aúØ<úùwšÉr–½áÂ!8¢|Y|/³x_cêÝÄ8–pÒóÏžüÍÿÜFc"y3á©Î[ˆ”Žêy¨£¯ßŒª÷˜§Š²¨Îäs8Tøf¹ðÙPá,‘¼ð”g	ãLá7þE÷ñ“;Ï4Ü!_fB7ñ¶Å¹0CîrŸ£Ÿž/Bè­˜¥„@ðMÛ–|tWLrx»`f¾bRÕéü¹"Àm>à?¼³6y;¸/­^Z^Êa¹ø
¯Øf«Á‚oéž·Î'PðV¿žèöV1<Óõ ‘p?»‡_Ä¥~IÆ_%ÿ™ó~~²{ïÜ©Á?qB˜Që™ñI ¤I¯‰UºŒ]–Nz)¶è™•È«’e˜R<óâÓaO6âQ&P-îù×Èï]ä^Þ?×ùÿ¾7{€¿{%[Ï¤Áßˆ=Æñ>Ç	&è»§˜¤ïq<Åña$‚IŽw#‘ÿPK“ÛI§q  é  PK  ˜E“H            O   org/eclipse/equinox/internal/p2/engine/ProfileParser$IUsPropertiesHandler.classÍV[SEþ:Ì2Ëd¸-aâ-	kÜ] “AˆA$aÌPL*æ­wi—ŽÃìf¦7EùKÔ7¯”šh°L•>ø£,O7a—ËDR[y°¦ª/çœþÎw.Õ=ÿóÇŸ .`9£i¸iœd°ò~á6Cç”¥šf`>ƒÃ•Šd¹¡DLq¿ÁZT…òoÅKQ­."%E¼Àë=2|À¹2ˆ5*W6Z&Ý²ïÞ÷íÙˆþ{ü÷V=?T¢*"2kÉ–‰KXe8nD%¯$ÃÏÄÊ<W€ò5Á0^‹ªž¨²XË°¶îIBŒBxõ‹ž«2¹ÿTb‰G±v5ßÎ±œ«Å<Wå·	'`]>‹Ä2V"¬ïÎBi'œ¹¶ÎåfÊ±ŠxE5ýw×yDmîÓumèëgÍr±®d0gvš…
ËÏi²õDe£fˆT³7,µ*uKé)wÞF^}626l³1h#Ë)í/ÿ$Co©Õ Tv’L”ÚÉ7¼ÑÖÁÄBÚõCÑž+å„tÂ ­¯^Ì×½fbcRÝÙýÔÁ=§ÁnÉ4}ƒù]šÅò=QQ“…»ûäOOèzèÏ”b,ÁöYÁèûf:ÿ,m‚Ï¤nXÍ·—õ½¬fkdßlò$ßÄõ‹Ã]%öÙj‹ÿJãÆÿ“Ú¾öÐLïîoš×Á.º‘wñ*
.R°\¤qÎÅ	x.\p1„‹ZqI—»Ã›zxËÁk˜tp
WœÆÛ†ñ®CŠ)=¼ãà,è9ì=p/Z³µºã€cÉw¹ë‡¡ˆfÇúì¥÷KÜl¬•Eô1/B_xµ
nóHêýŽpOÍÎéØº–e5äª‘³\kDql(‚1ŽÐGé Ã‡f7Ö×§3Cë’¥0Nã´û
:i/Ž<ÆLqd4sdóÅ±LÇ&®_±†¬¿ptÈúïmÀ²'RÅ'8ýÉ`jï?ÆÕ_òMOŒ¯	÷òú-²øŽX|Kø‹4z|EÀ¬Žc„Îê•Qâ”%v/ábs=/E»pž¬4OvŒæTñ7\}ÔtÜi„?'î¶ÁS'ÛaOìeúÕÙö>i;hÉ°MÌ~‰ìàLqTÃnan]”ƒM\kÅ–5Ü".?S=$¸G8ƒ_ËSÛpÍ¸†ÑO10³Òqé*|d–°`òÔAš3¸Aqæh.™x_‡oYÿPKMË&¢  –	  PK  ˜E“H            =   org/eclipse/equinox/internal/p2/engine/ProvisioningPlan.class½Wýwå~f³É°›"êÒª Aö3ÓÐ"‰Êêš)Z6Ã:¸™]ffSbµJ«­¶*( ­mµßÚÖ~ÐÓœ˜rÚÓŸÊ9ý­ÿBÿžÞûÎd²™M–=œrwî¼sïs¿ï›ý×ÿúw ¸!¡#™Ê:)è)	]Óp†$ÄÆž<3q|øø‰		§«¤êÅ²QµuU¿P3ÌÊEÕ0Ý2µ²ZTu³d˜º:VÕ-ÍœÞOpÚô4Á.—%l"&oÚŽV.kgËú	2Â_í‚a#+„u‘8¥X³,Ýt&µrM—Ð}®æÔ,}ÂÑzSJº3<=m8FÅ´%ÄéudIq½©ÞF‹Ç¬
ùçÌIèYþ¨[ÇÊšI¦èÈsßÃ&ñsFYw?-ëöºo³†Mnfi¸DþºBOë3•Y­Lú1zcGjÄ¯7VZ’ûðL•¡b†=ZqFkœ¡ˆQ£¬µAÉÇóÚ¬¦’FI;{^/’Íâ¨æeuØ²´97{=S2¹aùÈ•‰šÚE²®âGx_}I‹KW­šé3º:lÛéjK‘l±-uðÒ,áp{úKµðqúo¯=%<Ô¢Bƒ¥‡[WôÄ­z«±5ûÆkº5Ç¡»8†áÔ¥ÊïZumÁ€‹«kÔ+øs'U©¡«K6·X<zÃ¤¯·—¦Óµ´ÃNÆ¨›Q»aF7Ùz£\Ì^µ¨m¼@ntÙKïÎs=d§"&ƒ¬U§i=48Ø9ËGF—Œûdl—±CÆý2vÊxPÆ.I)iY9ý2Tò¨°<¥ŽE™¡Ý×SX9~tt¡é0å]çIh_«k6X:ÒM†ê6ö‰´ „ß½†NHoÖ`3­ÝÑ¨ššT‚”RÍ”.ð ¨yHö±@¦ÜîE5D Ï´j0}ÕpK²\åûùÆ=§;8‘¬‹j¤Bí_äO|ëK¦Zé¤Éµ¥Ø…ÝÉTwûÁðfk¥QO±ÕÁdÓOó×+w`Óo¦Ã¦ÒÍM5Æî–„ƒ£±§•Ñ[©Äží]ÓXøLímj®y²½Ls{!ƒ•mj¥A˜Á“ÉÓ!½rF÷W²qe¦Â¶è®ÁÕIîö0ëK¸ÔFêÚKö™Ö“ÝæRy¶åµe€ƒØ·z¼<‡ï¶“í¤ºµ¾˜º#Ðát¹åkô¶×fÃÎ=§£]µl7Z¸7ZÍP·µHÿs}þTµ ôaLA'Ž)ØÇd O+H`BA7Ž+Xù$QDlC‡‚ÏcJŒS
Öá48£`+žeNS°†‚-8¯ Ž2ŸÍ0©*¸˜s˜ÌÆð8.ÆÇ×™Ì1yÉ7˜¼Èä¥8ÅËqb2Œ7âÁ¥8ã{qÁ[qÅ÷ã$÷vOàÕ8žÂwºñ¾Éä&ßbòm&ßíÆ“xÉëLÞ¤¿ÞG*Óü³?ošº5RÖèw)ý1¿±@i­ÍœÕ­ãÜòüGx¥¨•'5ËàwïpëÊÃ¹êÒ‡-Á÷ó(Ðo”À­Ø„Q25þÍ"!>Q©YEýõvP8BB]èáJ ô¤ÑÙ‰à+ôNuÿ£Òøç'‰RùOÅ£g/}‹Â&ú	½$Ä(=•ôŸq9“ÍIøÉ!ý[¢qzÛ	y~G\Ú•Å#–DWs}„ûÑ!¬Ô<+}ë¤gw:“•r‰hˆ‘>zîFö¸¢¾‘n€$86œk„9+*ÌÍzæþM|=ÇÓx/}‡¦ðþ<®d?ÃÓ™y¼“ÎÎãÝÜ?qWú/¸’û?XÄ/(‡éDô6ßÄSSÙEüJÂ>ú‰è<®¥ó¸ºìtšÜv‘¡6"‰ÍHán:½ÊU*rÔ}ýä¸*‚ròƒ÷ƒ÷ƒ9ì‡‡×I’wã«^x*=Y³“¼çO¾K]âp¯0§¸ž9	ãOyˆ¤ÙX—HD°
û„#lu¥|‡»<‡%j ³!Ž¼täP¨#›ñ5Oy„¤ù[‚kÀÿñS	Ã—ñËþ¡ àãu€	p›hµODß¸ÞÄ]°ŸIø4€p´!î#|%’r¢î·›xb*Ý±€ƒ>Œ… ¸ƒfÒÙ†&HÑ¤ÉU‘6¡’ã«A'4Ç¡‡(_*_UÞ‹é°N¹ì”Iç¥&òEjY6Ã9«@Ò,ÕËµ¹‰ÃSRf,âç4uAäW¨I.Õ!÷úÈ½øNäÁæÈ©)ò«„üÚÈ0ã!OrÇ
älSä×	ù¼ÝÕ©C¾G 3w/qÜôáyÏÆ%oý¦x‚2‹øu£Ù[X—»…è×îÑ©LŽÿ8hx«X“oÒ¦x‹Œ¿Mð—i]©ÛÓ)ß‰À¨p"…ƒÄEHë^*ý¨ž=°<w®ÐíÍ¨ýÂZ‚wà‘(9ãÍ¸äÑÊD"š[ÀÂ}ºJ7Ð5â¯Óh½G{ðýºµÞïûÔï¥œ¹„OÌ>­§ÊÞñõøCUßÍ×ƒÝüAH7/ÏÓn<ç«ïêëìzG]?$Ýštµ{­~ê[á““þE[¡ÿ®O¿ÇožD@@äPK%/·€¡  ÿ  PK  ˜E“H            7   org/eclipse/equinox/internal/p2/engine/PhaseEvent.classRÍkAÿM>Ûtkjm¢Vû‘6êî6¸DAj”Hh‹‰ñ ›dH§lgãî¦(xðÿ¼‚o^üs<zßLb[b­‡}óÞ0¿÷Þþøýõ€2JqÓª2¤î)¢»Œ
öˆaªñt·ò¼²}Ÿ!£ÓzãÞãCùYÍºo{¢r‡¿èé¿t„Œx ]ÏéÝr¸ì
É\ÙÙd˜éòhT…DGÕîžòj‡!MEãU3äöÝC×éGÂs*‡\F;­}ÞŽÈˆ„,ŸRY³kèý•šy \¯ÉƒPøòI•:KD{"T9ˆÓ@˜
±äë7ï~½ÿþög3iÌ2Ì×´7Ï•]§Bv©©Û§Ã±BåÌ\Ã7­&Ã‚iM1­ÿ˜÷Có_®3ÓT­¦óˆ8‡K¤Ä°8‹XVaE…Õò(Ð·üípvË—aäÊ¨éz}ª³5bÜî´xÐp[W£ôÛ´—6Aõè2{<¢›Ê8ý#u¿´ùáqH'O{IaY$ÀpCm	¸Lwñ£zžêä‰ú}ä_çÔ‚>©:GK¯Su@y‚Îœ]ú‚köÆ ëöÒ kvi€â'3)æ‰Jb¬•U²P€E·ö sd:S‚LgJ2¦3eFÙ›Æ•‘´C§z•´?cýã‘TJ_5µ1|0¢¦ÉhÈ8xíÃØœžÂÕ	àâ¸ri"xC¿²ÿ PKtiÿÊ'  <  PK  ˜E“H            H   org/eclipse/equinox/internal/p2/engine/EngineSession$ActionsRecord.class¥R]O1=……a‡YÀ…EùPy€5±*¾AHø$1¬nâcwhÆ’¡]Û?ËB"‰?€E¼5!DšôÞÛÓ{î=½éÕõ¯ß Þcž¡q©Í0¸ª´Ê×‘äÊhÇ0v$NÏ„Nù~çH&9Ãx	¹Êøºµâ,VŽÐÀt¥úá£±)—I¦ºNrù£PÚœr¥siµÈx÷—:UZòíÒµ¤sÔŠaãhë=¡21–zWòïÊ¨¢Ä7z½Ô†­øñ½¨Ì»-³ßQvïˆY½·ÄÓuÿlÍ‰ò”N{VÖ¨ÔòâCÛ/µ#ôc$Â Æ"ôUQÃ¸7!B4B£ÁP»;ÓMs(ê·†ñÖ¿ƒ!ÚÓZÚÍL8'é·ŒÆ”ñ©8îHûEt2ÏŠM"²¶°ÊŸÿ‚Õ–JµÈKqØ2…MäŽÊ$æHJH_²6i„_$Œn<ú„"ïëäg(úJ·>·Ñ¼À³æ%†¿]`ê“Í7çxú³L}A¶Ž
Ùy²sÅkL`/	™ì‘Q%eä›2B_•ÜY<'RC„i„ PK,¼¡«  2  PK  ˜E“H            :   org/eclipse/equinox/internal/p2/engine/ProfileParser.classSÛn1=N—¸„P M¹´
âÚ
‹ª	¬@])E•z¯N2]L7v°(ŸÅS%ø >
1»H@¤ŠhdÏÅ3Ç3ãñ÷_¿x„úscM|!0ÛÙ~AY_@öœt6Ïõ
3¤èÃÈXw¬z«5ÜPdscIíxwh
ÚÑ>Øš&ì^¶Ïú|4¶t™CeSB…	XéTXcí7ÊÓÿCy»ÝIQÛ^< ¨û:jåiè‚‰ÎVÆ©í±ùW‡“øÎ‰DâœD]BJÌJœhuÞëZÚæj7zcóg;ÓTÎw«@r£½Ð'çÔËjPÒÓa§'÷Ïöú7«M´¸Œ®'u}˜Ÿ8íÉÏÙÌ¬%Ÿ:âÖ^êpoFƒ.ù=Ý-¨ì…ëéâ@{SêcãÜßïÙú£è‡e¢]7ò=zÍöä.p’|ÿQQ›×5Ö2Ì0rumýW¿°XÃïæ`©Že&`åÔí- ’f0Ï ¥TÃ^5Ü®¢oa‘ù"Ÿ7ùÚëHp‘ùæsÌo"ù	PK¹(^2¬  ½  PK  ˜E“H            D   org/eclipse/equinox/internal/p2/engine/SurrogateProfileHandler.class½Z	|TÕÕ?çe2o2óY8(!d² 
jX$„ ƒ“	fj’I™Ì„YêR«vÓîj+vQÛZj«-¥šE*ZkÁj«µ­Öª­Ö.ÚM«míb+ýŸ÷Þ,If’!öûüý<s—sÎ=÷ì÷…Gß¾ï-QöÙh¾N³‘ÇF!}ÊFŸ³Ñ­6ºÝFŸ·Ñmô%°ÑQ=b£ï3åU,Ú¤Ã-:ÜÆd[Ù„±ÕLÖ•æ`ZC³w½{C{K}›»ÙÛ¹Þíikla:£!ê	ôÆ#¾X *ï	»ý‘ò¾x4V
ÇÊwøË}å= ¿<º/ó÷•GÂáXSicƒÇ½¹µ±Óíuwº7x›[×áÜÆóÛ½ëd˜¿¾ÞÓÚÈ4Åímm«÷x’¸Û;=Íç
Cîé^´¥±³­¹½aãæf··­³­c3(‹›[7€·I^ßÒXÏT¸yig£wƒÛÛØ¹Î-Ì6·4oî\[/'MÓÇnoƒ§½UnØÒîil… úrk{KKó†ú6ài­-[ÜÞú&L­­m-î†6 ¶îôEüÝ›#a¹ogr¡Ó\ar¶Æ#‘p¯/æ7—6úBÝA¤s	“¥­¥ÜÚW¶ãZS·{.ñíñÕÂµë¹¦ñuwã8Àú`©w(óƒ¾A;¬ÄtÊØEÕïÄþ(Ólc¾'Ðíïnðõûv‚c§;-þþp4Göáx}¾;ˆøûü¡˜I;â†k}Q¿»;ùØñwËo/PEÄ`Pß°úúûý¡náz|]±&_H\wG@6¬;â¢Ðvùºvâ·PÿíNª,¯Ë×•w¶´+ÝçÖë.ÇT6bÕîÒáTXù!uEüÐ¾»½>´ï¼¸_.Zf.Ö¤‰Úä‹uí4QíÆÜ* ‚ê“¤ '%ç#µºbc+MÉcG(ÔÝ.ÇÂE€ÑèóC¢>\žÁ½Ô€ìúkŒ5ÞP8"
·‚£/ˆ{ø÷Æü¡¨~Ý’ä8¡ p“Úƒãp›jŽš#kMõôD|½¦¡ózýp*`ýŽh8Ç¥|±¸>Vì1ðÇu1iL]‡{uÁqtëÞz_—áGù˜¸!ê)ò›Ý1§aûÜPøÒPÒõeË^_ÔÌQ´ß×%n‚éfŸ(j½®}UŸ'¤LEKMDˆ’Ô´ÅßˆÆDÂBc1)Š#5Çîc–!bÊ°“Š˜…Ðêì	ˆœE2I·±!Sšu­˜¶·xº-þˆaDu§/êÕ­ ¸3Ð]¾jUùüÅå”ï1ô$GÀPk=
·1g‰ ˜jÎSáPiQs ÚØ×/Â;ÑdŽBäb~DS8"bÄ‘ÐñQY#_çvEýï‚@\9YÄÓÕ
Ú‘ùDKOo}ô…zk×†ÃA¿ìæ¦ÖÜÁ ¿×‡KöÆ…¾qo—ß<3ÐçÔ³Ë”Ôš'êÅ¥SÍ;.¯ŽXjE‚5côÒÚxÀPãÉ©ˆ¿§¶5ÜÛ÷øá€båÙúnÈ«mò{Â‘>7Lš&ãÉI„öwë>¤£½i»ZÚ.¡TŸÆc`m}$âÛç£"BR«a(£+ýöúòF_tg«„nIjÍ4`aj±IRjÚ\'*Þ56üJ‚¾xH¬iÔxÃPeAÈczsÒÅÀÁ°oD	É†¡Ó©}â{û#þ¨áÛŽ>Ì—,j_8Ð%´„t‡?9é­I¤;ñ˜PxoMÿÒš(7È#YvÍò1o¼íš¨‰L•Ù°2••l,K±}ý8xV6¬Po „ýùYöG…kmV42äbÐŒ‹k"ñ ØÈ™ñZ•eo¤YÍûf×|HÏÀÙnõ	‚,û‘°¯O®ò,ÑTÂ™“Et\Ó	Çû³³Ñq‚á®] Hj¨¦ÖD©íB9­ÄC1¸s­7Â½{Å_›¾yjVôÖJiÔ833B¾aÆ´<Å«6aÙÚþ¥ÙNI3ŠÄÕ»Q2Õ¡Y|Äžj¸hm£þS¼²ÇÈçäHèÎÒÕÞœ‡&¨Ù Z¬É‘"YMWæHÐèëúÇÿÕ¹’g»bFqëƒD+ ÞhŽÇ%Hâ§U‡YÚOªbqDI·Ý¾˜¯Ö=¦É=}B’LýlF³¦S5™ƒd¸é)æ’tD“±p"fÉ.êì‰0ýÉ²T›ªPF°®:ZwŠ8yålfÛ-o‰D	—0[4.¢[{´ø£ñ`l"¦:ª!}cÄH²>×&ždµîzs”*ÞÉêœ1>FòIùJÂˆéM@‚ŒÇ )Èˆ°	G{µQ#ÍÕ
AÐìnkSm®sÞëx=­f®Ö×ðìéó_Žìª5^BÉ÷M±l'ªsOï­(!‰wjn1nÑ¯Åë§ß‘®EÓ“}­ÚŸˆÙ-æ(Õ)oŸ¿øBiíÆ"qÿÂòË//¯ˆ…ã];ûÃHKm(`åsV•‡P£ä)0r§Æ|%,Y„¶«tªËßm¼b5ý7™5l‘$†#1ÔÛÐ"têá=þtcZÄjx²DLwtH-u·›ÏcÕ˜I+õ{Ò3F~ÔxÎŒf{ÊñÑô‡WY4óóJXdÍÆvl¶÷ëdÆ$™

£#_aS££_Þ3Œ•„ÂOZi†ãéó-±aKk{­±°ÑÛbáÄ;"?FÑ‡á7ÔîôäºzŸm»â'n|eˆ÷w÷H>”òâ‘ ”‡'¥U÷ø‚qs¦Û¨ÎFçÙèfí·Ñ-6ú´>c£ÏÚè6}ÁFwØè˜~`£—lô;•.Wé
•®TéÝ*]¥Ò{TºZ¥kTºV¥÷ªô>•Þ¯ÒTú J×©t½JRéÃ*}Y¥;UúŠJ_Ué.•îVék*}]¥ƒ*}C¥C*}S¥{TºW¥•URiX¥ûT:¬Ò·Tº_¥#*= Òƒ*}[¥‡TúŽJ«ô]¸Æè¯Z¥ž1?¬–xF?Å°8Ë3Î+lE’·ùÌZ‘ú†–ZâÁB™'ÃkëÓ=™Þ[Ø˜æûº’£<#ÞW£V`y¬¸<Y{D÷¨ŽØ‹='Ödu®$»!0X“3ƒÌ˜UììÑ„$c{"Td#Õui6Ô¬}ˆ–ML4¶3gBºÜ;°[5!»ô.¤iäK{<5êB€zÚø¨F2Æ‰ÇíW€½!ö‰5"Y]3÷N"GarhFÆxìÄíˆ~ø8Éke®î¼œ6fÈ@YdwraÕ02GM’Ëîwâ¥“<ó‚={’ì;rñòIòîÌ=‚&y‚'SQËW†”&ìš2ÖÂÉókœ¤xißu>ËFÖÜ•c{†±+BWT±htR\±hÌßÛ¦%ÐÒ>KÇP1vUþršq}Ûh6Éf¦¬Âe}S–õ±«cŽM¬ãØé™Öå‹ÉÛ§º¢È2¦U*®¹"‡YÛ6†Ÿ4U'%–Æ¶OÎŠÌ;Â}ú²´æªxÄ†Ñ^\3¬Ó*Æé°ŒuúAë2×Åø¶¥³YÞaÃuzÖ
­]’ƒ]9·?b eY±³gã”Ì×Ëð©7©šø”²0¯Ïù¸_XpäÂì<F5-54B#ºo¾Éz¼à;{t<ŒÎ!2%…LYeA¦pÍ„8¯bä™³ÂDç&ÓÊDç&f@Ì|vuN,Í?­Q¢gÅ˜ôÔ0“0²ý¸\F1‘ÛmÏ9öNôý&ÜWfÔ]ÎoUÈ7 ý¹'–É¼ª®šØ'ð<š”k*Ün÷	è8C¦óœˆ&Hf`wÖø5^ðžt{Ž´gŒJ]9¦e’eN
«*2h}Ü•¶‘ð¥b9þš.”£Òä;-øÛDŠ»'vàñäïˆØíÞ–ƒÇ§÷ÈL×˜¼i§et£wö1"SÜœÈ1£jú9Õô‘:ÿ›[N''?m\6:þåþ-££bâþ$M·A_4:AŒ'[ŒK&])'È™Êµ“ìG`¥ÍPÖ¯Í©½É½Åä÷Ã;ÞYwñÿåü\ø?•sRŸ9þoî6)Q4:‰iääÅU(ã%Íp²€yX(`%/Õè¼J£e|ŽF*ÒhkôsA*Ñ(*à">_£­Ü¡QoÓè“¦ñvªøê4	hç5êp€t
ð	ø­.Ð).Öè²O£ñ^æ.¶s·FKØ¯Ñ¸G£K¸W#?ïÔh14Z* Î—hÔÅ»4z…ƒ}‚û4zžCíà°F5ÑhG5úÇ4:Ÿã­å=Uó¥má½ý†÷ÉeÞ¥Q/_&²\®Ñ«|…FÝ|¥FÏò»5:“¯Þ£Ñ6¾Z£Z¾F£ÓùZþ `'¿W£‹ù}¹ùý5ð4jäjô=¾N£³ùzÒ¨‡?¬Ñsü9ã£>¦ÑFþ¸F7ð'4ZÇ7hô8ß¨ÑÇù&‘å“ýŒ?%x7k´÷0ñg|®€§óg
ø$þ‚€/ðÉ|»€;|IÀ^ÄŸ/`—€*¾UÀmv:Îw¸WÀ	xÖ¦÷8,àA;3vYáoÙ9ï·³…ï´s¾ äósv¶
žUP¬ü;«üuß°³‡`Ã!>dçB(áWí\Ê?ð‚§ñì\Æ³ã2_ð´ü˜€ÇüPÀÏüRÀ›þnç™üm¿ðšWýŠ€'¼$àW~-à·vžÃ/ø³€Øy®ˆ1—< àßð¤€	À‘óø;ÏçøÙ~ÊÎüoØ¹š/àÖøQOá¯
8èà©|—€g\Ä‡|S PNáŸ9x6YÀ}žð¢€¿8øTpLÀcžtp9
rðiüºƒ
—…ü}Lûø®€?
ø“ƒ+…•Kv]²ë’]—ìºd×ÅuÀŽ:¸†Ÿg²4„»å_-£2#w„b[äÏ¹Lš;òGôÚ,ù9Þ¿z™êAZõÆûvø#m‚ #wù‚[|ýËæâô‘‹ûú­Þùï¿í­ú´¿[Ÿ’¥ã­‘êGs`]1Ï $4šÅKˆ•~"R¨ óSÓæS0Ÿ6/Ä|FÚ<sdCŒgÒÜ´u;æåió|Ìç§Í¡H‘š[©Dò¦>FÕ‘Q±¿GÆÜD²Q)c%Œ•*pÿlÖ!eê7ùío–´ƒ’ÈE*Õ*1¬!Ù”|d±bíÆ’©ù÷³¥#¯Dkí°”´)š*«xXÙšGÞêa¥“©Îr€V;-ÃŠ‡éA>µ.ßåÌP* +ùÃÊ…”JÌJ‡øíÅµUÆù‡ø_Š&S!=—é–ãG*‡”eu—Ó¢“[J¬%là[Òñåyú-ÖRàÙ¸sFg¡’¬ Y´’*hA«±zm¤5ÔFõÔ…õ>Z‡òÒHûh=]KèÚ¨ß~#ô€»Ò\¯ëëFú¯„î¦ÑUôo€vfÑ¥ô4o„%OvœÏ"N¨¥=¼šŠÒz#‹u9°Ê–$ek’ÒJ»¤pSÓ/BÏ úÅažÛ1¨œíqfkG‰2¨”U+måMP¦(+\–¼<,µ2)ECJý€rÎav€æä¦Õ5 ÔáÿÕCÊYÞªêå”­®ªe¥‰Pgj×V«Ë«ˆÝ¬¨ÑiMÚMRÖ–X†”ÃâNuX9Ÿ	f—ÑvŒ†•‹@nsZœ6Î³ óL9G8èæÔ·ÊUb;Äÿæ!Å= ¬q)Ëë¬NëÁ¤Í6Á‡‰Î…Í<ÐZ´ØËlÆúy€-Ôk]x	m¡=´•®¦óéNê !Ì¢íô]@Oã9êÔm×mB{¦ílô4íåu°ÝJú<]ÊËaM°çO¹¸V¹kpÑrØSl×¬ÛÓŠ“–ëöTqÞTÚÇàö¨Ä²VÝ²g ßàÛ¾·-In­In^p3xl»ÔoÓÚ7 [|í¹!å´R®:¤ä)óäª¦Ãt¼£jXé{;›·²”þ9¬´+0vá~Zä*¥¿Ã¬ê€"Ã¿¤†ÿ<ÄÿÔcÑ:DoèDu§å(i‚*FY”8ÎbWg‘ó$ð’"lKé¯¹ÂX~­ÇhÊaæŽRzmP™ò ¶ßÐ—A~IÞ b¯³bïNs#•d¼HE„À+¢n˜º‡S/t'‚/@­ºw‘M_3LýPçn„d„nEÈ ½tˆÞEß¦Ëéqº‚ž¥+us·@¡P_2TŸ3Cµˆ£ÝìYæÐ}ÔÏµ0œ‰yÒ§œ·ÓìZ$äéìæƒk!}#«:÷›)s=8èÉ°rP)®tÝ«pê>SÀ“ÀËBïAÈ^­Ë3ÝL¿âÕº<v=A3Í•ÆÐäù8LnÁï¶Ê{:FçÁ%…ÃJH!Ïa¶wH¼#NJñ%Sí¥ôo#æ•™MUCÊœ!¥Ü[y˜gv€Ý T^{¯Ù¶ ËVazR” ˜6³MÿmãSæ¹º¾Þ	Þ‡ÐéôAØà:à\@û0íãú=*	Í{”P…¥ð &=ÉËÀV©ëU‘^ÔtèrÓ¡¯„¾–4U!U{«ÜBù|°ºúˆ¥»öLKå=|ü(-•ŸeÆƒ<[ÂQš#‰ù$%û©TfHmÓ-7ÞB’0ª\Óá¸5²Ó@/‚Ô§uP9é^>~ˆß2Ðpìb#½(i%á“°ï§PoÆl?äþ4nñ9xÆ­TM·áî·#Õ|‰äøÈ—(D_F ß	¯»‹.£»ÓJÂ•I»^I}º>òQ<~ˆÒ«€{”~½IqïF’9š¨¦yô<Ó
Þs1Z‰‘"oS[Éž­bÉCJÞ°Ò¢ ÷º<.¤Ø^…šª:ê¬G–çç-GM]è´–Y–zKémWu)½5¬\’Gº®.Þ€B[¯µp™¥,ÿöãÏü“ß"o5øù~ê‘åÖ¼åù¨Ò©–å/­³€aµÓ¢sì69jÕ’º„e>—å—Yo?þÔ2_²HGíÈr5o9ŠÅ¹N[™u©Yß†•
Cð2Êó°²J0·w(æ0mÛo¡k­\f-So?~O*²ZP0‰î…µðžDc2„ò=Œh„¥î§‹éòÆÈÒÇöcüú.ìv»ÇP¡çé{ô2=JoÑQÎ§ï§²[M+Ñ›t#Ÿ+žD¯ÒGøØÆE'ÓùtXñbxÂYìÆèrmY³€ÿEÈT.Œî‡<›õ¼Á´>áýy·ê-ñë•®AåøjSÕ1q}Ý=—f§².F)^0¨Ty«Kì‰>fQuå€²°ªzH9]ÀÒêƒP¸÷0¢^Ïª³T§ôÎÛL½ršºg®ßÃ\¢ÙÃJåÙî´£Ô'—zòhX¹ÅÞát+çaPx€^p&«¾æ„Y:°>%oùTç”aeÆÅ¨ßYlâ”×•ÒßœEÃÊ…l¸ËÙ¥ôg™_ Ïo¡y¥ôŸôyi)½žšï§ù–åSÐl\]ÛÆ¨ÿV¼Ò:ö“»r˜ÞD|¨lê~:-7+^Æ¸¾Yå„Þ*LuEÎ¢£T&Ç4Øu¡Ó”»é¬f YuPNI‡ZJoâÿ8Ql7:•S‡”¹	7|ûŽ1f’)ÍPècÅRB}º—:óÂü|ßÌ³Ì¾æºm¢!¼ŒÂòTÿ§©Œ~Jé$ÑŸ¡;}]ésHP?Gú"Ì/Ññ¼D~$‘=ô¤ãßÂ¥_¦Ãô
=L¿ƒSÿž^ ?ÐkôG:Ž"7•^åSé5žK¯#ý¼Ákè÷¼‰þÆÛéMöÓßyý‹cô_Cÿæëée¾	Oî[ðÎ>D/ñ·ð¶~¯êçñ”~	èWØÆ¯²]‘»œàÀ‰D‡‘‘è
øÙ•‘…)²y´‘ïDãÂè<¾Îà:†¯¯{ Ÿ„W]Ïvú1¤³ãFoPxÜë‡x-ÞRãn«ùL”Óc·Ð"èê$âUèÑŠp‡ô.>£[¦çâžü’©H¯waRªŒó›12NhÆ	ßvšbòØŠ€gŠñn³¯1K»æ*±':«»’)HÚ ââ´¢®%“¿¦'u(“ž€TŠÎíIœ-/¤úJ—^Æÿ’.}UµÞh<Ì„ëÄœsq@itæ»Ò'©Öx¶Ô>‰4vR1Ï¤™p®y<›–@±«¹\mµqhR´zS4=®?Udt¯€‘4Z¦÷IT¥Ùô^o*pº‰õ¸þ@1öÎÃžñˆü4.x©®–½Ên½£ažËs”üPK-cû  gA  PK  ˜E“H            E   org/eclipse/equinox/internal/p2/engine/ProfileRegistryComponent.class¥T]OA=…-íVDDÛÒ²ˆèSiIHÊG(iâ“ÙÖa²ìÔÙm#oþ$õAüHŒÏþ(ãÝíRJM§»sÏ=çÎ½wîï?ßx‚çÝÉT™¡wY8Â[aÐK…òújáõfn£ÀÐcZÜñUÅM—¸jˆ*g·¸—ç{fÝöv¸%\Oæ…âUOªC†Y[Ð}³a¶éXÆVeŸ Q[VMOH‡á…T–Á«¶¨¹ÜàïêÂ‘ïáx\9¦mÔîXÂáÆ¶’{ÂæÇb«ò & ´åK2”ÄAÍæ§x¶:»+Ù.EÚ¤ªJE éVê®±¾}lŽUðw_Ö]†t;ÆcçõœŸÐbëüsÁÿ
äš•XìäàÖD¨¦ÍKU­Ç]îDñÞ
WCTCLC\ƒ®!¡á††~†ÁâIíJž¢ –rÅk–Œ8V.ËÑ¶hDiKÐ>ÉŸï?“frÙM^ã•;cÉ¿hËíiÏ‰<Õ,€ÆßOþîgOò?ƒÂLòlYSÅÓ·”ÄòWkC££c:ºÀtÜÄ¤Ž^Ü÷?§thxÐ‡aL÷aÓ1ÜÂ£†0ã/ý%Ç¤¨EWå$ýEêˆÍúA…«]³bs¿?)QvÙTÂÿ7'Îë»9?6N%YWt3‚)Ü&Y†Qš†aðc4#xzÒGÈ|
Ì´ö›ÃxJ«Þ`ãôO³CçˆÐdf?cöæ»ð#?0ôj6ósG06³dJ‡¦á/Èf?¶4ßQ$0FÏ8Ò¸è¥›œ¡žÿÁ=RL`}˜ ï1²º›vŸ|‹PK?úúw  ë  PK  ˜E“H            3   org/eclipse/equinox/internal/p2/engine/Engine.classÕYy|Uÿ¾Ífgwv’´Ó‹z$Ù$K[(°=0MÓvi®fÓ@ZJ˜l¦›i7»Ë¡EäPD¼)^ˆGÅ‹RaÓ4ØV<ªEEEñO@AT¼ü½™ÙI²Ý$¨|ìýí{o~÷ûý¾¿™ôØKXÂjÜð¸1Ãr7Nqã7d7æ¹QÅà¨ØÊPTUÔéÅ:íÒégUÐøÙÂÏJë+:T%U\¥¤®•ZLK¯fX¼Fh±˜‹T¨1Z©ñ„šTÒñn'+Éøv-ª®b¨jŒhé´VimÓšÍë{šZ×[›ÈXnQÚL?=¡¦ö†Ž†Î¶OÛÆžPgCçæÃ’ö¤šP’\}:^ÖMe¨¦#r‰^%¼sJ¯BM]ÁÆ¦žÖ†r†Qz–lmŽ'#~5Õ)Õ¯^™Ñbñ]~-–V“1%êO,õJým\i¬o¥}[€¡D	s-JL‰¨I†bú‰¥)T%‘Pc}j¸_ïlHF2ô Åà÷kÑ¾¤#&#8!'K»h5+œT•´ºVÝ®d¢éö~%¥†T:óö¨BrÅ}jo&Bò†O¤S$åk2¤¾ŒbPÒm¹Ø¼5ÝhÙù.g?2JÚ,Q’F7Á>ãYHMjaÕ‘É¤–Þmpvjj*­$È-‘ÓáÑRýJ,¢’§–jÛÈP¹CTüEÄŒFÕˆÍ¥¦iWXMÏejëÝ¡†ÉÓÓGBi^k2Ï¸7ï´Ü.ŠÆ)1e€òN1¨ÉˆÊOâTçqâ/‰e¢Ñž¸µ±OðL§x¦%cŸSèå¬["áxRõ'3±4Eî†ÒJšgÁ„,-tZŽ­vB¶V2NÁD’j*Õ’sùÌ	Ùs
—OU½ºT¿¥`Rþæxdƒ¾d8×fÙ7Œ/ó€M1T¬ZlÔ{c…Magò¥—Ú”^Ë{$fM¡&³¡ì¦ÅàÑeé…ë·)ÖB”È”}‰Q$¨·+‘«àóíj<ê.gVÙ”äàË7ÿªVÚ”i‰¨j:ÜA%“J'	XÚ&Ï¹;¦ÀuìÍ¤üÁ±Á4YàX0w9áq2Œ/œ@Àt<˜«—‰çøŽ‹­à½È»Œ‚%||¬£ç–LÁ?Æ€5º@>?öVÁ¹l$OèŽ	}>«úÊ¬±²D~€R"ÓÕRýf)”%õ'jÒ".‚8ÂD2•4Ë‡¦r$¦øÐ2g‡+eÂœ3Ý¯ñšŽC€Ð;‡ÿ%™DŸ“|*QŸX.à|X# QÀZMÖ	X/`ƒ€ €‹lÐ, E@«€6í6	èÐ)`³€.—¸T@7CysþP¢·_óÄS"Ø‰»rnÛ‰éì­v¸MÌ4föãr»¯:ã0Ÿýv®˜Ž©q8J‚Kì
æÊždÎ±-c‰¬¶+R¡HÁ¦)L£&Œcb”"‘ê‰D,8MSÕ”¼Vz
ßÂ$(E2Ë¦)€;$ujUu¡fšUuü)ÿŒ™[uññüæ!‰Í6Å2i-ê×3k¼Fê²«ªmõÓÂª©¹¸¾eùúl}<,+|“T«akºµÁ¥|UÓ©ÜV…ølWwä¼)U®ŽE…Ê 9ÿ#`<ž»2ç˜Z«›Âx~ñµMV7ù ÚN%¶OGcÐ–Ê-öïmú¨z½åãqãD§ìVÛñ½‚‚´Óù°x›m‡¦&¯$‚®ÉR4–ü/SJÝcshõšäªÐ`šÀWÛ%>Ÿè^8h;¯ãßÂ^]r_±ãã_VïuüZù1¨×òÓ'Û…j~:7IÑ>vòD›»$[ïvL:y{µ×hI˜óDMÕàI†™¶uüôÿÓÀ‰Í‰„S1GÂi¸YÂlNVsr'¯ãätÜ"áL¼GÂˆ–Â+a&$	ç¢DÂyœ¬@©„í(“àÇ	'3q§„
|@‚‚JðáCø°„•œÔá#.Ä]vr2•°wK¨ÇÇ$ìÀÇ%ÔâÎÁ'%ôb¯„Åø×w„³ñi	—sÒ‡ÏHˆâ³\Á½œì“Pƒû$lÁ~N¾ÀÏî—pà«,?;À%†=Háˆ<èÁ.ädÄƒÝø’¯Ç99ÄÉanà,oÆƒ"ð°ˆ¾""Žcœ<ÌÉ79ù™ˆ+ñ'_ãä('Ç8ù6'ß‘äbi<"’IZâ·"®âd~ÊÉ“"ÿ5'¿ãä"®ÆÏ9ù'sò+×à7œ<%âø2'_åäëœ|CÄµø.'Oˆ¸¿q=¾ÇÉ£œü“_Šx~ â&|ß‹Žz)¶oyñFü˜“Ÿxq#ãäGÎÆxÿƒU\*­ÄÒ]J4ÃÿïÈ àzþRÅPÖLëÖÌ@¯šìTzùìÊ›ãa%Ú¥$5¾7ÅP<“«ë¨;è"vSÞÕÚ,ÜÆ´sÓ?*2Zôœêž, Ý8é	0»f/ÔøÀ³¾ýxf™î!V4ÌÎ*Â}\ž-&ZN¼À¢sáÁ<È˜Ïªèä4Cúq+ ¯¸%F§T¦»QýÖûŽ¢tÝûñüþv¸ÖÚþ™oë¬ís|;j{>ùÒçD%Ê° §P9Ï§¢­D{µîÇjÃ‚åG=–á}ä_mÅíº—õh ï‹ôÕÜ¡GTUx+Š‰“êÚô·—t9õ¼ø†Y%C­ï®Í²Y´;›¾{³LÜgùæÒmÔê>ÔRcr±ï×ŸÏ&ÞkfŠÛ+Òí}Î´·ä¸Wbï ›[›eî|ýçèú+.K¿héu­]ëCkÑítïe¤f~í\pÕødWì”‹‡˜§îÐöãé}5÷ãÙýøë0«pà®ÆÁ_ÌƒnÙy3FpS72ÄæHÃQH#HR‘°@±,ø²lNÀ#²'ËÎÝ#ì–=d«fˆ9‡Ù™Jë÷à¢rzï./Â?8ç©Yü«œá›™Yü³\ Í~ü‰qG0~Åß0×®Öí“^ç+ˆ²Këäâ,+xeo/Þ	Iöº²øÏÔëöæšöŠÇØ3”É^Yä¢R–AöÎt¡íºPµ)äë¤ƒ{D6^Õ@òüäßYVdIfóØ·,`ž‚ëÌÈÞ!vºž„½¸|œ_Îãý¢]ùˆF&eÃIoaýWY).Öµso^æ¬‡œw‘©hé^‹RCÙlÙS”e§È¥û%ãOJSÍDÙ‹Éª¸ƒÔ ä¢ùSŽå4£Î§¾¿€fÆ…Te+°†¦Lõ['Í±mÔQ*	õ›×®ÇCâQlÄãhÆshÁheehcs°‰ð¨ƒùb›ÐÉz°™í@‹ãv#.e7£›ÝŠ-l/¶²{qÕÆ6v—³cèaà
ö$Âì)ô±±ÝQ„ˆÃƒ>òZu”Ò~íç _ï’;ŒªÏu	­L$ ÕeFÒÊDZ™H@+	\Ž3tÄpQW?+ð.BŸUì	TãÝÔQ*FÞIø(»b¿zïqV‡0Þ/Å´Ü‰<_`®ž"œªÄÛ ‘•(†Ìž?Jú9ªk|µ¹¶œª×Œæ|ÆlÎLÀU+»|ºp–Í….£ðÒ8˜AtÉJš’>’+‘Ñ“´Á0nAIÐ‚Ë —A.ƒ\Í$­D	Ùy‡O‹ðy3¨ =áüÞ\ÛícµCì´|$Û=É¼–y/åÔ0ïÕM’±j]rÑPK lå&  é#  PK  ˜E“H            A   org/eclipse/equinox/internal/p2/engine/CommitOperationEvent.class•RËJA¬ÑÄ$ë#QM¢<ùv‰¢‚ÄJP!1/ŽÉ¨#›™uw#žü¿C„ü ¿H/bï& ‡€+ÍÐ=MUu÷ô¼uÞ 0Ç0´-•ôvØCá¼¢kS4,i»Âwm©ôƒ)•'Å-ÓÞ0…º–J˜'¶p¸jI ›aˆënÎe(†T)éVKz–'µ*ßå1l…d×¨šË¿˜qû†»¢*(ŒÙŽ¾’õ•r…#¹UŽKÈ³Ã}†ˆw#ÝèGç1óô¹·ÃP1†°Ã÷k›^¢–Úë’8}9?ÐÃrà	¹øò´;0A_BcÿÝñ¿?HÈù–ê#`HH"Cû)é&m.×ï¡×où=g-iåz\yunµ	›¬Ìq»u)œ¿ô÷>QÑZ;§åÓ½—4ªºí4ÄyŒQ9PÝ<ÏÑm ~'¾¥éLSæQ2ÀX^Y]ËE^1õàò~Ž<E‚¸3mv‘F
¢&IÇâÐaÉü(‚	:³böPK×TÝ  š  PK  ˜E“H            D   org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$3.class¥TÝnÓ0=î_º.¬]YÇ0+ÐŸÑŒÓ !•(Ú$îÒÔK=¥NI\¼	{†ÝpÁ¸àx(Äg· up×HŽ?ŸÏþ’Ÿ¿¾ÿ p÷³Hg‘aHVª{æý–!ÛDá8ÃìØð?1d¶„j›€ëy| (”Ën¼/T¡t d·å*«W£5ÏŒ„åsµëöµ˜ˆŸˆˆ{*Œ>2Ø‡î{×¡3
+žRS<b(2p¥ï¼ìÒÊ	ª­"!}†­0òîbs‡¿
~p„$éÎ`ÓáÒ’;mÑ|lî5÷E¬´‘íi–—›tWõ¤I1¥z"¦óÑ]yÃÂ9sò
æ-æZ§}HÛ·¦ÙŸM%Pn’Ä|eÒ•®‚…Jµuö¬)´Tù—Õá+Óå¡Ëoå¬É¡®Ø°´a#ec«6fpÍFk3¸„r‹¸©_·rXÂ.¢B·²véròO¥„19~ÁU/ìR>—’G;Çœ®-ß"»Ã~‡GoÜŽ©ÊVè¹Áž	=“ËÿÍ ¡½2äÚá0òLíc•,-áX¡ ÍÓ7— fá:±¡4ÖL®VÿŠZín11›š33éDMB6aÍ.`ÅðY\«ìUÖê'X/&NÐ8BÞ`Fø3lÂõ#¤SÇÉã¿ò-—X7Ò‹£åciÎã2Í'qÏÄßÅõ),£J?m‚QjæùPK4 c(  K  PK  ˜E“H            ?   org/eclipse/equinox/internal/p2/engine/ProfilePreferences.classµY|TÕ™ÿŸd’;™\Ï(È€ˆ!“‡F	ÉDCˆ„‡Q4“›dd2f&ÔŠ­ÖÖmío×ºíBkí¬•„˜®ºÚB·ÛvÛÚn÷Ùv·ívw»m÷Ñ®}»ÿïÌG’Ønøå»çžó}ßùÎ÷øç†/üöåW \«Þë†éÆ<7¹q¹ˆB~ÅªVMwkz›‚«bÕíMòh•9WÅyÌªˆÄBÁd8Ýµ£uƒ‚»!	GÃÉ
…ö`Ec¯MzÓŒÞ„
‡,o4–ô‡‚áHpÄR(oöoÚusWûŽí-­?Ÿþÿ[“¿CAÑµEa][L»ÃÑ^ï@Üê±âV4d%¼‰0Þdß½áU{{ÂËÛ‹sÜmÕ{nÙDpèD¦êhÜíïÚ²}SWKã¶Ö@§Â\=ÓÑ´Ùß¼‹ëÍþ@#gÍÿŽÝ­Mþ®¶Æm~…º]Q9¢7óv[I+ÞŽZ4!6NÐbOP{¨'ëÏ¸IöUt{ž8½°«Ãhé¢æàþD,2˜´ÚƒÉ>F&ØÝ­P ÅÉ°¢œ(ÅúÈ°u1.¡X4Gz15lÇä¤
†ÌX‡©ÁÝLãVJ»­ýƒ½TÚm…èÄ:‚C(þ–Òwœm‰Å[Â‰ËÖÁÁ`„ú†t0.=öZi¯•lg¸[fRV/LÓÖvX½ýz¥ˆ+›£Ýb£‡ã¦´™Å|iÎXZ&oVOp0’ÌØäd€‰°†¬Hjû¼"ØŽ[¡d,~„Ì®´vg¶.ËÎfu
ë-<d¸'lÅ3¬bYæ¥4ûÒÌ.ëŒW˜—}Ù‘ÉÀ”7:’Á¤87L×‡£ŒžBI˜çGƒ‘&žSKÃ‰ÆÇÝGäh#m„þþ$Ïá“7È3ñìw±¬jÃ±ÚÞ¥ú5ŒöÖ¶F"Vo0¢÷òY©ƒÍÎrlß=£pYvjÏîŸ‚¿#g+,˜8µi°§Gb¿pòB8Ò-+óôÊ`2©mŠÑ°PJù|§i:iNv~s0Ñ×aI˜²s­™ãÏÊNj¦Âˆí•¤s	r0­"Ù¼(ŒØŽ,NÚ˜ÔH&è%éaú¤ù‘©+ì·ä¡ÒÕ%â–G›^ðÈ°=×Y±$ï­±ˆŒ	«†uŽÆ×¬®¡]„B×kíõÚP,nÕ¦#_›ƒTµþG{<'u–L§ÂU›*´¥S®KRƒwJBú.zÑÉ¾4K®y­NöÕåŠÚGÏ9Ýê”º>+2`ÅµXïf=TX{Q‚;ãÁŽÎ´û¥|^ë×F&×P*kÖÍPÐF…q‡l¼dÙ©[bûnœ¡ŽŽ>&U·“3ÕîQ­a‡ÕN$WÏT<ÂêóGSM¡ÒI(œÖq°®PsAæöœ†h·†©lKZ'¡\b‰ÞpmOœex(?P›î Þ)×2}e•KktˆˆßÝq„Móp^éÀ;Úª2\ö­GWL¢vS0t€çì`êåká€®]½¥Äi¡’áÒA»XÑ@º…Ê2ë€V1ÁIEÓ=Œ`Fk¸›ØDøŠgx
ãVLš½'5hK]âV‚]–	}0éìu'B}V÷ ¾M$ÒÍÐLŒë„…	º2°¡´4q$ê‹3äw[Ý«]É¾0-)NÆšÈÜÅ˜d,ÕÉÜÉX…ÍÁh¶—@ÿ¨ŸºQêÆ\7îpã!ÍüZÜl`³V[l50°Í@›íî4Ðe`Ÿ ýBºXzôè36p—úDÄ8h€Î+	ä6Úõl]l³ËD•óe‰vÂdêTœ\4i2ÕG¹´ àÔ¹P×ð8S¸Ô†Baïdá4Ú·JOqÖ?Ã†@áõKFKJ7]ºtk©eãLµ8b%T9*p>²_saöIÐw!‘)À"ËÓA™|NLÎ Gî«œ¸'Âùjt¸r|Ò6L.†äÚ3“í.Ö¹¢9æXMÿOûÉŽó*V9ÁÀüŠÉ³ò¹=ž=ãØíYùRwœß=Å<Õ_^Ñ4Yk;¯ê‹»@QÚ¶q7o‰jÅtà!6]u!®ÔµTó5p›ÿÐl¸À6ÓI‹‹ÖT\l Åè%¶ÑŽeH«V\h=[¦3ª<±se®ÆñÕ7Þ!Ërab»ÂfŠZIù ˜Ì°rj-ã3{Ýà$;Ý&™z¸Ú±Õ‘s»C:Ì´+:×–Ê™
£k±zF‡Í–_¥ÎÌNÞ¨Éœ´‘z:Äìùî«&¼+ì¸øj˜þ"ÑìhÜE÷Ê¨³m3»S\J‘o¨h½`¦ÊúÜs7ñƒÊ1Å¦ºðíœe§óªc0ºé<ý6Ç§uèÐ</]½‰wcŽ‰Ù(71Ã&YˆwÙ‰—M$0fbþÔÄ»ðª‰+ðº‰(4Ñ.¤†‰A!G…l‚ÛÄï¡H<&@±‰Nü…‰%ø¢‰eB*…Ü'd1¾d¢ZH­:!7¹UÈû…ÔãË¢ê/M\%d9¾bb)¾*äk&šð¦‰[ðuï²ß0qþÆÄµø[àïÄú¿7qþÁÄûð-ëñm!ß1±ÿhb•uø'Ùã»¢þ{¢ùûòúÏ&Vã&Þ‹1±ÿj¢ÿ&?òï&ð#^üØÄõøI>…ÿ*Â)ü§ÿòS!ÿ#ä-!?ò!¿,ÂSøUžÅÏŠð~æÁcªØƒá·|XÈá7$*OˆÛƒc*_Èl!ó=8.£ãªLÈ!|Tù<x\dOð–¤\ÈJž¾'U­W^>©.óàSj®'ÕbN)SÈ,!%BJ…Ì²HÈ
!W	Y)äj!UBª…\+dµO)—>-|O«¥<£®ôàE¼M¢Vã#J	YXŒ©‚bü±*b)*Æ'”GÈÅxVU£@-+Æsj^1þ¿.Æóêr!K„,r¿›ôGú,^"É`4¹;”/øÌµ›Öfk4jÅ5âÈŸŒJ¬ë¶ÁþýV|gêaÊä«%²;Ë»=¹`üä‘ôÂÂÉxZ#©`dþ°UÔîòN'ÿ#àéˆÆC–Ü$˜ü§p‚_ínˆ…¥â[>r)>Ž/Ã”qþ>=ÿ¸¤ì8vI]ê'«R¯±õ;Ë—ÏyÔ9%ßÁ·›¸.?‹ÆðxçˆÚvV^T7ŒáC|¹éEuÝiÑ ÞIZ‚|ÒfÊ¶°è7«wiÝ€’ª¶µ]GÅ§Q©ÔˆÚ—öhÖb§4Slx¯Ø*¾k«8M.>+}U#ª½rXíi«¬>«öžQk+_Rk>×iž@I¥mèU'SÆ“²F‘ÛÎ¨ë³›× ˜t7ßËÑ˜‹.\Ž}D”ýXñÄbUöMúè°6°2e„m ŒöbLÝˆÛé×<jªC’£|Ž	¶ù·òMüTVu†ï<
òŸñUªCyxf‚'#ŒC?ÕûySR™ýÊpoèýÊpHïçÂÕøkjà.jß
¹ö O½î5œzIÕun{ïló½ 6Žª¡<¼†çê]å®ó(¬zãte¹«zDã¦2Wõ°j>†E•¾µ¿¾ ¼àÌÊò‚µ|/¨5ÇP>†ãey#ªU¼?¬¶«ÍgÕ.Q“Òciæ“¢ùÕÓ(`J\M@*°]?ÛÕÏîÕÏ£DÜ£™ã·è4¢Ô!î0~7ñúJßK½€{”á~ÜL©mLÞv&în<D‡½‡&÷gß§Ý¶ò×­2n{@:ÝVÆPÒÁñâ6¼ƒ®tQg	vá3‹£ºÑÆ%8m;5N]E\yÔwVÝµMµ©z—v„G0ï¤'f¯V[èŽú‚³jw}ayá9l+/,£GÕ½ù¨7ÊQÕÏ6Ž:EFUL1/Ô»)QîU÷Hh
ê]öëÝyØSîz^Ñ6†;õ–ùÜÒ—r<Ýy‚Ó	¦«Cûp#JÅRZüAVÑc†pûA%ÛA-Ž±Ý§Ÿ?Â¤ÿ(ûqÄÇ(ý=÷$ëÚw=”iß=Šé1EÐß’rÛ gèE;Ûýô¬‹»lGW¸×\‰Ï2X:÷b”ü{ØºïÁ9¦ö¥*ð9zûê^@m)®/d¸þîœHäI{µ‹è«”•¸†Æp¬“~Ø4¢üÛøljË¯sDSõ|×Ú§¹~––¼¥³¿•ös¯<«fïV7ï©!<èRó]Õ¯<ñögª†UËó™´\N£Á*5Ùjç°Ó.d/iÆKØÊÃîäûx9'åB·…˜–â6¹QÜ³<È"ñÄç|bí†jÌ“[}¼St˜`­n°kõÙmUç±dOvÌÅ£sñûcø0‘­qDí8«vªçÇðDgWFÕ`ÎªŽauãˆº…ÈH¸~XugÏq™F†×Y^opçÏÒŸcÏ3ý?ŸƒlŒý»dfÑæ]ø3Zº‰á^ÁB ^‹¿²­~ÌF6AÚúóÐßÔó•cÃIÌöª¤dú‰Àƒyj±Àñoÿ¸ÒwFÕ‹@Ö¾•ºÈ¾H|‰ùeÞ'¿Ær}“þþ:»Þ›L®oðFöÍT¬³m-ãmë6ö8E¿.Ò~Íã?Þ§lï¡½›e¾×ðt[5Ã®wUŠçÊ])MrV
Š¿E±o3€ßÉ	ð²Œƒ–iüPz”‚â¶Ž#<j>ä&<Ä$qñßMøÛ!ýÎ£2bÔh;_üá:Ycøt§4¶>Fô”í›hÍ÷xÐïs‡ä„keÆš•™F´ÒnD2º’-_ÂÕˆoÚ64iç ¥/¨š„ ÑÁÜ.T¨•üPo² ÅšÙ¤Ôö³(üŠ­p£­Ð“Rè ë'9º<]Ý%E×-Œy
j·Úýë‘œþx]:÷­Ã*$¥Pè{ãtUN+k“æÆhV—»tÛTæ’ êFV5®‘«;|v#»LÀt.þ`b'óI'Óš,Í}R¶³;ÙbâÓ­úÙÉþ$Ï#ì?ò|˜ˆøpæØ[)à-JýœÇþKï—”ücökbÓoø=ò6šé™­J¡]åa·ÊG§*D—20¤Ü8¢<ÄÜ·ð~eædÞ#¶ë°‹JiæQ_ª‡åSëNƒ.Â’S7ëÈ\Å('A)a¸xøÛGÕ ;Í„™*Å,5;çFV’¹‘M‹ ˜ÒTV9¢ÚRÚöŒªø8m:sÕ\¸Ô<ÌQós4ÚWš+W°¯§uÿˆ'–t±Ò±0#ÖŸãÍŽ—Tƒï“¸‚üT§ÜVzÏ¨õ'QÐ±5Ø°‡|çàîó¼û1/H¢V˜í=92?V='á¢¹yºYøhDï!ü¡m~CµEê
\®–¢ByQ¥–aµZŽ:u5êUüjZ”A¬Â>Un~UdÔ²WDŒJái]\AÜULŸn”j\¨øíj‡jíà"ñláYÕ•E]XjMŽ?‹ì\òì¤ ÀAÁõŽ
j¸¬wP§Þ£éƒê~OŠª§Ô»‘÷¿PKü‹˜›l  9'  PK  ˜E“H            ;   org/eclipse/equinox/internal/p2/engine/SizingPhaseSet.class’ÛJÃ@†ÿmcVc´žÏçTQƒâáBñFQ”"B¥P¼JÛ¥®Æ¤&©Šïä…

Š>€%ÎÆâ	…êEþ™Ì÷ÏìóËý€YŒ3Ä“Û‘f´ä–:ôéÊp•¡¾(Âu¥å…`H¨Ì;sÏ.¼U¦<¿h‰¼#K°ÄIYºÞ¹%ÝPø®íX¥9K¸Eé
k÷À¨ÝúK{Z„Uté?¸ù*¹’"‚
Î0ýöÑ½õ}ŒT@-<ç¨å¨ã08ê–Rÿºþ2Ãbµä—œKîW‹Fã–'2&L´™¨3¡+ÑWÒ^‡&tH Ç@3:•t)é¦}×¼‚z)2Ú)ç„¿gçª´¤¼¼ídl_ª¼RlýºßÌ¡}j3i¯ìçÅ†t†iT„Óg¨ûÐëŒS¬!F:DÙ&8E@÷¤öˆÆlüÍÙ¦Â³7èMß¡ïŠ~ÆÈd#í@:1B‘ù¢­t2µiÅt6²ø5zoÑùn¡GåþO8Çõ_ðïøØøXÔ5ú
PKì
EŒ  ƒ  PK  ˜E“H            A   org/eclipse/equinox/internal/p2/engine/InstallableUnitPhase.classÅXùgÿÎf²³l†+$iWK‚r-W€†«)	lä6“dèfw™Ýåh½­ÕzÔj=©W½ð@¥U	)¶Rµ¨õ¾êÑzÛªÿë÷}g2{d6è/ï¼ïó>ç÷yž÷}?óÌÿÀü'€WÐÀê Ö°CAEý¢N9öÉq¯µ¾S,ük¬¸•^§@áþ”î­{zÛ{wõ(˜º½}g×Áö½ízÌ’ëÎmÜDvtG6nÚ©@s¨»(OšM[‰xŠ6Œþ~*çØ‹)vÚà®‚éÑÄp2f¦Íî¤iqr©ýFÚ øôXw›ôÃN¦OF¬ùý	;j’­bÐärÇvi¥Ëˆƒ¦­ è‘hxñTÚÎH
íåÈREÊv;Aóé“
frÕ›ÈD‡’	+žÞ(]©Î£mC!cïÉ$Õ†ŒÔ6ów‹JËˆ1/¸éYÚv2SfªEoŒX¬#ëîOkÛ	|¦•õt»a§Ä¾nåy¯[©öd2fEÃ1J¬4-¥dôY¡-ãÙžuÄ8f„3i+n·mÃ´&KÝˆÅL§ÚbdÚ«ÎÒ;=SÓ²DGéÔ,¡ËH2Yw™ÄV6ÒÑ!S`>lÚƒfOÚHgR‚ž *B‘—èi‰1Ÿg'ìÁ3³’)³Å<š±â‰-É¥-f|ÐŠ3Þ%ö@la—-MØfØÎÄÓÖ°îÊÄÒÖ˜#sJ²q,Ïåpí…™ÓŽ±priØq,\P“kËëtÜ¹ÜEH¼Ô­¾:y·ÄVM@º ÚšÊu--,Æžc€}6`‰:]\‚qØL¢ñÃ¡(_Q¤°oWL@"ï&Û —i‹K
,¼EKŠP;ûÅl,šŠd†ª)Ù´þ”[+¾´8ÍÒCçÁ´g‰´ŒÈÜ´‡ÒÔhkX¬a‰†¥–iX®a­†uÖk¸CC»†;5lÐ°QÃ&^ÃNŒÈ&‹ñA–§mÅW³m#EšœôºH±~æÆŒH~ï’4=’×½¤4FJ6†Hé m¦R]N“û¶Ëp;}D¦…¥™rZ’Œë#“êjX{•dMS¾m"òyýCáÅå
gý­/*2¾‹ÈÚrÖTÒ
gkœKK	”l<
-¹²P~ëQfÕDdr€£èæ‚’\SF„ä˜•¢<ÛÀiÕÕë¨ª³hÙ—TX2¡«»XkMHUn˜Bã–r-GYk~×®:äPº!R®¦~Ñø$|§§Š÷c]ýxƒòEyS±½bçæ1ËãO¥P}ñÇR®ØØ#„BÕyîa¶ŠÄ«¹³)z{ñF¼¢¤ˆíÎ²eK["Òee+É—*q‰:/WqËk±XX$Ÿ‹Š]E;&Áøl–ëe”l­/ïî¹ò5&2m”<®K¢]2?¥NíHQÌ¯ú€]U$×efm±n¾ìQÓ;d'Ž‹ÔJ´úÊ@«ð*Yo¹I½gBiÈÅã*Ò7Îúý×ºÖ'qçÝ=é™„ñû.Ó[ãžŠå¾s
Þ£‹®Ü˜
¸.…6	d¼±•ódxºì—æ$«» (‘²r}îšÇqƒ?sý»¥Ìw`Yîþ÷å©—2C¸ÖÉyþUÕËž1]ðëBÓ11›¢ãv¼^Ç+ðÕx£ ½YÇ\¼EÇ,¼UGÞ¦ãfÜ«ã•x»Ø½OG#Þ¡ã6Ü/ÄÞ¥cÞ­ã¼GÇJ< cÞ§c6ÔÁû…ÄtÜŠ‡ttâƒ:â#:jqJÇ«ÄP‹‡Åìá)ØO±ˆá³bøB»ñ• öa$ˆ×á›AÄi1œÃ×Äð˜¾!†ób¸ †oq_Ãh†0ð¸žÃ“UèÃ§Åðå*¼ŸÃçª°GÐöàóbøRöâ¬ÎUá0­B_Ã×«Ðo)P7$úÅÜ	QÍñtŸËp*ö;¡EdVüba=lË6í^çÇmu$5b}†m‰µK¬Ë'òñánLé±ãL¤Íy°'‘±£f+QÇ€ a* àï\ùÐËõôœµëi9kzU¤š³¿‘ÒË•Êo ¡ñ–Ù#øÅ£’ëŸƒü‚¹×˜á8kpø°	@Î¶H½bÖƒ*É µôIXx“kaW®…Š\*´0‡æJs¾ËXPEñ+ôw=5W+MÕê(þäÃ(ž¯Àî†Æ¦æüò¬„'kh>fbAN(!ÏP«p—4ÂVØ’;„Í8Bù9×Ý½Í¸‡”É >N,_Ç¥~L!} é"´U^À¾=ÕŠ2‚ï·ùCþ†ÆPesH=‡ŸžÇ3ÍÕ¾Q<çÃEDÛ´v	óÎá!má‡§Û¡À%Lk®®œ€„‚&Êà×”ù³‘506 žÖ¡†«ùlÑÅlÝV4cZ`˜µ”5¼LF¾ßñÒ‹|@Æ«ÈYŽÊÈÜÈÅLà¢Rû!êŠ£’6vb†IYŒœ§™¼MLù¤˜¤,VyX}RbuÊMÜ9*ùUÃw²‘ø¥ÜJéårgßóRõ¼Tée\z©z^ª®—YëjžõOp];–)<AK¿­—ÍÔ~%‘ö÷“àë¤‹«©l-AYGà×æ;¤û›žû­žû­È­žû­Èaäy.ÈÙZÇZ[ ¯ 5<ÞëZ?À¯ªi|
N¡R9ÛHd»šÎáGg½^¯–-'éd	nå™ÉéùÏ³‰Â}¿DÃçÚü°ªŠ›†;ÎúClæF¼Ó=c
}¨8ãùðÃ3>ì¤=ôamô•éƒ*n>×Ö
~^>5«ÙÁz¯ÔVçìzÚ|aEbö{\èÔíØØt?ÞÖ<Šß+X¡Öª¿ØµgEqÚ#Î†ü¬Í_±B;¡Ê¿¹–gÅÄb6º‡ÆÏGñGvß«)µZ­úÈKÏ…*‰ôò c:ÄëÝ`õDy7÷3.KØ®Ýüîa%½ ’¾yì—®ÈY+y}ÔÔG­õOc¥ÖólV©msb±Ò©q’½F¹UDüEGònJ:üÇÉïdô£|SÜê!TIáÅ¾†QüYAWÓ(~£`ÝìSÐÎã{"^WOµ©Üø­‚6ÿi,ùGñ;…°ô·U†*	Í_‰½<a«BjH;‡ïî,Ï*8õÒ³!5P]bts˜ÅY(	:{”…aóDJ¡áw ÃPm¾Žç4ù>	ä¬U^V¯Ô:é£¦.ÜDÍÔ³še3HV’ÒMM•Ô9•@ËÆ‘<Á™Ã’ü4£ÞËÙ?þPKœ{}Ã	  ë  PK  ˜E“H            I   org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$Writer.class­SÝnAþ†"ˆ¢Ð¢­U«¢–6q¢ÑÛxC0!R0€¨ñÂL·ã:ºÌ®³³¦¾‚oc½Ð˜èøPÆ³ü˜˜ÐôGw3;çÌ™ï|çoþúöÀm¬gQ`Èl*­ì†býI·Ûh÷_Ý^³Óf(¿ïWov»®­
4ÃòP¼•}a<iÒDtÖÔ‘5±;6ßŒÇ¥ë«0’\¾‹•v¹ÒV-|ÞáR{JKþØ¯”/ŸE&†ûGƒ=ÛjÕ¢ÚF›‡÷Ô0ôåÄEWzŠâþÀPÿxušÁ£ƒ¼„Iµ"+µ+9Å?ÆUÉ+£Hiï¯2f‚Ø†±epÂ1CÚ¾V‘ƒ´ƒŒÇAÖAÎAž¡Òš6ª3õ¬‘b¸ÁÐhý‡ÌÈOm¦‚¥;Â
>™º»¸:;šÚ€ÁÛÇöâÀ8P»ÓÇ	“/´Ç‰…®l:‰Ùé7œæP) …óœÀbg°”Gò(c™ÚZv¨»ù?¿t¡©µ4u_D‘$µØ¢&µãá¶4}±ÌB©¸Â£}r¸°Ï,-Ílï­¤@ÄÛbãÊ‡£ËL‡ùÞ±*à †”(¹äaô¦pŽÖ
i[pHÖÖÓßQ~>Wb{¸ø—{_péR¸Fß|r)µ‡ùÔgTI¯ŒA8E#é$æÉñ’Ó´Ÿ&ûÍú®Ò^"©„³XE–Ê»†ëÈýPKúŒ½4  ñ  PK  ˜E“H            <   org/eclipse/equinox/internal/p2/engine/PropertyOperand.classSÛNÔP][‡±
Žƒ^@°S(‡AAK‚&¾HÄ‚‘·2Æƒ¥O["à·øª‰\¢‰˜øQÆ}f††Æ_ÖÙgw­½öînýþö@‹Y$³HiHm{±¨!Y\Ph–Ö5¤ÌÒ††Ì¼ðD¸HS«qo‹ÈÛB!%ª<|Á÷)ÁšŒ¸†®gÏa®ãUÙj(…WÕÐÓžz	w‹Kry§´ý¾¬2^qE-à¬âKÎdä…b—³¥ à’lÆÏ2øûHxþ&¼KÏqYm’q¯*<ÎVj\:ª¿éK
^IŸ$á~K˜	xÅWA*|+ÙÐ?CßsÜˆ¯lë0t\ÕÑ©£KÇuùå¿®lîðJ8w>Ù¨@É™åÿë‹¤³gs>Ý2ê6/fÕBGÌ‹EbØ—"6ÙÎ?5ü6†Ñ1¦‡u¸m ¯àîÐ‘6pô«kÑ@7d1¨`¨}V0¢àA71–C,£
lã9ÜB)‡^˜´þgþ}ÍË´—Ñî&—kÎ¦ËÕ^ýŠã®;R¨{3YhÛ×¸ê[CnÕd…?.Ç Y÷Ò—¤Îi Šòj†úIcÐ™}c¸O8K·H EgÉ:ÂÌè	:Ç~B·O §>!•<Æã×ÖØ˜e`Â=@ù‘xBØ‡a‘äƒd9„{TtÃ01‚9zb5
ãîõH5 Õ#ÕZ¢©æ’”í }£%F§b¥­¯`Ÿ[v™¦T•6„fiz[±â‰v±+Î¡?F\n—cÅ…–x­>ý=oTcLáQ>qˆi5É!¦òZ#ž øÛ¦Î8X-‡…:kþPK#}¿ày  J  PK  ˜E“H            G   org/eclipse/equinox/internal/p2/engine/ProfilePreferences$SaveJob.classVÝVÛFþ„ÁÂ¶Z¨BC“b(PÛP‹ ¡I¤†Ø‰Sdh!m]Y,BDH®$ÓäQúå&-'!9í9}€>AŸ¦§³²ù)„ßí®fg¾™ùfv¥¿ÿýã/ ·Qm‡ØŽP;>ˆ'–´ÆWùœ6,Ã»/ànÚóØVÍ‹yvÌU·Y¬æ°uæ0KcnL]÷˜Sufy±ÕU³b®g×jlMÀ‡™Ù¥G•…ÅR6WÈÐœÉf3ósEÀ@æ¹Æjža[Õ°tÂµ×óøB¥'¥œ./‘I÷>’^ÎTò¥ÙJ6]ÌVÈÑBÃváÐ´Ò@ ¬
hó#$´*3mKwË6ÉÖXµNûÁ5[¡´H‘žàººe˜/ônªÛªlª–.çL“éª©xªÇ‚Ðs¨±X·<cëèfÀ´	ZÜ²‰CÛpËvôÓL£æ²û©nXöóTm,Å,Ý°Èo/íËÍ}Y³&;L™»­}§jlÚUWÎÛU“Guš^dÃ¢Yª)×ÆvÌ¬1Ç•¶þØ_
˜¸”aÙQ5ŸZù<³Fzr‘¹.U€²¸wA‹“õ¾²í /°ÏÐÇ°]Ý]æl“y·¹ò¬ª=£”*ÖÑ2vÔr@%Ðžñ¤©PbúÈežòÂ¥sAçÅÛ0(º ŸFE\Ñ%â†ˆ‹¸)â–ˆODôŠˆQç4Ö”€èRu“i	oNï·c6ŠGQë$.œÚ49bIw¨.ÅF‹’vÿÚ.$¥©Â•«@ÖsW·Þ¯!¡Œ¾e¿KyfÛ†K´	i~îÉ$U¸LáÉ +~²‰Õcò&ÑüºŒŸÏ×_6xnU:ýx%©£õî8.VÈ«¤0ÏdîLIyÃ±V«&#{	íxOB·%H—Æ	ƒ˜”ð>îJèC«„OÑ&!ˆ)	|¸Ži	`†Ë¾
!Ž‡!#ÂæBø³!¤áC6Œ!<
“J1Œra$ñ$LÊù0éÂ¤ò˜úœ½F7€”³,æÌ™ªëò[©£@$Í×·ªÌ)ó`ùQ´5Õ\Vƒ¿7…Ý'iLñTé#qp9…»îh,Kjˆ‘Ï}¡[è¡ÎNž.½è	â<¥ÕSÒà’îäðk,&w±ðËÉÖ=¬&G^CùÝ‡øžÆëh£qÆ!bð3"&N²~ð÷¸›nàÀ_q—-ä¢_6= w®ÞÅ×¿¢­õeàåx”@¼‚EÀ"øþ3ˆ>ôã~ì²àQç“¯(èWPö°²ƒ©â.J¿`"*¼Å·#{(ï ^üñ•¶h Ú2òKoñÍ®íbþ7/Bùsd¾C©6bLRÏð?žÆ(­qta=´ßG)öcŠVÓÄï²”*ÏcÂ',Gžh™ð)é@£„ÚO}Å=ZMú«1Ÿ"Õg¥‚ïh“~ŠZèG´üPK¡ò@nI  r	  PK  ˜E“H            8   org/eclipse/equinox/internal/p2/engine/ProfileLock.class•V[s×þF;ÒÀjŠ@¶áj9^í.Pá~“(Œ„A Æ^F»G«A£1;«‹ÍÅqâÄ6NBnð<¤½P•à
 ’ª(U9.*©ü˜¼'ùÎìhµ*ƒÔçtOwŸ¯»¿sVOÿûç¿Ø»+P­!¥ –héåEÕ­Ž—VP³ßvíà ¥KÁ*óTÇÉÌ±.³³çHw§‚d¯=2êˆ7}oÐvÄ‘·?™9jå2£%[†Y¬Àö\‰¥#=ãzt9{^Ô5“+ŠLàeÄDVŒ–ŽQ¾Ær'M/«@°]æ«Í‰ì°e¯ËúÂ
„YFÖP6ÏµlÑ÷…°êhwvˆnŒW„‚x^žˆ	:¬¡"û]‘ë…‚•\z…?fg©¬´éëûÅQº×–÷~Å³Û3Ž±4æšS»NuÎµ5´:–›7ºGä-çˆŸ/ŽT…Ó¦gœz–Uá±±ÂcC…Cý¼Ã©+",0Í5 ”ÆÑm9ƒž?"rçÎ˜iVÌO½nn;×}µÄ«¸\NxNNøœ'jN*ØëùyCd{´ qµh»Þ„¶Ëµc´ÍÈz¾0†„3*ü‚u÷D¨*Øõ¼`áæmWár$ØcVà1ÐxÁÀh´m/1ÖKn­ò
yÛ(”
0rV`ÍõÉ˜§`Ó3ÅÀvŒ³—-µJì¬çMË˜ìe¡tP}tùÞ°}ŽÐóÙØu÷q8¼@¾`¸oÉš/aÈ¾XAPWƒ!›EÖá¼CooÜ•-®<Nš§ÝÒcEßaÀ¸eË<r±Ý¼†uÖkø¦†6jØ¤a³†-^×ÐÐ¢!©!Mr˜•äß§ Ñ\‚þ´o1ŸÃmú4˜‹É»ÈØø·ÈXâ4›Í¯gõ¾2\éÂ/4ì4—Ï†m7—Ç†¬M´,UIcâY«|Ãº—k¬Ÿ3Ï—ÐL“D¢ô­1îùÃÆÑ¢›sDôÂÑíÕÄ³Ý]8<ylsbaú‹K ãóœ\õB¸Þ¸5å<œXtÎò›w<ñü+Îïp¬Ba_ËRtÚýõÈ#¿%Gu5±\à‹z¹ìÂuì¦£ßÕ±'uÄ¥¨•b»;¥x¦Ž­xSGb:^‘â[Rìb·ÍPu¼„ÓÒåŒŽ5èÕÑŽ³:qNGÎËt|ý:^ÆEuxKG=.­ÄÈHqY
KŠ)²+Ñ‰·¥xGŠœ"Ž½ðâØ'Žýðã8€)¸;„A)†¤¸Çaä¥pã8""ˆ££qf)ÄqÅZTÁ–bXŠ«RŒñ•êðr|ãVqä…€_Ÿå©¯6yC{Š#Â?+Y'ßùcÞgù¶Ô#c}Ån•“áoX¯Wô³BÒ[xø!þ;UuX“PðsjU\d{¹o“mìy¸r<\kèSƒ>Ê;Ô.Ñ“ÞÉÇø0™zˆëÉô4>}ˆ›Â˜_„™TÊ-”[9ØWÙøfü’–Í¥H|§€ò‰J¸3pœÑq9¤è¤ÿ0^æéžÆ'UÓøøo¨2“ð~wJIÇžàg*z¶¥cÊüTÅùmìþö÷ñô#üx·Óñ½™îôÍúiû€†ïÏ‚Ž×‘àhäºŸ”ë!Îµ¾•-:Z&‰õH‘piFl£¥•c¶3bgÜv"lT7=ŽsÕ™{[ª0þe|=Ì¼žÙæs¬ÁZúV1Kw]”‡ùu-³Èq¬¦O©w¹“Û“ü®÷›çrã¨“å|‰Ç¸53uKkúó9ó{ÒœšBMjvæj„ØÎ$íÒ^žÐVr ,Yc9uÒÄr6Æk„¾öÝä«,ì%ú@4±„Þ@nH˜¼t%˜Ê¿¹«á×E0Ë ~?ê]	Š¦kw¡©SPc§`©“ý4©—âZl—*ƒá‡Sh?¯R?åø©Q½‹vNï£)´î­^h×¤½©zf	kØ«ÿýfÃ=¬áöæüDÁ=h©ÙØýdú!nLaÝ^µ„n²I%9H˜&U$5«ÞgïØš|	Žã ×“°Xàü`s¦p?\5|Ž§´Oá«p}Š†k©Å7°‰ò4½ÎQ½lÝYlä5Já<Ytmîçƒr‘Ù/ñœ·9ýwxÎeœÃ ­Yž˜¡¼Œê>wcÈa’ú-êQÿ„yî OLCDp…˜†ñ ¾„K§Ãñíäuç`¢ñÕb&_
¿åµÔÉ®üÒÄÊØÆƒr¬»Êü*âà…år0©°Ëræ÷°º4ÏâŒ—æüƒ…=ÍÞ€}áZê_Qãü:AŠNå{$à5Rô:{w“d~Ÿäý€ˆo±†qvãÃ
Ê^(S¶­LÙÖ9Êâ-êÒ«©¢ª/#n¦fÃñKXL&¾®%Xua;nóëg´ÞÔÃ7¬):RÁ¯Cï_ýPK?7&÷*  Á  PK  ˜E“H            N   org/eclipse/equinox/internal/p2/engine/TouchpointManager$TouchpointEntry.classV[WWþ&'†QhêzC‹BÈà]Qi% FT@-¶J‡É!Œfâ\ÛZ{¿·}kÿ€¯Ô% e­¶O>ôGuuŸ™!II‚ÈÊZûœ³/ßÙçÛûœÉ?ÿþñ'€Cø91‚×"ØÁþŽEp\@¸íl_›€†xçÎh†æô	85jºêTÑÔ'§JYãƒ³*+:šiŒ§-¦8šQ/;‘Õa†MVG«c‡\]Y˜p‹öWŠEfä)«	¢ª²YµèeyÒ¨êŠms‡cZýÉà,S]G™ÐYf‹oËW¨D¦³ifR„Y–iåì‚ ©ÀœsŽci.‡ÜDËr’Ã×Šd‰Òì³|¨F)îº«Ì(²®9Í3K+¶S¢Š2(›¯LÜe*¡m+«FhK£ÐïNN2KÀöjƒ¦ç¹¥A7)Ë&ÃtÚ‚	ØmZ…Su­h³»çj†9›*N1£ ”jÙåÀ.«¦ÅdË5mšÉiZT¤˜ªë˜I›Æ¤Vp-…{.w¢~€1£èZ~˜4Û±ø'®ØjoÝÈGq\*ëñJàT2Y†¢ËÅÃ~ÔÓ‹T9k.zSòË}^ä³mêIÚêä#ªÚYÀÅõ†¶—5ƒ1$ YªŒ`5¹²ÖqŸfŽ’WE.ugk¥§i4Ùu4]ÊŽÐå±˜íêv¦4~™øÐÞCwÂ1ýÖ£Vw*¶•ÃvC¥k)+—ƒÂŽwMÄ?»Dì±GÄ^oŠhq@D‡ˆƒ"â":E$Dt‰HŠè°'»Úe:MidW^Rî¨RúŠLñìÚ.¹öÔw­y(¤7»Þ6 àKë^ÙC–ª	V¯‹(`K¼³•[ãÕZþ]8°
‘ÿêz~=ûŠ™tÕYÙÓäÝQ+ÁìÊ7vŽ¥#'×äXê¨î5º{7ùOÇ×ß$¯Ú‘¼gkæ·v‚OÖˆ¯æ·&“}ñLµº†ªB3:e™÷ù7;È}uïÕã%l$!Šš¸ØŠKzpYÂaä$lDDB+†$ú'4Ä—W¸¸*¡‹×1"a;F%lÂu./†w$lÆ÷»ÅÅ»ñ6nsqg#úñã\¼Ï…ÅILp‘â”/w£èåË^¾ìÅQœÆd}0¸0£x…(¨Q@bÓM8ƒ).4zSÓfžÞT)cÌòžEþõjÎRÓ¹ÓÌåðÇÑTý†bi|(£#¦k©ì¼ÆÍU_ŸmU]—âì'ýt Œç‘f!N¯7›@K§–Öˆ™›$¿¡Õm²7ÐØšèš‡“XÄL¢aVB˜‡›HÎÃþÝƒøŽä6
Ú)x‘¼Ÿ*p ;Ðï=[ˆƒ@Fðf<‰m²×ü­„Ý&ÛÃÄSX¿Ñfø<Ks;zŽ¯Bøé\òšø¶îc\y‚{]ÏðåÐN-¡oLŒ…ÃÝÂ"-â“¿ræ	ŠÜ)¹ˆOŸá³Çh­mH„ù¡žÂ£¤$ªÚ •”·q"8^/
è}áÈ’ÄNtc/Rt`‰;™Úp G¨ØG)êîà8lŠš¥¢s
ú°. @‚Nèè;	óU D–­DÔâ{f-ÈîÍšqÞ£êUÉzk æÑ³á9¾á¾˜»)ÌyúÍs6È{³W¿s¤é'Ì´—‹äG¹üÈ™ ¹ÙCnôK°MøØi.Ñåº\Û\‚=T‚ý…*Ëý–pjŒC/àþ"ðòZ¿"É™M| Ãc4Ær]Kè‹Q=?N.àá>ZÀ‡7»0;·¢ã®ÒŽ×h>L…¡«wÝË¥Íß/È¥™
’ÂEÊ&A„%’CôûÁCú	ßÒ%[?Ñô#BÿPKœƒªŠ  `  PK  ˜E“H            Y   org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$ProfileStateProperties.class¥SËRA=ÎÃÄ!DÀøDM†Ç >«¤ØPeV|FY¸B›šÌÄ™ŽâÆ¯på7°Ð*ƒU.ü ·>êÂ…Ÿay»ƒ!JXe1÷Ù÷Ü{zn¿ÿýö€s¸ÂÀÅëF®ù€!¹ }©%’bSF*bˆ¯KO0$ªB-¯1ô‘¾u*)(“LËh©†ÂWÖ†ûØudà\3u9ãz®_un­nˆŠ>á¹‘º¬Éu)¨x!«Ž¨x²	G<jH?Øt¤¯Dè»žSŸw„_•¾pÊ²V÷õÖÝU/|ÊPî¥|rÇ/+W‰NZ™z‡W%©¤V“sDWÉšˆ”[«§`¥Ð—B
9†l©“ûU†Ò.û²
¥_¥`¾l(é9»-)±Xê…
Üï	`Ÿ» Ü¡B±‘á¿á½Tžzã²·Ý¿WÛ½oqÅÂR±Á¨…C8jaÇ,dÁ,Ä³OcãZLhqJ‹I-Ngpg´(dÇYú÷KÁ­±µìû"\¢ÍôFô—hö›Úªï¹«zÏJAÅõVÜPj'˜ßo½F»ÒžÕ¬h÷ÊA#¬Mc4Tžžl1Mˆ¬˜fg4Q5š8¹œ¦I~Ü|c`ôÌgàæÔ„=ÕÄŒýsötSöL¶=obÚžÙÆlÅWë<ÉQº!ðHóÈòOäŸ1Â¿`œÅÊÛ¦Çp0–ž,f,=7–žJŸ;H~k–;ä3Ò'í×°·á¼@"¾Õ²gIŸ› ßj’ÕPü2ü;,þÃ4·ZíæpbÞ!­s	ÂšzÙIê ÿÙQœh§	hoñôÿÅ¿ºÇpÙÈK˜'¡Ü0Žà"ðPKå*	oˆ  d  PK  ˜E“H            4   org/eclipse/equinox/internal/p2/engine/Operand.class•O1NÃ@œu‚Æ^@9 ÑD¢²HJvVæ¢ãÎ\lÄ·¨(x B¬|€]i4;ši¿>¿ \bJž-	éq¦»%L×úU+«]£ÕšëŽ0ó¡Q\[ÓnXñKoœSÆuœ¶ª½RìãX-ZÚ­ãîÉl2Œ2Œ	åÿâ×PŽ{Ò4÷+&LJ1Ü÷Ï‡G]YQŽJ_k»ÔÁ÷V,¶³áBþàûPó±ŒdÒ8É&÷åR‘;çÈß…$(Ó(ã@°ø3ÈîÆø$ºPK”ŒýWß   D  PK  ˜E“H            8   org/eclipse/equinox/internal/p2/engine/DebugHelper.class­Xi`TÕþ.YÞËä…„IˆD"FÖ0™ÉHDTh	Æ€™ ">’—00™gA­ÕRÛºVlUpÃ5âRQÛhµØZmµµ{mµ‹mmíbw»·Úï¾÷f	™„Aý1ç®çÞ{ÎùÎwï›ßyò sÄ
Nå*ªTÌPQ«b¶Š“Ut©Øª"¨¢OEHEXEDÅ…*>¢àRüOÍ‚gQ@^íì6S.7åS®ç´Úå²!Ü%î½+‡:ñ…jcW0
Ä	6Ú•©KZ¯^º©¹¥£³­µ­¹©³eSó²–æ-›V·ûÛ–¶·,˜6Ö¤ÎŽÕþN9K³fµ´/mko¨Èlnò·øým+Û*­îU+[Û|-›:Z–¶ù;;ÖñÄ4g¼Ïš»ª©£©se;i‘ Õå|[õíº7¨‡z½þx4ê] 0gƒ/íõ4+3¼Æ…‰@(¼ÃÅhHz#^#ÔÞ•#ª‡º©3nÃFŠô`¡åY‰DŒP7}«G£úNÙóbqV6'zzŒ¨€Òæ¢;Ø¥Ú5ú³¤+¡xç–¨¡S}B²è3Îƒ—ì66'zi„ÁÐA£+pJt§ßàb=¨ÜGë	Gûôx“} b»i¦Äj5'OPmµÛB±¸ê›ƒÆjÆÒ¶>´†í6PšÑa­_fõ¬Ò£zŸA_ÅRZ«¶è1Ã<ZQ¯‘:OIªÞiž ŒíÅápÐÐC+#Ö•]ÍA=Æ¥²š<¬ÆFkTïí£Ñ+ds…A£VÚ¹»µ‘¹mÌš½*î	6šRl5yðøNk]¿Ýè2¬ýÖèÁ«
•ÛÍÍD€¡È âÒØ0#WH¤\£™
„½­Ü€ J6WOq¢ÊÐžÒ4ÐlƒÊÒ=+7o5ºâÃº,4ØGv-¶±sÜÈ@°[Žd®²3—àÈèJÂÊêJÄA¯‰ž¨"ÝÕ;NãÓÝKô8-t¦;ÚR)Iwž­G’nH¶§·Ht›eâ!o›ÛxˆQ3"º½˜ÒgÄbz¯DwÈ§2.òqRLö˜Q¶üoÏ~5œÂfQ²ÊtRÂ&–Ø;…Y]ogu½Õõ‘†z+™=gŒ9ÁÛEÀz]ôA×£k›õ&B±@oÈ ;ç¿Ýx4ÁðPÙ5¶²]Ø9?'—ÉÄ}ŒV'uN['b%GÔè%?Ew&µæ»ÂQÃ»ÅÒÛ1¯DËÌ¦@CŽºDî•Tš—£R‹YHòØnfaŽŠ£Ñ[ý±1¾@kŽ
)6\lt“u¶d\ˆØ$zs](Å¡3³id˜hS…”1&fž&Å¬îQthƒÞ­Çuo[“D2/9“pO>êô#<.P—©Žõ¼19ì,@¬L&m^8AòH¦“®sD2®šâtC>J"é+'Y•d‘œ”·sÌà•Ë@æÇ¸$‹øy±ªñp’y¶[ºËºÑ©>n_LâRÇ«¸\ÅU*®Vq‚~
V+X£`­‚s¬S°^Áç)Ø¨à|›\ @WUSWP°]ÁE
v(Ø©àb»\"0Ñ—åá3Ãé;òÒ8¢3õˆ™4¢Óº88TéËÆó¨ð$vv—ú†Qù‚Ôñ†“;ûçæúpÊHzª™«Zöìå
Ër]á(é(_9/eÃŠ:§dÕ3Ó¨5ï(Z±HÀ›õˆß1¤ç×excÝH0-25,¸#Ñ5Šâ©GUÌ®×˜M¹oëÏ‚ÚÆº÷³¦\µ¼vvÆùd“2¬7•Ã»S98±vd¯üŠªÌÒ¿^~eM®m¹P*o‡ïb½ãd¦'»G&tå°¡Œ”ž0lÀñœÚÙ9ø˜Ø§Îé\ç=‚xîèª£^T›n«™¨ï‘É|Q8ºÍ»8êéÜš™ÍõÙb4+ËÄìQs×fwóúõYžV;‚Ù·÷×¾OîËºjKí1ÂŽ²Î1“aÖu–f_gl‚Ìº’»vdþ‘2îœ`šîÉqºù¡Åù3j7Œz3îò{?mÿ˜˜Á6Y™¦);³sù(È\w´hŒ’³¹àyù¨Ï•r³.vàØáwÌ¸ÿ €yÙâÔïÌ,'Ðp¦k˜"Å‰RÔHq’Â#¦áQW¢BC&j¨F¥†³qœ¬MÒÐŒg5´â‹|RôJÑ„/iX*E›—¢ÏiØ-Åb|YCž×0/hhÁW4¬ÂW5ÌÃ‹–á%gákNÃ×5|TŠ%xYÃr|CÃø–†Eø¶†øŽ†F|WÃ™øž†ùø¾\ô)~ Å5xðª†x­{ñ«"ÜƒŸIñs)~!ÅRüRŠ7¸wàSø‹ŸÆo¥ø½o;p³lÞlÕþ&Å?)D‘n‘·È[D±ƒý†BŒs`Ÿ\jþåÀ­Bsàv¼åÀÝ¢Ä{DžùRHQ(…"…êÀ½B8pÞ¥àW
úñg)ÞqàüÏñv1nÃ¯¥øO1îÀï¤øS1îÄ‹±âÅ¸KŽÀ_‹ñ0þ]Œ	ø?SšÃÝü&)Ëx@×K,ðsÅþ‡Ek…Œ¨I!òß’Rù¯I{¢o³í”w‡ü\wéÁ5z4 ÛvgåðÎ‘ä@‘?ÐÒã‰(ë8í2äß\DÖ=ô,Pˆ*‰-Öª$ÚÌòD»¬±ËìrŠYCÅdTBˆÅl½Œ<–A§:(¦?!*ÅÉÎ	ƒböaLXáz‹]ÎÒ¼!Ñ”‡'D¹ËY’¬Op9Ç'ëN—³8Y/u9µd½¬ÇåQ¿	ü9ù+å¯ì1î7N´R.B)åñ<Ñ4Tðt“0ƒr&NÆ,Â²–8žN¸°–XÜ 76Ž]¨g‚x±sÄRjk<glÃSl	™Z¶m^¶¤m®Câ¸ô¦…fgUJ™ð1|ŽeNÁ7måWÙ›Ç2þn^wH¶Û™? N\ë~
·¬s:‰“\bê€¨1;…öØíëÅ´C¢v@La¯0{ÅÌ1#­\HåÇEE†z”‹ñî1y@LLŸµžáæÒA§ÒUóèœÓèŠÓ™©g æ“.Ð!`!bXdÚTc†	YëfÒr½ƒG;IÜvŠ%l+œµ‡ÁÖ\Câ4Á„+t´ín÷”m'¬ÍŸ—ÏÑÓæö££ªpHÌg½`bþ^åÍËï‡ÃSæ–'ïE™§ª`@TI£úíÆ¤Q)ÛÕ{1Þc/Ç¨S#uärgpãwô”m”:â O•gza9œ”M(!í•‘È&‘ïN$_N%?Î#H"›HRËH©>´c©°ç`+: €.á¼+±×b­é¡EÄ -& 3=´‡ì:ÝDÂêM§G&ábÓWyÜ#BŸOG>wje>ƒ±,…¹ÆçéÅ61üˆž]ˆŸÚz:ù,c)OšÑ/“Ðõéð{œyfa»ÅšVÄiuƒÂs”i
§`ÞŒi¶ë, Íä‘ÀÜQq±‘yu>óbr¥Ó)›B—é—u\\AÓ-1Âj–ifŒ:C4Pe–Yn)’×†mèÛÐ&×3Oã&_ÞÂ~ÌvU7<‹ûö¢‚•Ã¸¯½®Ú3(Üþ~huÕì":ü»Ç‰j×3w½û
Íœ•Ÿ?(\G»—qÚÂ0Á·’´¶1ARD±…Q‰d»É<¬Ìî›iâÝK§òØ“‰ðs0`›Wž}ìç©7ŽeÔŽ¯Ž=G&®,ŸÇTY‰³gVÖ¥ùy<©ttsœY°Ñ`k5XZ™ZGhe	OœgMð‚ÙNœ]D»v¡;¢‹±»hí%¦•ÖiMK@­f(xEÈËÛ¶I·mš!mrYiwHT›¦J7çe?Æx“2>LŠ¹œ(¹"c»6JÙNnÇgÂ†óÒËY{å0†• ’{:~l1Þ±a³;Å°®4O¸žEÿ^´º£¿ÝdÍr\O¨Üs““Rìi_kŸÂrÜ1lç‹=í:+¯ê2&ã+"WÑ¿Wu×;×Ò%×ÑÇ×3un ?ìÁe¸1y»Y>i&Ìnºð	y—ØL[ÃH^†C\;ÍrÖ3t Å¯s?¾Ål6~™=’›Þ"×òU;$	øê,r„RŽOL9«l—$Ê:“‡c»gH4ÊÚMóóÝUÖUU¶ÐäÒ!±PRuUÁ(qK2žBê=¯ªàYÜ´Ód¹g&Ëòþ}(—åCûP,Ë‡÷fh¸dÏ½˜ÈžÃ80$Î°)ÞIñÉã–¸Ë.•û÷£Úm]©PX¬ßÿî’á¾ïá#|j|Nä3°
·òQswðÙ|'¹u?Ùÿ.2ýÝðót.î%}ÝÇhÝÏWg?g>@~~‡ð_m/á>pev$êÃ|A¾É‡IúxËŒ˜ŒÌëX‰ÇŸ“¨eÅ®í¹ø,Sc!×ÞÌuò¹ëøDê°nZ¹ÆÓ©5sKó´ÊŠñOÝåfv4‹–ÎÙ;Å’Â¢ÿPK9½»P  ?   PK  ˜E“H            <   org/eclipse/equinox/internal/p2/engine/DownloadManager.class­X	|Õÿ¿=2Éî@H0!
â’M²Ôb8Êƒ®dÌ†# M‡d’ŒnvÂî†Kmñjk[[kE^j[±‡-FHˆ©¨•bkOk/{Ÿ^=­ÚÃ¶Òï{;»Y’Ýøýøæ½7ß}üßlž~ó‘£ ‹ù¹Xš‹‹¬°{$]/é&Üåía#bÄW
ä,·Óêüuõm¡Ëº€ ™’†¦:CÛê@s¨¥­®)¸ÖßìoijÈkZ“bTCõÍëuõmþ`½@~Kóºú¶úk›ëC¡@S£€sƒíòéd³7¦ûô­}FÄÜáë­ñEõ^3fÄÍèNŸZ{Üð[«æÔËe+'«ckŸ‹“»ÖÑ!àÔºôHœwá°€KëííÚ–°NG[úb”™v3×Œ-^ê;â‰Õ6=J«ÜŽp(®Å™ÓÑaFH¬°ÃÜ	›ZG[Ò:¥-u1ÛFü#óú6i>§S3Â:ûÓ©ÇÛ»)iF8®G×EäžßLïÒãÉ(Öè$;+í •C'OÔ´7´=ƒ¶VÜ±Õf´9Í~ž|ë“.Z‡ôè6£¢pËÅhÄ‰MéÖb2ra£«Ó"íºtX1bõ=½Ì”gÄÍxc'ÒaÄš¨ÑrŠA#S3®Ö¶i¾°éòÕïh×{ã†(9mÚrµÎ¹J0öÅ°Ïj;ŒX<É8rJaRfì=¬V!jÈ}nDß^×m„ÉSGDF0'bfÊšU Qø3©±ª­Æª¶«º·¦Zt\á9é×nFu_´/7ztŸ?“]±(+G`mÔìŠê±X0éáÜì¼ÉÎZ•%H•3’lÙýJrÌÏÎÑ·%åÑ’LƒePëG#Z˜',‘_SÉê-|á¥.±F!¨EhöÈÜÒÉ	.X,à› hN2”¦ñ%¢æ6#F™–’JP K—xkDºdÐsN«³À>IÆŸ€šÅY,_Ó%ê’€sQ™=®uhqÍ§ïèå®"1¯ärÍFv{‘#ÜAæ
>ÕÀcd’+‰çN€71X+§†úË¦ ùt¡™„g„óÉips¹S)žÙÛ·%lÄº“mfµµj[[çÖD‚r¢z©#¥l;-F5z»ÒÑ^‰&]ÉµVÄQ˜\¶˜Túvª…ÔžÈmALo0£×4ë=tQGŒÅŒ]:?LFg,®ñÓK`G¼Û -Î¸éç;N¡'c¦‚|
|
ÎS°XA‚%
j,S°\Á
+¼]Á*~+¨Sp‰‚z«\ªà2—+h ômîP<J®ÑZÜ¼—ñgÃÈyÙÓ«I´¦3Æ‚8{& Ä=oîD­‰iav¦4%Æs²3Ž€$ñ]ñûã-`’ä–NTnÞ‘èo!zÊèE:ÏËö•¿HdI6‘ì–5î,¥1%É1Ä·h"|<¦Ä»jêŸ +¦øº1ãT,Ÿªc+Iu×D2qZ,]3ÑœŸk-™ f²šu`µ¡04u­3=‹Fß2HzÆžò/±Œç›F[PËüež4¯åD§)+IÚ­<‹&—çxÞš‹íx<qô˜K=“BL¶²$³è8(ÅRçy²B
si?©ÈÇÅYe–àú¬Ê*3¡NaOýž©ýšeÓÛ¤.¬Å¨@›3õŸÇ“á83ëÂL­—‰±2“ÎÌ—>ûjN:ÞœÂ[l¯ŸÇLdBB§¢qÂCÒ™µ™Æ¹\'3ë'Ÿñ/ÖÝ“‡TiMõO;mcGa²™F…²·Â;ãž´tGÍí2E	ù±Ìãk<Yþ¶)ÆéýTº)Cèë³6×IŸ‚§»µ?uÉþaªûé®‰Í÷T/Óp­ŠÙLÊ™lÄu*Ü¸^Ev«P™á=*ñ^Óñ>çÂ¡b3“\8U”1™Ë¤™‰9**˜x™T1yîPQ‰ª(Ä,¶GÅZÜ¥¢w«8{ùÅ>b¿ŠMLšð1æû¸Š³ñ	%ø$³|J…†{™Ü§b!>­âJ|FÅ|VE÷«8TÌÃçT,ÀçYÁ˜|‘Éƒ*æãKÌòeWà Ÿ=”‡29’‡^f2ÀdˆÉ#yˆâa&‡òC¶aØ…|ÃG]èÄ£Läê“¯3ù&“¹Ð…Ÿ¸`à)Âø6“_»ÈÐ¯\ˆà1&O2ù“ï2ù“ßº`â÷.2þ8“ï1ù“ç˜ü”É/\ØÊ&ûð“Ÿ»°¿t£O0ù*“ãn\'Ý¸_aò57yÿ´qüØø¡;ñ;7ìx–ÉoÜØ…o1ù¾€£ÎìÐéótÔÌjK5‰èQ‰šüŒüêÊÆ¾ž-z´%ñŽ¢³]¯×¢ï­Ã’“wö&_ä…Œ®¡D”Ö®Ùm×Wa*ÞKù°q×ÿQ[Bˆ³ieÃíôŸZ’ÖeÜ©©óÛà¢š*pÒÉl:ñÑÿsckë È{/>ÄŒâ,¢.ùr>=}bŽ‰?`	ï¢ÔØé¹ b«‡ñrÅ0:[ñ÷Ãx÷/Uxù°’V#ZÏ"óÀbr½Œæg6fÒP•¢†Î—­ó¥¥¹	½hÃÍÒ½˜EA
¹â°l´¦V·ü¸œöìÛtïü«â^ðàµ#§KmËÈâråÒBIB"ea:Þ‰’VÖ{¥·ÛŠ¯ŒõÚWÀ´
oyÍ€pÞlåÞ£÷žxuÄF	¥XE6üÕÅ( g).I‹¦,e«Œl¥ÌÀ"™eƒƒe•¬KþåÉ ^o8€
ïÈx»‚•C¢Tà8f%C¢H`òˆaš ÑéûO<Ë~Ù¥_ed¸”šà2#@s9åúRÊF0Í·å–o¹Tƒj¼‹<(Æ™XO±‰¹t®Êºó»È]…ûÞŠè<—8ŽyûñÇBû‹G„&uòûñ|­R9€ÿ–*éôå§PD-Ò×Jë—…‹›ƒN+ñÆ ÞîÆalo-²÷ã/öG¡
µÖQUê°Þ‰;ŠìC¢ØF©ØRë,uÝyÃèiUŠlýøÓ0:Z‹Ä þ:ˆÿ¤Ì–:ûñâü³¢ÔYY(^#=ƒ"§Â;(”KmŽ\ä<F¹pSÆ†)ž³)R~îÅ!ùLdsÕ×:ÊÐzâí¢¾]OÜ	Ô[	Ä7c5îFÊPï i#=]ØCÏ½h§ÚvàAÜCtv„žÃŒ´~Ý²+eµŽ¥:å.À»)ßn‘¶©OVž…ð~òt#é›[©ãbTÛäÃ)kU’âúpŠëC(è°ªv.Í OážÊD­^9"Ðh¿Ðq =ÞbGÍ È­uR¥ÌÖÞr‘JƒÂ6(¼/uVQîeIÎ°£6Gr*£9Ks†D¡@Aî=p<T1(ìU–±œØp³C;¼GïÃL«[öÃU5€ÿí;qÃÈPÕPãn•.…"‚þrBþB¾ÕïWÒÓM¡„Ù=îN¢wb»Lãe‰àRiÜ#Ó#äê|J¨4ÞJ©½‘”[ä:HûUØ@ƒé$ýKhxwS1l|ËZƒÙI;–rîÞ~üyHÌäFŒ+ÃUI³7Ã†ß‹H#Cd®%ˆ»Ž€îú´+OùVNƒvùV@>“/t1[6‡iÇÀ´€Õš­×k©TóKIXhôV‰2†ƒY6†ƒÊ*F@~/ñà¹JjðWÅ®üãq´…»i‚o î¸‘æû&JÐÔ‡·Hg+dÁ”³AêûH,¨—AqOKœ°§á¿»]Lâž'Kl+ì=ŽÊUÃ–Ò?´šb?ïž?8Œpk‘Í.hŒßHÖ›l•„>žÿã˜Qê”¸Ÿ‚.uàß© Ÿ©<˜*F5Mh
¦ÑLÒDÎÆäù„†{P‡»°wÓlï%\ÞCŸûeìçËÄ‡S±‡­Y¬$”o¥ÙH2‘v’/&ØM61OZ-gÊTP«ÊÿPK&JI“á  K   PK  ˜E“H            :   org/eclipse/equinox/internal/p2/engine/ActionManager.class­Ww|å~Î–t²|Y
	©·ˆ¡Iê§ŽQˆ@–[±k˜³|‘/Q$q:›Õ–¦-M[è¢-´´ŒBJ§I‚“(mCtOº÷Þû¯¶Ïw§åXJäüjÿüÝ÷¾ß»¾çw~þ?O°ÿvc±çº±Ú‹Ü¸±Õ7¢2¶K¨®«°Ök$8ê‚õAûAžÔ"ÁÝë	ÝìàjÏn–tF"}Á-;"á®Pg¿„ÅN¸³; a]gÔÔ“‰n5¡Æ4c80ÕR‚1Üehª©'bÃ¶ OL-‘æNBã\>íÆŒnh£Ã‘d&:–Jê	s8œ4‡·&3‰Qº„Ýpd¸³+ì	3Zx¸'LïžÞ›±)ý¾`W.²%‘ž]Ûz{‚Tõ’ã-âúú-k.Õ
FÂ"{ˆk{µ„I@l:ÈjÔlÀ)	²½OKð©££}ZLO›Æd×˜šˆi!îµ„f«©”&¢wŒèâáŒÆÕ´Ð‰
X´À„Í˜êH\+‚Å­Ù®)æ"$j<-x†‘4ºÓ1	µÖ¶ßTÍœÚ¸¥GË ³:¦‘UÃµ3{)%¿·‚·HÓ4ô‘Œ©I8‹dW2±Keµèò4µŒGùØzENˆP122é°º—†Vfwé”Õ‚£4¡ïÒµ<Èad($™	™Cg½œ7‡¹8[£ùlH:]Um¢g—Ø¥("ø»™ôÝê¸ê3þ.ñœ`<®ÅÔx§Ëˆ[ækUÂÒ‚PÏÈn-jÎaõ°3pæ‰¬-=>*®¹Ì:É˜zÜ¿MMYX/*ð,º:ž¤GÂlUÒˆµhì¸TZkõŸHN´¤Z[´DLOð|-ÏýÙs4ih~#CP÷jþ.E‘·”–Ê¬„5åŠj±®©l¾+-”À%å¥ËõÒ†ò*‰q‘úœ¢º"pÊß"§²•Ýœq_V4×që‹%²)óÍH¨qªÕÖÓâ)ÍHûCÉØ6k+á²S)ÚI÷Ï™Šüªuké45áÆ
5
Ý•wV2Æ‚F:¥û{ä¸.’ÉÂÏ—¦S«÷{É+Q|¯fª£ª©úƒéÈdŠ}à+ÖH¦cºÝPáç½3kµ:•ÃéFkRLæB[bÌ)'Î‡ZCK%3 Æ(åÓsg‘ÃÓÅÀ5“¹v÷˜EÇËÌù -6Oˆ¶Hh€E`Åá0­#™•šÑÄÀRÆí£>–ŒËetÈØ,ã•2:el‘Ñ%ãJÛde\%ãj!Ý2Â2zdôÊè“Ñ/#"c‡Œƒ¤¡GÓ&	ËCó¦¹—„61¨²nçÂuÖžL'?(ØP‰œ5j(ì?‰ðÜñ·ã¸ ¼†ÝØ”Y:¥b[¥Šó:®¬×Sõ[*P,8ù+§P®ïNæ$¯3PTÆTœ_míó«r¡…ÔAË+êB'¾ž7‰oØ3êêK•ýñ,W|ä.Ë‰ç^É”½´®þ4j»îäZÅÕí§Ó¼©ÑZ·Àw»ødJÙ:rëêV;Bgm)øç³NÌJÁó©<•Å¼à••ƒ–û®ØTºJš+r™ýð£gµ,¢e›«~¡ý»±^ædc‰ëTþ`)Õ…ßµ„åŽºà|v	V'2f$oÿ/YIÚqb+ÿŸ&MïÉÑÊ—ÃÞX§ƒâœÑZI¹”|ODNã6TãU•TEE¦`9nWp†X|b9¯V â
ÎÄ~KáQ°	µ
Ú r‘‚—á­
.Å]
.Ë°X–ân-x›‚Kðv­x‡‚—ã
®À=
®Ã»4á=
.Æ{h¸W÷)¸F,à}
.Äû¬Çý
†ðkðAaôAëð°8xDð­AËGÄòÑLà€X>\ƒ[ñ1b8èÁžð@ÇÇÅrØƒÝø¤XË1öÞ!²ÏzÇ”X>ëA³Œã¸7áIÍO{0)¬Lâ3bù¼7ã¨·ànÃçÄò…ZìÅ§j‘Ä'ÄrP,‡Äò”Xž®E
3µ¸GjaàÓbyŽŸŠs>bZDNø‘Ú•åGê"vFÚTùõ*>Vùb„3{G4#"šO|h&£j|@5tAg™5ýz,ÁwŒÁ½§?™1¢ÚV=®Ú‚ !ÍçÙ8·sÿ7 U¨&½¢ˆ®"½¬ˆvöÑNÒgÑ2©sŠh7Ë‡díYCäÿÓÚ¿…,'îÝü]OþJªžOñSã­™ÆWáùÇ-ñ¿suYGkð‹RKójÛ¸8=§a_k8ŠÉ¡üø	¼xßoðºfñ§jyy Žk==70âFË¨b›Àõxƒe~îÏšï³ V6‡§ñ ¾ü(œÒTÃa¼Ø8ŸLå-/f`½×²Œ±ä…Õ•¶fÖªØb?íò€²ö&Ž"¦ÍK[¦ñª°¾‰žšlO–§&z
7?‡•G16t_"ýõÆ#øå¾út3Ãøy¨±È…ìC»mÛäL:[Wà"öë6îåüÁ5ØnóÁmÆyVòÄN„YE­U¸o²ðmÆ‡ì€¥v,<ì#Þ?jœÅ¯ªð’áæãH7Ïâ×îÅîf¯c¿7·9š½ò,~_…6§Ïyš½n›t‰«ùœ>×4~Ú&ûäçpFö~>gîv>‡OžÆÏ|Ž©ÁX>hŸ‘§¿§Ò£<‡ý–€i=îl:˜^ “iÙÂ“+˜ò­AWmäÆUèÇÕ¼iˆ]¦^µ·³-úpvXõÙ÷Ì#´/Ð>ìÂ›éi1§Ã*¼†	ûçâNbÚŠvŒPÎI?ˆrç¢}I™ÙáH¤¦@r?¥…‡g	ÄÇá)–­×å­žÅŸ«"¼”ÐÍªŽ5›ÁwŸÀÕpgÓªÖYüÿì8ª×;@÷9V8[Û\>Öûo8ª¦ñÍûà:€nŸËë´á¶&«Í'ç*mÍQì:¿•pßšÁw¼Ò4^¿4o·É""Ÿ,2ô½Á}Ni…Óç8öàï9 Çà¾jiU‰	+j¢ÒŠ)blüX{àà–9Ðìä ¸–õtëèzJÞ@ŒTff„™ˆâUÌÂN"º‹Ãzgu‚cy’»{™ÑG(7ÅÁy˜zO1;…¼<›Í‹ÑÂëÁj<Äv¾ƒøq+~%óÒÎˆÖâµDz3‡n;yNú¼ÖÊš‹íª—³£é!ŽÇxW¶5;²­ïjˆ{aˆx,îM´4QÔæ®|¸˜÷}´á¦Ÿ»³¶zèCH-?Šñ!Ùër4H3øAˆ•üÃ‚a{†ÜÂç­œT·_Î»Ý’prr½Þš!ÿ²ôþò?PK?@(DÍ	  i  PK  ˜E“H            K   org/eclipse/equinox/internal/p2/engine/ProvisioningPlan$QueryablePlan.classµV]WUÝBÈ/M­[
„A¬ÖòUi›6Z
ú¡C¸„ÉL˜™°šŸü}µO¾ñZ×jEt-W}éƒÿÃ¿¡î;	_)Ô—‹µÎ½÷Ü³÷¹çÜÍÜüñ×/¿ø
ªâÝ‰ÀÎvQAdÄ´MLÂE•±¼¬ †ÖôMÇVP/2Y??áX–HùŽ« zÅt=_A4-üY±)\ÓÏ+PWoJ<¦¿Æô…k¡!3§ qÍØ4tË°ÓúôÒI4®œoZú¸ëù¤)	[ö½ÅtÁšöÝ‰=æú}g¶‚AÍ8¬EF„íà4!'K¯“%Ð–…gž‚vÇMë"e™YOè)Çº›³}3#ôÄ¬oø9†Œ9Óvë¦ÍSØ†¥gua§M› ÛóË2–,1ÇôÓ»ÙúËÄï.•	˜qMÓc{L;=ÃÖ*˜¬Ùq;'Ü¼<y§ó(Â7d˜~@çß˜ht•%“óŽØƒÇÍP`lÄ)Gv%âï#ì¯š"rèPQ¯¢AE£Š·T4©ˆ©8­â]gT¼§â¬Š÷U´+hK¥¬aJ3yXFtõ&—{—v…çÝ*hŒÑçÞ]ƒ®$ÿ“ŒÈ0P.Ã>är¹RA{­Rìa1‘iðH&d„o,¾¡'JŠ&èÂq ƒ¢aÜ#¯uää)ÇH¶PNÒ
¹dé'p¸œl’£ÂŒ-ñî×s*h¿î•/@Ûnø¡¯,£ñŠe´(˜‹$®@=ÇÃJ¾Cuö!(tøŽðr–LøíÑu–jîß†“åÿ³¬ü‰áÿ9sEGÑ ¢ZÃ;øDC.ièÄ†:(Âiˆ¢JC+Æ5Dð…j1©á¼45¸ªá\«…Ž›Ò$k1€ÒÜªC¦ë—¦w¥™«ãïù(ºqGšÙ(z0#Íí(zåòCLE1ˆ{|V&œe¾@ZÂ¶…;až'øÊ4$©ë©\fI¸wOTSÒIÖ¼ášr]t¶væ³»­¥ÿýR¦
N•¼¸µ³fÚæSáS7ëäÜ”¸jZí,¬
>FˆìÐØ([Æ_r!úÃø’v•«›\Wqlèé}û=ÛxÐsæ×hëƒílæCÎa«6î‚‚Y„)$ñ9\çHbeŒc÷žô<Çýçøêš³…¬ðÉþêÏøæÙ¯ˆ/lãáT1j¬d¨z“±êðý~‰þ¡p,ü;úž"²…þXø%ú†"_üÑXä'|½…9>Rcê+h}1uF÷$CJÁÓ¿·{ûv°¤`éžñLUAeƒT	`à4–p)¶glÉ
¦ÆëX‡‰,£óÜûVPýu6”uíUÿ„U²v9kÁ§¬»“ˆf\dž	®ßÆe6|Ž²mÃgìÔ:ûx
#d±öz)9®£€#Ò	n ÁY6˜eŠžÏy"HáóŠuØýPK)J›XS  ¡  PK  ˜E“H            D   org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$1.class¥SÝNAþ†–n[VZ*EP«¶T»ÿ…	ÑDSÑ©‰^˜í2n‡lg×ÝÁ¨oÏÀÖÄÀÇ0>‡ñÌP(wÝdÎœóÍ™o¾3söû¯¯ß 4±˜E&+‹,CªZkû’a¤ñš!Ûˆâð8ÃØ·ádÈ,	)Ô29®çñHQ*—›É¡º–ÏÕšÛ£M‘<4»í-÷ëˆÐÙKCŠÇE®ô§-î©CÐºŠ…ôÊHÔ³})¢Çåö¢„a)Œ}‡{ˆîð·ÛB†ï!‰Yº-8\úBrg]ô¢€žsŸØâËÃl¯4©þÈU]iªÎ“¦X.#­º‚äeôT™·0n¡`¡haÂÂq“ã­ƒ·±HZZÃˆ!‚ûCTšD1Q=¬J·ÄdµÖú÷A(µ\ýÕéSGá¯3¬T‡+°Ö¶1Y9¤mÃ¨mŒ¡bcJ›.åpWò8‰š6syÌ šÇiÔµ¹Jï²nÒ[H/Òö„«n¸I­úHJ¯n’pz¸B‹„¬m÷:<Þp;¦y[¡çm7:€§Ž”ÚÐ@±nÇžntŽYÒ5Ú V,ê2è/¡‘ÃeBow‡bäçêŸÑ˜û‚æ'“s[cf…a?(T73è	œ7x,Þ€Å©÷1_écaã§ÈßÁ4ùÎ&Äú¸¾‹Ñô^jïïQCýÓ3µO58F{eœ£õî™ü»¸Isgp·Œ Fešï7PK„ëqA  i  PK  ˜E“H            F   org/eclipse/equinox/internal/p2/engine/ProfileMetadataRepository.classµY	|Õyÿž´«Ù]mieÙ^_Èø@ÖµF`ò’,ÅkV‡W²ÌÚ1’F«1«Ýec§\$MÓ6mC.»¡$¸1%ø€•%@0	%G“4))i›¦I]Ò6½ïÆùoF»#iW–!‘úfÞ÷¾÷ÝÇùåŸîY"ºVsÑRUºh“‹ü.jsÑ.Ò\4ä¢a¸HwÑ¨‹>,ˆ•Önð WS"5¢:^wG˜‘Þ-¨l§õ²¤5Ôèlmïï¼­+(èª=­‚ýƒ3øÁPGoÏàž@¨£½¿'T¾§§°7ÔÓv`ÅÁ¾ö½]X‰ ~÷	Rû:BöŽÁîVF;úÃ½x(¡¾@O· ’Ã *ÕFF9µˆKZ)Ÿ­É´1ª§Cz"ž2ÒñäqA5EvöI}Ø$)Ó	=nK4;™mj:6…&C“y†2±‘¨Þ·4¿è”~*Êà¨c8>‚…w$O±œXCÇžÀF…~wF‹¦‘X<©·k) ÊôcF*ÍgG5ƒ¥™~ß4
¡­—5¢R’ÍÖ¿šq{ôQ-M·Ùt^ÆøÞfÛéòˆžÆ‡µ´Á@¬ºôT
®ƒß±èÖÆñ¶o½Zš˜–2YïLz”›‹„žLƒßrsuÔH¡‹´šab!}Taö„ë¾á1}ÜâÖ§'Ã,jLKuÁ3ýñ»ô¬»õc`á„êú1s
ZÔx;È·±£x©IÂp KBÍ=Fz¬&jÙÕR¾F|°ÞÕGBº†P–cÝOwÆ31¹JÙÓÂH™vºŒ´žÔ€DjÑŽj~#î7w*å2ªÅ"þ6xV×b³pXZè8¶4ÆcJÑÒ“ñä¸–î86¬'Ì¬ÎS„2±´1®Û6+ò›}é¤ÁWÎEµeŒèˆžÓ9¦§ýB¨°5öeßñXZ;fã\%w3i#êoM&µãA¤$)mG£ðˆS3¶Jü^-5Ö§ƒÖ›Çr~[šGš}y„©®Œ4‚	âò¨–J8Ì=£Å+Íúá†TZO@¶+šË×ÒhPÆ‘jRZéx
kGL&Œ›’» µñd¤IGK¤ô&T ‹kJ47kHBA×,´Ý6ÈEÓðR¦ÆP%È§Å¨Ù~Kæº"4z,bÄ°¿}Áý&Nø¦q=­hiÍÞ÷Ö9—Œkã2a®ß"ðK’fž! Zš{Øv
‹…ß@N'cZÔŸh6OéQ}
‰Ù+_ù/wÐTÞoõˆºe‘'¬<è*`ðÎE²è3Æh„&£Avññž…Ïô2›áúQô44{ÀÞé:ÛÆîë¼ŽÉœ%þ¼Q’— ¦BŒf´h³ÈÑÛª~K‘–Ë¹.(BhS&ý©„áo‚w1
,üKãµ)ÿÊ¹=oº<of™?—›JhMö³ñTÄ0ÛTw°­)aŸš•‰æé!NMhÉ”ž›n¹4›~b>’NÛ¨•ÜõÊm½Ð7–%æfçª9‹å‰ÌZäØœÙ¯Zh+‡œwgt©rr>{'ø‘¿¨ÉY—–
³©Ù¯Î”élw*Ã¡‘]¥,­%#<é1ƒ'|z¦ecd§íí;Ÿ]Ît\N&w:?\™˜žÖ`¿"£†6ÕóãÎÃÌÏè<#Ä;œ—¬…ö*PhŸB·*T¨K¡n…zêUh¿B!…úêWè€B
T(¢Ð˜B†BGºK¡¨Bã
ÅŠ+”Pèn…’
¥‚MKƒöñ¿Ó28oØ»6X|vcÛœ;ªwäX[cˆuÁæt^´}ö[œ=hZ,:j±[,:¸ê#I´è.s®‚º-øfû4˜ì^,“‚ö_†Á÷jðÜVgñ&‹#µÅŽÌéš Ý\ŒTV¥?°Ÿ ;\ŒîÍ÷Dp¯™“;gçÜn„£èÎbD9Õê<åŠ=€ä‘¼»æglQN6{š´äWQ»un=®¨l-X’Ëkíøž¡#è!@W×ÎÇògïlò\‘‚} àÆ,>vk ~_ü@ü!\ Ï_Á9äGeílóõÎÁ¹|.2pˆÑ«fXÎ¹îƒõêZÛŽ,žŸ°Žös3Wîw³6¬®´¹vÆc^@%×f¾âÊ¼£hiþêˆµZ_;;óæ%â–B+”çp*œ—c—KÄk
f¹yNôçSd–4.J´õ±	®žím¦©¶pŠÍ¼]´ØW43æ7àP‘¤~SèÆ…=S…â´»6PÀá²ëKÆïá†*Ã·«ƒ+8-Z"ÅÊjNº,þÚÀâÞûÅåÊb‘W†@_&	ñ¨S+ö{5¾¯&wÈÖ6ö&¾‚„»·¨¨Y#ÿJÜ¸†!=•‰r_ùñ¢ä¿¡Iþ«Ñù^*N¿Á.ºlfaŠ7ËbÙoº´ª@¥µô´J«)«R;ƒ=î§)•ÞN_T©Š–©tƒFªPi7ƒ›t0èdp½¤Ò[ü}E¥;è«*­§—UÚN¬Òv2dð[~^Qé6úšJÇèë,ã*5Ð7Uº‡A˜þD¥ëé[*ý6ƒ*ú¶JMô~ûS•ÞIßSé­ôg*]K¯2îû*fÐB®Ò6úJÍvÑ_ðî_ªtý•J¿Ã Š~Èà¯Uºš~¤ÒïÒUº‘~¢ÒfºÈÇàuÏÿ Ò»èyùOn:EÿÊàßÜô‡ôÏþÁ¸é4ý‹‡>JÿÍàÿü?ƒK ÂÁ œAƒJë<ô1±ÄCÇ§'€â¡O‡NŠRý¾p1p3P=ô ï>ÈW{è!ád 0 îúO}RlôÐ£üö¨(ñÐ§è Dƒ}Zlap‡«<P÷¿ü@,càe°‚ÁjklõÐgÄRW1ØÄ ÖCOˆ*=)Vzè)Qï¡³bƒ‡Î‰Íåôô¿ B”Óc¢„Au9ËËéÄÚrú¬XÏ ßßíò? –´Ç¹jbéþV†#rßü7‚@,¦'Û£Z*ÅŸøË‚hbæŸ£û¹ÈøS5>¬E´¤üö¶+f#'f6ÖýêkâZ€€y§q÷‘.{IV­/žIëÜïiœ÷¹P.Õ”%!bX•ëå¶u)Ö+mkÖ+lëòÑÛºkT¡|GÑÉ'*ûGåûR!ÓKË€¦–ñË1)vžMg™JÜX&wjERžãÿ7«¢ŸbO}z:ñì©«oÈŠ·zËÏ‰¦¬ØÕ „˜CuÓôhxBÜúŒðcR~Fl;EZÓôdxš>V¼žÊÒ×}Ž¬¸Ùç˜½B{®nBô…ÚŠú=i)±žÀF¸¨;Û°w-ê·™ö¡¨»i»TîzSúú‚4¥‡®¢ç¥ò=tˆ&¤ò=t;}Îl‚sêérˆ8°P=‰ýûrîxò˜Û Ô9¬ËŠÛÎ‰k§Ä‘p<ÝÕð9ÎÖO‰1A-ŽSÔìsL‰Q­‡ºëžþi:nX4œÁƒÓôD¸Ñ¡`}ç”0)#N^z™½\*ÜOúƒ=§šv z;á]0u7zèÍÔ÷;¨UZ…¡še¨Æm¤ÏÁ„j¸£–žƒ!Ûh½&—Š(Tì™T/à­„›œ¿’:˜éAH½Óô"ÂÜþ®º†	în¼@Kë³âÆ))¡ƒ0l›·lJÜU›}ŽÔ;MsØÞÒâô9³¢ùyëùÅ:pŠšäUž™;NÐ:æ|ˆÉ/Ð2;mýIê2ÙËýõ’¿ügë ˜De¾²txš>ö•y—Lˆžåµ{E‹Ë§dEw‹ç
û\bïŒ>›[ÜœuN¯gš{ÁzÏ•YÑîsOˆý“"Äg»N^š®?O½B?¢ŸÐÃV„ŽÒ:À=¨šZOWÑ­¨È Ú~ù©é·q
aŽôÑ â¡ƒÃDJaø¼Þ7"ö!º“ 'ÎÓ(M‚êE£¯iwÑ·)
™ãt‘bÂEc¢‚’2â	Ô3¢dEÜ%<VÄ—'eÀ©Ú\BaœGjûÁa:Ú´Ñ5À9!÷~zpN¬‘?YTõ‹ÐÿC4x¹ö^à\[ƒ²˜$w.oLY/äúÆßÈìúU&1H)ÅsmýKäg8bõ^¸²¥íàº“Œk8“ë$«!•ýèÀL.£ãT‰Î´Š~ø{¥•5&¯\¯•¶áCÖoV–ð¶dg,ÙMÙõY±½«áU±ÞR(œ,¬Â»qô=x»Œß‡.ñ~°ÿ€M…96Z*”CÑã–
¸›X*<j.ÅëX&šÄ	qSŠ\‚\¬OÐTJê‡lïn”¯(ªíy•ê¸q‡á«I"²Š>ŒL{ *}â?†Šþ8á'Ð²NÚªÿ:KEþ€TqæÁ½RÅZ¨{Tæ‚@'ù®Õ«›±âfèâ5)öå50;üÃ’»jÒ˜Ü­˜ÿ-p­ôšeôö™90wD<&¬°†ÄŒ¼ûe)÷K•Û¡ûYå‚®o˜ÑR:“k…&·ÇmñPsÜøöô%¹¯ÊN^’KTsïÅ\¢þnÅuË”(~®ìæŸzˆIgV´$O}eéÅI1 ³‘ãœmÎ£—ÓmÀÜà-ÉŠÖœÕÎ’Oæö_ZþuKKYƒŒ÷_Ù¤ØÝvŠÊ‚æu“FÆÞ~Æâe?ÎçÞ&¹loQ|ÊK6µ>®ó)™<ØâÚ u>r’ª}._YVÜÞâöáß³Žc6dÅŒÊŸö¹¹ƒ…QíCtÂ
Ó}HuÂÝR¥'iO¢¾>‹{
uÙu—ÚóèOãþúX§'q~Š†ÑkŽÀÙq!EÏ¢jŸCÙ<«ù——/ C¾HáFq…1‰^ö<}ÿ^¦o¡³¼F_£Ò×ÑY¾):j†AŽf’o<štù†Ìãhòú æ_)ô9G· œÐæúw­‡©å{]k5ðhã‚,7ý&òßiËämÇmë¾è[‰7N¨ÃkNKéaäÜEü¾Ž÷5æšZÎ‰ÆºI1Ò5ë–r±AX”s¢a¡í|U˜½æ;0í»ÇßC)¾ŠQþ}üš­K|Û
chWÒÛ`l	¨­7û-EÜ#%¤EOpgpsÎûPKÑ«©Z`  %  PK  ˜E“H            D   org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$2.class¥SÝnÓ0=î_º,¬?ŒÆß€iÍ(\ 1M ÒD7EEâÎMMë)uBâ"x”½Ãn¸`H\ð <ÔÄç¬ ¸k$ÇŸÏçÏþyôý€{xPDŽ!ë6úéÿC±Åá{†Â†TRoRÀ}_Dš&…&o¥3X#¡wù„h‹2y*cáë0þÌàìñÜ“¡÷<Õ¨žRÓ"f(§`ÀÕÈ{9Ø£•§ žŽ¥1l„ñÈ~ £DxâÃTªð“')(xQÇj$•ðzrâÕ±ë×b$mŒlÎ³¼Þ¡d#®Ç*MÑŠEBéQ”Óc™Ð‰˜®¾nÁ¶°hÁ±pÆÂ’…ÃR÷dÊÈHw'$ðx.z‡$*îiW¦ÒËn£û÷©õœû/jè•ßô©–·Ã#â>qçË­Ñwpä‘q°€¬ƒ"®8°pÕAk¸€ë6–Q7¿›6j¸ac·¨[áêQz¦ü LÈäŽÐãpHp[)o<IUªÔ¥íw§“ˆßðAz%»¡Ïƒ>¥ÏÀÕÿl›„ì^8}s}ÖÈRtL`å²1Oï(C-k„Þ¥è!b7[_á6¿¡õ%å¬,aÈ³#z}€C±A«¸”â\ž©¼˜©¬´Ñ¬²CÜÙ‡CqcùÜAöàdÁHdÊÕŽ—ÌäLTÆ*Ígq?åwÐ¦>‡ó¸/Ý˜Q:é÷PK|4³    PK  ˜E“H            A   org/eclipse/equinox/internal/p2/engine/InstallableUnitEvent.classÍT]SU~–ì&$l "Qƒhk­
¡d[Z…‚”ò		%„Zª“YÂiØÎ²÷£Óþ”zƒw½é…všaÔo¼è?ðø/ß³Ù.kº:Þx‘÷¼ïîû<çyŸ³9ÏÿþùW øF@lxd[@|F34gV@r¡\Z*,W7‰B©²9_,
˜+¶£êºº£³*5/Þg†Ss6YÍ0šÖ~[3­šk„ŠºiÜÕ®ÅˆïKâ/¯Öˆp³ZÐS-…vKVKÁ^Iêo0§cKÝôp}Oµ‰-ÅSË¼«éT$©Ø`¶«SOšòMÓ­ï5MÍ ºG³ŽD$5Ûg¥©5{Ý´©E¢„¿LkvÕ5÷ðZ{ÑÞ¥¹ÎßSï«Š®¥ ë¬¡êóVÃÝ'/ÔYÓÑLC@ÆkrMW<›Ê;÷Xö9kZ…Õu­i3¥nZL±\ÃÑö™RqTÇµL‡;Ø·®f˜ƒY†ª+ÍI…Í`JÔaPN‰^c¶­6í—hr7»dmÓb¾µ‰æ_ã–oê›Yšªo1Ë¦	«…DgO#†”òZäßCŒ¾-ð ðÐÅCLÊ÷š?={þg>wÈ&0˜À»	Ñ9­8–f4¦Éåâ±NÚVQÓµâ0‹ðÃ‘øÌÿ¼¨5B«ÝÔ”£oŽ “Çö™£îªŽª:T(3ò¢ýÍLl	‰2é_íþSÞ~ÚOa_®£í•ŒŸØü’—Ž‡¼Ê„ƒˆ©¶O+ôõ7,¼ÞXÜßßÿ×
O>ú‘- Êx=2â—ñÝ˜qŽ‡³øTÆ‡¸$ãm\–Ñ…)®ò0›Ä’ÈcŽ‡/x¸ÎÃyXâa9	ó)Œ¢ÂE¬¤èÝÿâ‚¹Ë/ZºdiJÃÙRu—êlÔ_4Ï]ÐW¤)Kîþ³6ù{~e˜uº‹Tº‘¨ö¦*¦kÕÙ™Œh³‹tíÈÈ"¾â7>¢Z
ÕSÕŸPÕÃ$®DPÐ¬òr2Ï[É+o%§¼•lóV2Ò[ÉiZÓÄÑ…koQõ¼NÐÚ—ËŠ)±õ£Ø¦˜¢´]/r¸CÙJ»ç1É/WÊ¸ÁË¸./ãRb^ÆÅˆ^Æ·—¼Œ‹{2f}Qw7­åÜØ!ª¹ÑJ¹¡Örc-¬ç²béÎe$ñ ƒI:À@FŠ ÷ŒÞ~ŠÊ!6Ëe¤Š¹l¢E<Ùx7ÆÈ{‘€<¤ˆq/ƒ4Æ‰!I×Iê
¦PÂUoÔ¶¤`Ôr0j9µŒZF-£–ýQyÆOŸßLûC+´r6)÷7¤Æ½‡Óž¹ÝàKè> ¯w‚ç"Á2Mù2x£¼	NãJ¸Ô	^ŽxNðÚ“ðj$øÍ |Å§9ø±ÇÅN’rˆ$ôá3ŸdÆ'é'’òHñå1âO±Ú9K%ÄÔ0õr¦¨›¿“‰¢(~I|ëTs+Ä!o—}5=œã»HŠ;!Šž€âhñhµH™h)š£Éñµ×uûPKÔmén–  É  PK  ˜E“H            <   org/eclipse/equinox/internal/p2/engine/ProfileWriter$1.classT[OÔ@=uK‘Šà—½"eWD\bˆ&MÖKâ‹/ÃîX†”»]5þÿ/>ˆÑã³?ÊøÍP à"a›´óÍ™ï|—3ÓùýçÇO e,3tçë½K2q•¹i·±nïðH0õ+Xk!C'b·Á`Ò¸.¢¦Š$[eý­0Ø[ü=w|xÎ‹-QA«q$aHC­XúÎ~B‡ÃlyŽ¨ûr§)ñ®%ƒð£#ƒXD÷Š#OÂy…o¥/^G’–æ:¡e¨ä™vDòß1oð˜;®4cîû|Ã¯H'†ÜY”CURñ¦l’ÀjÈÌ0XTÞ¤},ý.0`¸DÔ:ie‘a¾#b¦LÔJ[êÿT Ò›ÚÉ}^¬µÛÓ¥ó¯Røáü¿ñt@‡ò…ÚÉÓtÒ=A•ûB¾3=ÕQjÏ=¢¸	'ñ.œÙir2¨Þ\›öÚ7ìZÅéžŸQp-\ÆM]`z1nÁÀmeMXBÆÂLZèA.ëÈ›FÁÄL™4uLÜ@±#(©Ï4ü•°A÷ÆÀ“ î‡MÚŒg"ÞéÖ°Ü ÑŠÏ›MA¿Æ@t|ÞÚÞÑšª…a°Ö¹¿Î#©æà±Í™V:Ñ¥´*½€Ç-uA™«a+ª‹§äƒqªhWÁl[5E×]7½]¸Cè²æÉî¢Ñ,–¾b¦øå/zý¡Âô
]s˜À"YÙ
Äh‚ç’(ŸÈ3Ec¶ô÷¦ôw•êègôŒî:§Ñ9…ÎîfÔ¬lL’²Y1¯3÷£%™”•Æ˜Îž¥ücÄ¶É7E½tÛ©ŽlRÇ]…ÐØ_,ýÂÈ½{¸w”®W‡`:…j-…ª¶–H5»Fiät«ŒÔÏ_PK†]¢  ,  PK  ˜E“H            :   org/eclipse/equinox/internal/p2/engine/MissingAction.classT[OAþJ·­«h/ˆ¨XÊe¼ß@”‹´€Z$á‰eXÇ,»ë^þÿˆ¯jŒ&úhâ2žÙÖZÚ’ iræœoÎw®;ýùëË7 QL¡5…60´ægHŽ)G…ãéùÇËÅ…‰…çE†”(…ÊufV–ÕeÇ—×ÜÈ!()<Oj%±¢ôaÈMYŠBÉ°Ï’áD•ÚNÖ¢ô2Ÿ	Ç¢û¾—bCp›>cÛÒö„oEëÒ	ïm–¤§‰”ñ¯S1ô•c1tÕC“‘²W¥ÏpÊõ-.K¶òÉK®/¹9¡Z—ä(Â(`àµòU¤w“+'”¾#lî]âÒ±”#ù¬aIb\Ù+CÕRnxÚ_ïÀSü‰ïn(=ÚÐ.´uŠU
¾s„Ýµîn`)…ÊæsZ[Æ¾ h9áEG*tÿL1AÛsi]ÂŽäüƒ¹QÚ@»ƒÈ8làˆº²…úŒÒ~Ë`œVx„ôv]ÇLyät­ð?ó%âHSân£"ÂÕŽ56QƒÌ¯¼”¥ptœxGrÍúíÈ5¢ú] ÷¬¬?×˜¹iÎáf9 Ês ÿË¹º¥ìe%SM²ü[Kz7šEÙ[›K¹ÿZÕš3‘Âyi-˜8‰AI$LÃ°ÖFLœÀ\4±WÒ8iôázgpM‹›ô`,ƒS¸A/FµÓb<ƒ³¸•Á9õã=²)wUê·A_ð\´¾"ý±bKý„Ü’°…¯´];w‚¯½?Ùÿˆîþ¢‹Êr¨+Ÿ2E7òKò¾²%Õ{†Ê ZèGÝÆµIgý×'q™d¬%Â[élÏoc&?ø	“ù¡O˜zfIf‘ y‚äIšXPÇs„ô–ièFˆ5†ÅšNÔBú~WÒp:õ][þ#&ßUƒ'c°/h–*%âMÈSõäþ¦d—ÈK“ßÐŠ[èœþŠž¥˜øŠÞ%]ÄgÜÛÆñRYöÝú&ÛR·ðh·p¿,?ãñ6¦¿SœÖšÜù8wg9~uÓ8ŠÝÏWëÒÈiOãÚ¯’v¼Zß#²4?ñwßÕÅç5ñÕø‰†ø‰†øÏbíÉoPKÚM  é  PK  ˜E“H            D   org/eclipse/equinox/internal/p2/engine/MissingActionsException.classTÝrÓFþÖù‘cä„	¸­ùkm9XÁ¥	„’(N	„a¸ kg£.#K®$S ÑéM§½éL¯ÚN›0e&Ü0½è#ô¢=+bˆ3ÓúB»{¾=¿ß9«¿^þ±àîÄ1Ç`q†¾ln!6™a`&Ãàœtd0Ïpb‘odÄ“ºhÒuf3U7Ó¾/+Ãë
òÉ LßÃÌƒŠëY¦¨Û²éS|Ù’ŽûÄ”N <‡Ûf³h
Ç’Ž0W"¡‡K£m_7x¸é¶œJ7›Búk2”k­ÍMá1°DY–	%é-w”ÐølEø>·Ã]­Ï'p•;
a’áä#þ˜›6fÙ¶…ÅíÏj5„\{]:ÃØ®ÒZà‘ïÅvBÉFg,†áÆ;ù˜ÿ•–(K²8ß‘ó½˜ù5º9 »ºë	ó–ç>–Š¹ƒÉ}"à<àæÛdOtª»¾%ÍV m³ZYc8èOr»mp·|•Z|!‰xàFŒ|õMñ§¿ÖŽhÓ0¡á˜†ãÒÞÓð>Cªòn›h¾Æ÷€Qïèjº×™½Ò“á.Ùäâp6×-Û#Ù½¨z³¹ž_Øl¶GSxŠòü?}¦xË=ÇëÆÈd7Föïé….êÈÍÚ#QºEÒ¡cRÇ8èÐÐ¯ã ¦tœP‹†s:á¼Ž>Ñ‘Ä´ŽaÌáC\B8Ë	œÁ¬ZæÔr%pI-ó	Rù4œR1Ôm4ß%wƒ^E²Dƒp'XçvKý¤*ÄKµÕ¨	ï¯ÙBMµ[§§ÁéÜÓûLVAÕÅXs[^]\—¶ ²ˆá>@7Cé$UCÕÒ¹0ÓZ%i‰îb´ù§XÚÆ²‘ÿ¥_B›[
'}`qò—ÄqÜ&i,²@&ž”gÊC1ÖöûÙõÓ¾iì|‹ä3œ¾ŸêÛÆÕçÏpæþ6®Uú.ÿˆ9#]¬æÏnáÆ>»G{ùOŒåS1%)¸¼…Š:§û?7v¾C"ŸbJü:ÆÒÆÎ÷¯^üŠÅü®?ÅÊÏoò¦,A•Pv#TõQœBš–¡.å¨…SÔ£â¨DÍY¦Þ¬ÒýÂºŒ(ã6OG‰¹œ¥z&°ˆÃ¢	/„ŽÒ9ªÕ¤Ñ>`ü†Òn*ƒ!X]ë‘B›2†µPkõ_PKÂèÙåv  ¢  PK  ›E“H            .   org/eclipse/equinox/internal/p2/engine/phases/ PK           PK  ˜E“H            X   org/eclipse/equinox/internal/p2/engine/phases/Uninstall$BeforeUninstallEventAction.classVmSW~6/n+ÚØZ@‹¯à† ›¢V
ÛTÞ$HG¦s“\Ãu–Ýí¾0ö×ô/´ý C;ÓégÿA?÷t<w³‰$°d†ÜsÏ=Ï¹ÏsÎÉ¼ýÿÏ¿|‰­ú2ÈàR—$õü¶‚3óÂþ‚­RÚÜ./—~Z[\-)È±z½ly>3MV5ù
RfnÑªòW¼øœ’48í³ôYáî¾¨‘ë,m¶ì ¶ëØB'D àüK¶Ï“Y£â»ÂjP\è
|a«ÌQ0g»ƒ×LáxÜà?Â²_”»3gÚàVCXÜèbUÚ)MõˆÞpíÂ$š÷z8»ÌãžAW5ïU°ù‘È›Kü…íòö>d¾Xó…m)X?9©kï›Ô(Á%¼xFy£uJu“.^LEZàÌb³«c1€VÝÛ¥»sr ç£#}$±Ûã>«3Ÿå#—u˜Ëèœ»$HZ®K«EEs‚ª)¼Ýh
Rþ® ÈT`ÕmçTœWñ‰ŠœŠ*>Uñ™Š‹*>W1¨bˆ†|¥{,çœ[éLòWN7\ÙêrŠ!‰eßT‚èq®¶Rèt\hl‡t·³\óGKzÈ³^}ÉkþÜá†õCÀPet(_¥¢žÿ m9dï_É#Vh<{yÕ˜~”_þ¨«+0’vlàm½k‚:µ„­rË{TýŠÏüÀ#ÔSý£
ÙSî_¡þ¬×¹8}YË§ë]~[ƒŠ‚†3Hkø·5œÅÜÕÐ¯4h¸'Ogû0†¹,®c)‹¸ŸÅ(²Èc¾×ðm?~Ó[X¤é:é­M-Ûuùv”-‹»Ë&óè(¿÷Äm-Ø«rwKJ‘Ïƒ]cæ6s…ÜGÎ‹Î_œÖA_E4,*¸Kv¶bn?ß¨6‹)Ù‰vò/Iÿ$
VÈ2hUhM¿Áw¿“‘ÀZ —±NŸZ3 #˜¢•îÁEIð¿è£HàÇB.u€ïøúj!—Œì«k…\"²ÇgS…œmnÍ¦‡Ò`ù ?ÈíØ_¸þt251”JŽ¿ÆÃ7xp€rÊo![Ig8¼f„¨\Á ®’–k˜¦–<¡ŽHŠMEic‚¨jxD"ŠDw÷q	Ê7JÈúe’¢u”$m£-S"§Éz–âk²®´åþÉÝy/÷F¼\’ó¥ˆNRT*Fô(h²4èD?OdÇI@èLà9&	ßißiLÂ'Cá¥¶ð™HøÌ1Âwº„'°Z¬Òš¥“QÜ¤r¾PK+3Á”Å  Û	  PK  ˜E“H            i   org/eclipse/equinox/internal/p2/engine/phases/Property$RemoveInstallableUnitProfilePropertiesAction.classµU]SSI= xŒ+¢"«.«! 1~a?uKÔª}’1Žu¹÷îý`qÖRkÿË>j•bí>X>û£,Ï\„„¢B,+•žž™îÓ§»'OŸÿÿ ànw£·ùÑGéiíêhF`HV*ónIÇ‘KŽzÈÓßÏWA¤U(0\v”v0È¨UUŽ#%ÐõXaÄ UE9D¹ƒ[Žïq#ÝŠ@ïS¹"í8ÒŽ}Gú„ôê7W¼ j«²£ýPÙêX»Þª­ÝH®tlÊVnU»Ên´<Ñ¢?™=Ös8ß¢ƒÿD†*´k=(·ç8r_-{+ª¹P†Î×z]-GÚsŠÛEù
úÚ ¯èÖÚ­ÖÝ½@Ó@:‹^”Õæ>l\=;¶ù*ëË@.+¦`Úì×K”Îè‰æMÚ,#“ÜÇnÅËÀÊ`o}ôg°/ƒœ@ßÂ–—f¾©±D˜l¡VKº\lÕ¥¡GtUmºîª½Œ3µmÂ³²"#iÏ7`ÑéÜÖòN¯oéVíÅ(à3(m:¹·ôT•£ÒÌnýj'Æ¯”o·fðó£m%¹}Ð½L¸“ùæäG›æÚ	Ðô°¯·Ò bXŸÍ7nå°Qv»‘^æOd1’Q2øïù¶^BØöã¸…C±Ð‰Ý(XHcÌBÆ-dqÚB&zð#Î1•ÅŠYÅ9#.q1‹c8»GpžÃbÎ«p†Xó®«‚9G†¡9}|6wãå%<0õÈ-xeé<’6ûÚáÀÖÃg~ý¢·þÔ&Lžã»¯=‹ºê2á€PÙõYy“†8ÎŒŽñ_´ƒ_¿RK!OùÃæ}¿©QbÉ1Jy•»"ïR\³…±w¸\xÙ7‰ýeš6€ƒë”V¢g1ˆŸ¹rèÂ¦•Aø—ˆ]\'Çr©ÿðK
qôÎXNÔô¡»§×PºÜY?Ô¹†+ïp)Q¦Åë„‹‰s˜‘€1"â¯`’ÿ*&ðW»¸Ž_‹m´IfóÀOä1ÈÏœ Þ0r8ˆ“ÌðÆkcj£“Ôï–ý:gÊÂ[\ZÃLû¿ë9Y¼ ƒ—äõŠìÿù.ìS˜O´›¸–tDðãÄPK”(,QK  P	  PK  ˜E“H            \   org/eclipse/equinox/internal/p2/engine/phases/Unconfigure$BeforeUnConfigureEventAction.class¥UmSU~6$l‹Q+Ðª¥æXJ[µ€THSò6¦Dëg³\Âí,»q_˜úküê;èŒãgÿÆñ¹KÒ’ÐÄ€™Iî¹çœçÜç¼Ü›¿þùí ·±›F:Ñ4&Ó¸®a(—¯i^•®×4ÕòWµJ©üÝöúVYCÊj7Ô ‹gÂŽBAÿ†à>Ãßªð¥MÕ(7½È>lzR9'd¤aì©ul™Žå6ÌjèK·A¿X…Ò1·¬¦†Ïo˜Âvd3¦ø>’®÷Ìdá»–c6—Lá6¤+ÌŠ„–ãXuGì‘eù8¦´0 z×÷¤Cš÷4­@æžk{îlD>±µKc§7Äç“x©­‰ù¯Û¡ô\;ýûÞ±èxzˆÍ@¦Pðz˜•Ý¶•ÕƒnDAº´Á˜õÓÞÎö ´«ÿ¢€wû;Miv„o¥¸Øv$Bkß
-³ÒÕ`ŽWÓò-Ú…Ï„ô¸¨•}%µ©Í¨îÈà°5ÉðPÒ3¹ûžŽ×t\Õ1¦ãuYoèxSÇ[:®éx[Ç¸†ìf÷p®h¸ºÙ1žÔ,n^lÄùfPÈ¥'›Þ%$×ÒÕZº.õríÙ%‚îu–lõ|YÏhvêO…®¬7™;Œ³lÕS´˜Ëÿm5h/ßÆ›Í?'^ÕåØ¢øJÇ;¹®ièä—ÜÜP±ŠÕÐ
£€¨'¹Kd Ø?¾‚ú·ƒö÷âÍ­\¬ùšÃH¸%îÈà®ÜS†¯`÷3˜Âƒ¦±šAË#¸‰OFhXÁ,øt£ÿ{™,yûêþW\Wø%Ç
x‹ÔÝ%§íè¨.üÇ*uÅ=Ûrj–/Õ¾¥¼Ö©ü¡Ù6\©Ê†ËB«§>Sõ"ßâwfìÌ]PõÇ"©ç >Cü2]høœ’ÉUãš*<Gég
	|;(å;ø’¿Æ©wó\y*>¤—ÿMy˜ë×Ålòøl³C-ù½íb6Ñ’óËÉbVkmf—S©_ðé	©íÌï˜z2Ÿœ›H¦
¿bã9ÖOPN@û)f«èLÆÇÜ$•)Œãëþ>–˜Ñ%Eqí”F‹¢’&P$UƒÖëÌ1AÔF)0Þ‘£¬G’ëÒX`j›/ÒTÈÛ”¶âR|DéÝ~éÞºtºCLw¸oºyR*x‘4çHvžé.îÜÿH7íXÚA…k†–i–ú3ŒÿPKÛËø1Œ  ˆ	  PK  ˜E“H            ?   org/eclipse/equinox/internal/p2/engine/phases/Unconfigure.classÅWiW×~-Òq02n“8KËvìÄÁÄ‰ TÄbƒpìÄ!ƒÄ8ÃŒ˜“.éš4Ý›îi³µMºùCêÓƒëúœ~«?ôô?ô?ôô¹3Ú’­BÎ)Ý;÷]ž÷½Ï}ßYþùŸ¿ýÀq\kEg+”ˆ÷¥¼qAB0žS(žº$æð°nêîY	-Úf&çæ“ó™9	³É¹±ÅÌôèÌôxêÙÌù1	fWUG[Ì˜YË\Ñs[[³mË¦÷%	²šuuËtI]^&4Ç¤aHˆª+®f'=­„VÕvõÚ2^é’>Ê’¶bÙZÉêžlÁ¶5ÓÉk¶j-´¢Û}Â´Êjtä4×·žRM5§1‹HY$ Å¢‚ßÉå¬m-ÚÚ”æ8tÐEÙ¼UÈ®æ-ÝtgÅàV„ó›yv
’tÕÐ_ÕÊ	)º“Ìç=«“±ugÜVskšÀhÕ¹aÕÌ´è	÷^Q7ÔDÁÕDÒ¶ÕÍ´.¶²¿"µC+n½«"N•aÚ+Â)5O²×,¦$4AS»J°KH­Rv÷[v.¡e=ïh‰,‰MØÓÕ×´Äœ«ºr²ÚB[/è¦u5Ák¶©‰ü‰„fætSKÔpüT“n)ÓqUÃäd˜i™¶3»ó÷*OB¢Iïâs›O6é‘œDUmKÈìÚ÷á¤(ùŒ9ZŒm°0JÅ½°{Ü¯KÖ®ày$Îiî8[Â²7Ô@ÅÞÉë	öÌ†î]7s¥0Ç¸­i®º¬ºj"Uszmà²^ÐìÍÄ91fXÜì£¼j«Òl^;Ž¶\îiÙc$µ,®lkEÈˆßîTw-»Âa¯rrWuúEÜjUÁË(üŠ¦çV]‡e<$ãaÈè—qDÆ€ŒAGe$d“q\Æ	É8)ãû3íõ¢¡š96“M^ÎH¸/]§Å)ïN×kr*:ªEÛ}émMNÉ‘tÃ6Nñ`r6Ë|Ê¿Ðúð¬ý®§ÑÓé=50Î4‹°³|é¯ë]vÖ?Xš>~ÓúåIÇ£M8VŠ…'94¬h:MÕ;òáÝå|–x5±¨ñºU×°²ËÒsRÛô€Nm/Éá¥_%™YºÂ@žßþxßN»$¾SÚw©Ö¼ÜTâ;¥þkKOÉagcÅâõ5"N÷6·ÒÓ•N§©ØÍó®#õ+ºùŽ‰¿[[Ô”¬ààdƒœïR¶§†jì%R|¬™pÛ_œíÜžÙÙyŸT›ØAM"SotG8]§RëÔn½"_ØÁ;ë¼Î¾ßü¤¹ÜÃæMßÇ÷˜sÍ3ñx ö5ó8ü÷ÿgMÞH?ÙÝ*ˆàœ‚¨N‹¡# @FPaŸÁ’‚{KMA+
ö!§à¬*8 ]Á¼¬à>
îÇš‚C0ô"¯`ë
z`·a›mHá•6|WÛ0…’ø¼¾$†¯D0ŽoFð,¾Á^‹Ðîbøš¾Á¤0N‹a_`¯G1‚WÅðÕ(FñÅ(>‹7£˜Á—Åð†„Þ;¾rºó‹spÔZæë¢’2MÍ5TÇßûÒ<ÐéÂÚ’fÏû_y]i+«ª­‹uQØ½]ÈûMQÑ6§çLR/¾%"sV®ãÞ;kGÕ;ÑQqîxÛž€øC'Áñ·\¥D€s¤ÿ:¾×{è~üg®Zð‘q½Ó¿ãÕ¾%žÂE)‚gÐJqÕ…Ö9TD~šÖÂ_îïÜÀOjaÓLaÊƒíöÍÊ°r6ˆOãJLò¬¢G¶ð£Û¯®•Ã^³U`Ñ2Xq<çõÀ¢Ž`Ò)fÖJÝº ›º…ôÅøÅô-LrþùP°?¸‰$lá­¡P,tƒ±ÐÞŽ½é’´üþP8ÜÂ.ü¿|½ýýÁw·ð³!9&ßF4ŽÉ[øáÎAaÌ /å³¬y`d=‡v¦ÚKxÏ£/à.ã	,’…—X¿*t‰Y¼ˆe¬ðßDÎÛêyå­®c¿·Õòu™›m§Ç½Dÿytðd”4£¿@«gpœçIßEÎO`žÌÿ¾H¡¯{±¬[¤îá1×?—£œùÁëøÎÇ5ò²—¥âë‹Yñ)¸þ1à_ÌKæ<2Àc
vµÄB7ñ^ Äü¾AðmŽ…oâWÞEÏ`—$ïH¸‰wÅ Œ¯ãÛ^26xÐaäÑ	›k}Œx^6~Ä2g#x’ÌKÞUÙkñ®GÆ+õ<Ê3
m˜t™œd9uaŽ’S¾½J{_÷u>Sþþè]ý	rîâÕ$Ûð×,Å4çß ç¿PKFŠõà  K  PK  ˜E“H            i   org/eclipse/equinox/internal/p2/engine/phases/Property$UpdateInstallableUnitProfilePropertiesAction.class¥UßSUþ6ÒE0V¤ŠÔVÄh)­˜@jS©á‡ŠÓ/É%ÜÎ²w7ö¿Ò‹£ŽÏ>ûà_Óñ»›	Ã„øsÏ¹÷žïœïœ»'¿þãO Ÿac#˜40”š?4[SŽ
ò¦E¥²íø°mqdË'ÜÝ÷Üšô%}3e[
ï’qùB–ë4=Vž0@URNS^â6ªê{4„S10öL<V=P¶µ#j„t['ë®WµdÙV5_Zò§ºrÜ–ré9Â¶jË–tªÊ‘VW 6r¦Ofv¬lr¸ß§CíDøÒ·šŒ^(æ8û¤Vì-”NçM½–å:V.ŠòÜ¯)ü\ù¼­œjËmÊõ/»äÖ½²ììCûè@xìXçQ¢&<q*IA·¹Ö*QÌ—eW7æ‡hT‚Ð×Àpp¢|ms™]¢]w*nfoÅ1ÇDoÇ‘40^<×òœÅÿÕj",õ‹Ð¬.]Vûuéê]å€®Wj8ã,_‡ðlŒ ’°¶»°ètï|y×¦-œªU
<>Œ\ÇÎÞÑ3Yrù«ú5w´_.5h!õ(ZIÍDòâ —zéps©^òó½[6	Ðó°·@éÑYßMuožƒåø‘–WwuÊO¤ˆ î3øÓÔ@/¡lïàc×µø s&†1db‹&ÞÓ"†;&F‘1‘€e"Š¥QÜÂ]-V´¸—À>×b5›øB‹œk	ÜÆýkøYM·Âcn;Žô6máûz0ù”vë§GÒ;Ð53,ºea
Oi»¹9y~óe­u0Öz~ÍÿE%UuÈÊãY¢1"á¨[¼ÊÇJR·˜:0Ä‹;Ô"HS^ï´'&tÉÂ›¤ˆÊG´VxášH/¼Âƒôoøê—ðþ6eŒw€Sš¡žÀûø”+G3ÿÝ#!Â¿DŒq}¼ŒüŽBáæÎBÒhê3»wÎðev8½xcø›¯°Nûa6J;Úy*é_±~†­ðÊ†ñs˜¥Î`ŽÝ˜ØÅöÙ¸o‘B	`‡ØÀwøOÃó,šjíÝ¿É“I|Âl§°Œk˜%öi¥X‡¦qƒZß´YjÏùvå–©M·ÙþÓd[¸œmƒ	e“YƒsHy£Á7ÏÝ¦ß3ƒ˜ÙÌP0Ó#æWa$²8ÆN:˜ÚLm¦Ù6ÓL›iªÉtÉ¦….¦ÖYkEVUwÛàëú{0þPKä“L°¥  Ò	  PK  ˜E“H            R   org/eclipse/equinox/internal/p2/engine/phases/Property$ProfilePropertyAction.class½VßSUþ6	,„¥*mQ!	,¶@(±­XU
¶øs	·éâ²w7LyôÏè“}Õ…Ñ‡>9ãåøÝÍJ:)Ã8™œÜ{î9çûÎ»Ùþýó/ b§	—šÐ­ ÙTÐ8gÚ¦?¯@ÙR Šç"“÷…‚†§¦ëù4Ê
ÊÊeÛóË2¶-±AzRù@(h7ó]''\ÿ`Ò°w´íû†nvV_÷]ÓÎ*hTyß´ôU#G0§d|×q³ºÈXfÎºø1oÚÎsÝ´}áÚ†¥çnèÂÎš¶Ð+(TŽÕ‡ŽOM‹YNÕïp©^ÇÜ3Ã^Ù_ÁÊù‹”KûÅŒo:¶‚‰ZáN¢x9S†Ø7=Z³	%·hÎp=AT}È•Êq9W™g¿+öœ}qFátÎ+Ø)¸TÖžÈ82bŸW5J'V<¬ŠÕRPwÿ™IÒògpœû¼½ãp^÷+/Th*ZU\VÑ¦¢]E‡ŠwTt2òJå@Î2ß•S#IÍýzûóæQd¤ñz#ó¥Ëô[¸T ÕíZ1WtM_èH2àäéªÎUWþ5ÍÚö®Èø³óôëŒTTªË½ëŠWkåól6~ÞRHï	‚q¥x]ŒÃ7ôåŠÞ“ÌP¼šyÍd†k°®ÇÍxÅpž&–q\¡»yÛ7÷8Œë¾áç=Æÿ¡îìKcwÞ™“­ÿmKÂ=®÷ÆÞÔ(n­iÚ½Ðu‚=‰Ÿë†Ô1 ®c\Ca*nj¸"Eú0©¡·44aZÃU|¤¡ôèÇœ†ÜÖðæ›1‚…(bøDŠ{Qá®ŸJñ@Š•(†ñ±KRÐnËR|E‹-Ä}>•—œþ¡hË¶-Ü%ËðxÓäó–½Mç÷¶…ûH–Q>–Œam®)÷Ee÷iåA®tÐuÆ¿`kI1&Ë¦ yÝÌÚ,ˆKŸèº“w3âÝ0@š	¾)mm²P\5€\1EùwñDÉß±š8Â“_¹áÊFÚ Ýø–RÖQ\ãë£ñl†V2ÂÏŒ‘¯YÉŽÐØ
áC«É¥¸Nbãoh‰Ôè¾|I¤Ôhø•_è€úllY{rŠSê¤/Á€"¸\u!EÖ1é¡÷»´ã»2Yiuƒ«í ¡;\¼éG¤#µHÇ6DxIw„2I£H:$‡µØ«ßQb.ô¿@4E‚/¡ògãÌDR¯{þÔ1b3ÉÞ†C¬I‘îb´&iº)wŸŸtø*¯ˆ×É9¸‚IhŠ»[\M{&Èc¾€YÎc!`¯+É>¬8WaÆIá}Ö Â};ZX‰žóÎ3ø‰6²*±ÛÉ6d­×øMâm	ˆâá	ÍB©o“ì<Ët‡8%‹¼wK¯•:V¦+SŒ)jhè„¹Îq|´´í{(ÿPKNŽ M  .  PK  ˜E“H            [   org/eclipse/equinox/internal/p2/engine/phases/Unconfigure$AfterUnConfigureEventAction.class¥UÛRG=+$VKŒ•Äá’›À+d³Û\Šì(æV–…ËyI–AŒk™Ýì…r¾&¿ä!.’ªTžóù™”{–•ƒ„¥¢*izºûôœ¾Ìè¯~ûÀmìd‘Íb8‹ñ,&4˜…]ƒ+BŠpUƒQ«<Ý­–+ßm•6+2¬Ée¨Aç¯¸…œü›œö9ú­qÿHØ¤¦Í37²<W(ç”ˆ4Œ¼dGÌr˜lZµÐ²I~±*
…cm2OÃ²ë7-n;Â¸Å¿„t_Yû’9–7oqÙ’[U„ÌqXÃáubY9Š)Íö‰ÞñÝ}áÍÅ>Þx`Õ¥íÊ}ÑŒ|ÂÖ/Œ,í“W]–[Š˜~É…+5l÷Žë»G" Ç“3l×''oDUÝiY©¸qÐõ(èR–¸S:iít@«øoëw··cà	«-|’â\Ø!Ù™Uíè/M—Ç|FvîSBz\Óêž’ZT/j8"8HF!òLGrÏÕñžŽË:Ft\Ñ‘×ñ¾Žt|¨ãªŽtŒjÈotÎæ²†ËmÓIš¹óMAž÷9ßœt%Ó½¯1»A::K®óÝ\»6‰@í[9[ÕSšíÆKn‡Ë«„7Oã,£zˆæÌÂÐVsöïkCñ¦Í³çÎª:Šït¼cvC;§¸ä~$CqHU¬…,ŒB½0/T¾bÿøêßöÛßó7·z¾vè˜10ˆŒ1oÀÀ9Ü50„exp	SXÌáÖr˜ÄJ&–†ð9¾"Ãò¦A?=_ËtÙÝS·¿*%÷Ëè©›K”¶¢Ã÷Ÿ©Ôwmæì2_¨}¢¼Ú®üÁk.ÕDSRÕ;Ÿ«¹‘oóGñ+3rêzÎªòcŽ˜›PŸúR¶Ðð5I­­™™×(ÿLB
ßÄJ9'ôkœ8àÜ¢•NÅ=òRà¿I¤õy1Ÿ>ÆW)ü‰ë›Åü@"¶UÌ§¹°”.æµd3½”Ëü‚‡Çx¤¶S¿ãÚ‹[7ÇÒ™™_±þ¥cTRÐ~ŠÙ*:ãñ1DåFqŸÊþ€È-¢Ž¥˜âê	„¢’ÆP$ªY'p“èŽb¢ÌP¼)BS=Ò´N!‹YJmãmš
y›¤Í¸÷Iú´Wº7.œnšÒì™î*QZ#â‰f‰È®Sºå>ÒµþGº)lÅÒ6ª´æÈ2‰/ð£o PK¼êHŽ  …	  PK  ˜E“H            >   org/eclipse/equinox/internal/p2/engine/phases/CheckTrust.classÅWYsÛTþ”ØVâ(M“’wa)-8iRw£¤qhqMÒ„:i»)eª£:*ŠäÊriÙ÷}+ûþÈS
Ã$f^€þ??ÀÃw%GÎbS§…a<suïÑ9ç~ç;ß•äßþúþG ;ñeÖ4 ¥%ÔG»&%¢#âÐMÝÙ/A¡mìÈØ „uã‰‰Ñ©ÄDfd(‘ÌL¤ÓZÇ‡éÁ©äð`òðTfâX:Ãh5ëè–)¡Á›ŒL3½:Í1¨æ4Ó‘Ð¬ÚŽ~Šw‡tC+HX»°žÐÎµ‚CS[V6=«:ZrFË>¢ÙŒËZ³yCs´ñµ 1kNc¶FŽ‰Ò–kýù¨jr7…}ÓÞÀEÆ*fgò–n:G‹ªÁ=´é„´u‰Cæ|žÛ´
6tº>¦Ék¶jÒ¯¥l+QôB"Ÿ7ˆø¤Áe^$i§Õ³j¬èèF,aÛêù”^ àëÊÖ¤eZ	{{%317—í£j^‚<kqo‹¥ÕYbi-`ÚcÙ¹˜–5ô|A‹‘IÝ´ÎÅX…f›ªËïŠifN7µØ2‚î¬1lÄ,8ªaˆòŽ€OEüêâK´ÝUct^¸bÉ
²è[e
—±‹¢Û+…2"kÙ<n[gõ¹ÒÍ\Â“no•€ÒnQiÍ¢˜-û¼„Uüg5GV56²Œ	±+†,h8¯Ú*ok¶…Is-»emËyÛ:¥qÖç‹Ü(TÐ²–è`sò\Y¦'Ð Ù®ƒ£:Eæ83ºHåX®Œ…ÁÝ8Pt‡ÕôÜŒ#c“ŒdÜ(ã&[dl•q«ŒÛdDetÉè–±MFwÊ•´¡š¹XÚ±¹y\BGª’þycí¢M-©%g‚–m©Å¬¹í³‹¦£ÏzmÌÙZ¡0êzoþï´[3¤®é`0ÃÁZ3T7“ô¯6‰/oï¨\]à‰VY¨vÜS]÷^Áµ×cK¶Xhé®jUƒv^9héÁ`Ì­E5àYu+&^@ñýt^&²«+M¤º}©8VŠ}‘åÈÉÓÄäÆµG»î_y‡#ZÁ,^ÓÑ•©Ý÷÷–hW-ï[æVë+C(»²Jj?]÷IØ]UjÕÔ)ŠÛSõÔ³»–°•ú‰V ¾R“¶Tw\üà:zÍ¼­ÌÙWaëQ¯  U³ÔUéi>Yµ·Õ›´2O…j_ý·¼†“~îjè›ä[š	&#¸»Ê'èKÑU¼ðj}¢/{«Öôù¹æ÷Å5öm¸U”_Sÿ{Bk|Ô÷ÿ‡öKøw›£ Œa114à˜‚
îÀ	Í¸O,ïW°(hÇƒb9¥`VÐ	UÁ:œT°Y…ÿx5×ã”‚ä\]ÁzœVÁ#HÂjÄ ÌFB>Œ8Î„q'ã žÃÓaÜ…sa$àˆá1<ÆAÄPÃ£af9+†§š0 »	ûñ˜žhÂøÙÜRþ8Û.hãtÒšæ‡tsÒô›Î¤j5ñË–ŒgOjvÆû?Ù–²²ª1©ÚºX—ŒK|—n4¦õœIòlñï mí¬&>up3±%øç_bÍæõc®êøqBãG´$POÐØýžß0×¾vÝ>ávoÜÂNlÁ§œuxŽØ‹qÀõCfš 6à¡Rº¼
¯¦msxõë/ú	ÅÎÀm‹’5ùÉš°cn²6œæ=‘ìwbkà5ÞÛVwïÕá'ôzÛ¤Òâîþà8x"œÇÛý¡H(¸Œw%ÌáÍHhoõËùÃëÝÍ×s{ ‡Bêå|¶R%;©ž>
J šð¶òÅIaÊ§÷„7ÎØÃÌ×ŒíX‹‚]O¯58J:·²¤Vá.}ô¸£äæ3¿Py¯9ÉÈÏ]ZÎ:0]*øOzÈ¼f{£Ý=Ýßâ¹9\ë%“½—z.ãþKD¿ )ø/|… t©{ïÇH`/÷Å2”æðŠ äWá	}‡—ÊLì‚Â±˜÷¡…=\Gtí<›¨ßnv°‡¢ˆSä‡(¡îf[†\††=l>CjC´,Èª÷qUÇlƒ¬ïî³‰§¶ÇX]œTd¾f¶9M†/
#=ÿãô÷Ø˜¡?h‰Œ=ÛÐC6úƒ½mõ‘àe¼_ãÝÛzz#y¼Q.j¯àÖ!6¨•äÀû½pð·‘’;ÐëÜ™×R10¦YNÐ‡éyÝëÃœu¿ Ò³\xí¤J@üÄ<^,£œÇëeŒÞ:JL¸øº½8_§/¹N_r%|e,K°´}áÎ>üPKNÜP Ê  ï  PK  ˜E“H            W   org/eclipse/equinox/internal/p2/engine/phases/Uninstall$AfterUninstallEventAction.classUmSU~6/l–¶F[jÕ¶Ð„´l¥P ¡SòÚP˜ê8ÎÍrngÙû’©¿Æ¿ ~hqüì?ð³ÿÃñÜÍ&%¥¡Ì{î¹ç9÷yÎ9¹ùû¿ßÿð9vRH¥0’Âx
×Ä³¹]CKÂ^IV«<Ù­®V~Ø(¯W$Yƒ[ž•¿ä†ïqŠopÚ§é³Æ–0È5B›Û7š¶Á1á+¸ü‚µ˜n2«¡×<GXŠ\¾'L}5,ÚNCç†)š.×ù¾°ì—:eàŽÅL½YÔ¹Õ×«–ë1Ódu“?%–•V@iz@ô–c?&ÑœÐ<`.wuºª}¯‚íwDÞ*?§˜î6 ^6<a[
6ÏÎéØ-áR`;¿a;$áußÕ«[S*ktÅw#
Ò÷`Êí¦NF :eïVîÞÙnSè=éC‰…Ø!÷Ø>ó˜^íë,ÍU“9ŒÎ¹C‚Ô žÕ}iu¨hM¿n
÷ ‚+?´[üDž„w (CÂ·ömU\RqYÅ{*2*ÞWñŠ+*®ªøPÅ¨‚ÌZÿ´.*¸´Ö3¯ä)¬oæR2øìD‰î5A²Q¾nSh1*4²qší­ÖÒÉŠólÖ_pÃ[,n<{¨å³TÈæÞB[ÎÞ›·GòˆÍ^^5™=É/wÒÕJ;5p&Û7@½Z‚V9¾å‰Cª~ÍcžïêYö
9PîŸO¡þí sqþ²VÏ×»Ü®yCHjø34ÜÓð1f5¤q_Ã0æäéÂLb1XIã&–Ó˜@)–†ñÓéÃaÜFYÁØ/pbÕÞ—/JÕ²¸³j2—¾ò[OÔ6üÃ:wv¤ù8Ø3w™#ä>t^íuþÔì\¨‰†EõvÈN×lß1øãàåºØe1-›€±ÎAþÅéŸ4CÁY:­
­É©×øòW2bØ”àç{“>µv ®cšVºó%Áÿ’=Dë÷ùLâ_Åðn®ç3ñÐþt#Ÿ‰…öÔBâÎXâ*ùŒºn/$Ç’¿aõ_Ëíä¸ñìnœ¢âS¯ðø5¾8B5å—€³$uÌÈ>a³¤è>ò˜#:óø²¥6¡¬´Æp‡HkØÆ5Ü%â£¨`œpqÂÏc„D&h@Šj‘ÄVW°DÉÚŠò€¬OºÂÿ	…ï½žþÉ²0‰ÉãÁ5‰R‰ˆ/ÍGDªŒ§X9&w¯+w¯+÷’[ä.wåC¹ÅSäîõÉáI`Õ°NkšN&p‹²ŽþPKhíhÄ  Û	  PK  ˜E“H            ;   org/eclipse/equinox/internal/p2/engine/phases/Collect.classÅY	x\Uþo23ofòÒ%%…éÎž¤iÒ…–2]`R˜,MÒÔ!¼$¯É+“yÃÌ›.ÈÞZAQD‘¢¢†J›†
ÅVŠ¢((î¢âŠâŠ¸€ÿ}ó2™,ÓL[üL¾œ»sîÙÏÉ³o>þ$€¢Ì‹i^L÷b¶µ…eåa¶Úp½€«,,®²ÒÃz9x–1ÃZ)P\ª¯©´7·„ZÖ6R»êêÉê¤ú†öPSKxu¨¦¥½©¶±¡9ÜÒÐ®mnµ†Â‘Ðª‘|fh§6†šê²IÖ¬­mnáAqãù¡æÚöš†H¤¶¦E`Jc–ÔÛkÌhTï´Úk	3! 6×6µ†kjÛëCuä,(ûÊ‹"f¢»ZïŒñ¤^­_ž2bæ–êøÂê„7“†e&¶Vk	ËØ uZÕá3k"¢ž´–QO®3&àMOÂ]4‹ÖEèÖºõ˜%0IN”¤þFLâu¤¸(î4{ãQÝÒm™”N3fé[HYÐÕ+0¡ËÜ‹šZW³¥Y_ÇCVZ”‹Œ„Þ¨¥’zí&ÞÖbžë`_`vðØÍã$9vë„>Â#î¤Ì¼N‹QRšÇŸÙ"åd.fGTï­Ó“Ib¤šõÄ&£“‹Y\´˜©Îž¸iÄ¬5ÇØ`è]¡Œ&ChÙ—ºQÅz[7aC†ˆAÂ+ô†¸žÐ¤M&í9öPd(…¡F²F‹uêQØ.#Ùp!mo$mtÉ©EN–tw‘¢˜µMZuT‹uW‡iÖD"·ô®Ú-zÜ1ÄBKOB×ÈcŠ½•²Œhu(‘Ð¶FiÃÒ¡]'®Ò–*Úgîž0´™¦.Ú¨ÓâÔ³W3bzbƒ™è]g&.£mzÍ˜a»b¶‰fÇÌ¡xs‚ÑÐ“¡MšMÛ¢À$'Å´ÝL†r•ÊUN(WÅVé±n#FôòìPï4zu"³Œ^½:LWw'èçºAæäÆÄÙ9Q1Î+·é†˜•I––¬zD .Ê“ÌqƒùKò¤ÌÌu+ò$Ç’–µM¿–VÊ„ì²££wÂ»:Oj'iÕÅyRÄåÉA+	ÔŒG—Uòd§U“žLõêŽ™Ï%an2’tfš£º$d©³£,}jÄºmv«d”Tå¨À6ñ0šPº¢ÎËAàèm¶Y·V3q¨‹À‚qð³n¨¬½ósÐôê–Ö¥YZux„;sxrÉÈr8fääÙ{ÙÔf²ÛH——ú¢?®%4^¬'d‡á"9Xš¹VìÈ5z–=k·ìÂ×nÈv=Ý2'RkX™šgÃV·èó†,Gj<Õ5’=N¤ÆS„ÞD¦íy’:{¯õ%Ù\œ‚]œ¤ÙÙþÌXºPº’,ýì\É¨®ÇåhÑ’Ö©).«Ç:X¦]›Y—-“~n²–mcWÊvŽg³nt÷XnØ?…¯xq¦«LU°TÁY
‚
–)X®`…‚•
V+8OÁù
Â
.Pp¡‚ˆ‚:õ
4*X£ IA³‚k´*X§à,œ‘Ãw¾J²Pš­õçæ¤Èð–Á­‰‘aMƒ;s#y—pbŸtìt‰&ÒÒ1@ã×M’ž/éØ•“ÎÌ—ÃðZFÊ5ãPq"Ïù¹Þ‚9*IÊr‘jÞ˜N¢.uŒ2Dª%ãP%ãÆ0Êt’“pa.ÂœŒDÆ'^ÃHsþˆÀ]~t¯$«†|Yåõ8—Gr<¶÷¾d¹xxV.ÌY;e¼JºãÊÊG°|•Þ•Ÿª†£gÊÄÔ²Ñ»öÇ¯ieYrÙA=È¬UR•GF?Seöóàhi$]5vìçŸþRË3rÜ?Nœ.Ê‡lT¤ž“3[ór¾4äicyk,·–•]4æ{#x:.“ç)¹/ÏnkŽÙ1£y6”Aç)Ï§ïl¯tŽU´@K—-Ãjy:qéž9<i&O×Ez¤!;&çeáÃJ5z‡ŸkÍÍÒÉ¶=Zs>wÆåÐì¹éíŽ»cè$[ŽÆü­|-“Aiôe9Ìxw7ýstefð0§¤‡ÉŒcëk2.vIŠçûìñ‚Í«2<÷£êãm„pow…{äoÐ<y‰ûêÿÇìyªðö:GÅÙ(Vq±—H°¥*Jp»Š)'ÁE¼Swª˜$Á4Ü­bîU±nEð¨8E‚*(*Ip†Eðªè†OEü*Bø¸Š Tq²ExHÅ¥Ø©b	VQ†Oª8ŸVÑ)Á<<"‘?£â4|VÅeøœŠ¹èS¡ãQ=ø¼dð˜
»UÌÀ•è—{{U”c@ÅéØ'—_P1Oúp5ž•à«>lÇ!	¾âÃ»ñE	HpP‚/Iðe	¾æÃxÆ‡›ð´·à9?6áÛ~lÆ7$xÑ-ø¥Ÿü^õãüV‚ßûq-þàÇuxY‚_Iðk?®Ç%ø‰Ûð	~ Áý¼ãy	^’àw~ìLoÃoŠ°/HðÝ"\¯Kð=	~$ÁÏ‹ð.üL‚WŠp%¾Y„«ð­"JúÃ"Üˆ_á=ø¾?å'þ³K~á|X¬’Ñ$ÿaÊpŒY­Z4¥Ë×ÑúTo‡žhI›Z1;µh«–0äÚÙœ:|“]Ù9ð5Ý1SB~'Ýl¦új&N¤RÛäWtádÜ!Nâª€¿LÌZ'ùÇhâÜ!ã…'s¸ê!eÇ9»ð¯éý¢¨BìÆ…»ñ÷ŠI]»ñ×ŠÉ…¯ìÆß•\ÄÉ„Óà!<…ND1c¦„pƒj6ÊÅ)<™šæ‡¸ËþòcLâÑNXˆO9·6ØÓçî¾C(•ÿ¼bV>·ë‘ÂG2zHTf1Ÿža>5ø Í¼»ˆ/™¿N•Ž-’k]EeÅcx}˜X?ïÜóú*Äl +à:„¢€kþýÜ¢¯b˜ ®=¢ è–Ë€[ì…AOÀóŒÄxö
ôISÛR-dš‚ïÆz!yJ™Ø3™d8“Ir–!ˆó#XŽz¬´58?-[Fƒœkkà¦Qb¸‡úMD-Öãj1“|zq/µ[Fwž@wºÉ¯Çã£ðˆSI­’2å:ÍvõãÄ¯À'SWCÚš¾Ö7Â¦«l‰Ôô¹#‘³ðDÚ’…WÒÉÅ€xqî€˜&=Ê.ü¹o^IÁ€8¡ Oá
iÆqœ Ïœ£BçèfÚ°-è9P1¯D8[72°žƒ;¡î§±ÿq7‡ø^üg'f=ûpu›RB9ÿ"±WLxú…èËºûO}û°¹Í¹²oIšëÚnâ¿Ñ/” "¦Ò»¾83àSïµ‚ÞÂ%þ˜PÞRÿÂ=ÂðØ³QZ€uÛý¢Ôð>yÿ[/KšjóÖÓ’å.üs@Ì”¢ßô¼‡PðîÃµm.<¶OàÖq¼D²ú¯ŸÁÌSyž /àIŽÓ¥øUYÜã0 åÔv"TÛ^êÁý¢¾ ÿíãæßOß™v:6Ùãzv‰N¤„%®×Ðï×ˆëíq‰ŠˆgÅsŸÏËÑÉ„‡˜{`\úÛÅ¸€"ÂòPÇ’PÏ|hà-slæïz¬å­ì-ëXVÛX¼Ö³ò_L.ÁÃh§Ø—â[ÍóèÀKœ¿Â½× ‹Bl^t‹*ôˆ%Ø(‚ˆŠ0z…‰˜°`Š­·q.7òì.ž=Á½<{†ã¸ÜŽõíéxÌ>ÎÎÁûeüsÖÎ(.°gmx³ošxœõåfÄbqËÛG˜}:sï$¼—ùs·X†(O=xXT²È}€yýuî`òâ l5ïòSò˜Ç‚—rßË’y'|væÎáé»ÈÜu?ïJóýó;Íû¹·`0#çÊÅ±„I(s¡oˆ@!Ö‰¡Êä·kdŠ/ˆM¶ÎiŠLÅ)Ô™3GgÎl35%½ó@¦¦H)ø´pjÊj§|û+Ø1üý¢x¨=Lz±oºé_®ÊªÚþŒ~ù â-ò1ãð¼‡7HÊPE[ä€Ì¾C˜?"	ë*aFå>ìhKÅµ.w¿˜d‡ù\Æ¶gîÁý’­‹A·‚ÌVðáµ"#Ú,»ô^ËÓëØ¯§Á·Ñ­Û±”{çà†,QCŽ¨Óé:é<É‘Ç	R9Åî™s+ç\ýBº+Ùk‚žyS‰(=p¹¤ÄvÁÍ¼õvé[Éó¶¬fÝ+¥C„=“m!ÝIÓá(gÒq.r)…Á@r“×D¶ˆ{²šAÈqOÑ¼§Û8ñ¿PKk0X“  c!  PK  ˜E“H            F   org/eclipse/equinox/internal/p2/engine/phases/CertificateChecker.class¥Y|”Õ•ÿß™I¾y|“„`Ï¢DäÈ`Ô#¢!ˆ„@ó #(“/É@˜g&`¤Z¨m}·k— °²ÚÆn]MiIˆT´»Ují¶ÖÝíZmíÖ]µu×Ýî«»ÛÝ•þÏ7L’!.ü8÷ÞsÏ=÷Üóþ†ïüü	 «ð8¡;áu¢È‰r'.tb‰W9Ñ£!® Ü
ÎrþÙ»äVN/*/ï‹›åÛûË=fyW¤·7²'î.Ä¡®@0÷“ª0Mn¯XØhÁM¼Ž[ËCáPb…‚·¾®¹¾¡i[k[][{+9×›Â"$Ìú3¸ÓŒmËB5Äb‘˜Âü©©ZÌf0av*Tæ \göÇ‘˜Y	‡IŠ„S\çå nu‡ÍN’&Ìp"E·àLt¦àØŽ[´Í‘D¨MÄœ³ªaeûšmõ-m«ëëÚ¶Õ¯m¨_×Ð²­½¹µqMsÃ*ªf*¢¶–öÖ6¡Ò“T[V7^KÃQñ®ë2úÕ[Z65Ö7lk®[ß@E¶å6gfy_JR±eåxÂàØ»Ò´‰X_<‘$V´ðô-M;»¾Þ@¸Û·a»äŠ	ØÖDŒ¼ˆ½0…›Á¾X(Ñïö¾,Ý‘Æè¤¢ŠÛä¢ºp°G4\è¦ÂeÑèXhÔ“Ò™~ßŸy–ìÇ›Bq"ÛCBæ«(WÖƒÊƒIK)”³Í…¦Y›Y¢‘gA°77yeæ'Qžô”Î¦ “~!Ç“³Õ”&ëo1»Ò»7Ë#:Íí}ÝÄtš<Ü+qG¶†ìEãfu´¦:m’‘ÞPœÍpw(lÊä¦¾€œptñ¤¡^¢íÝ¦¼Ž°~ÒSÜ‚M_­q±1è¡è2‹E¢¤ïOµš±Ý¡ ™ä“ZPr3f†ëÃòþYe–FÅÃ]ÒèDXV”µÂŒô’gÆ)v&7Òá’â–~¸Öˆ7[’«W¡xÃ®¨%o(Þb:7„{¹p†âIQè¡xê
A'ÌX !î£[~ŠøV[êšž^2‚ošQI|ÒDG‡Jz1_1µ²¯«K¼èÜÉ¡ÞNÙ™?Þë×˜TQ ·5µÎ’à‚©Ã#-x_"Ôë«‹ÅýI/™€¥JÏCÕ3š“ù~9†^ˆ÷¬DJÇp…yÇQÖºU\­p§ÙoM´]f<Îà¤+†-;9èR¼éüH¬»:íÑtÚP8r³xvÚ‘gsß—Ú÷™¦}1æ–Ð.“Ê$úø„šlŠ_ˆÞz}Ñ_’•o•ÓZ³7*ª®ÍóPƒ5ÔQ-»“öåyp}ò¹”ïê<ODéÂfÜ7¹D(TçbÁ“–>»CqÚ¾T—Ló§:ÐÞ8žKò#œ›ž‹³DâÝ!:¢E5æuCÊ‚‹&Ó[A˜J}¾	Ùá’³!OåM……ùœŠ%`L¢µüµ¹‰õ°\ö,\W,°ËÜ‰íô­ìwöš™Ô87CbKÄb$_JUmÉ%S	ý,Î°³t¡p^örbb+Œ¦ów4aâb¢ŽöIôÄÌ]‘ÝÔ¡+¥âv–ow<ë-ŽxèîÄ©[…ñTP8=!)E‰HÔIg"’ÎKžD¶qJ³Vc¢g!ÉÄ•3þ9Ö|BN³÷,&¡ÉHr;¯/<YV	’JÐÎ.0Ît}£™Ž‚·eæuc•¼(ƒLÕ3mw ·ÏÜÀŠZ¼ÛŒñ"3–r':±Ü‰½æih×°IÃf×jèÐp†-¶j¸^Ã¶i¸QC@ÃvA!;4ìÔÐ«a—†°†ˆ†¨†›4Ä4$4ôiØ­GQSv-aÇRÖ”£š_š«1*ÍÕÍœ„LÖnU4åW;HZ~ææjÎ–<:°Ô{Æâ‹›ÆÕa×tÚ$Þ˜Ìâ$ZÙôÿÍ“d²$'“ÓgJKsù¥@’ÖäI:–-yÈ×tVù’'ªsœ8}
äËÎê@*xnÑ–¼ÆR/IšqªäH¢y¹ˆ&6‰¤›ß”Oµæp³åãƒké.Ÿ‚îôn,'—æ<yÆ£[óyíòOdaO^JÊÅ*;Krdóø˜>£Z›rµ•“Œ&œ§UŒÇÊoçT,Ì•Ë*æüˆ,«h<ýd¬üØ0£"›É÷fÒî8>)¬_”‘gª4iTäT†ÅaFúÂq]µ¥•ì6ÐÄÍ%.<zÉÔ	-GIªå-g“ÒÒœ!TTä•Ä,ós™+—]çç²G.Âey^~ÆKrH“ñŽŠŠÆÉèÜs&Á3<ä ÌÍrQ^,3mÂâ<É­RI¾9C%Ë5S5¿¡âŒ‘—óvT|¢\™ï3ÍÙ–Ù¥ÙÊ«ïÄãWäŒÕnioÊÓÛ—NíS¹æê‰]áiòôýñÊü|<ÓÖ‹ì	lO%ôPÅ™Ê¿.ü$ýVWÎ Ÿ—&Ù1¯:[ÏK"»ø½ã£tœ‡9:>%àŒê(0CÀ¹f
0Ì°'tLÇK:.P?Óq;Šu”¢DÇ%º4cšŽ>- E@«€›|AÀ|¼¡£©c-þJGþZp?Ñq©€Ë¬p«€UxSÇzw(ÅOu¬Ä[:š”âmmø™ŽNü\–¿ÐqþVG=~©ãA¼+ìÿNÇjü½€÷t|	ïÝ:ð+Ëðk•øPÀ?èXŒÔÑtÔàŸt4âŸu¬Áot|ÿ¢£ÿªcþMü»Žuø™ýÖ…§•`sákøOÿåÂ×ñß~'àü¯€ÿð±ÏðƒÀîÂ³8åÆ€š)à<7Sn<®f¨pã àªO	XäÆ!Y’å!µØ'dyX9p	(0]À9Îp€Ùnü±ªvã)!~Z-PëÆ×T•¢.rS b†€ø,qãYu¹Ï)¯€"ç»1¤Ü.sã›êR7ŽªBš€i–zð¤š.`¶_QN%|U•	(0OÀ%
ÉŸªù|CyÌñÀ­.öàˆÒÌòà[j®€*Ô(œ;ùªZCÁQé4å?c"áx"Nl’/i~7†Ù X#_òÅMl›ûvm7cmêòÕ	z7b!Y§3Æ#û£é—$X&ççîÖH_,h&vueââ<ÀÎp›…Q(uW6hüÇ˜âú>kýzƒŠs'”wîæêRî)Ž…•jD¿!´ês„nâ…(@¥ú<gz’
wá;…Ã/RÚy·Ð–UŽ¨µ•UGÕªÊã8Ü1¢Zªú1†¥p."\L×¬fNðYŒg$§ËLÄTü{ÞI]1JšBŽ—S76U•ºGÕ]6¬¯Z4ªî°á%¸›+(Ó_ ˜ÛmØlù™…ãE2›É4S)z²„™OÀt0³x©ƒ™¨åþR_-©.§˜K‰]f	Xi	~yJ@9±¯’£×¢ü>EÞ€“äý…”¦’{?âžM"=ùŒÂnê¾”"Ü[ù-µêˆjU·ˆøÏ®WÍÊïH)Í_ž¦'Úq<ÅÉV¿óˆòû]<]?¬Z -:‰BÃ5”D\ç÷ªÏ¨J(rð»«jêVšª½
Pdîaµió ú.qŸQð;±À¯ÇÓZ©ëˆºÚÐGÔCY˜º$Æ^«ª{G™^3ªnfý©ÅgÉÅk^{Í°Ú| eéù¦Í†fxe<¢– Ñp
~TõÙ0€YéÕQÁ“"éM4Ö æ$7äíŽ0Ða7Ü­ÇÔ–Õ1ªn¶ƒ¼®ÀF£pXµÀÚã8ØQZ0¢š(B¡è x³âŒŠo©Ã(V«©Þaµ~³ì14œúy©%Üºcj›%ÞÓFÅò	‹ea’¥sTíVUý|#9G3œŸÎÇq¨Cxú˜ºfDm(UÃjã°j¶®ñ–Ú­Ñi¥ß8ªbd3Mœ–°„”6£$KÀii3¢Þ?&ê>]•é†ãÄá÷ˆ¥eûãbÞv¿;¥’òR§Ø¸q 326\i’ûˆº~h:µvÀcÑÀ¥è7X"«–ð¸ß#–ÆLÃÃ{
ËôaÕN1‡ÕšÖäÕž‡O½o©Ê:JRŸ¡YG÷ûu{­wö×Ë¼†VæµŽîoÝçU²&ÍáSž“¼YOúí"ƒü†UMâžÐŽ¨eC2Q½ú+8×(:‰RyF‰SÞ±Bž`½‚ÙöZšc=­¨¬˜®víæ}Åª¬Ø(¢t‰t-‡&Ÿ#ßî¸+¢Õ9ÄûÌÝÌ2á°÷[£¬Ó¹e-£•.Ô5ì3€+™4W0€¯bŽºšmJÓÅJ,a/°ŒmÄ
ü&ö XÐ»YÙ£lúYÃï vÛ–û¹ó;—Ãl\ž$¿o²¯eò|›ð63×]‹_¡¿Áü[•×«ópƒ:ÛÔr˜”¡Kµ£[íDÚËñnìP!¬"¢žFT½Œ›Ô»ˆ©·éHØfqœ¨m	öØüh³5`möÚÚq«­·ÙnÁ¶p—íK¸Ûv÷ØžÄ½¶£_Â}¶ïá~ÛkxÀöC<h{ÙÞÁÃ¶8þÚø²]Ã~û4<f7ð¸ý|²ÏÅöj¶_‰§ì+ñûZ|ÕÞÊñ|ÝÞ…gì}xÖ~+ž³ïcéeJUÕÔÓ`:çs&éS¡Ä¾·áÏ™4Ky¦–º±£ÌÃgñ=Úê{³¤`ýFZëkÂûf|‘3ËìÍÔï‹L±+ì¸“Áå¢–ÞA†YÌ¡í®Àq&ç'­ÙgÃÔßœÏÙØ‹1^jØÏs¶“tWólµûÅîeàÃ·QD'wKlíª·Ð’nÛÃ”Ö¹ðPŸ¦fO <yõiÇx³7ñ\jö6‡ìz©ÍÝø<¾ËÙ\é+óPdo`{,»ÅVY©Ìhà/2øAF?ÌhàÇÔ€MzÌdÑ±¹ISÂóoUÄ4		G&"Žãh+êtvY#*º~Ñ°
ó_¤yñI¸8Ù¥†ª:üÚ‰ÚB{mÁ î`LÔø‹;üžµn{­kA¦	Wßi8_‹†Át±c …ƒXÃÐvæÆaµ“Y½ÎïÍÜ}•áeEñËFñPÖÎ•ãwö¹T™«Ì}øÔãû
TYAYááS·B÷YûE/ÊÀŠ8Ä†±—žsÀ÷3Ž+Ùa¼jµ7Xã~¶Å2!|5ÓÜ"~ˆ£Ôìãú›©Qjþyžþ6Ï¿ÎÒý9œàwÄ‹ØJ
Ò_w²;	ÓR{é·Ñko'¿GHû(Çýlà5Þõ:müo{‘œNòG\½NøcúÚëø	Þ°Z‹­VòV¦÷yË²¼²ä¸—'l”dŸÃEôµHà>rsðÔ&æ¢c´sþq^†|*Í´¼ÚËûgZžîÍ4#In¯[Í¿tR=Õ&kÍþËò€/ª;mh¢hÓñ‡MUCú¶Ÿ’Ó[ô£·Ù·ý,«o›‘’]gŒIHßÆï¯Ô+Sw¸¥C©’N`bƒùKjàÝ,~îŒ.ÜÌšÃ)~“â¥ìçØ¯„Q5«æ;€·’3«HöÙÔ¬*Ö€Æî™ÁhÞ#|Eø€Úyùµugy’[æÎ9¼ó"ÞhKÅ%¥W÷[œö©{-™íú¬z ®ßPKU‚P  &  PK  ˜E“H            =   org/eclipse/equinox/internal/p2/engine/phases/Uninstall.classÅWiW×~-b0˜ØÄ2i“¸‰+°±bÇŽLì 1AµØ,Ž¶d1Î0#ÏŒ°qÝ¦{³uI×lM÷5Îæ“ƒK}N¾ÕúúúzúÜ!lrN9‡÷Î½ïû>ï~gôÏÿüý q£Û±GA(Ñ•òé”‚p"%—H"uA®Ñ>Ã2¼
J4žžŸèŸ˜WÐ:6Ü?~jzr$5Â£tZÁÎ±yÝÓ“–a¹žnšÓ§Çv¨yAªg=Ã¶\ZÑgg	KÚoš
šõ9O8ý>WA£îxÆeikõ‘:ÚŒ˜³±*µ-[pay£yáè–D—
ºIÁÈœá¸TŽR<+ÈiË	/PËè–žt'V:’ÈrS6´Û1Çž1ÅBF¸.´ólÂ.dçó¶ayc’‚åÃ‰¥<·ËLºi\%Ï4ÃíÏçM#«“¶wÈÑsBb4Œ\÷dŠŒ‚‚{.ê‹z²àf²ßqô¥´!CÙQ>´MSsÐ^>N•`ZÊ‡=Ï¬/ØtIrÂ–¸B°[žÚ«ÞÝo;¹¤ÈšFÞÉ,3œt
–g,ˆä¸§{&äðZ	fÙ°ì+IF,K7“ùCIaåK$+rüDj© SdrØ6å‚ßœ¾ß€
’ujKÌ0Ö©‘—Üd©ÅœÙ¤æCý²ïKÛS‹l‰Õþ>»YÌLªƒöT-cù©ÞÁv–jT¾,ïæ$'eÑp‰nX¹U3ÔP[ž>«{z2UQ3{k¨\*g)yFÒI¶4§'¯;:„Ã’µpãŠÙÒ$«~6R³òÉ±ç9n¡|A^®ÈÚ²«ZÜµCË¡p9ª\¼yƒ 1o-«à»½,ŒÜ¼§âs*Rñ°Š½*ö©Ø¯¢GÅI¨8¨âŠGUVqDÅcÏ´?Š¦nå8KtœdºÊ„ó¼#]mÆÉh[Ã(Ê¶¦×Í8Oö¥kNqŠÊ9ìòLpPzÏ¤ƒ¡§ÐÉô–æ—×‹PÙÃÔMTÕ]ct,¨/E»‹hõ.¥â:Ë­B…Cµj66•2Õ
Þ·9ŸOo¸¢¶ 5Tµçj–£\}[žK>Ð‘õÙ·±ñ×œŒÎ\¤!_oG¢k#ƒ3’ØxÚu¡R¼4R÷&6ž.»V6ŽU<Q#ít¬S[}µRé›yRu zG×?OÒ±ƒw‹Š–•98\Ãç»´í‘š¦jkI­ÇÜú¯&Z;³åìl¼%õ:"¨p¤¦ëµn„cU:µJïVkò©M$xcŸW‰û¥O;—[¸aþQ÷=¾EŸ+ÞˆÿÃë°«ž—á¿ÿ?qÔy‘~ºÑjˆa\C³$KÒ„óN ¤AEX’¨†f5lƒÐ°S9»1¯¡††qQÃ.<¯á	,hè€¥¡O’`køòîƒ£á8\qxMx_iÂi,5!«MÅ•ñUI¾.É·cÆ«1¤ð¢$/Åð|3Fá¯Iò]I~CFjŒH2†ïÅp/7ã)\“ä;Í8…š1„ï7ã¾!É·$y…ï‚;|‡ï¾Ó÷txÐžåÇ£–²,ášºëÊ­ix¤°0#œ‰à'_{ÚÎêæ”îr_<ìXÈû§Èh7rKáÈ‹ãv¿b‡üOÙm%/È.`šÓLƒü‹B‘u!ý+wi„âë¾wÞwo|Ä]®Ë3®`º›˜Ï÷øô@ ‰“xÖGŠa Ä‘O÷B£´DŽ‘ORZê«Ý¡›x³ö4]Hû°X	V-Â†q?Ì"Ø(e¤Tç¾eüâ6vÊ…ÿ¯¯àx‘ðõÐõ’¨ïÓèðÎx'ºpÁãyW†éi#y×naäüM¼“¹…×_ŽH+½áîe¼¯àO
–ñóÞH<r­ûã‘eüªÇ§·0HñŸôFãÑýËøé¹xøoøõh‰G{ümôÃîx¸ûc¼¶Œ·{Õ¸zÍñh\]ÆÏÎ•Eh?ä{?„í¤“ôh
mx†œÇ^ú¼ÄqÓxÏ±.3Œ1K©YJä 0‹0à.áy?ú³A\¥è¯a‡}#<Üƒ/1þ6¦¸O!Ú™C?±Ã´6E_f%Ÿä(¶`‚¬ð1ž«x¿˜Õ€÷\‰§“÷_ƒ1:‰”î WYðüèÃŠÙ¾—ZÀ/zÆg±Tÿ¢_*×ý²‘žö†xd¿áœ\ÿ¨@æü6öÄ£+ø‚w°«§]‘›ß*XÁï$‘Â7ðÃr~wÓ6à’zÌô"÷—ÙWxk]õ½,–r6€^f]ñŸº™½ÿé(ÎùÓ0€Ï³Fa¢õa³!^í¬_´”©@>Kù€7C^©ËüròÞåÚÎ§ÇâÏ¼G¸þ»þPKýž2û  ~  PK  ˜E“H            W   org/eclipse/equinox/internal/p2/engine/phases/Configure$AfterConfigureEventAction.class¥UëRIþ&$Lƒ—xt½¬€¢‚ŠK1îF¹iKÿX¡	m3ã\(}_A÷‡»U[ûÛ7ðe¶öô0aM0Ù€©ÊôésÎwæ;—îùòÏ¸Õ4Òiô§1”Æ9=znMAï¬°E0§@«–Ÿ¬UJåWËÅ¥²‚«s;P ò·ÜNþuNû=«ÜÛ&©úióÔ	ÍM×Ò9!BÇ_³mfXÌ®ÕÀvü"UËXb®‚‚ãÕnZÂõ¹Áß„ÂvÞ{6³wÒàv]ØÜ¨Ø~À,‹Õ,þŒX–·#Jã]¢W=gCXDsºK€»É|î%ÇÞõÐ#äãC"‡‹ä³·ˆÍ@8¶‚•Î1=g[øä¸ßt<r’ðZè•Õ†•Ê]ý6i€›0ÅÝ¦Ž¶4Ê¾W¹›}WMáã'ÚÀ¶xÀÖYÀŒJKgi®\æ1²sR£zVÖ¥Ô ¢¹aÍþf<É`Sg2´×GUSq\Å	Y'UœRqZÅgU(È.¶NeAÁ±Å¦¹$ÍÄâÁf‹ Õn!ÝÏH["í{J½¤¥«ä:ÙÎµmƒt«¹Z³û+úf¥öš›AaŽpCú7À(ËØ(¯Ÿ	=÷?´åŒýwÇP¼Q}ÿ{rûU-Ž1Åï:Né-ƒÐÌ)*¹ÚØ¢*V„>¡^è‡*HW±ß‡úËnû{ðæVÖƒÜšcz‘Òp“4LiÈà¦†>Ü’†;G0‚_2¸Œù†1›Ž™>\ÂÝ>2ú0
úèv¸'“%gÎýÑ=ë¸,	]Û&ŒÅ|:NòÃåp«Æ½§2!yÖ“YkÌr+Ï4+ß¹Ã‘ª¨ÛTvyÝgªNè™üUÄZ‡üõÐŸ2…‚ßH2hUhM}Fé#		<Š¤r
‹ôÔvð®ÓJ¯Àmò’à¯$÷Òú<ŸMîà~ãç¥|¶'–/.ç³‰XÎÍ$óY%ÞŒÎ¤S¿ãÞÈíÈŸ¸üâzÏµÁdïØ',|Fqå”[Ig(zÍm¢2Ü‘½À$fð…ˆâÜ.˜¢”‘'ª¡ÏáÑÀ<E£x#„ì§z$iAã”ÚÒ^šyƒ¤å¨Ó$]è”îÕC§›¤tSÓ'J÷ˆx‘h.Ù¥{¿‹tH7•Hªà!­²ã
~ÅÀ¿PKF@´†  w	  PK  ˜E“H            <   org/eclipse/equinox/internal/p2/engine/phases/Property.class¥TYOAþškØqEåAÄ]®DD—C$€›¬BX áÉK³4fÖ™^<~‚&¯|÷}#‰ÑüQÆêYvQ„dI¦ªï«ª®ªî_¿¿}ÐƒQ†¢P4<ÏP2(l!‡X”¡|úîh|üÁôÌÔôøÌìCñ²p=É '¹MHáØC@¤§RÜ5í%†ªUsÝ4ÒRXÆ˜cY<‹Ñœ,bÈq“OX"åqƒ?LÛyl[r×6-#Õkp;)lnDmOš–e.Z|Ž"ÊyèÈ“?½bzœ¡?_¸«"”Or~ò%¦”/ÇgˆØBƒeañì<“^†Ä1ÍÍð5gïËâ¿>÷Nêe.µdÊ¼½täe_Éâ\N˜	é¸”Ê'UŒ2OØI‹KÇŽ	ÕErEPW•<â"¹"5”jÐ5œÒÔP¦¡\C…†ÓÎ0TÆü–´L;iÄ¥Kv"#ùéà.$ÝùZØ£³3ˆZúÿþu„ŽkT±ûBáéÄZãÒ¤ÒšFt_
(š–¿£™Z\¥[	Çön¾ªÁîä[6Gyzb#ƒ‡q—ç¥„ÊÊºð¨G)±™fG‚(Bc¸¬DKÅ¸D¥gÑÀE„uT£KG:”èÔqm:êÐ®£^‰´S³Ž9Kô£¶ÍÝ1Ëô¨1r~?½¶ÈÝY•[Õ©NÂ´æMW¨ùîbÕ!ÏBYv¡K–žÅ£Ý÷@\$mS¦]r¡Ç´›àBùë8ÊFjéÈê+ ó†4E!Í€@Ûgu[¸öÉ‡Ü$©ûÏPŠç¸E£êçÐì
 ŠÈ”5”à*í)si¥ôdûO\Ø@Å6êÚ¶Ð÷Ý›´T³®ö¨¹×ñ=;h&Õ»£P
Õ¯PÛ¨WãëjÌ6sÁ´’;à4¼¤š¾¢Ó¼F#ÞÐú[tâaÞcü@/eBÈ:IÜ&
´‘Ðí`Ø·¢Äb€t-ñêHF[OzˆtéÛ` PK—¨M£÷  €  PK  ˜E“H            ;   org/eclipse/equinox/internal/p2/engine/phases/Install.classÅWi{W~G–4–<n7q,-¤m8jÒ¤	Nš¢„«‘—ÄKÚ 5×òµ<ÉxF™9q”ÊNY[è´lÒPœºò‰|à¯ð…_ÀÃ{G›©vŸ?Ï{–÷œ{–;£þçíw ìÇß[±µ»4´${2ÔNfÔ=fÚ¦\ƒFIläôÔØxz|bLCûè`zìÔTf˜ŒlVÃ½£sÂ“SÛó…eMr]ÇÕÐ±š;.¼‹t‘óMÇöèJÌÌÐiÚ²4´‰Y_ºé@ª¡U¸¾9K]:®<ÒÆ˜–³Ž++ZáiÓ&Æ=¹¢ëJÛ)HW(FT^*
‹ú‘YÓõˆ±5/ý’Ñ°E^2ºx•¥pÕ¦æ&Âm†8Û¸ŽºÎ´%ç‡¤çÑ§"oÜ)ææ
Žiû£Š”kÌñÅ·©ä™Â2¯Êj`†é¥ËÌ	b2ÓpE~^*ŒV“ç¾Ê\È,2©Ä‚H}ÓJ¥]W,fMu’í5îIÇ²d95v¦
Ó^c‰s?ï0$%	Ûò
ÁBŽâ:•èz7Ÿ’9Ë,x2•cžSnÑöÍy™Ê0y—)ª ÜßPwÌ~‘I<¸Rƒ1mçJŠÙ‘®-¬Tá@JÚyÓ–©5uy¬I³r[©DN0¦jŠnÌ>èU©&­ËíÀcjÒ¢ x·†6d÷`ZMIysjS™…ááª`_=ÀN°1épdw±A½kú^ÁL±‹Lè¦¯¸y¸Ù¼ôÅŒðE*³¦Rv70¹T”îbêŒ¢lz‰•ŠŽ—7KÃ0œå/WÐ‰tYÄvn<9S½ô Kê
Ð®3kªam)é;êÉœ£ú¬Ý[9ò)ƒN}¯8]ºéÂþœI¨¸¿R© zYšù9_Ç:ÔñŽÝ:öèØ«£OÇ>)ëØ¯ã€ŽGtÔqHÇ£:ë8ÂaÏƒm	;Ïis™Ì£vdëÜäwfëÝl]!(ënÉ®º1ÈÙ“múN ö®wÑ.]Tz<»©	'ÂáfV÷:-“u-W¸-U›ªÞEµ~?Óp_†µÆ¡ÁFG€FCõÊ}lc1'ÞàšnØÔ@ÝŽkX;eå|Z.@‡V·ã±õm¿‚32}Ž»íÉžõNHr=·çüZõÚ@%×sÕWQg~ð¹ÔUÁY?k‰d}‰rß¹Ê¬òö¦Ñ
6ò¥é‰úÞü©ÀößmZÖt²ÊÁÁ1ß¥›5tÕØJ…øH3îV˜ÑÛ™MggýÕ)š8Áš@†Þè¢8R§ë´t½Þ?R§ißÝ´:“¨MÉYŸ²gßë2lâÎúGÓo†MÆ¼æû?¼^{šy¹þëÿsŽ&¯æ÷ö´bxÒ@\‘6EŽ*ÒŠ§|-¢HÂ4ÐŽv(ò>\4†¥¤ó°ÜÇÀ‡P0°—<Ï@'|Çù Š>€ïÇaÑÀ½¸j Ÿ‰á4¾Ã>¯ÈbÅcÃ3qà+Š|M‘oÇ‘ÅâÂ÷y.Ža|3Nåï*òÓ8Î(å³ŠŒã{qLâqœÃOÚðq|Y‘ï´a_mC?nÃøF&ðuEžUä[ŠüPÃÎ†¿ºå‡O:3ül52¶-Ý“–ð<õ£Æ(«îSETß…ì„áâü´tÇK¿\;²NNX“Â5Õ¾Ìì\ÍäWÄÆÌ¼Íš¹ê7ï˜Stsr€=È¤2ê/~ôwi´ Ä5Ö{/vßÂ¯Þà&„·Iãà	–ù4nó©³¤ˆøt Ã)è„	ã~¸e¸ê(­î=KøåìPÿ±Œ7Bx‘ðõ–ëUQQÕÀ»«àÝèÁT Þ…Ë”\d¬­”]»³OÝÂo†nã×_+/ýáÞ%¼–/ãMKxµ?’ˆÜÁ–½‰È~ÛÐÛ úKýÑDtï^>—¿…ß=öD´/ØFoô&Â½oâçKx½_OèwÐ–ˆ&ô%¼r®¦Bÿ-AôØF:Îˆ&°•=Ô‰'±OaÎc?>ÃxšÃ1ÅžLË4[-Gé,$ò¸€9¦ÌÄ"ŸÔéÏ–ÎU=ý5lNß
´Ñƒ…-|j¡ŸY|3ÌÌnbž$j„~ŽÁ z”è;ÑOï:þZÎjI&«²YÊþÔà1ºq±\º}\U=Â7ñÂ55²ƒ(’¼e÷á³¥ÊàßŒKç:¹WU"’ ÆÏ‘eÜÔð~¿Œ!ôu„çO-8§Ö?kPu¸ƒ]‰è2®kx	]}šÚüAÃ2þ¨ˆR¾‰çk9¿/ðâ2*÷‹‡°À¸/óª¸Â^¢,ERÍå$Ï/‚È'ÑË¬†‚§à“ÄTOÆ§x–(çc³!^’•=ON%ƒ%ý9ê—dyÊJüÿß	ž–yP°V!Þ0£ø»ö,×%týPKÙGsÒ(  ÿ  PK  ˜E“H            T   org/eclipse/equinox/internal/p2/engine/phases/Install$BeforeInstallEventAction.classVíRÛF=²eäÑ¤ÎG4i¾Llˆ’ÐR ¤@Ö:i†É¬ÅÆlFHª><éÓôÚþH†v¦Óß}ƒþî{tzWÈ&6(1ñŒµwïÞsuÎ½×;þû¿ßÿð)¶²Èf1”Åh—¤‹¥m‹ÂÁ’½^y´]]­<«-¯WdX“Û¿äfpŠorÚçèYç^K˜ä¢Í–š{®#dpJ„
Î½`-fXÌnõÀv“â"WËXg®‚ÇkÜ´„ësƒÿ
ÛyiPîÙÌ2ÜƒÛMas£jû³,Ö°øcbYiE”¦úDozÎsaÍÙ>îó¹ß~«‚Ú{án­ðçŽÇã]ÄyÙ„c+Øx{BÏi	Ÿ“›”ÄàÞ)ùfû”*%]	ý„Z´Á]˜åÃ~Ž% ÚïíîÛ}W]éc‰Ó	°}°]0£ÚÓT)—yŒÎ¹G‚´¨˜Õ]iµ©ènØ°„¿÷ÿ¢Ç÷?–GöePC{×Ñð†³ÎiøPC^Ãy4\ÔpIÃG†ä×zuAÁÙµ®Q%ÏôÚéÆ ›ýBúœDÉ&H1	ÒÓj
I
Mìf»Kµx¼œox6/¸,,n´ø0RÊëhºXzm9xGwŽä‘(4™½|ÕXñ8¿ÒqWO`,íÄÀ;ÅžééÖµÊí@ìSõëBŸPOŠïUÈ¾rÿ|õú‹Ó—µzºÞ•¶uh(ë@FÇÇ¸£CÇ]W0«#‡Ïtâsy:cXÈáVr¸‰{9°”C	‹ƒ¸Ž¯éôËAÜÆ²‚áäÛW]uvåmRµmî­ZÌ§ß^´B§d¡ä@Dká~ƒ{[R—¼'“YÛÌr;/u;rÛgê¢iSõ=²su'ôL~ŸŠ‰i¢\‚ü¤éK‚¡`,ƒV…ÖÌøk|ó+)lDÒy›ôÔpS´Ò+0GQüÙ´~_Î«ø6…¿P\/çÓ±}­VÎ§b{|^-ç•xs{>3’ù«øNnÇþÀ'“êÄˆªŽ¿Âý×øú Õ”_"¶’ÎhôškDå:†©êÂná1Y’âÒ!˜¢´F0ATu<ÀeÒž"Ô=ÊR¦|BÑß•Ö²TvdJäY¢R|AÖ'¹ÿÆrwŽäÞL–Kr^¡òÑiŠJ'ˆ¾JÃ	jšŽq¢_&²ôœ$:SxJ´„ït„ït„?$á“‘ðJGø\,|îá;=ÂS¨GVë´æè¤@€áÿPKPŸíÄ  Ð	  PK  ˜E“H            =   org/eclipse/equinox/internal/p2/engine/phases/Configure.classÅWiW×~$’c‡Zq›ÅÍ"0X¶c'vì`±bÂœ¤Iè .bœaFÌŒ“îKÒ¦û¾¤mºdëâ$Ž“bŸ“oñ‡ü•~é/èésgB²UÈ9åÞ;ó.Ï}ï»ÝÑ'ÿùð# °Ò†ím¸SAk²;íÓ)¡dZ.‘c†exÇ(”DÇNOç&&&s
:²§rCÓƒc£ÃéÇ&Ï)¸5;¯»bzÐ¶æŒBÉÓCŽc;
vÖò't÷9ªž÷Ûr¹¡>;ËHLSA\Ÿó„3àK´éŽgÌQ—Û—i£Íˆ9Ûe­ÐŒac[¾ä8ÂòÆŠÂÑ%c{AxÎˆnéAwb–„‘/UÔ0_Ó4ÛÁ5ëØ3¦X®KCäMØ¥ü|Ñ6,/+I XeN,©¸CFÌÐMãQñC3ÜbÑ4ò:1éƒá;zaAHŒ6ƒÇÕ=ª£¤à–súy=Uò35à8úRÆp©µ³Ê´MS¬¼³ÊNW`Ú«Ì½ÈP/ØtIJB–¸@°[rí²wÝ¶SH‰¼i]‘Ê3¬)§dyÆ‚H¥…‚ÃŒ”îh¨›ót¯Ä Z«!K†e_H1:Â±t3U<˜VÁ°Dª&/7i–¶\O7MÈIúT	ñÑÍÙûÅ© Õ¤õj9ð˜6iQ”¸©Jù+ß¤åÝ²1*¯CçY>å8³YÌ“~Õí«ZÅòC—Þ0›Çv–d¾ªïëé¼áÝ°
åmö70[ž>«{z*]“3÷60Y,	g)5.é$Ë_Ab­¢íŒ -F3a±¢îèÜD8Lg;_\1[™ª)9Ô¢cÏ²m[‹%îqEÞ–×î®m~6—Ë–§¾[š	F\È›7óÖ*•üDžFaÞSq—Š=*>¯ânÝ*zTìUÑ«¢OÅ>)ûUPqPÅý*©8¬â¶}ÆoqS·
ì;‡Á<Êœ©39ÈïÊÔ›l_#XÕíÈ¬›äìÍ4=¨½çÚÁ€ Ò‰Ì–z5‹P[ï´MÖµ]³i6È7U¸‰jýŠ¦á¾&«¥Cƒƒ6Fê%üØæ|>N¼S5õ°¨áº5×°zÊòm|Z,ù@‡×ä±…¿†36sŽùv;“Ýì‘äFn÷SµêÕ–JnäÊÏ¢®:|ÿ{iWgc·%’õ%rû®ufå›œFG(ØÌ}JÓ“õ½ù6“Ž¸Y·ÔT²ŒÁ¡>ß¤š7Üª±•tñþf¶[ÿ‘ÆÝÆ·ÃSoâ5Ž4t½Ñ 8R§€ë”t½Ú?R§holZéƒ©Mä¦NçlÙËŸv¶0³>núfØ¢Ï5wìÿpÁv7s½þëÿsŽ&Gó§{ZQLiˆI—ä!IÚð´†ãhÕAHÃ½(hhÇ¼†]04œÀ9)xNÃg`jØ†wÀÒp+lcQÃ18n‡«a7<·á¼†£x^Ã-¸ ¡KQ¤ñ(FðUI¾Å(¾Å8¾Ã£ø–$/Jò½ÇOc8ÅÁwcÔû$¿ˆaLêe%9ƒÆ0Ç0‰ŸÇ1„oJòý8†ñí8ÃÏâ8…ïÄ‘ÃK’¼,ÉOx¡Üà÷Àm7ú®Ú³üPÝV‘î“yâ¯Ô´eÐÔ]WþÂéÈ0÷£¥…áL¿[;3v^7§tÇï«Ì®õLNµUA4g,fIþæ‰åì’“Ã¬:ÜÅóg ÿÂà—°OßãÛ ZÑÂ5Ús¿Ý}”Ì|@ói&öqü“O]"Á³>PƒP	ÂçP\…;ÁUjÅ÷.ãÕë‡.¶^¬ F(3W‹WÀâ¸Ïø`](QF0å0}k£lQ‚\CöÉ+xmôÆ¸þ¥?Ô³Œ?õ®àËøC8¾Ží}‰ð2^O„üå¥æ+ý‘D¤o¿;Û{o¼‚Ý=½=à7Ëøs¿šP¯#žˆ$Ôeüþ,×TKD.qÓVßåãè g¸r,æ	:7‰{0…œÅ~<ñðÖËÓð3x’ÇyÓ˜ƒ3þQÏ‡¨u;ý£†aâ$uZˆ<‹N|‘{v«ƒO!î’artj=‚Ð¸_„èí8BªòÄAY¾"›¥ìŠðˆ‘€±š—}\eðC—ñ«K5	™ó½Ôùª—!|_
Ò€Ó/•ëT/ÓÀ8ã×‰ð
.*¸Š7Wðôu¶HÎß[qV®o+A¿Ž=‰È
ÞRð*võu*òå¯
Vð7I¤òeü²ëÛý]ÎÉ)Áæ7‹~ÛEÆÐñ½<xR‰åúmÅJ2ª-þ“ÌJ«ÿtã"bw2Òaâ%±ƒy‹T"èÏQ?	Ê‚~™ÿWý§ËxŸk'ŸÆ˜åw9Ñ²\/a×PKÒh¿’  Ï  PK  ˜E“H            :   org/eclipse/equinox/internal/p2/engine/phases/Sizing.classÅY	|Õÿ¿ì1›ÝÙ$»è¹D0’•¨—Cbˆe!l m6“dp³³ÌîrYñ¢µÕÖÖ‹Z«­k±FªHÅ£ªmí}ÚËžZmm­¶µZí÷f6{e×,þúã—7ï}ó}ßûÎÿ{³<÷îcÌgs˜æÀf:0ËZv:°Y€Ì`©™0ÆÆ¸ÖÏg°ÖøÂ¾H¨ñ%îæ¦öæ–Öî`WS×š CEsGkkKsWwçò¦`Kw`#EŒÔXÛ;Ú[é7ÞÎ~9¦tÕj¤¯»E×5arq¬GèÉPÞµzMKwËy«[‚Á@G;é$sš6´jzŸO	…ÕhLñ)›jDÛæ‹6øt%ªÅÔ¸¦o÷Éz\í•Cq_ )9[z¹aÉDulN(±8)°ÓJÕ"äš9	ôP´äc‡)F£Âõ1u‡B®ÈÙ*(j9”ƒg”ëÒ:6Æe•ô!-VB$àiÑ°WŒ`o"qe[ÜœmQtš¹z”XHW£d?é³÷„ƒÆîîmk$¬É=Ikì´¥&[¯ªscl½Z"ÂïShUJcSÒ¿ŠÔ¼MŽÈ}
eË™"‘†*¾Hš½,só²Œ+•íÇeRÉPbuÑ›ejìbÓØr¾JÚkR<DéÔµae M‰ÅÈ
S†hQr›tO¥U—–õG55_EÎ©½ªÒÓ”Ê'‹¡k{”âØn©ÄÁ«[%ÁJi•y8ÊÓ´dÐE5Ö†ÕLÖP(ÔX³	)a…¸jœäâ¼ KÔE`“¼Eö…åHŸ¯Uãõ\‘&tlÜd$u’AJÄÕ°¯I×åí­*OGešÚl¦ß¶'M_.Çúƒ<YÞ4-Ú¿,M45ºÓ„69šµ6´ZD5Deks¿&‡¬#:%	ÚhP¦PçÔ';§>Ù9õÑ†z%Ò§F(&s2;+¤éŠOODâê€âPÂútÊ`ÛèfÓ
òãr<A.Ï,Ì‘Ø˜Òsz¾n¦D+zDó¶6óåTòâ"Å‘XœÚšç|í˜ª…“OÖ’¯HédÍÇŠw3Ê7ˆùL<e˜_ ë’Ü”•-jŒâBÌÍ£˜rj™%.÷ÈqÙÈqª€?Y"¹xÖxÊ¶(¯²Í×’š®¡ª-ì)awš»MŽ‡úWqbNiŽ‘	\«•X"LÞœR¯	K&r”¤±r‚
ÒçY:,ò0#‹ÊºL!W8l—Ò"¦˜xå6æ=)¬¢ºÖ«r—-Ñ?56›aµò}ˆ?2â"êY(ïÐS=¦Ð‘EäŽQÍÑ™¦EL˜²šç““?:"üLàÌÉ2¶Ç’˜à4'ÍZ7%–ØH‚ñ~•[×å£Â¬	£4í[µ¯?î@“ IÀ	ÎÐ,`™€ç
ø€€åVX%`µ€ €.k¬°NÀyÖ8_À¸PÀt¸H mïmMC{0®“¹tG¨hÍFa"•·fáp…˜(s[‹Pâ>é}¸M%¦Y…™Ò(J|gç½ˆ¤¡±XYE‚5….d£;všµG¬§ÃšÏ
Z––ŠEÕ,I³êI°¡`A($¡ùãeƒ!É,W&i„“àhE|sŠáãn,œð=;l¤céÑ_ÕåM}yN.šX,!U}ÅD¯ þb]æ;]\lžŽÉn¹!:º¯#®²=Ö&jfZáÙÈ¹h,à¶æÞ®¹É5sÆ¾ vÍX*ÿÖÍfOAy{’Ê?“«òÐåªQ=YsŽsô1]$/¨Éß®ãÝkIôœüpZ<’óXœZ`ÿ,ËøÄ£}O/Fd,ZžVŒØ¼œüæ°‹-œ³!_²gçKö¸Œ£iÎW'Ö˜yÜ¯:ê4ŒÕ¬9‚ûAÑµ¶öH´É)²¹àÁž¿†æƒSgAžìYÝckj¢§ržRäÈ°.Oqñç-Ê%5<hô¾@ÙÕ¯k[LqÓÖ‘«Üæ-Ø0™5{Ý±îƒ£8Ä·M$þkéÛˆ¬&¥pùw“¼´`|³®iÇºÍ/ZÚÿê#iòbïã9_4ï8éï‘gŠ¾íeÝä7áÈðcÏÿ> E^tŠ2÷•ÿOØ‹táØ&GD¼"¢|¨Ä­"ªøPŽ;DLÂ="ŽÃ½"4”Š(ƒK„¢ˆ³ùP·ˆ6<,b
öŠ¨åCá/±Ã"Z±O„ûE4à1sq@Ä ÎÂWDlÁã"êpPÄ™xBDOŠ˜§Eœ†¯Š˜¯‰èÃ3\ß!p˜Ï¾.âT<+¢ßÑoŠX„çKq~XŠâû|øA)>†ïòá{¥ø8~TŠOàÇN\Š_;q~êÄåxÕ‰+ðs'‰ýÝ‰kñ~Ë‡?;q^çÃ›N|àÃ¸/òáŸNRú;>¼áÄø‹7áo.\‰Ÿñá.\…Ÿðá7.ìÂŸøðW>Œ_òhWãnÄ¯øð’ŸÄË.|
ÿpáf¼â‚¯¹p~Ï`5¯qÓ'9M$¾V'øÏý­THí‰ŠÞeþnämÕBrx­¬«|$VeéL¾(ª}J¹ÎÿSÀü9¡žWƒ3¨%ôr.4fw×°âLÆ­`ì$Z•@ uEÆÚBT3Æ¼Æx–‚ñš Ž´Zjp ŽZ¯P½¹æœl&Nƒ~iœÉN¦Y•É‡>³íð.+–`$©­ƒx8WõÜaæ<„Jþ ¿ÒvB	vÃfÝcÙ“ÚÀNÂÀìåÕ)åÕhÇôžnàdˆ©ÜG<\ÂVûÞy0GM­¡F4’jè#+¯ðÛ¹Âõy„­TÀO~ƒ‚$Ð³“ûÓV;Ïkfeíu‡`«š7ÂªüVÉz.Éºÿ¹66T;ÌÜ^‹df‚ßÆ’3‡ß.Ùó÷’}?cC¤ÓbØÑ@»óÑFMå&Ÿ=dú$ê·jj¨jÃZ,¤Õ"4c1–SÀW`©aórÓ®TÜ:)<n6¬Ä6|žœv“Œ‚ÛÈƒjÒ¹÷ggBÂ‰T$6zç&úç`g³’0ù¿HvÍ6Šæ9âoÄ—“a¬7rBÑÙ‹·†r¢¸,#ŠÖTOÆ·Ì(Zv’­T€ìé:oÉ«,Á“¸Êo­óZ“‹ü6K£ý ®X/iÃ>Vâø|2¸tgHTH^F¬ò;$ÇaØ1ÃÒèÄ$I•Î†v\	Öír²J§ä8x÷{¯p	Ãî÷ÏaÃíöâ_Cs=–—ö3;i±I{c˜Ù†Y¹¿ô nZïuìÅ»–Ç±s«ð;¥RÉ9Ê2Â¦XàuŒ°¹¹—ø]’0ÂŽ'ÛÜƒx^r'm»Å/JŽaf½›÷”¥±ÌÒX>ˆ%Weyƒ¿"ùÊ°BªÄ6a„M+ß#yÞ‰ä±4xÙ›Z‚C˜R»žŠ=ƒ´ïÉâA8<Ö½vã-“ùí’Éüö(³µ±le»ÊYe¹ä¢èh•e»Qy ×¬¼vuˆrÊö1ËwÅZ}¥ývLæ6¯½Ò¾ÿ6ÞgÔíT™@€ªfÏJ:bÚè¨è@Uâ
¬¢ÕjéßEô¼˜è	¬ÃNœG0|>Á×Â„°âYtãEâz2^ÅF¼†Þ¤cê(ÌŠ^æ@;ýl*T6›Ø¹³•`ëa1DÙ6lf—@g;b×!ÁnÀVvºÙØÎÂFé2ªóIê*ªÀÑ~¡ÙJ|šW,ÍzqG!š…¨N,p³G	foãËîÇ,ÜMý2…Ý‹u§uìfÇÝTÓ-t†É{ù\M}ê!Ð¹ž‰8>C´Ý¬›0H°»‡Ua*î£·Ïâ-Š†ùü¦SEòøaÌÃñÍ¯Sgr-åäý•PñTï½8÷Ãcôééd‰içPÊÎ/‘¦M‘Mæ®¦vÝg²Ÿ¿M|‹G{’Ž+ý¼Ô“pÙú}¼«,X—‘có ¸ŒŽ•ËÖš)ÌñŽÆfÉÒÌˆa
ULÊP
U¸t#HZqùÃqlzíÜyu’uý¶yµ~{Ý$ìì¦I’-m“×°aøií¡ûÁ\›‡ÓS¶M7,bÆŒ#c‰13óËgÜr+i©„Ž;È
õ&ÂM{†åÓ³,ÿ!a|§üPKxZhs6  „"  PK  ˜E“H            S   org/eclipse/equinox/internal/p2/engine/phases/Install$AfterInstallEventAction.classVírÓF=ò²ñQ·@(m;†Èu…88Æ´nã$Å!Êt:k{q–Q$Uú4}…¶?`ÒÎtú›7à7ïÑé]Ev°ƒgì½»{ÎÕ9w¯vüê¿¿þð%6RH§p*…)\TÏå7œX¦ð–hÍÚÃÍzµöój¥QSeNÝt=f¬eðGRd]nÒ¨òç¼í{œ’t9Í3ôÛäÎ®hÓÒIšlX~{Û¶„Ç„¯àÌ3¶Ëtƒ™]½é9Âì.Xò=aèf+([NWçmCØ.×ù/¾0­ç:eàŽÉÝ.éÜì
“ëCªj»¤ÙÙëŽõT$s~D‚½Í\îöžª ñA¼«•§„'äJÛ–©`íÝùkW¸ÜÏÝ¶IzË§Üë½]*htÙw#JÑ#p*ûÇ9Aè¼_³›ïº¶ÐÒ‡‹´î±ó˜^?Ôi›9Œö¹C†Ô –õŽŒzR4ÛoÂÝ?ámB&|³c©8­âŒŠTdU|¬âgUœSq^Å¸Š	êî•á~,+8½2Ð‘´R\9^WemTÊhý)"ú<‰’‹¢(AKQÐÈÃ!Òü`¥Wó­•µÖ3ÞöÊKÄ›Ì½E\†›ò&*æòï‘-ûëàf‘:"F«—šÎÖ—?¼4­	œË5Ï —à¨ßôÄU¿é1Ïw‰õ8÷A…)÷oGHÿqÔ¾8~YëÇ;»ü¦'Ôð)æ4œÄM)ÌkÃ-¾’»iL£œÁe,gpw3˜ÂRy,ŽáÜ£Ý¯Çpç#ïØDÕêÈ;£nšÜ©Ì¥7/˜ÐYY'ùú“ÎU§ÅiKÞV››Ìr.ž\üÕîm¤›¢kRñŠ3MËwÚüÕERœ‡üÄéK~¡`…"F…ÆäÌK|ó1¬ ¹8‡uúÕö¸„Y)-nJ’ß MHà§B6±‡ocøW…l<Œ?_-dca<³¸>‘xZ!«„K×’É?QÝÃwr:ý7.?¾'Tbæ¼Äý=ÔcP~4KQ—è°€[òP0N"¦p,PTÆ,b—ö…be4‰ë$ZÃ¸ˆ$|5\ ^œø·qŠþ’$‚\iªE’P=Ã’Y¢èaP”;}Ö7þ:4¾u`<mü=–eaâ–'ƒÇÜ#I¾L2«$ê>‘‰»[}»[}»ß“Ýb`÷nßn)´[:ÂîÖÝšA´ŠÚ™ÂUÊ:þ?PKõáÛ0½  Ê	  PK  ˜E“H            X   org/eclipse/equinox/internal/p2/engine/phases/Configure$BeforeConfigureEventAction.class¥UmSU~6$l–¶F­@µJÌ°”¶V©Sò6Å©_œM¸„ÛYv×}aê¯ñ/¨ì 3ŽŸýþÇç.lB2ÃÞsÏ=Ï¹ÏyÎ½7þýëï î`'‹l£YLdqSÃP¡¸§axE:2\Õ`Ô«÷j•ê·[k›U«%œPƒ.ž‹f
Æ·ç9~ëÂ?–MºF9Ùu£æ¡çJœ’‘†ëÏ¬cË´-§eÖC_:-ÆÅ®(”¶¹iy–]¿eŠ¦-½@˜â»H:îs“„ïX¶é-šÂiIG˜5'-Û¶¶xB–Õã˜Òü€èß=6i>àZÌŠëÈVäùø’È©uqàúâl3_k†Òu4l÷Oê»Ç2`àéM¦1…‚7¢À¬í´W©kœt=
z(Òw`ÖN»:ÓÐÖýLº{ýOšé“zÀŽDhí[¡eÖºZËƒåY¾Åuá³ =´¶¯¬6Ã‹¶“S%#Ó‘³ïê¸ªãšŽë:^Ó‘×ñºŽ7t¼©ã†Ž·tŒiÈotËe×6:&=;\„ì
¹À!éÉ¤wS	)ô‚tµ•¡‹½B{vˆ ûr­œ—ô%Ïvã™h†Ë«ÄM^ÆU&‹êZ(ÿƒ¶:dÿ¾2Ì7S8¿Oñ¼«+0¡øÊÀ»…®“ÐÉ)–ÜœPQÅzh…Q@ÔÓÂ¥(÷¯ þÍ ý½xskëAqÏ€Ž’ad¼EîÈážÜW]Á4>Îas˜ÂJ,à=|2Â…åÌ€?;ý^ÊtÅÝçÍ¿z¶:¯4áSPsáWl+à…R×˜·¢£†ðwUEê¶»MËÞ³|©æ‰óF§ó{¯½p¥.[uW/~®îF~S<¢ŒX íÔßÿY*4|AËä¨qÌ”^ ò¾Š”ó6ø5Nðæ8r|È(þ‹ö0Ç¯Ëùô	>Ká|°YÎ%ö»[å|*±‹Kér^K&3K™ñÌÏøôÔtú7L>KÏŽ§‡K¿`ýÖNPMAû1f«èLÄÛL’ÊmŒá}j>…E~ŸPxEqõ”FBQYã(“ªAôMÖ˜"ê!³”˜ošÈQê‘Ž3d1ÏÒ6ÏÊTÈ;´¶b)ÐºÕ¯ÜÛ—.wˆåfú–["¥2‰Ï’æÉÎ³\s€rgÿG¹)lÇV_rÌqeŠrŽ± PKŠg›Š  z	  PK  ˜E“H            4   org/eclipse/equinox/internal/p2/engine/Profile.classÅZy|÷uOZi¥Õ „.,ÀÆÂÄJ²l°0 ŒÁJâ0ÆGVÒ ¯v—=dä#>Ÿ‰íøØ`•]køŒ!q›4I§‰“´iê¤é‘¤n›£mœ~ßoF³³«Y±ˆ|>ùCo~ó~¿wþÞ5’Þÿä‹oÑyüRµQ¨ˆvÑ]LùusÚ\¥à&/crÕ­’WÝeò(\â­LŒcEk£ám ^Ç4Ù\^Õ™¯yiïÅAðÈ÷÷bUØŠÅýÁ ¿;¨o#¦i£‘ ŽèÑx@1MÀvæ{W¢ÛÀTàïÓC`SèDô„ûüÅ
:w5±Çñw‚ø`{¨WßÅäîÙîõéØ+è	êþ(Óê9†"UN€¯Tx_¸Ç´Ÿ¥Ðk¢ÒÇ2°°'Põ„Cq \±Þ‰ú1 °Ä¶zvéb«¾3áâœGÐ£ƒñíP|Ü'{ Û7š„LÞ£§©eVE¦dÝ›Bl®Ö±(Çb”±eHó\‡?„ÛéM!åÜZ–X÷§	Êx‘`™`¼ZœKRï ¯4Þ±@8£—w/lS1ÑÞ3Ønôë0§?bxa“?˜€@÷v¬Sß²R¬Rd Ê@w ×ôWq Ö6&î@l¹Ü	4ÄÖ‡Ã)\¸Žø)’‡?Ž
›$ìvä€3v 8›‚àÙÔê}þàÒh_¢F,ßÕ£Gâ°
Ö¤­éÞ¡÷ÄÓP]ñ¨ºíÉ™¨‹`¯hR¡vñ@°ii4ê7Ã¨2…mCv!¬Ê	M'¥ð+ý±í~8±<…k·Œ-M!AREU‘ö>s¹Í¶S*¤ó¯–à*T¯.,$7‚z¨/¾Þ¯÷wëÑN?<^ØØv÷#
”®ºÑ¢p°×¼æ†p´¯IGnEbzSO8ª7E¡8"¢I
®¦/ªÇb#ZíÇ‘^PxWS 3Cþ`Sd®Áb»ÄÆšÖDái=­.-9XéMí]‰(„ûãºA+ý¡Þ Ü[SŽ: 7Ò
2ÏÉ‘ÂŠÕ¶“#˜i>GÐÌ‹Ší×ãþ^ÜßÔ¾Q…ÀÂœ	6Dý¡XÐ/AØ•ˆDÂÑxWcQD¿¦¶Ìb?ÿ$´€E'K(PÕ'•ˆ³œÈm‘`]Ë¹Y¦ü8ªk6žˆÅzs ¾]Ueˆ¨±ŸÇúFîuúºOU’‘”‘ôÚ\j¼w…ü‘Øö0¸##[Å‘TÍžI•žˆíebêÅôleÄðR¯uYF•Œ$¤½.Ñúv&t)šzZjFõþð UÆb”sNwÄ§ÚH©±oëKÂ>WxbzÜªþSbc´ÆâØHSC»ŠÙÛ•eMw-–Þ¡b)/ÇP’árÆÖÕp?±ô&79–¹3Ìq›€xx½é7,GÚHeÜÌ¸ôjVwHÄ²D¨?ÜØÅ¾ÚŽJ»ÿDõ5P3Ö€Ôä"šà¦enZî¦KÜ´ÂM+ÝÔî¦UnZí&Ÿ›:ÜÔé¦5nZë¦ËÜ´ÕM—»é
7]é¦«Üô)7ùÝÔí¦7õºIwÓ67õ¹	Í¡Ü—Ù1¦#c¬ö9µ;lTúF÷6 Ë|éÝ¨‰¾´~L•Ï¡ÃeœDS¦Þ—µ)µgt$œ¾Èwj=	,–žÅ	ºxœ›+“2'’ô’Å¹“ŒîYEŽø¨}ÔÐ’¹ÙH²–]sB"³¨B‚³³¨šÖÔ¾N873#ÔŽßV[åÁ‹NÞa¶Ò!êÇÉª-=ØÇÉ¥û¤¼;N![r¹‘qònN¯—è|­jHÎÔ·fJ=iÝOµÔˆ{rOa‡qi\ÏF“1aI¯›ãÔ%ªêFcåwéÇ­þ‘vÜÄÊ/E¦Õµ>o~IÛá–Ù_&×9á…cy‰Ù{&¥!ÂY^—êôƒFóYVwÊÍ@XÏë“nór–=B#¢r Êè#c)8f/ðf'Kçg?<Vëhv6gL*1h\tˆá†¬töB'$JÌ,§TpÊ™´²e–S¶8œípÐ9ÑfJ‹,}²1'Ù©Q—™nù×6ž›•±Yqìú<:Ç×JüSŸW9ªqöÂ‹¯à$Ç§Á–cœ.È-ªœH/t ÝšcÔ_Y¤snãêÆE(Ápé¸cê„É™ë“úí„³ÜSŸqÆí9ÕÍtÇþ–Ëª¶áz=–ÆUŽò£#a¬$Øñ'	ŒC%pêõ1çd¿aãH¯Û²
Ë6R8ð>É	È¡ä?›UÌ!åÏÁå”A§>ñÿÉtg¥8øg‹œcX£ÛIÓh
MÔ¨”^Ñ¨_ÀmôªFÓkÝBI>C‡4ÚA‡5j£#ÝM_Ô¨ŠŽjTC_Öh¡€ˆ€T Q	¹5š*`i´XÀMT¬ÑuäÑ¨¾¦Ñ.PFïkT+àlÎ£¿ÒèN%ô×U
¸V@5}]£‹è²ñ7Í ojÔHßÒh®€ú¶F13éo5Z/àFúŽF7Ówe÷nPBßÓèóôþ¡F“¨¥Êî4šM?œ¯Ñ9ôÍPM?Õèú'¼ô‘Fåô3>G?×(Jÿ¢Ñ§é_5:þM£:ú•Fõêè×Åéc®§ÿö¿Õ(A¿+¦§éÅ´þWÀÿ	øDÀ˜°€<ù\

p(Pì¡ûyŠ‡¾À5z€=ª=ô ¼>(òé.ðÐC\â¡GøL<ô¨¼>ÊgyèIYí5€& TÀLç˜/`¡€Åˆœ( LÀi¦
˜& VÀ³Ô	ð
8G@³€ù.Ð"à"h°ÌCûyŽ‡ž]ž]žá34
hp®‡žåó,°ÔCÏñtàz=/d/qk	=Ì•Î(¡Ý<A@E	íáR•ªL€#±&`¦€³Ì0WÀ<‹Jèqž$ ¼„žŠ§xy	ä&W[¸WþÛÀüó¥Çú{­ü­¹=Ò£mA,¦þÚáC¾v&äï•ŒC(WsÎ&TýšÜDV§###š™êçH"3U:ÿ®¸+ÐòÇQù[EW8íÑ/Á)D÷>zž˜^@š—Köá‰lÇ3O’[=‘ËÄ|P­ßÅO$ã½&ã¥@­Q0,ü›øAÙPkÔ<Ë¤–XûÇñƒz£Ö(>ê‰
ƒçlè‡¡<~o¿!àÙí=ÄwyÒÞ-‡¸g˜}X>ƒåÃ¼ËG±üÔ0¯öæóJoý0¯k8Fž†$oÞCåGéþ-¯ñ%|˜ï>Äßô6s»·1Éñ×1Ò¼¯³¯Æ•äm¯BJ>?8Ÿ& ®‚ä¥Ð°z.CeZŽt_MMä£ê vZC´–ºhŠØzòÓ~TçÚÒg•/e%^fµ?ç©U »ùj†O\| kÍ<¦÷€1¼ô?À¡Âkâ‹&¼É™èÜ>$”º…
y™o0)0Å3Kßw îÌ$ö;£RšÄ·BÑ|^½P?G®WåyŒJå!Ú$9,nï…½j‰šAE€:à6·íˆ ZÄÕt&qéý(à!¥Fµ!Êrá<ìVÚ·‚ÖP¨Ù´¦D$§×Kù/eØ´ËfS‰e‰YaÜ€“V‡ÎGé!„ÑÃ¼J0õGøy´GÙ"/÷çÑæ”-Õêš¯'7œTŽ3ÝÍK·Ùô¯·ô¯‡û^Þû±vA…ûñs­¥ÆÓµ"ç˜%î4q¥*Zn‡¸; îN›˜
KL…ƒ˜-‡-56Ù3IGø>†…NÎ»×æ¼É–óšé›¦ÖËMv†óÜ‡ùÊ!Yæ«†2´~Z?‚xÔÆÒÔÚŒòÕÔt0B7Í[ŸäŽ†ãJH§‘ªÀ]ÓÑ’Q[‰öBí§ÐÅŸF®îWrÎ4xXÞ™†<…wp®šîUyÈÒÒM™‹ÍK(–j Û3ä ÍåÅÓb“)£ëÿÄdµ	‚Et™b…´c³×…ª”y™¯‘‡þååu›ºeç2“³¬FÔDÌ2V›êN4Õísq
ÆúˆMù‰–ˆ‰¦ˆZšC¿0¯õÛð¦œ
•3Ø^º›Î€„®ãTŽä8°ë5‡øÎaîìPy¾q¦oëSÎ<§Î$ùæC|Ç0¯—¡ò<ãØT¼m8Òþ-¨æŸæ‚â”³Êû%èýeþÒêMrï`À{•õ+t	jãjú*fÌ¯ÑVzŸúPƒôu›}!Ë¾mTù`ÄØÀÒYôÓÎ¹fø™êf^÷·l±Z”«ÿ\ý§qì†¿
¬›"“x¨þ-:Øâ*ÏkP6W5¾MìFR×¸ß¢’|íP¹ËØZáÝÒRðä¯5|ò¬øä3Ã¼$/îV1¿VQ½˜äÛ¨p’÷$oJògk
ÞÂÏ›p]&ì(F^ÂÏ€z†ÌUMõ»H¾àÎïáºÿîü>ªÔl‚ê‡´„~wþTÒ5ô[´Ü8ˆØ|Y9bP94O­Ö—ž;PX¾¤ÊÍdúØtî Þ%ü$.:Ž)Í;¼õGx¯‹†¼õGéI”Ùî$_'^Ï·ÅëGPög¨Ð?·¥D­¥H-&è7”"µ´™†!,Õ5eï+Ö]ÿ8ÌÝf²„€‘1z¬FeÝGoÑÞÎÆãr]iÉnT“_BŸ_aýkèò±ÒÅkp°t™¢ÌfµZ§œR
MÂ˜wòÅoÊ~
ïâÎ–4Ù-®×qª1‡™—Ú¬qáÇòÉÈäWnzB&¥Ûi¿…Ó½~O§c:ðÒŸØ.®ÅÒ±ÅÒ±ÅÔQVRLäâê•¶rq»,OíÇáÑœÍS}-€únÕ¥äÄž<Ká”¢ªÏs>•²‹Ê¹€*‘&S¹ˆfàk¦‘Kh.k6…›-…›-…›-§Î6:æoNÆ×žCûs #yrÖ4þwàæZ|n2G¯1My“’©RÞ“¼óû}2&øŽðÃyToJÊOM|¹y:i\KgÐÙ|–­$yM§Âía5®yÏ
\Ñê|äéè‰m]¦i³'¶
TpÃ¤ËÍQj¶ˆmV‡°e7QŸKø<›º¥Ö…”f¨k`Rêþ8|9›êL‰µˆ‹§˜|RZ!ø¶ÝÆ´(ë[2Ú”
i>¾kF¤Ì§
^ ÿ]Hgr‹M!{	0"„Q­FÄn4ÅV¥‹½5C”Êl^Q­4‘— (/²‰¨²DTY"ðqoú2`N$ÓÓòB&“3‡;Ò¢Ïv	2`ìZISx•­¤M·„M7…•Âçy¦cÿ8D”iáÕý‰&ÈU&¹×©×s',[ƒ \k‹‹	V\,²æ@{P­Ì˜ú¸Ë1¨®Ã¤b·š¾.ôNMSÁ#XÞŒ2q©Í©…–…P`¢|ºe•Ï´ªÚhÁ7‰oðCð»ÓÅm…y—S_AU|¥MËjKË›ÑëŒ¦|äI©|™}ÆàXb¤qÌw”öIJ¯“O•Ï‡ø†£K•4È3ÉQy®HòÕÆœ\oÌÉ2µ¸P…é{·ÿ@§è¼3ôahN£ys@ƒ|Y&¼wµÔˆœWMA’MÊï4ä'9Ø*(ëQÝ‰ý0¿›Š¹‡&±N³xJg5óvZÌ;h_MWpºñr„®átGéŽÑ}§‡8AO ÿ_C/²ñ%´®‡SL‡åÑ‹øô:¬¦¢Ûá¼ÃÀ\K¿Uõ‡8ŠãÂê)£Åß‡x’zP ê\±qêmœ2öÞ=ËïÃÌ¼yÅüvoEï„1†>i¸q–åÆÇ;½õpÄãÊ¥X<¡I¾~³åÙR5Ë…ëQ"n yx.æmÝ¹Õ
·V«‘´*ó`ÃitÆí|Kwcï=kïöŒäû(§Yå¥ÃùI™/3o¡¾jÿœd©4É*+ÓG2€óÍv»ÓýGQ¼ÌOÐŽzËWµ–¯ÊõDÝm{EpÖ=PÅrÓ‡ðñç’št’Õ†ÖÖÑŸ¦<êEêßN¾…ê.ªã»áÙ{h!ÖËù^ÚÊ÷Ñ6<#¸¿TËÞišåÁüÝE¯«;¿
_¦ƒêÐƒÄÔ|Ìç%ÆÊò¹qþëü[ªÌ—âcÖ¦<«6­x9£6íq¬M7a¶©MÆwW¡wú0¯È¬MO"l÷f©M›W–ßªsõÃÜ‘ÉkxíÏÂK~…%¼î´~i³L„èuGéÁ-tß!¾ãE’//›“ä­IÞ’ÙÚ_°Y:2ræó‹êÔóf~•ŸQ	‘GÓc¼¯°ÃÛ>~èÿPK3¦³µ  À5  PK  ˜E“H            >   org/eclipse/equinox/internal/p2/engine/InstructionParser.classÅWû{g~7ÙÝÙÝL.¤,vZ¥Ú¹°BÛ4] %„ +I¸ƒÕ0ÙL’	›™ef–†V´¢õBíÅZ°ÒZ©x/·&ÐXJ½­ŠZ­—z©Ï£¿ñ¨ï7“ìn’Å„´µOž=û}g¾s¾÷œ÷œ“Ù—þýì9 Ëñ·Â!DB(	a»ÅUK®ìtåüU	¡òÕòçg¥ÁUº¡;ÜðAYgËÖŽÄ¦öž–-Û›Z;øTM:ºiøPî-šÇÒ{3ŽæC‰§i1k¯!o—èó!ì-7jT—zë6ÕP4Ë‡ˆ·oW‡µ¬Ïmæ.ÍÐï+=M§fÙüÚª<v•§ì±÷Ž:Ò£Y–É£’§µšÚÇ[ý½ºÁ/9™2mm­¥&wiïKš)¢2ú´bÔ†ÓÎÞ65M›ñ4LÙ4 ÄõZ³˜+¹J§MËÉ‹v1•ÛÌLr0mê†³%£¦ô~]ëkÊF]:¨Úm¦¥¹ÑU¹>ÝEØÓ¸÷Kº€´©ŸiÔÛ±2(ÂºÝn:í™TÊ‡ë‡Ô=j,Å$Ä©”6 ¦š¬Ì°f8-#I-íTämêÒ’ÎU/7˜BW•qôT¬É²Ô½­ºÍƒÑœ¶Ùä“	]ÓoPíApYNç—æî%·÷nÍ£UJ©¶³Î¤U‰X%&c¦4cÀ$k)ÓÜ•IOrá7Üú(_j*£mVuº)›²'Ð°¡8î=ôl¦5#Ëûu¦5Ó’)=mk±$i‰YÃÑ‡µX“mkOÜšBÛÑs$Fj5ËPS±ôŠ¡éÏO-à†9š%r¬nV-[˜®›¯éMù›£›6Í¶‰Ùž{¨mºm“¸IÖÏÑŒ ÉÕ$»o³eîÑEóæ9ª/äˆö4RûTG%r•Èï†ÚÙ§
%ÿ¸iè^9¶‹AIO¢dBJÒ"¯“ðä¼.t·3@q:#&Æî‰Î'ŸAK³3)1dlGµ»K¥æÆÑD—Šu¦×žhA¿3¨‹’urmQædÃÞ¶7­‰3–>ìC`¨qÎ«=^x«‰qO^¤ª%ÔH¨•P'a™„˜„wKX.a…„UVKh”p§„5š$¬•Ð,a„Î¶ÖéÃÿ*Z§67Uå­SÚ›šk[/Ûà|Zß:Ÿv¢a|®†3º‚ÆëçmœßR—…Ÿ³·ÓzlfeÓ°ár†³Ô6M—_‰©¨Ú,›Õ&¿#h°aµ«æh#]Ý6µ$VÍ¬¤™a§Ïn÷†°(îŠVµNÿ¸R¼ýÔó}haÕÒBåkR!ý¢ªDáSüOhÅ‹VAýt<“zâY0‰'¯ñî¨š_o‰{–Š{¦Ê‡› *ý†BÐg€n.äïŠjWÜÕP þjøß0Í’¹£pÂgm’iI(œ¾®ù$fú (ûÞËÂžmÍ÷þü#¯ŸðùÎà}sn™ÿCÞˆ*Ý7{G¼©CïÔ[Güëøwrà²šë +‡7ÏúÇ¬`ÞDÿ_aÊ¨ÄŒ«…XCF'·! CFPÆdÜŒŒ[…XŠ×`¯Œwá×¢CˆM¸Wˆ	‹}ÂÁ‡e´á#2ã>×a¿Ð}LF«ûe¼Ÿq->)¶Ÿ’q>-ãx@l?#£Ëx£Ÿ#‰Ï
ñ…0úð¹ºðµÞ‡/FÐƒB<*Ä!!â	!¾*Ä“B`‡8ü~<Á]bÕƒ/	qDˆcìÄáT|WˆïExå7„8.Ä‰ï}:ßŒ ß‰`P\®ãÛ%ø ¾\‚âëB|«xLˆ¯ðÅ”_hþf³Oü|mæï	G5œNïu^N†f5ó°-~•-šQËD‰‰wo’ØžîÕ¬mjoJoífRMuª–.öÊES•,Œ‰á}ÀPŒÅu¤ÃÌXIm½žÒHc/s‘Õ2Á‡?¸;??¬®ÔÉø(åï¹k§¾ˆßeÕc«9ƒ«kžÁÉ®ÍŸ(+i	òègå„pJ±¦f‘g…Í0w%¼ûø·øLø~…wùÝ2ŽÝc8ß^]s¯ø0†ŸÆýãèéæö·¼x?ŽŽaQ]µÅí~v¿.B—PüððþUwœŽŠ]H‹!Q.%œj^ZCPµ¨BVò»1^£wq^OX'V[a`«¡`}.Är•bˆ7±V·`˜°ÿ2¢w*“=u7OýÕMÎCü°î½P}Gˆ)BýùšÎà…ãã¸‹!ÿ Í³ÒÇÛá1±«c„^È~ÅÏõ(Æã%P±lÏÖ£Á¢'R˜Y	Dƒþ£ø~\òÅCÇP›=VÂ•\?Wc°ÛÛqÏŽá—ñ8È¤½\«HãHv3«Jh??‹ß£«V	ÌTÖ¹ÉÚ\–Ûqå-Œ—ƒ‚[ÛÙØÌþÌuœ»•XƒUœ/«ÙŒìÀ;ÙIkFîçþArñ$Ö‘ìœÃz—•~/GYVÎ3ã¢D+p­d ˆ7<å2PÌ;aÞ;îC¬¬aþoa	y«J|CÌz7Ûômpˆ±Ÿ©‚º°Ëžœõ{7ýzœ=ÈÇÇY‘BåÔ_ª©¨ÅÙzMÅRÁA ê/zÑ e$êŽ¢r]Ý'ñäWc}¾¦8Ê?'¸V+ÁÚº1¼—éh‡T¤ã5Q¿g”µûÙ‘œÃX0ŽþnEGÍ.¥ „ÜÊˆ‡'ª%9†MJ˜,ÇK”’Ê¢Qœ«—£2+b: ¥¤8*O (UJ¢²K¾Ø•)¥T)óh¾ÈëÓÞÕJÄ½9K±H8²CØÈTµ²ËÛ°‚Ä7ræo I›IEÿz°p;Û û9]`Òâð=ÈÙ{„ÄåÌ<Eoçyò"Çî«|þwÎ!Aù£^Š³”_¢ÿ!·/ñÖ”;E.¹-YLÿdQ•’ò
¼†·s –ˆÒ"HDÇèk7)ïÁ#,Â!žßÏå&¦>YŠv-ÞÀ§%Ä¶
ï ™È®aq}‘»m\•e[ÜC"ŠÄó±‡>¼ry„ŸúÉr!6¿;x6úâþZN®—‹è6)Z÷ET(Ó8Õ*äé¸¿ú4NÖ°£.´º+Ñ?‰•à”Cë¦b¿ŠÕngôs7À 9mtBâ8æ„3Þd0i&ÁrÓºÁƒ’MëF·C|îjÉDZ7N¤µ˜§ù@øåô±€^ô·ÐMf0Û+že®WDð¯¹«WñG~Gx&IRßPKû”è³˜	  ‹  PK  ˜E“H            I   org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$Parser.class­X	|Õÿ¿™Ý=&„$$a!â’Á †‹!DJ€¬Å!™$›ÝuvB¬Z•¶ö°µµZ¥Új/j+VcZ¼ZlE­¶¶õ¾¯j­Rmµ^ôûfö›¿üòÍ{ßý¾kÞì}ß¾Àñ¢Ú·-r`Ör®µà:G`9ouüðÍ‰š‘N#¤ÏéêpÕa#¾H@4Ìo1z¢!}¥M_¥w±¸¹uýJÍŒéæú%¦1­îZŸ¢
káX\…´!}éð2©G 4³YÒÚõe‘P‡n
8µ.=LÌî‰pGHoè T{(#_{$×Œpl…N&Þé½Ä*ˆæÖÃ±V#ÞMì$Ï>¸­g‹NÛ¦ÜÅ›B‚–ßMz,FÖlLÃò&ª›qC	”0&×ÂºkÙöÒ"-­Ð¦YëaiE± »ì¶ÇÞÅøTÅ¼¶O»Lãs™¤NÍ ™¿ ³mÒ¢é}Ú'Þ¯ŠDâglØ¨·ÇmñÕFN^ö»›¶kµP‚=êÖbÍvhòƒ³Y¯%¬‘%½íz4nDÂ’cT¬%AáèÒâG#®›Z<b25AFŒD¶²‘ xÔFm³4"ÁSº©Sª£‰xKÜÔµIQO·‚^ž½Ía,IQÎÈr*ƒÍæoaCZ¸+H(*6ª •ˆ¡`}$¢˜<yW”Á/ÓbÝV,‹3¸†ô2H‹©$g_±Ä.£,.«–¦dö}F4¸t]ÃÊOç0½7ØÛ
F­ìÇ‚vÔGÂFW‚Œ“ŸYvmÒ“U¶rvJÄì
êí!#Óƒú¹	#éTëfX#ó‚z¸ËëÁ†tÚr+K 8JÉ¦˜Í¥Dº}O84TÔE¬bøùêF©%ïè½yÅ+RGYs´¤NvZ¤=}¸šƒé¥fŒ‘=Ü®ÏljLù³xLr<QÒ¶ËYWnŒ*Ø®êHÂl§|OÌ¦´,>3«~K³I¤x•®Y“ÜMÂ{™®§Õ4¨¢)Ì¸è°F‡KO43+½Ñ¬A)“Ÿ„Šéñún:Ñ‹xÃï‡pæp“bÌôähÛjGì'5–3i]ôŒó¤…Ýóå±‘Dñn².~TÌ¥ Ä#©ùU˜÷D:ŒNƒ½±â¡(ÚÑS0_Á	
j,Pp¢‚“œ¬ VÁBu
>¡`‘‚S|RA½‚Ó,Qpº‚¥
–)hP°\Á

š4+8ƒ"Ü˜=ˆRÞóÌß\|f®¾¸qø&dacÎÐÌˆçŽQÂÏm<´ÁH"3³kº=bêA3ŽS&‚M‰PÜh±ò@Œ‹sfZþÚl"‘%‡(’wœ‘žE£Õ“w–Š#ÿo·bß@r›å†r¿˜¯i$2o$‘=®uhq-Ø0¬éHhþYc‘šn	Eb]F°Ó¤×–ˆ¹‰® Åzû.HL“GšTD,oÌ;«ˆR“[µuÖú˜E$·0_µZºåàV±(Yk÷‘Öš¿nÙTQ wªðÇÄÄ@ÞÂ¤	YYÎØY±ü‘’Ëžž99ìI,kÏ‹'5e)59÷?ËûYŒ¯\ÝË75‰Ë^T[éÆ9-pØˆOpò¨ÕädÆ’­Ê/›e9U#“šÀ¬1õ`ÍˆVF–bï¦rZ/÷ÝlqLÎåÈº}Xä™ùj$_1­có×Ô‰ƒü’ÕÙ¯î6#[8 9>g°yŠwXq²ÖiáÈ*¸~,):@ËIyâ=Ê$Füï³±F|Íðv>Bótã‘×;òD½îð‚W1b5TíA¿¬ oCuæu˜wÒoÑØH’ÃÏxž¦ë>ho‘J›µV…ÛT¬ÁçU|—ª8_R±_UQˆ¯©Ðq…Šã «ðÀ¡¢ˆÁ,8Uœ—Š6(L¸šÁ5*V1˜‚í*NePŒï¨8×ª˜Ê`ƒ<¸NE)¾«"ˆï©8×«(Ç*38ßWñiü€ù~¨b~¤b2~¬BÅëð¶v£
?~Ê,?cðsUø…ŠÜ¤¢¿TqnVq&v2u—Š³ÐÏ«ô`+~Í`·}¸Áƒß0¸Ã‹NÜëEô¢{¼0ð0ƒç½Øˆ»½Ø„?yÂ‹^ôà./LfŽá/6ã·~ÇàQO2x•Áß½Ø‚ç¼èÅþÈà!0xŒÁžeð’—Üø=ƒ¿1xÁ‹óðŠ°¡ñ€aÜÃ`¯ÜÏà/þÊà/ûÅÜçÃ¹ø³q<îÃçðƒ§éC±>ÒÁ_ÆÉ_¼ék+ÿPØÓgRH‹ÅøÇšÂFª›æDÏÝ\Í=ÆŸf‘v-´V3­oÉ$²,¹5š"¸R?åùùaÜð/X_Î/ž£+L_]&é™”wY¿Ñìw7ß
©Ìú(Ö€DõGµ!fY»oÏÅMk/èzë!‰£i7v‚žîÊ[ñÆmxïfæÓ	º/í3h­Ú<ÐpÔx+á<¸…,°2ô,¯¬Ú…7+«g©r=møï.¼±3­¶˜Ù¤»à”î†OB™teb) qÛ„µ*Á7È¯ÆcQ)`¸.i®‰ÜcZ)»]5„Þ¶Êªáå2Z3Æ¼Ì$íÁé^ËH™-”6RŠµ¤š#°
W'#r5Ë•ºª~ü«XôãÝk0emC0é¿»­j oàýìkÚ›’Âîkª¬î¾Œ“ÈQH{¡J÷c†ô fJbôJ[UZQ«K{T‡‰¸ˆü™A>ÌÆ%äïÒ`­Ä4¢;ˆfÐ ‰cû+–ÝI”‹+Å.ü³²_¨­V<„ÒDÑykçµUKÕbÜ ˜,ÁÆ]@‹ÂA1ÅB¼AN;«íèíÀ‚¦!m„?€wšgW÷ãß­³ïH"ñA6²ÖAQúßq?v’ÏN,ÅrêS~®§Áà¤æ‹§£ÑLI…ô%ÿQx¥ÇP"=Žã¤'p’ô$–JOa…ô4Z¥gp¶ô,ÖKÏáéy„¤`J/".½„ÍÒËè“^Áùô¼HzÕŠà2Ê>Á‹Éî%¥œ€Õø
Ep&Ðß7iÕJ5\M2M{Æ}‘p¡.+¾ÌÄöd©U';DªÞ¯gõ†”´O·Ëto]™ì‰šd4r¤E©À ˜$ÐLÕ3{PÜ‰MT7”Ú	lßÿZ“-ceœ^éM¸¥·P!íC%=çKoguMMÒ¸›
¥•›žœpY¥-‰Š¤‹6íªô@øýÓûÂvU
y_P]5(J$*.ÇN«µE™Dþõ6‹ZÇì~á¨uú{¨ËýN*¨‚j¿3É°¹Ö1„Ím$óæ­øG•Ÿ™]BÔºlÔë{0-¹ò»ÅQl¢ÐŸ"öãc¿‹$ä~|Hw­âWöÀ”¸w Ã¯”ºçÕzü.¿§ûgÞZ¯ß»§û½ƒbB2œµêTùÕd@£µ>ðûÅD+À¼ò[«~Væ³ýð6·(uû•Ý7ìßîw‘ýª«ØÁÔ±S°‘úÒ»T³ïÑÐz~éL–>Âtécªßý˜CYX(ËX%;Ð#;±UVp±ìÁ¥²—É>\A×ˆírnÇáF¹7Éã±W.Â+ôÜGôå2!ÉåB•'Zií£”Q2R5M+{NñŠ,Ñëÿ«ºeºìÃ§ðeª´éx+‰ÏIÓa-„sáRâž‡Ë©G.§J¯¤‰è¦ÊnÅ\|¦÷Ô=Ç‡{IO¾ ŸU0VYY¶®"[6×·Ò\W—]D·‘ÕI¸6Ù)s’â¸¯ë¹*«Wé^iOË¦»L—œ›§Ë$QeÁJqŒ5Cô²ˆ©.Ý¶ˆãÈB¶Šc‰vúÄLzéœÏŠ€Ãñ?PK0ZÒ°{  °  PK  ˜E“H            8   org/eclipse/equinox/internal/p2/engine/SlashEncode.class•SßoSUÿÜö¶w-+ÕN¶R†0¡«e&+ŒB×n´¬lJq6Âmw·Ý¥ÞÖÞVP¢f/¢&Æ	Ñ±˜ìMÇK—@â«‰”ú9½¥©ÛŒ˜¦ßóýu¾çs>ŸsÿøóÙo Î`¾¯ô O‚32’mÙE	r$;’²Fî)Ã4ê		ÞédjîN>—Ìg$HlÌÌ§Ò3é;Ý…ÞÉëjûÎÂØ²°ã%ŽÕªUÝ\bƒJ«Z-Y§³¤—*KºÅvXwëf;e;­ÔÇ­lq¯!Á¿¦}¢©eÍ\QŠkz©þT¾^3Ì	ý»SÓåe½ÆYeÝ\©¯J«ÔVT½T6ª–®ò Ã¬ÜW³®×L­¬VÇTö¦®æËšµ:ÓÆä©Ö*%Ý²*_Ç§Bl²e|Æ§Uç)«Q´ÚPäúªa9I¿*LAÁ€‚A!aršÛtRÂ¡=I=Kgsÿ6·#¹Ý´MŽÜùìÈ~ú#Ùý¡Hjo¾ƒ.ù·šxY'öV'÷=$öRíÉ>†Ó²¸„çöáuœòáF…Q}ðã´(œÞÛ^œÀ¸'qV˜¸0ç…™æ‚0S^DpN˜Ia.RÄTKÿÞTÅ´êšY_ÔÊÆ}9r=ßø¨¨×nhÅ².­”´ò¢V3DÜNú»Ô÷à×•¯4j%}Ö(ëü.G	1ˆ^x !ËÈaÆ=]ñ›Œ Ú‰%ÆÞ®Ø'}2A›Ž«ÄÕÝAâi«å*­»•ìÃ­ÏnÀqÄ¸zð*ÆìÍÒ&Çô0÷,ú;\Òv´‰KS¡Gœµý‘[¡Ì\s&œqy÷¢A¹‰ËqWÐå/l@Ê®»¡'poá6+AÙ}·‰Ô·3®¤wÉàõ«qeŽvBñâJPy$våðÏè‹EÃbnª‰+7cA¥‰Ù›bVb]v¬ËRP=ùë«pP8´‰^¶71-šŸãä­ØÒÛ!ÚC¼Ñ o/Hñþ‡qGÑ{ƒïä©<N1†1Aª§(I†oaŽà=
T`uoaLUp
5Œâ>)^Çi|Í]ß’¹ï8ç1Æ±86q[8§œ&˜¾n³ÉŽ(×øG[ì²ûç:ˆâGbñQÄ!|N´>âÂ JÊpJ?c7×^cNá?ØÑ+Ën7'ÿŸz]ïÒKý	^[¶‰½¬‹ú™H"¢\v§7p´Ê²,Ô°¥øå%¥øŸ&p‘`„{‰D\¦I^2E*Ò$a–B\áE3$/Ë®«üÍá]äð®¡ˆyR² “}÷HêäIÖ|I‘¾Áb‹ê„MD‡ê‡ªt¨þ´CõûªÓmª%ž#ðæþPKp+!Fù  8  PK  ˜E“H            N   org/eclipse/equinox/internal/p2/engine/ProfileParser$IUPropertiesHandler.classµVëSUÿ-	lH—WhyT+ÅF¡°•B[iòªP°
­Zn’KXºl¶û@ðÑOÕñ5£ãŒúôsg$hýØþO:ž»°ÌÔÉäÜ{Ï=çwž{ïýëŸ§xB‡PÂ‰Î„Ð*!kžñèm	%=š¡9½ªïŒ-±¦êÌH«SŽ¥én	Ò]a¦É”„0sˆŸpnKP’‹<yo†[¶–1Hˆßw™NüÐÚ‹œäËÒÜ™´2&·M¨iÄ,×Œ¦k©A/sÃ!TÍžŒÙñ1±pGSÄÖœ52¡¹ùê•škï¬Ç™I¬½.K¨ÝËêw5=Å-rÇÛqMW=å Á–¹„ŽŒ•VyR×L›«…fdVUÍp¸e0]5ÛUn¤5ƒ«dzAÓù$³l6RˆZttz'‚f¤tÕy”)²l;ÜHr•Ò´åÂ`AzÑ¾„íX,élÛ.Ç'’×ý`™;,Å¦n÷K™É,ªó¶f­)@o‹§úò-læõ@•¹ßhÀt©BVN—úÆv˜ål7XÐYÔHµDÑs$éd¶šE¦VtùÄíz3[°6]”Q+£NF½Œ—d¼,ã”ŒWd4È8-!â÷­TŒíj0â\+¤IHñZAŠ~ÝE`Ã‡‚©Oi´@$?¯š}±|z…dë<ÙÕe]µÙªºÓ´5»;é=ûsD|N/ý$œˆåíL$–xÒéGæñX³_ùw‰ç¸âœíù‡šŸ¶dÆâê"×EúÔ	‹Ž+žÚI7ùùâçE«ŸûX¹3ñ ùƒ²-¢¹äãÈó]Ë±$\‰ìsõ4û^G‹±Â:pwH’ß>{|ê/5þSÏÉìãÃúž/èë>Èµ=‡šð”ùõÌ8ÿå“Z`úŒëÅÍ3
Žã¢‚&”*¨Á%ÍxSA=
ª!+(Çqô)¡_A%´àª‚cTÁ‚×0¬àUŒ‘QA®)(ÃX)Úq]	A&yGa´á¦ ³a¨˜dF¹0= §¹&¹Û‚¼FÞ£·y?Œ˜>†s¸CWØ¾·Ap “¢GRµïÃE5nèÌ¶ÅÕY1FÝyÝ]Npë&Kè\Ü“™$Óg˜¥‰uŽY³›¹fnmDv5v›H/Ýø>vK§´´Á×"¥ðTÆµ’|ˆôÐHáuÐ£·˜²Hé§Y‘¨…7R% áco~™þT ²R‡xÚámâ;´ú›B4òxË:’ñ–³‘ÀŒxñh›DŠ¦æ‚‘â©u°x}p‰xkü°,–»Šë‹í]%-‘@„¦Áö,îuÉñß¡ÎÕ—üŠ…,F¤,´z9‹û4f‘^ÇüÏüD7]~HÆ?¥j?@>£NøœJóÕèK\ÅWHák¬’Ôdá bè¼Y#ºÉ}1SÐKˆb&‚’~'Îv1¡¨¨¢„”V#Zñ¡¬‘¤BáoÊ_&ùÍ$Ó¬‚$%/%ó^Š€6Š5™ÅÒ#4ÑlþhH=C	ÁË,2¿Á
àÖIÄVîyôêð-ÙýÎ‹aÓj[.z=b(gÍ"»B>Ú	fÁ¡–²Ø9'lÇÏnÀ\Gê1J©0Yè;6j(Bà{ŠôœÄ8…Ÿp?{¶Noâmç+J=ûQ/_EôûÄCú+4ž$ùvún\ÊBÎÃ)‹çñ‚ÿPKFÐøû  Z  PK  ˜E“H            2   org/eclipse/equinox/internal/p2/engine/Phase.classÕZ	xTåÕ>çffîdæfcõ*
*hÈB„âˆhQÄ$€¨5ÉNfÆ™	‹Z\«-]´¶ÖÝVTP¤¬$¤´ØEÑjmµnu­vS[íjl«ÿ{¾{gæNH¨öyþöñÌ·œó-gyÏù.yüƒoï!¢ãµ/ù½4ÙKå^šé¥9^Zç¥k¼t“—nöÒv¦¼I•“@K§Ö)ºLÑ³˜\¥uÒ‘Õ[hõÎ’Ïœp4œšËÄ2ë«›[Z›j›—Ö·´Ö-i©mZR]ßº¤zq-Óxç\ãÒyõu5öL~Ã¢Öæ–ê–¥ÍL¾Æê¦Å­Õ§×.ia2T§¦‰®_uOkhª©Ÿžlh¬mª^‚nê6.¨n®m­ËL765œVW=sv[çW·T·Î¯kª­iihZÁT¤f[–Ö,hl¨S[7×6-««©µÈ¸÷ñg×ÇU¡¶H8žU….èGcëªÂÑT(FªâÓ«BÑŽp4TÕ%‚Ñö“˜>1¸L–5W5&bkÂÉp,ŽvT·¥Ð€äQ­ñé­éµ[#Ádª5JvGR­k‚‰ppe$Ô
å;no5£ÁŽPÇ·úÍ©`ª;ÉTbu[»£í±ÖP"‹na6/ØÞÎä†d4%kÆã¡(òW†pÄ–`ò|{eX†F¯LÄ‚ím8Lcg0ª]£$òVÊî¶H(ˆu‹Úb]ñH(²µ€Ã¥G”ìØ‹¦‚áhrQh=Î!½Ðº”ÕZJ åjEÁÈøÏ-`óªßæð…Ö…ÚºS˜ô¬Š%ÚBØâ0«ÑjßÓfH_5¯CÄŠA«sÕäËá^éX:ftž´¤j¬6§°vÅut4–»p´œ*)‘~"+u-%“ØÍÚc«ÂtÆg;óƒ©àüp"Ô–ŠÉEÇY3¨I«'MÊ¬µšC‰5á6{ó–Xw[g<NŸ~Y0Ò)gZ¢¤9ŒSI¨†ƒ‘ð…YãeÇló‘É®ÚLà¢ðF¨Ä'«ãñH¸M¼g	'k‚Ñ¶PD¡‡“µ]ñîá
'á0ádc°;)sÞ0äƒ)±¯ÆiV×«"ÁhGÕ¼XÎ?.ÊŽÙú?*;R‰„:‚‘êDGw´\»®-·Üÿ“„L¢;ž
µ;ÆeêÃÑóaZË5Š³+WÃL‡f‡šº£©pWÈ±ƒ?íãûÍëGÚC¹‹·t&BAè`¬êN…#U51Ü'í|%ÙñÁdçâ`œiTv¬.£¹Âì`}8‰ãd”ÔèœþäZ+|\*†|‚(ioòD€F©NJ$†ù»œ¡bª&qô–Ç ½+˜jëIÌw…âÚ~õ›F½Ž«ëîÂúp<o4´¶¦Z[D­X¥°Än9=,=–ãÕö¦¦N³1uš©ÓâÓ§Y˜Ê4É‰¹m±D¨*a²ª.}ÆÉC²,–#§Ù*†d[Ò‰ L; ÊÉÅéûÎ’]Å›Ø:*Ÿš8¤TúGÍÑ½2³û¬¥'%ÙŠà,ÉªúXÇÕd:a˜y­Vý4ãÆêÜUÃ³°¿:÷#a#Ññ#a·‘·aÿ2i`u($$‚HaUuNØUËÍåO"ƒ+á;{ªÎ¥ü!”“+æŒÓÉKv„­è^R/UTÜLz<Êz\U'¨¯ZÎó«‘tÆ<Âê¥jYeˆ…©i†1Š!ÜÞ¥Zã±$2ÆšPz]{8)@ãÇd*&Žž&¾x"”™.Ìvl¨‰§æ˜ø ÙÒˆw¯Œ„“éR$Þ-xZ‰ ÁK´[®MWÅÎÑ¥(‰2CvV¬\•3„H”Â¤Ð´N¸ŠsRMEÎ¡uáT.“½'ac¯žL‡S>ô•N•Åh‹šB‚¾*Í¸’HÈ€Ôd$Ì{’66ø’p¥:ÃRÊ¤béìäK9}&Û©é_¥8g‡áaÙ™†X=&5h‘àØª±¿¯›k‰µìoñ)ƒsXÑ•ZÇI]ÝÊšEÝÑ®X{x•*“URÔ×H=Ô°
z[
wtŠÖB¿¡v7©ÿå½å¥ˆ—.ÖélÎÑé“:«S«NçéÔi¥Nm:µëÒi•N:uêÖiµNçëô)6èt‰N—êt™N—ët…NWêôi®Òéj>£ÓguÚ¨Óçtú<òSýþë”ÿ‡Ô^±`jT}ÿšƒê‡®ZúÉXžÁâúÜZCEõ9ÕFÆÖRO`¼¼~è$Û//Êkf?ÜV’Ó1C39’2§Í˜Í‡à›5Ü[Î³`$‚9‚Çü‰8m¸"Êé!pÆFœâ°féž©uö[¬3À:ÈÛeHã<¸z†J‹XÐÏ«çÜÎs±ÔÌ\ßŸ30ˆ†¢È¥úËè
µ©l{á`¡ú¿Ú¼¸tª5ŽUfyÊèôPö=‡Ñ19£ [Z7ÄøÀQù
•»LÓrØíQùL5nqõQkü`êËÖØÒ³ÝbBîIsÞ|˜>´Ô¡CbéS«cLuÌ¦_uÐ¥ýW¸Kr¸ñnì+=0”Šl©œrx09»têÁåŒÁc?€'g;)ùþ6l))e§éC\mèò—*Zh Î< óà€xÜå [ù°DÔ—É¦ƒÎ`vÌ`!s@ÆAVÌDHåVì2óFîK—I"h@-³à@inˆ\0HhÎ¸Û0*œEû	^g‰3¼oÞô¯Á†§b¼ùVÐzþ°Íš[FÜn¥!7"DQ`®ðr`3Öf¢ÜaÕÉ¥uû•8ÒÒ™ˆ­•'ò–“Kt#ßx0¾;l›À“å0g»`=˜0½ð¿Æ£ÿ¢è¼g„in¤G=¸“ê’»?V—q8Ð‡®	|~œî¶óÿ‹yBxãÇ§Àˆ42•öFªÜÓŒÄç†sðç>¾ƒìøßkÛÇlÃ|¬ç¸|äÿ.Ù}„&>È?68ˆ÷‹„ÿ+ÿ£¦]?Z5(Ncúª…|GÈ:Ò 3…L¢7*r²k„|IÈuB¾,ä+BÖÓÛ]+¤GH¯ñôŽAÇÐê"Ã ­BFSAÇù„*4h©eB–ù.tt•TGÿ6hýÇ ùôAK„¬2—>4è&ƒj™:]È7…ŒfÍ JÎ“–KÆÜU°Ç [X7h{e"ß Û„ØgPûŠ
IYÃ8é½B¾Î8ÐBZ§ÚÄ8ÕBîr·jÆ!ð(ƒòhƒ3ô·ˆÇâ|<Î zoÐn>DN`t*jÐ·ù0ƒnç	}MÈI|¸A}B’|„A³x¢œo’AUœÆGt+mÐ4ž,S„cÐõ|¬A7™Î¥!¤†ËšÁ5	y@HŒ+elšŒMæ*aÙ!¤™Ë§ø´|z™O2GÈ\!§9UHu>½Â'™)d–O™-äD!'™'¤FÈ|!µBNÏ§×8à£pÐG?ä³}ô0Ÿë£Gy¡¥>ú/r‘çO
9WÈJ!ûè	nöÑyƒž‰'9ä£g¹IH§ÕB>ç£çdöy!/ðFýœë…,r†V!ç‰¹ÒG/rØG/q‹.!Q!q!II
I	é²FÈ%B.r­<GÈyBbB>%ä
!W	¹ZÈç…|AÈ—„\'äËB¾"ä!7
¹IÈÍ>z•?í£×y­uB.r¹Þà/
¹FÈõB¾ê£_ògýô^,äL?ý”ë„¬ðÓS¼HHƒ³„¬Ò!d½Ïøéi^&d¹Ÿ~Æí~z†…4ùa²6?ý‚/drÕÄÚåoo€ˆÉT0šþƒ·ý÷F]4J¨ožòßEõÀ·%Ý]+C‰ë¯fFÕÇÚ‚‘eößrÙƒãr×ÇÓ>UëOØcÊowDR	™hŽu'ÚBòÅÕu$½BÑ8š@‡Ñ›Äš=<èOpôuôwô½èáèç£o:ú.ôqôóÐ?ÔÑw£?ÑÑ÷¡?ÖÑ×ÐçèÆ`¢=F`UýYñë¬U¿qû÷«êW…|‘jïÃ×öë÷:úïã¿žœ>	ÜªõÎTûŒGˆ7rat}Y/?PV’÷ÖN¾«¬äØâ¼ÉêÝYÆ;ùÞ²ÝôäŠ^þÎNÞšmnË6ï+ËÛÉ[Ê÷’¯¼‡¼™
wÓÃ+à;zyÇCnKw¿.Ý²	;ùî²ò|OÙá;yó9¦æ=J@OÀqÊÈOå4Š*`ŠJ˜gM¥*ÌG§Ðt@þLäˆYtÒÅ¹4›Ât"E)@I:‰ÖÑà<au)ºŸþ¢þ‰s½R:«–¨]S-Q|žRGž¥Zˆ^~½eåòzùåìé|Jæ8Ð©j‡I_fof¯½Ã:…ìu«0#sî²ùÛ3‹zÔ`ZÐ°ìYÒ–-¼[ÉÜ‘»éñe=ü­Þ¾‹wörï(îá>,ywïêážþŸîXøH{aMRˆ½ðå¸­üðdíÙøþ>Í#úZÀeºöR±é*«8¼‡_ïÓÜe51Jév¬U×^LGSƒÚçk­ŒF&Óú“Ú{2]DG)ýM¦]ÐKdGÃšÅJ.Éföyê±‚hîòê
\ëžò	½üûþ·jrè¿0³[¡ÚƒUk—má/r¹íæË!ëÁÈ}¸ÓƒððyÓy wž·‹Ÿ¸+ Ô§Ë**]½ü‹²ò
S¬tWÿ¨‡Y^lôðž›ÈµC˜žQS›”d?¾Ì•Ö¸{ù·¹ÜO©©;mÆt«¾ÖÖ>ÞÇ”Àönl/r?3Ý=üHVáË€(]ì‘(^å·?nœò\”@­ çQ©“ÚP]µ£"
ÑU´
ŽÙlé¤›*_§Õt7Â+¢Ô8×RKF÷Ñ6zW©ñ>e>MµDµyª•¢ßÃdcMß ?(ƒ£Ü°Í÷6ú2²¶¢‡Ÿˆ¢·Žòš®>þ0–«^>fžtô]è?ïèëbtG_T¶yÓ1”‘g­~yY¥2çÖþõ.~-«°c ãD1\M ôx]Þ™r¤ Ân¨cþ¿Öáµk3
X›QÀÚŒÖªkça½ Ä÷  MJ(ëÚ®÷°KÛ®®í6]\¹§‡Ë›åÙ¢Ý`º*÷Œõ´‹˜®Þ{ÍÛMÏ4øÐÚ³‹¿½…Žèå»é…úhúþü5QÁ.~ÏÔ{ùa¹•-æO‹a~ËÍ>R9Ö3= —™z¿r3a«©Òþ©y5àUØ,Êéåï
€?È÷Žò˜zZs¦Ûeß+«¿…mÒŽ˜¯à~‡b÷õñ‚oòÍü½TeI™ù&âäw8/øï3ómþ§°‚éÝËg¢ÆË›åßÂ5¦w¬¿ÿ)“¯Y<P`Bø@¡Y¸—*í•YY.L/)ß^:T®fàbèŒÒLŸu+³`ïp ¨Â4Ì‚~ÁúùC H6{7àÛBgŠÅ§ 1³ø¡¬ÖoWß3‹¡ù@Ñª6¯°ÝDufÑ^šoé}šKƒ£œ¸›ž]1ý÷ò÷Åfqz
Jz÷ðCfñ.þñ|K ¨Ü,ÊQÁ•~ë7½}ü¦;>èÍµÝÛÂš3òf®þÄœÊ3~bº0ûè•ë©ÜsÇ:wÀ£«KgÓ#¼‘7ñÝô˜ú}šöRžÄOÊ]¿¿¨z1béS(v6Ð±t	$/‡ì  +ñXû4àéj Ðg 7—|6"Ú>‰Ïƒó‹˜½†¾€²åV<·â•ø<Áñqºžž 4½e½N7#ÚnAAs+Š–ÛYžX%x\ÁÛêP<­Jñ²šF›y&má ÝÃñk¦­ÜBÛ¸îç0fŠ¶ó¥xá\MòFêáë¨—o¡]¼	O©-xbÝW×Úƒ>ÄÏÐ÷ø%ú>¿ŠÈûôˆVB{µ£éQídzL›G?ÒN§'´Åôcm=©-§;µUô”¶ŽžÖ6ÒÏ´/Ó3ÚWèYí&zNû=¯ÝMkß¤Ÿ+<y\Š6m{OÐ²ñ-OÐ²-Qy´­
YÜT¢ÝNXÃÍN€m~…Š#©MGeóg´¾ ‚Zè-Ô/óã°Ì?(ŸÇpEè7äãñÜ€´0†ü\ÊU4…þNOã©ÐýÛTÀ3‘g·C¢ºy6|‡Š •c±Ço©úÖ¯©Z˜L›qæb­@Ôš½ë?Ék¯¶
0Šg¢]×áÜRÞn–h­ìã‰÷ëpæíØV™‰^·é~”Nu SÀ/Ä“”÷×€Çôì¥Q¦§Ø°CÖ¦ÛŠqúnÅ”¸|ÿ[€˜žþs@7u‘×òúvu(ÓcÉË¡äOÞTž˜GÅ /ã6¯ Á_CMñhíuÔ˜oP5ý’š ý¥ÐÉJTv]Ðú:èñ2ú<ø÷ðÜwh½«l~ŽÊ7›39d³²%«–ØMS-Ñ}žjYIt’óN•4«‘Ò·a=v9‘¾…1ö™¢ÆôŒ,þ}à·¸öK}°ÓoƒznF^RÞ§å1B
…l/›ÕÞÃ•ÿ†Bîïêøã,1$ÆwÕñG«åø×grûvnŸbåvGêýB L÷W9™Øªå¤ï£hø<ëßŽ¬;%£±)™¬;%“u§d²îD;ëâxºu ¼	Ð94Ã÷‹<JWžï\¹•Â½»é9$ÑX9¯_’SÎ3C±šºÍ8x¢Ó‰NFîEÞA3o–¾…Þ4ÝcõéÈ¿’äòM¯$9Ÿd­ã¬•}¹+ëÎ<çËDJ>ü¦×ÌïáŸ[?ø·Ðü€‘ÍC·Êâé<dHÇQà0ý{©Úô§SÔ¬)Ê0GŠrÉ
™e˜~8Ó•:ÕM÷ž;>?P¯o;¼!;*9É*,`ÙAïÒcòËEé\ƒ˜šú!ép‚qxúLfx—-ÄSµÝÔÆŠ°N]œO—°Ÿ6âmu-¢ü,¢Û¸¢a}—G#Ÿ¡½<ŽžçCèEd7ø0ì5þÈ¹ˆ'q	$›Ìsy
7ò1¼šå¸€/æ2¾ŽËù®àop¥òÔM‚È¶§¢e{*Z¶§¢%þ™§Zï.ÕšŠ—‘[µf"Ø<x[žª(Ž¹à´N7ÐK
§½t=«p:Ÿî:Vø ¡NûÁ¸Âi·<\á´Á@ÁiC!„¼ò¬5öa–o“vèÎBOâIsmË}IñqŽð×2±¨©;0nÑÄà—5ÎU}»9øi­r‚ãÅíÊ¬âRÑËª%ÚÑTKn˜—9¯5²#êcþŒaí9û#Ü“ä›¨µ'ÏÆú‚å$éôñûœNdvœä±
—5ý¦>Mc
x¶Ð‰’aþÎˆÞ§%ÏõiÄ6ª Í¬¢Ú+ÈR^¡òâê/ˆ
‘ú€úÃZKâMhº²·-ƒÏµOFŽ>…&ò©4—«óh×P'ú	®¥‹ø4¥‘&•‡7d4²!£‘l°4TmU¾ìÂ#°åwðÖ…t„ò=õÜ(z|^¥9ëµ½ÁÒœÍÿ/ð[\ûÀ•µàtÔ–;±³{.tä§Ó™Ó•Éœ¶3öuiË ;Ò»CcÑ­lÚ–nk:cK`ø	‚ð¶-Qfdlé•¶mË|ÔÜÞrAæ?‰uÛŒY«‰ÝýÍ¸fl€Ï€›`Æf˜±f\
pk°-§5|¦£ p~¾J«e}F-ë3jYo*bP74ET@ÇTõÂTÊ ùƒ®ÏtŠ2¨Çæ„dTê’†AÏù8êrÉ?¤¿f¢øtÉ¿éØÀ6›4ëƒÏ|{æ³Ø{ý>ñ*ÇG°ôç"ÝÇµV™k—Mž²Ãvò–~üx5¹ù|Lz27ó¨/1€V­XÉj>%Åô4ž
ùžüÿPK”½½Ã~  |>  PK  ˜E“H            I   org/eclipse/equinox/internal/p2/engine/Profile$ProfilePropertyIndex.classÝTKoQþnA¦ÀT(ÖúÖªÔ­}˜˜ÐÔÁ„„ª	Ú…»\ñÖéœ¹Cè¿Ò¤ÆÔ…;7þ#7Æ3ãÄ@ƒ©°t1s¿9ï<î™óýç—¯ 6ñˆ!V(0$v¥’z!Ýv[pUö]Rvôa¡'t«®ìr-<†y©…ËµC¦ô_¸N_¸Zšì!pËæªg=oŠŽ&çPäki[û¼?öÝ¤O¼Ç!(;nÏ[ö=a‰÷¾TÎÐ’ŠB)n[ý-K¨žTÂ¢xo¤-jÓ9ä£3Ê÷¸¡º‚ŠÛ˜ÄBÎGBsª—#ÙYÈ<®ßJ*4ù
õbÀ]ÉÛ¶00o i eÀ4°`à"C¦9V|•¡Òœ.ir©Oé2±Nây2‘g´RAw.<O:ÊjÔÜö¹&\s(ÔPÃãéþ`rÕÍ³“Q=—l´ñ»çZ“§¹mwñŠf¹ºGa—Å‘+hDcKŠÅ1ÍÉ¶Ó^Nðç|›ìõï}µ©³úý¥#?þ‡:f®šÈâš‰90	Ü6‘Æ$.ã~ËÈ§Ãj—°–ÆÐ¨9]ZAfC)áÖlîyÁúË4i:žùGmá¾0äšN‡ÛÑŽˆ„f4?å  †¥É‹)Ù’=Åµï’GªåønG<%+¬PB90\Ëfƒ¬i“Ï…Ï
IÚ!HR¥õO(–>£ô1Ô[ôN°Š
½Í§Áu:.à.Y¯é+Ng®t‚â	
§Xg8ÅÃ‡3Lk!Sé·uÄ 8n„úq3Ì&‡¡¶C†{„vB´In¡fC-õ}øPK;êe  ¦  PK  ˜E“H            5   org/eclipse/equinox/internal/p2/engine/Messages.class•–ëW7À3øy‰‚¶¶ÔøØÑ¶V«…e©TX)Ø§i˜	»‘ÙÉ˜dVðs{zúçôS{ú¡@ÿ¨žÞdî,³°¢Õ£¿ÍÍ½ÉÍÍ½7óÏ¿ýM™&¯ºÉÒ	²ì‘#“Sé~à‡"æ¡GŽ?ÀÓ³¾2Zf«qEË;>­€–gFD5š*ÀŒá‘†_¹Þn³Ê_&Bñ€®ÉÄ¯ÇRD†V¤¡2‰œœ[¯Ì/•iev¹ì‘‹%®ŒØ>3¼Tçþ6,••’Ê#W×Zå/¸o8,~­ƒâ¾«T¼$£ˆ;OqÕË”«¢ñ Tátõ®¾Moñé!+®C”¬.„`6å+ëæP9ª‰ˆÛ¸5øFouMwÍxd"•Ñ§1W,½ù<„€ÏíÒuÍÁG‹‘6,ÙfÈ×ábËMð’šÝ˜ÓnB¤³L¢ÜÀ—Ñ–¨%Š{äÞ
S¬ÁWâ5V”l
{Ù xÿ,XÅ™¦¦Q†Y©3ÍiI†!Ä›blF3)î‘ÉOï—¯1½ÝZ’)·KSUVÅk›ŸíË¢ðSÖwœMÅë‘¿ßÑlF´o9‡ß!_Q|‹+¡ÖT³¦[mçè|‡îÖéª„ gâÅÀîˆƒ
§mf,@¬y{‘œªÖ™-!Ô€Ä®ŠFlpãU^Ú¨]:Çã*¡ô]>@wV†<Û_åÙä¥DÙ=«‹u]Ìt¶×´í6n`£™Ízäî¡V™†«òe#Ç é$‰óðÒìð("¢‰†SO®fsN½mKêÞ»ªÒ áÔHÊ³Öæ‘bgÛªÕxöUÎ{öwïbñL	³gq¹³…¶Î»­ôæÇ«p3²RT}Ì¢ ä®LíuÔ¬ÙÎ£ÄfkØì©ÆÜ‡öcãQ8¨kK²Ô9•ëÍkÐ4ð A‡îŸ³Ë½ 7ÚÚ{‡óM¸K+Ð‚¼þƒú®:Þ²MñfûCgU-i@v{dÛT.À#(Ò»‘a;”§U>„RP‘ûd:oÝÙÜÆ¸ò
ä«(”PƒÌ¶}P÷È™–,’TñXjJeÔ­j»¥«¡8«ì1”ÛÒÐ¦mêü–T>D}ã;Ü·7îÛ'[°ô2×Â·Ø/$]``Ø„…×ÆØVFìIü´ô©´ˆ•å¥±í‚`g[9nì‘>7jôç‡°i¯·YºÎTÓ7ÙJ­Žà".ÄPÊ½â™´%)JU+pø\‰5/Øï‹Hîà¾¹ŠXXˆo¸{V ¬E-ŠhQÌ,ŠñíbjQÜÝxÞBêš(&F„ÅÊRåNÐJŒtÔæs*k/¤cS‡”¨ÛX%1Le‹¦
ù„Ë‰²àÔi7%Ò@¹¤Mˆß@^ìÜCÒ1åòs {ü:‹jÖ«3™$<Ík¾Yç‘s¹WdÛM(é .ÀäHœë¢˜(¹µRmÛÐà}„MFa@¡ÜkB6ÚïHX_àØ&ƒ-|÷Ñ±Ì³ÃB²ØŠ§i±eâ=1„s\Í$é¡[4¦Óç3ï!ðQSpÙƒx1v
Ö~45{m¤}ã±ÜÌ¾ÆsSö${Ç8A*pä¥€bá/V½•ûð</ýÏÜ›+“WÊIJ!ÓúþÔF9FŽô‘‡$ì%‚4ìP¾GK2€ø÷Ã ù™&6y–`“JÒØäjoh	¾!ÂH;FaæFÁîÕ^•	´%û¬‘	Ò[òœô;äüê!w‘##O ?q<GºQð»ØÓù^äId²y
ù)òò3ä0r 9ˆBÞG>@~ŽA>B~œEÎ!KÈyd¹€üù¹ˆü
ùyù¹‚üYE®!G‘cÈ3È³Èqä9äyä*ò=äûÈuäòò[äÈïß#¿Aþ€ü9¼€üùI‘?!ré#?B^D^B^F^A^EN"§××‘77‘¹…¬!ëÈ²ˆ¼…œFÞFÎ8vA%G ƒ_ÂèŒíŸîao¸ëOÿî44üßëf~†*ø…'µÿŽµ,g€ðØµ?ˆÜoö+lñ›3ëK•H@¶i:Íä?PKDÿ÷@  ã  PK  ˜E“H            C   org/eclipse/equinox/internal/p2/engine/RollbackOperationEvent.classÕTËn1=¦™¼HÛ´<Ó¤PB%š …²(E
Š "%VÎÔ¤†©<žŠObI¥"$| +Vü ßâŽ'â!EêtÉÂö¹žsï¹¾sí/??}ÐÁ*CþžTÒn0°Ç=mF¾B9Ž„/ÞÄRé·¾TVÅC|Ëj$•ðŸŽ…áj÷.ƒð8(ýÂP	Û·ÜÆCQ§<‚÷3F~¦ÃpÈƒ×NÁJ­¶„²·3úï^Äƒ¿<‹ã=‰¾ XýR†”e5Fòp LDÌçÝ‡9»'#ïûú×w?î4(PbhþS’@á›XY¹/ünzL*B'kÝ¶'©Ïƒ¬>Ó+B®MðÇ±»åVb®ÇÜNëBÔÕµV–eyâÒœ¸	3–¡5`øöÿ¥}üßh*Èa±†‹%T±TÆêÔÐ›z—Z}vS«Ère<ŒÉžïQØ'ñþP˜>L.ÃbOt8Ý²'›õé}·þŠp†r_Ç&¨T¸Bšô œÂ*43\vÖÊËaz`P£q‰,yZ«íë7nÖr±Ü®yÐ8tÌšç0Cs%40eR 6RÌâ,àÐiœ§ˆ	*ãy&¨@ž3y8Gê	Jrðˆ™Ç…I¾ËðÚGh¼ÿ-›w›+N®’&rW«ùPK¹cÚµþ  <  PK  ˜E“H            =   org/eclipse/equinox/internal/p2/engine/TransactionEvent.class•SÛNA=½ÌîÂ:d]”Û"àew¼t0&Ä`|AL0!×_èÚ¥ÉØ3Îô¾Ã/Ñ„Ñ?À2ÖôŒš‡‡î®ª>U§ªºúÇÏoß¬ãCí©ÒÊ<c`/ÖßöÂxÈ¥¨(‘\~H•Ï¸ÒFÆZ<zÄ¥*-ùn$c¡6)@nah¥Ù‹Ãw* ¥u"NO
øö©Ôfwp"}Ã0æŽ	ÃFIªÂ'Â7*Ô6‰ŽE"÷%‰õè7ãT"c%‚¾ŒB¾ÞyÎà˜c•Tß¬Æ_?n,ÖQ«cœŠ,[ã^ÁBE>)ës1Yò½ûOß¿.;Ûö$dçÈ¢½muz¶ÃÐCž7w³Ûgð:ÝòAÎK^ºe—¤’Mêö]Ô1æbÓ.¸æ‚š1)ÜÈ¶¹l›o ‰zþ­ðˆcr+Ô‰ÚôE’ÞìQ WéûŒÄ ™^èÓäšÒcc?Lc_¾ÈÇùâ»>Ìºï¬[“~’ƒy\A…RY!­‚I²Pnö†µ'emïè§á:­›¤‘^¥sÖ›s¾`Ù»7BÛ»?Â’÷`„ÅÏ¿šÝ[Ô"jX"ž6±.£EÖÈú8 3€•2ff¥Œ»b¥Œ}ÌJ®Òbä5[dÁmN@Õ;GûÓÒš5®Y7$·,êö/PKúäp%÷  I  PK  ˜E“H            [   org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$Parser$ProfileDocHandler.classµV]sÛD=ªÜ(V”ÖqHiKSÚÄ%±DI!|4¡4¸.qqœ`§¡ðâYË‹ÙŽ,‰Õšqÿo<Ã?‚¤ÌÀ;?ŠáÊqi5ÄmÃƒ´wïÞ{öêìÑ•þüë×ß¬áÞ8^Õ0¶)<¡njX¯‰vàò=é!\^å-*ù°¾ÇdÈe}›…õ’çøí€)Ñpyý€ËPøž†Éû;åúþn¹XÝªŠá5ih2ÅžÕan¨!Å»J2Gí•™¦	Òí49Å§°¯™í2¯e×”^KƒíË–ÍW!·	Gx~×žâÒc®\·¹×·wx²§MnŒ˜ÑHª¼à{¡bž¢äÍ“cyÒPx™ôÌÍî J¦ï¾í;ÛÌkºîúq¸At*¡âžÃmâåI=·^(/3¼õÖ‹AT}_0–â0(µÍ‹„f÷EU%ýp†Ãý°%ìŽ®])×4œÖºm×Y×®mÝ/v¨ž gé;$&R_‰d!;Î‘ßŽÕ0%yà‡Bùòá@Ær¸ÒñhVam
SL¶¸¢wA})ÂhNCfÍ€i`Â€e`ÒÀg¤LH˜6ðŠéòÓ/Ä††bùäA8ŸžÎ³2#äÂ±ÈÇž6¡dcQbÎ›bWFíiƒf‡¨Ým<àŽÚÈ~þ”¿Oyö€´·8r5ÌBL<ðñÀÏ{œ1Û½üDõ}{|}±@ÿ_E»£qûê¹ûßˆ}yÄæÙ4:rf‘·€mÁÀª…SX³ÄõÈZ·0Ž·-œÆ;I¼Žw“¸‚IÌã=—±ab˜¸†›&ð¾‰EÜ2‘Å&u‚ß¤Žb÷UsÐ¹¨·X%Ïã²à²0Œ>„gË$›J§ÝàrŸ5¢Î•.ûs˜Ñ¼ï{Òæ§b>ÿêÀc5¸±@¥ÔüŽtøZÁ*=Ï5úÁÐR©ˆ²NA£ë-ºß¥YÈIÐ8™ËÿŒB.¿´üw~ì…Uè~†X„~	§õYXúeì’ïJäÃ$.a	èY‘£øÈº€eZÕpo’'Úàâ7Ú`5­åqû;ds?¡_:D±ò.â£ï1ó²Ÿ=ÂÖ2y~Áöc”þø§†s„ ý*’ú¦õyÌêØúB¯–Üö –U¼F>­gõªš¦µóX¡ªÊäMÐZ–¼û=ôvhœ#ï®bìy²>Aš(Ëàcò¿Ac5‘øPKUï°“  ¦	  PK  ˜E“H            K   org/eclipse/equinox/internal/p2/engine/InstallableUnitPropertyOperand.class­T]OA=Ón»¥®‚•ëÅ‚¶åcc4&jÐ ˜€1>íP–Ý:»käùª‰R£‰>ø£Œw¶bÛ%>ì³gÏ=÷ÞÙÙýþãóW ³¸žA*ƒ4ƒUÚ(o0¤o)O…·FŸ/-yA(\Wlºò	‘…†öR‡{…-_/(¤E£!½CjKé dÈÕeØ‘H*¬éHRŽŠ¶ÅkÁ]áÕùÊæ¶¬’`äµjåÕïFÊ­IÍÜ‘{Ô¯ë\V]Õ$¯úZry¡Ú•üNPO‹‡òU¤<ÿW^(µ'\Þ˜ãÒ«+OòŽÞ·gZ¡(ÌéÓ•˜dÕ7À
_ª€!ú­Ql86ŽÛè·1`ã$mÑrçÜülåù`ù¿LENs=È`W†¢&BÁ;_7%–Ê½º*u³åu†y’¡Êt/».ª} H£‡¾{G»ÓâNéß;<j5ÇpÞAIƒ¸àÀÂ¨c]ìÃiŒg1„KY·ÂeJYŒ`"‹¼áò(Óyºç×èÓ)þùÏ˜ú—é8<Šv7¥^3Js°üªp×…Væ¾MfWýHWå}åJŒQ'yúÔtL(IØB‘âÝíNÑz¶25·š˜üÛz+ù	üieò#*ïéqós$Yf(}ã8ƒ	\#f¾eS8ÄÈ”b1:AW"FÒ'c”#dÑó>ÚmpZ>Uù€Ê»ƒ‚é˜,ÅEœ– ]„™]o'?ŒgŠ_0ü,Çš˜6.û˜ÜÇL.A¡ÒÄZö1Õi=uÈºx`½«®þPKl)ªÓ_  H  PK  ˜E“H            J   org/eclipse/equinox/internal/p2/engine/InstructionParser$ActionEntry.classR[KAþ&‰Fãª1¦Þ¯àCŒ—iûTTñPE%ÂdsˆÖYˆ}èêC(ô¡? ?ªôÌ"jÑÃÂÙsÎÎw9{æÏß_¿|Âª@¶²ÞÜÓF»}!:›ZK ØQ÷JFÊ´åi³C¡øÛ¶¤0Ò·	Iºëj?HmY£"yûY’ikC²fg»)Ó™²	Y£~¡kiqlœý&s×:a¿þµöQ ¸'›ðçs¶IyäòÈcP Tvá¬6í]z¿&|Ò7øåL´ý&ãoÈ©–rJ6^ÌÄ€ï•þ}¿þïS_oÈb4ÀÆ£ 1Œ %&}(PÀ‘ÿ7u·ˆT3†ìa¤’„xqS¯,n{‡ãuàk÷¦IöR5#ò+ŒC5”Õ¾~l.â®éDG„UÖ.ð=Î¢ìqVö^bÑÛåZð“ÁÇy®®8ÏùSÕ¦«?1[ÝìaªºÕÃÌîg°Ä±”ž™cÆyæXÀ$±Ìæö
yŒOZ™4óêYÎWR–EFñða&ñPKù$šR¢  p  PK  ˜E“H            >   org/eclipse/equinox/internal/p2/engine/DownloadManager$1.class¥TKSAþ&BbbDDAÉ“|€€h*BUªbäàÅ–aYj™›‰³¿þ‚\¼`éÁòì²ìÝTÌÁ‚¤vúëžéçtÏŸ_¿˜Æ£nô0„3ÙM†®E[Új‰!±R1–_=_¯nTËUƒ!Â=kªE¦4ÓÝ¯sO‚xÝäNƒvvl‡ø^K(Ã5¹²]ÉÐC\ÍÜû´“Úão¸îpiéÕ­=aª¿D5åÙÒbˆ")”þb½ÂÐ°Me;z9pÉ•ë1<t=K¦c×B§lé¾Óm©„'¹£×gt!-[
ý™ûV:.ß^å’[‚çÎ§8N9/uR%OÔÝ†Ma½×¹§ìn*½Rj£õÓM*FÝs•kºÎÔ˜GÔ®ÝÐ×ÐpICRCJÃei†´q¶DóÆy³ å§•ÿ?2±gœ½Ê£Ó=-^ÔÕ9ëÏüë-û’:#“íT›Ô‰¸ÝB$šè`¡ƒMê¶™‹F|Qýl%Ž0BqtãV½¸Gcqh¸Ã îÆp1\C&†ëÈõbYê ²»M–(»²¡¸T›Üißwæþ'ý¤’ËÒtÈ¡´V…Úu·iè*R
¯ìðFCÐ('jžµæþ–ð6ø–?Õi¤MîÙ>ßöÔlKrÕôŸXÍmz¦X¡7 £Ù éB7ˆNÓK"&Ð¡{DÑhî3òŸ‚#hÆH•&P¼uý!Êüb´|¤“Q¢¥üèÇ(®NÐ|$ÍŠÇ( ™fƒB‡ˆ†ŽZÂÃSá¢‘£ðÑ©ó2LPr˜¥5Gÿ<£€'(Ýo9mä£(nA–ÐE(DÚ³¸B™‡éL}„"©Yo^¤¿‰\þ;†ôcòw]±Vö~-"˜Ð•Ìç†h$£Œ_1FE~¿ PKM~#ÇÃ  ×  PK  ˜E“H            B   org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry.classµ|	|TÕõÿ¹÷ÝÉ›™Ö°‡,Q"“€	‹%É Á„™·ª¸×}©àŠ[T\KFÁ­`]ÚjýÕÚj«ÖÚª­­]]ªü¿ç¾7o^’	„Ò?|8ïîïÞ³ŸsßðÊwOï#¢‰ê/eyiœ—²½4ÙK'yi†—f{©ÔKË¼t…WõŠL¯á#½¢Ò+ª½âSL4ÅS	"AÂ/hPæÊæ¦Ìú†ÌÆHÃªÚºp4sc8Î\ÕÐ\_#È§{7†¢™=Z‘5®XÃù.Ñp™ •U<n–õ(¶èòdÛÕù\UYË¬Öåºš4/‰ðºã¥Ï,:§1\Ý®É}nm}ÓùSÑê_j
	òŽ·7'(9V¿z3¦NEç´êºÚúÚ¦éXrš]ØËÈYÍu58YSfu$j
ÇN˜É‹f†Ð†—{g.*¬*:}‘ ŒÙE3Ï­ZX¾`NqIQUyÑÜâŠEå•ØÜì¢9…‹KUU,ZP^8·¨jvq9fbRQÙì¢ÙØÔœå³ŠfWU•ÌÁËqäÞÅe‹
KJª°Ô¢"Œ>»¸¾ºa]c¨©ve]|'Ô‡Ö…]ÇRÖ…š2k£™ç6Õ®G›BëÏw:3XKÐ5ÎM*'µ¬h©ÞQÕ¢âÒ"ì¦t!è¹àTœ¢pÑâ
ì:vR}úÞ±ÚÜeVCÿXž‹ÊUðiÀ9)]Qä®(\RT5ÁÌª9…¥Å%è)ZhŸµ<¼º6ÚÙ”	…êj7õ™«Bè«)È,\®oÊ,i¨¶šqz&\hºC+™ðÃbëÔºYŽ¡MÐgD4s](r6Œê5¡úÕášñ®"±0ÿÕÙ¯,À
£»Œˆ„×7×F ¡Ì<«›"›·ÇUÍnn¬«ÅüpUyCCSU¬¹’3 VYN«oª*CÿK¨EåKŠgU•–£bÕŠy…åà¢ë0ý\¤Ë¬(.]h‘£ò1VVXF­m¨­_í°WSŸ*»¢v]c]ØÞOŒã›!áò†Ð:LY“¯ãz>8ËFíÉ‚ÆnVE¸n•³~âÍTÍÕTÙ»®ŠQDÐÄÄƒg…êÁåáuÂ³š#ŒÞŠúPctMCc3áœ5jë«š£ØG~âaMØp´ª(iˆT•‡C58nÕ½óžÌX©mŠÏxF”gTáU¶’ÍY\ï°±#×à·U« ‰ë«™åc$¨Û”åÆãonæD<&N˜8N\™ï³¼d-d&¿¶!Ÿ· í˜d© °OU4án kÃ‘úP†¡ì&°¸{¨Ó’·UÐà®X¨1iªGùÑí8=^YXªÏk¨«	Gõ²ÚIžË¼ 3T]\¹J
56†µÙq	¾oe(.´†öâò¢Š ÂV†!Ãá9uÍÑ500+kyr¿•‘†PMu(Ú4K3hÑ=7ie3#Ç\ÙŒ·ûªCõ5µÌŸÀ]5f›6;c$J‘BLX½&\}vœ&ÔM²î„Æ:›çôÑ5gkxAzu]8é„4´÷Óí¬éêÜØ£›D±‹ðápí©®k`öT7Ô±x«ê›BµõQÞ„]tharKøœ%Å2‚Å‹ë7Öf5Ö+ÖÔ±îLÎ°ê±†Õî³Ú’:A}í¼´¶®®6ÊoŠ·ÙtòÔ„W6¯fkÂuaÆ¸Ï*ÖÕáµVÙY½—£iË`Áðø—†‘oŒ†Ç7NŠûº6ÎÑÆÖ,\¿º¶><–¾‡À°!>£W?+ÂÌÐí¡:l87ÌÂ›Ù\ŽV‡Y6­	gFÑ­¥Æ˜"ºG2³@X=¼ª1‰²¬»¶cµ‡ÑmêÐ•¤Wóë™g2&…ÏÁ0 W>TÃõQ­ {;åâúšð9`:§aÁ©;§†e”õ*/?,Äéb½.¦¯‚h”°¦j²ñ<'6º¾†40´Ê’"$ŠÍFÒ*—ÆjÆVÀÂ•Ñ†ºf*Ô„)h™ÙQ½hšUŠ²JàbŒù’Q‰Ób×Â«BÍuM154;n\ùEEF*¬UX-öIcC-a@[ÛÁüì^f’cÝ 'µù+KCõÐ@PI¨ŸÆ«SQè"˜&-|ò-k—ÝÄØàó:Íýã>¶ët)ñž9¶^Ä›ø(½âÕÒNŒ×µ­é|.»/êÌìÜËõMÖ+Â‘µŒ‚´x¥<l›°·âÌž¼ÑŠæ•ÎÆ¢ÖF]Äf´-./±¨¾$T×Ìø€öª©ãSõYŠ–B7Õ…×cQÝ-Óì j¡skqÖôÚÕõ<æK`üyj-v7õsÁ*]‚iÕé¾ÆffÈZ‹Þ%Ž»³es]¤Þµ±ÓbcX›;3ûÄZ»®UÑýZÃ?fÚ±¸¾Îý>_mtVÌq9¦c“k£.2k£EëyŒSYÖÌ:TÕFY!`¨£­A—Z¼'„iŒífÐ¯¶Ù½ÓA1Wa¦6Œlt€ØŠ&Èè:HTçÞÍM®î€ÛÏ Ã»«Öàîé¸FZ¬«xAÑ9ÕáF‹ŠñV÷2ýb­—è«›ë€µü™° X O¼ÍÖE#â-ÅuuáÕ¡ºÂÈêffK×{‡u¤éæázY1H¨uÇÐŽm‘Hs#Ü×¤Þñ%õ«;Ì`Ú-lÐìx#eÍëV†#–QsH‰X°r-8£CpSË/ÊèÜ4Óv€úwí¨µT‘{•MÑ¦ðº—è¦HxU~EÃª&—Æ°Ø >Ü”¯55¿¹©¶.¿0	mŠÆ§›f5 ¯ÕÖÒãÍEõ E$äÆ±nŸŠ®Ñ°S›6Þ©ñ¶b‡ËûÇKjëá—9Kôv÷DÙ“Œ7èiê£Š,oÁµy·ä¸&ëÍ×7×6æÏ]V¼°#›ªµ 2,éÙle|€V­Šje½„B+g€a›
««ÃÑh¸ƒ³œÌÅ1màZiB„Zí°ÖiËÖ·
n%`5Û'|³¦9–¡Hç²­wÜ.«ªƒã½Àk(~»[Q%ÕÙN¯Q× >ó¬;šõËõá˜Zo™~~ØF€µºÜY=>æ½qˆ]ßp{qÕ!¸Ñˆä»é¶œ:ÄxÝôÛ!fX‡v3,b…±‚Fv3@Ghã£púø”£²:Çs<2ÞŽc²3Îv‰cC‡ah¾=4¿0?Ò\ÏaF~!ÁˆÌnGÇ,t÷‹ÄFt¿ÈâòâÅ`WAãº²¶ae4¿Øí'?üX4Å=ÆFB~Ìàå7N²æ­	×±›¬mï#z´KVÏÓEAG5Ñvzb“'i²Årù³9~‰M:âVíIEúQ·ÁÒO§ôpbqçk^Ì«Êïá
¥P  ð:¾‡3â £›`G×=E¤=«D«•“ŽnÒÂHÌðà\Óz87aFÐôc™>jâ±.0éX8îX˜,hÖ1-€H(Ê,Yql«tãFÛÞ8Ç{ë1Šº“·©GZ`]¸)Ä÷	ù‹"¡úh6›Í¬Ä~v¤aC-‡´.5¥Ó+›¡xÆza©Šœ¤Av¢c“‹u–,%}g°ûvzí°œñ.G4ïp¢µö–œ°sL7ãczÏQBÝí¤ÓÀ¸<Oèf‚CŸâ.9ÍÜ#MYÂ™œ†úrŽÉ:YJ×ðõœ<Ë/Ö9´òp´¹®©ûsZcõPËüv8gCtum~ÔÂU>ï æ‡åÇiì2A»e%¶¹×m«"¡uá‘³½1';‰ÙÀ™§íœ¢Ð²BL¯Uàôƒ‡óZìÙë§Tyuµ˜ûtÑ
f’m-Ð·1ÞPÛÐuùž)àpöd9µ4¾é¤ÄRb—‡†}ã)+S”kqç|R:5bfr,ý§—¸jœémŒ'Wb]¼NR5º-}cf&®†b[*ï²É*']œk©iGu^_göSÄ:¸ÍI™f¸[­Ã‡µŸéÝÀZ[nœe9Ã¼Çû±+‹
9]ß¯NXWý™¢›;„Ææ•pü×ØÛÐ,àYoå~“×»ù·—«VÌ'á}—w$¡5ÊLiÀ0#ªÀaªèƒ¹ø}b‡tÔ€7Nó¾‘®ÀäX›Ž)ñ¾èÁ¦¬‚£#w¨wÙ] Žºò@½ÜUÎF¡Ž×…õ¬Sû˜…íljr4äz•®Õ,´¥EEuÂ49ê¾Øòcu'}ƒ®¦¸ÒöEcyCÈo´ûÔQÿÄ}›¬õâµQNÍuc±ÑIº~\u™¦†æS wtßŽÏE¸jÉŒŠÖnfÊD‹4Õ6Ìƒ…ø™bEnfLÒM7“z¨Fh¯hÇ¼¡õ¨”èínãÊÒPªi_"øšâgèã”c©“+jí¯èPÚÛÔPK·75Ä¦HjoÖ—Ç^£ÛNù‡u;?šÔ\oE¾½š;&ézYwšN½_âkÔ¾	®>ÍfhJgönÕÙWO½bEMqàpƒHÕOŽõ“t‰7¿‘½šø›uµ«PêæˆçýÇKé^ÊðR/ðRÐK£½4ÆKc½”ã¥|/à¥B/ÍôÒ,/Í÷Ò©^*ñÒ"/-ñR¥—V{©ÑKWzéZ/Ýí¥W½"èƒ½bˆWóŠá^ñ€I¿5é}“>0éC“~gÒG&ýÞ¤MúƒI4é“>5é3“þdÒŸMúÜ¤¿˜ôW“¾0éo&ýÝ¤˜ôO“þeÒ¿MúÒ¤¯LúÚ¤oLúIßšôI‡L CSHS¦eŠÑ¦cŠ±¦È2Å8Sd›"Ç¹¦È3ÅxSä›b‚)&™â8SL6Åñ¦˜bŠLq¢)N2E)¦šbš)N6ÅtSœbŠBSÌ4Å,SÌ6ÅSÌ5Å<S›b¾)N54PïÎ—ªéNƒ+sÙ±=ž»D{†ÓîN¡#µ¤s&¯S£Å½hÐ¥ÑÊæ¡kHÉaRtSí[Iºâøv:åäÐÑ¿$aV=i%]rphíWÒ5‡æ”’ŽÙ64õ)é_‹ãªcÆ­Óæâ|Ž%GJ‰`PaÉ1†ØXcBO×°gbÊÄåG?gòQNa—Ó¦÷tZÂÈÓvØ‡uã:	à±ïÏ
ý°ÎiGXç¨£/¬™›pÍÄñW·œÔ}vÄ)]c0LÉênJ§`ép«wWaÊ¤î¦tYaRNw“ºK]vuä(ÈQ‡‹u0ht¢Ao=õnª½i]•ótî®J¯›¡Ù	í´®úíªb»9ª“~ífXEOŽ?íh8šW—ðøGÍ#¼TUÏ¹ä¿|ÃñLD%FÝÔDÆ©Ç³+ŽüÖ£´¼êÒÿõªÚ ðÊ‘Ã9Óþ?†_Ú7k\—ÕúfuláÏ„ÄÛÜNwã]ü*îKËçÚ©¾f7&k¾»™sìÆtëøaéYÅÝ´wmåW&l_ÖyyÇ£ë´¼ÓžÁ_M'ž0¿›ö®­üÙuÂöùÝ´wÞ¬}o(A;m˜¨Cø¨Có=(kV×#8ŽìàÄ½únZw'À‹»;zÜÝË×c½˜—Ì»M‰Î¾ßf7<ÖÔÕyvèêè>tíO¸ø&£ÃD—Ú¡Ãö¤ûvh´|éÔ¬NM–à¸vp±:®aùò£ÐÖ{tÖ‘GñÛó·\ç«E¬;;±s4ž;¿vR§×öÈ?®ÇïŽÍáWý³ L…=ž•Øç7ŸÒƒCæ^'^t¤]½s|”ÆáíÁ¬>/ÏÊî		ýÞ66G1º§cy#G1ô?¾ÛÑÝ{2ü–±Ý×í-¹ùÎqVV¼cÞóÐÎf¹³ÝÝq þqÖÕ¾L`!»Zü‰ìMç¥¦Õ::®]¦w#†‡áÔ®û“ÈÞ'rÆt ŽÇ&˜Ø×8©‡ÔKô–‘È™ØÈéÆ¹J<úH¸pœ•±Ý²@ç%³²Š{âpwy{'~ûa—ÌíÑ’Žë’×Ãá1wã0<ÏÓJèFu±þS{¬€æ/ë:{Ö£º¬Òù>ì*	|–ìîÑÒÕ‹™‘ˆ•ºwN0w5'þK!Ôì_ñûNHŒáøA³îô¨]e=7G¿ø´ï1¡<ùÈÈ9ìüŠŸíhh7®K';ÈLÖýY»Œt¢û°V¸˜ÐŒ&Hxx•v8ËpbÏ~"UvR‚©Ë{8·ùÐ#û‰•êÉ=Sé®–Ek"-bbþ„NAZtèñ=Óø]ZIÏ™·Ëj	´ìŒn·ÑY¯u«îJ‰câ`´GlÎÖÓ:¹'Ñsûóß,_r¨ëÁr—£çwÌaªþüâÎQüÿ(I¸$ëÿÃ²¼áSO…®Ô<¬iXhµ£ù«gºo:¿Gæâ¨ü†£ºÛ¨Lè¨w«,-ËÓÃpa~¬GmB¢Å:;›=Î€‡þ{—´ÇïØò_
ò±ÈB—uã±ÚÒnŽÛ1:ë¢êðæåÝ+ð#Y»èÉõG«ÕÿïõØÄ%¼òêÑ;Î<²";&¯9UŽèpô˜é#ÿC·¤Ç/­;²§ÐÃµzD¡‹ÿ[â¹‰õGd“ÿêm‡eKþWï<ÐDZ ã Ä£n“#tŠ )2+@Eæ0˜Ë`ƒ2,dpƒr®cp=€¨af°ŠÁj\Ê`Ìˆ³äÄ ÈÉq»<> |ºQž <% zÓÀ€¸€¾Gƒô€HæRÐzQMšl`p'ƒ» Ä¹.dð·]BCtƒ—üˆÁÿ1øƒ·ü’Á¯ Dƒþ0XÊ44@¯Ð0ÞA&—†Äµ4" .§‘q
ÐÃèÌ“K´@œÆ¥<¹4 ú tz€î—•ñ¤\ íry€gð€È`W·Ë3xð™Z.Wè×0¸WVè!0ØÉ`ƒV qƒmò,!®®ä­ÄNeu@øT0X$kxùp€ª\
 ÎcP.WDŠ\Í½kTË Z®ep6ƒ:ëÔó† =/b—\^	ˆzÐ»²)@ûes€žÔ ¾Ç¥³äF° =-Ï	Ð÷å¦€0hŸÜÌë ô˜</ ®‘çÄò‚€¸D^W2¸^~/ v `ðEzT^Ì¥-<íÒ =)/Ð[òŠ€x
€^–Wèg~ÍàyU€Î•Wèùý€h‘×èym@ô‘×ñ*×h·¼!@-òF&ÀÍ` zFÞå­\ú»…d+#v[€Þ‘·sÛºAÞ û´ˆ¹t±¼+ ¾ „ÝÍàž =(·è§ò¾ í÷èLù@@Dåƒ¡dK@<!
Ðòá ý„ÁùrG€žb‘Äuòñ =+Ÿˆ¹3@kä“vñžbðC~Çn^¾- êäž€8_îÐ›²= ~(Ÿá!Ïè<ù|€jäÑ€c½È«¼Ä½¼ ŸËW´B¾æ‡äŸ}2IþÜ'Mù–Oúä;~Åà=¿að[ï3ø€Á‡~Çà#¿gð1ƒ?0ø#ƒO|2 ßöÉ^òÿü‚Á»>eðƒ?1øœÁ_ü•Á>ê'í“™ò—~ñKc _¼cö‹_É’ÁÀË À ƒ,ãä2Ècp"ƒ"ëlð‹_ýýâ]¿‘ÿñ‹ßZà;¿xß˜æðÜyÚï|dLñ‹¡&18Á/þ ÿíŸh`aïŸÊ¿}¤0HeÅ`ƒ‰Žc0™ÁñÎñ‹Ïx•ÏxÏŒ.ò‹?qõOüò?…f2˜Å`6ƒ‹ýâÏò~ñ¹1ŒÁh¿øõ¯Fº_ü×û‡Ñ—Ácýâ_\ýš;¾61˜Ç ‚ÁzœÏà¿ø#û[c“_263¸Å/É¸Õ/¥±Ô/c€_*c	ƒ_zŒ{ü2É¸Ð/M#ƒÁZ?¥Ê2øŠÁ×¾0’¤1èÇ`<ƒS”0XÀàt•–3XÉ`ƒó|Á¥.cpƒ»Üë—~cº_&Ë/Á ™Aoõ~°Ô· 1ÈfPÀ`*ƒ“œÂ ”Aƒ…–18ƒÁ™ª„¬bPÇ A#ƒsœÇà[\ÎàJW1¸šÁ5®eð·1ØÊ`ƒÛÜÁà~øeoc…_öaÂ /ƒT#Èà$¥nöË4ÃdÃà4÷ùe? Æ/Ó³ü2Ã¨bp_Á\ ‹,öË!\fÔ2¸Ó/‡72¸‰Áödñ…ü;€1?YüÍPF&‹ÊC †‡ÁˆdñoòocT²ø’K_s”3XÏ Âà†dñ•‘É`x²ø†×ûÎð'Ka\‘,½ÆjßO–ýâdJ3.I–Œ(ƒ¦d9HþÀŸLýŒ““åPÃÇ`~²Ì4æ$ËÆÙšœÏàzAjVC…Pœÿw˜Øcâ±ÿïwîœùûûâúúpDGèú§8%pœ¬ÿ a‘õC—TýÇ,	Ej¹n7ftlÜÔëHŠý€2£»ßƒø*jW×ÃåßTLü?¬±£‡mZ?ë°~É‘d}KÃe/ñ	IèÇÔ—R±Ì"¡î$B›õé®zÔOvÕyüTW]¢>ÍU7(H“\õôOpÕ±_vQîÇž·±‡þ¹,¡WÏ©W ~©/ÙëÔO8žx;‚zM¸º>!žSÉK¹4+ÜÚìˆÿd¶‹?U¦ök5~½Çøk›ñ¯”ªVãß©žVã›VãŸOíOò
j;`öH4YÝ«×æÿ3OÞd¯VŽ^^/%;'·]¦Wæ´©:Õ¦–Çgûõœà­T¯iwÊ“ô>Rô©…nÛ„sH½þ³öú÷c´ÏIÙmÆï²ÛÅß+Û”ØmìËÎÙm¼»Ûx:;o·±?û‡ÆÓ©æ•’Ý¦NÊNW»½ñŒ‰¢iØÅBàù4Ð¤œ†R¥E”,N¤%zw“­·9»›äìn’½;n{x6tS@¡õÎ~EzúîØ£•ä$õdNjÚ^u»¤Ò\]ËÝ«¶J8äiey\ç­çíQ§¶¯o¥ÔìœTÿ^µMÒnã™:	/¤öÞ«®—t€r\µçä€Ô^ºÄR÷D4=sÒ³õxeŸ¢ƒß}›¤¥ŒCãf>¥®ÀŽ«À%gS!´¬¤ª¦þTC#(ü­žVÓñTK…´˜«£zZG›©‘.B(qEèvŠjüe[g·ñ§è6Ú,ç ©t•h–s©´Y¤Êéxÿ}púJµ¬Á´)³Ç	¢$û õj¿«LMj3ÞÛŸš¼W]ÇèLMÙ£ÒÊÚÅ¯*óÚŒ7KrZ×–æìtè>'"„5’6‚KÏ§mÝ7ƒÏ¥qt§ó]{ž JO×>^SZ`lºJæ %¼¹%ƒeNnÄú¼ÃwÐÃ3Oµ¨ÌXß«¶0iS-RïQër[UýÒ]FËVò§öIõîQAcznj Uåî1~µ•|Ù¹mªhú­äåÒ¬8a
¨7à¥xÁe`ÉË)®Àv®¤t¶sˆr=©(èŸ
dÒ­TD? AosêT‡‘O!V"XçDq™œ‚­çƒeëÁ¾qBX£ÊU³ÇEÀà0¶h$zP'9µOš8ˆó€ÍÓdæ.ã¥=jÀs2³”É6û VãP›ñF™1EåqcNšø?œM`õmÔ—ëy­ÆOZUžš¢P{½ž ç ×‚÷Ø·âcõ†¥öa–&^†òJW­Æ×)ã Á ¼°©tõ¨ÃÓ!ôM¢;€Ó;!öwáìwCŒï¡¹´ì|/°p?„à„ÄÒÔ¶~8„î£›Ó­“;Ø|PãP`­+èuY¤±¹l=,2	1u½V+hž¨…ªöÐp/•ih\gYÛÿ¶Ï:€Og|“&öf·ª­Æï-]ghK?¡wdÑ+ËÞÑptìõ—k£CÔ7Ê¸‚9Ñ#v‚³â¥jæx
þúy7kuéæ¾Î1ûÒA¶T—,N×LÃ/zÔfˆ©%ìí4ñ*dïSfbÈ@	À³hhvN«ZT ‚ê ¥¡…n”yó6J
ª¼³ùÜÕj¼²·§É­!™{Œ÷-ƒ”jXço3Þb®h5~¼Æ'(»ä5eje6¸35¹M…’‚IèR+[hpÙ.Uš©É»Œ'ƒž=ª9h¶©Ô=*#˜Ôªjr,–ƒvâàÐ£ô„xÏF[¤‡èi ¬<õ,”ä>Bû¡Hžƒy‘N¤—`^D3é ÔçËt6ý˜¾O¯@:_…tþ«ýë½AOÒ›è}K£¼ÜB¡ƒò·m”sÛ]XQâý€üBìDº[œSX½Iœ‰’kN‹eHô$ôÃårˆ2œÓ6‘c¿ak'"Ag™Æ3É)Js5!tÌxïJ˜Ñ­ÆÏËòö=“\ Œ)ž*ÉK÷Lj5~Ê˜dŒÿeŠTéž`’‘n¶Úc|°°…F-e=m1ö 0Ê<½/F ÷öoñˆtOÞ¾í‡ž
ª=ŠÀ8l´JüÑF³e“~	4¿4ÿHGûñ[EïS}[ôG¨½O ö>ÅøÏ°ÂŸ±Æç°Rà~Åø7 üï.ouP¼ÕFñ:O£Sbµ±‚N÷O¥âZ
OÇšÐãÁú'Óí˜‘„–ÉXõx XrŽÁFñ_Q‡z:Ë¤8Ç±Üt@ôâ‡$$,ÁÆzîVêŸœ&~‘&^kSg,¥j:d÷]&P¹-Å°®qoò8«®9«ÔF¶©Rã<¹4Ñ¨65Õ’ _a—ÑÎ£ X{ÕÔ`•ëeoèQ¼ž%Ó™–daæƒJÄ²žÎClïŠCrãúh-|`¢ƒâ_‚â_2_C¡~¡úpÿ-•ÒwðßÑiBÐb!i¹0¨J(
‰$
/5Ý.’é ŸŠ^ô¦èCŠúDô¥ÏEªHi¢¯è'Æ‹qu.&Ä8BLˆqÆYzn"}+.`ã^*¢UèUXkÝ¬Õ¹ä4¢­n¯0Íé'Zgì2ÚFÞaÀàÎ=j`Y^e¹oJ’–Ÿ!Ad)½ƒÃn¾‹|º4CDzÒöCêi½V1ïJ~1Œúˆá”&FÐX1’&ŠQtÊ…b¬ËØÏq¼®™â"(6öÇÁc¾ïç­:$çölÎõâ,ìï^eSßv4=Æ£Ù`Ü›Ú¥LÊ2æ?ãQØ^ŒÜ±à†|_Bš²²sçY6ÚÔ’½ê"^Sµ4ˆrÊí2ÈŸ®¶êÄÍö$X%98w.,Òx,ò¡Ø&Ðh18˜LÙâxš.¦Pµ8‰.ƒsr…˜æòà¯r¤ý*­<…vv˜ŽlÃj5àí,¸L–Ÿ¼Ó¦è3vÌ1GûÏ½bþvÌ’î2^´š¨{ðhÊ&n–Ä´Ý‡½÷	êBM>ÓSÄ)šþ&1'*%gRº˜E#Äl#Š`Èç€ªsáœÍ£Ùb¾ë$sœ“Ì±¹´@aD%ìKçÈ™ØïD¬v±Ö[’S öI®µ]ÉL.½U›n×8^*·±ç	eUÐAauò£E™bùÄiÔ_”Ó QiYŒý/Áþ—º¼‡ÉÎ~'Ûûí‘1ïa¯¼ÜÞÛsÍNÕl~kIŽf„g±'c:ÊÚ«6	*€àzöªï©@åÙbŽÊªàæóm;ô¡Ö$–Û<º˜ÄrëàùLpÎ
ÊUÀë
HEÈ…×Ùö>=tŠí÷¡ãÅEòÓ§u¿Ûò|”ã$[ãá$×mrƒÔ˜'*²œŸ~üh5¾}N|Y’ÊÙ	)*d£‹@æ_•)Þ6å)A8û9fã»ÝÆ³¿—íôëÌœøqÆS2Ž³¨¯¥T±–2ÄÙ4@¬Bë!”#¡ÖC¢4K4»ÈPd/•’p¨‰ÚÜeY%}”l×ê+wúâžÿ>¬þˆ¼ÐVwâpB?nd)Ó+7Æ%,©íâÃÊ]ÆsáJµïr0¾Ï “µÂS“óZÕPü’‡%F·ª19{TT´ª‰ì°íU·‚ÒI-”L²(-á£åÍV•“Ãp|7è=@Éh
z[U>Ó”3;¬‹%‡å`ñÁ­jxv.lË)ñ0jJbøa3dî\ðîyà×@é© Zr:¤f¦ØBóÅ¥´H\Fg‰Ë©N\Aq%âÔ«èBq5]ŽöÄ5t«¸–¶‰ëè^q==$nÐÈ>ÃBŒÃókna.¹_s¿„¾•.D›~jiòD s¬Øz9£Î„¼Dd>$¡ŽÑ{røw3õ¢ß€P^M(&§5~3¾ã­Q!›‚VÀù·øpšÍ‡à$üžÙ)x7ë]gXcœ]{-IUwkë!dP¯		ÕkžŽ6ÃZ37¶¦áZó6ÛuYS·­Äi¤+Ìä–…hqÞg³ÝÐ+äkÖ{A©$–fÚ•À¯b¶²T¢‹vÿ=œÃü§ö‹OÞ:³òâ³Ê‚*/Æ´ÌtcÓÉ³§µâhüœ 
qRA’eêòƒ9NÛº@P7·ª±x?·^fÐRð-kÐ´S8†ÈŠcH‡âXð;¡î‚–¾›2áaæ‹{á¸ßGSÄý4C< q}ÊE-ÁÞ`òQú¾xŒnÓ=â	œ;éQñ¤Æô<+¦w9˜ÞeaZ—j—Nwjí¦`O¿'€=´‘¦j.Mr5±Ç—Cßu¦Í›P	çÉ°­nÁÚ¼‹–´)ÍÍq«õ$ds”EddsÐ°W}O§¤ZÕÉÚýáððBAÛ}Ä=o)&dƒˆ`¶q-4 ”@ëNø²ÙwœLÚß¹‰ßy©$öc÷ÅŠP¦Ó²s”Vqq5þÆ£]N±„iaö ÆÚKÃÄÓ4R´Ã¨>÷bMûAœ}´@<|nç  Àå<HkÅ©A¼×ó5:õóQ¿õ+Äët½ø	ÜÑ7@¸7A¸Ÿ»ˆÖâ­ETi¢õ£›4$ÃÜÓµ¢ÈÆj[å ?Æ×
B–S‰ØGÆãÍšYŽ’5¾ã™Dµ–*€C¡Ãz$ax>Æžt…ç½-©x”%¢c˜®žìi”ž×Ó(]éø;=;'¤>}i<e;&˜Ä/@·Aw`÷~›÷k/Þ¥“ÄoA•÷ižø€ŠÅï@‰ ®l|¬ÿîŸÐvñg¨âÏ]¹›GÌ?âˆË#N„=ØŽ°g`5+Â^‹wèÛ¥%_êÛîËY 	+<VÏ t~´KeÎà6uÜ^u­¤øizóHñ¬øß((þîR—]´ùKM ¸$É÷þ-å@NÁ`TÎ ^VÂDIçx{—ÑÆÚü¾·¿CÞƒ©ýt»ìÃ}"zvù¼ |ÍRczµçÑ!=Hl•Žê9”WeÝ Glšm+Ž ÿ m—É•Ù˜Ó¦NÔê#b:Ð˜b²ê;ÄÏ)•SÌ­Tn.¶ì÷	9l½W¶ÐøŸ+ãåŒÏÊÀ´@9ûÓ1ÓË‹ôïçJ_]i!_§pªáÉÝ·ýPŸc'0õ,½HÄ{ô}ˆ¿1¬o†3Hâk¸€ß@ª¿…{ýJEE!½4iôÒRéMý´I&ÃmÐÕ²m•)t‡ìKOÈ4Ú#ûÑ³2ƒ^”ý6 ßÊAô‘LŸÈ!ô¹J_ ü/”¿‘Ãè;9\(iŠ^r”¦ð*íî§ÚžHè< BzêéØw	=o»™Ké1ºŒƒL„&·kNðÐ&ºZ»œ·\#Ò¦˜´¡s¥—^¶³=>Çc“üE†­žûc%ð)J}3sÚe
Óÿ,Ðß2}pú)p¸N"òœT`ÂÉ€HFÐË\ð¹•Ð9Á—áŽHµW†ofÐ,E·tK’HO
z€ýƒ¹œ¹ÉÃ!8™je¯GŽ#%³)J¬?”[PN¢aò8#'STÜ)ð²çàhÅ@M‰œJÑ¿\žâò¨ÎtãL-‚8êèl¢JÄø'm©tªÎÛxÝ¢Q™„¸9[£ÈÄÞFÒ6ìÆ‹¾^ZÔ}ªKbn­\„1cŽbU8ÒNƒ½º•Á3÷ÿ9Á“á~óäîàa]8{Š©³Û¬Ø2<ŽfÓüšj´Ç­ã¼:K=$–¥>Àù¯•äµrÔ9`æá9F«!
|¼È°vñNe»øþ½[ô¶¿hS}ÚŒ¾ôw\íÜØ.ûU²à¬-ðýØõÙ-TZàÏŽUùM//u„lÅÌo':}hBÐ×jü²…²–¶Ð¨‚dn
ØMji0yÇ†'ã-`ºW!f_Ð7ôž[èßA(Ñ[ôï‰t1LŒp’¥WÁtüYüÜÞr¥É¹4@ÎÓ(9Ÿrä©´žìðk7ÈÓè<˜²‹dm‘‹éJ¹„§#¾ª¤ä2ˆÞrz]žAoÊ3é—rÄ.±[	±«RVAìBÂ'WŠÞ¨§ÊU"õ¨C}¤\íÇQNÎg”í©ûÄ ;È9¢%š¯ˆ qÅC9ô¼}½%ô[ô¶À°—JÎÏ¼€ j·œ†•_§QZý$ÄòÛHL×÷Áð“ùºòùNw¢r-yäÙ.<Éáù$:[žÌ<ÏmÙk}Ï68SøÂEüDßõ•æ >¹iâmmÞ=Æ£9©ÉírØí•6Ù£š`V'ìU·ŠçUtî_F( £4P6Ñ`¹Ñe¦8{˜bã' ÷âÉHþØÍÞÍivf!ÙÎÃŠw²wò\J’ç‘_žïZ>ÙY>Ù¶wIªkôûø30[Å&9H¨]|VÙf|¿Òøød6Y×ei5þ0E¥«èß¤‘É)
¢Jüm?³íg¾ý,°ŸÓìçtûyŠý<Ã~žÇÏKbŸ±ï•¾LÏYBÛjüÂâÏáÖ¿/e34xû¡|«¿uJò€¼rõ’—B^õw95Éq¾›èfyÝŽöûäm®dÄCâ^}¥ï¥{h-”§@pw»è­ý€>t³m%‚t1­£ñó7r®¬{¹«²SF·”÷'{g¼…¼¥Œ¾‡J³S¦¢þÉOºrãYûŸâÔCô¡ŸÕQœ¾ßOßgQg¥{´yøÍXÍ3½#6îèˆË  üÁnònê‡—åv*ï¥Ñò>Ê•÷Óñòš*¤ÙBQù”Á#t>Æ\*uùoW‰;ì$6Ø
ÒzCƒà­Yc`aèxØÙÚsN¿ˆ%<é6_­±S]7qž)~eÛßÊd´Z=±t¢ÁyìkOë1ÆBÆ·ªÌmú³‡6µØ•åDuNºz´LòöcŸÓ±§³ŒèŒŽ1…ÒŒ¨¿q"åtœ1•¦gÌ 3ñ<Ë8…B(¯2
]²³Æ‘5vJ3Šé+±&ú9Ùš³È«ÏøŒmÖô`zìd–!èæ\Ætôgn¥‘ñ+Þ—`©¬O9sÁúØÛhz|à»“žŸV<¼¢RÙ7
•ž»´Gmà5¸²o²ÍºûžTû2Çk“é~üáM'rŒ"òs¨—1—†Å4Ö˜O“Œšl”ÑTc©Ø8–Tc,¢µÆbŠKènãtÚnTÒƒÆrzÄ8ƒž0Î¤](·¢Ün¬p¥ÐŸqpüLÌ<ÐS6Ž'Óà¾üe¬“bµÔò;ðt8J&3ÞÇj—ÙÉ¦Ï‡ç\™kùÎ@Ñ”¸‚Î`ê!pÈJpH5e58Ý*'Ìpv9Ãá„<í+²’ŽÈÇlN3±ìÜa¿¿UM/ËÛ·&hªŠ¹&¯Cäst Øj|•&žv<Î	ò_?Ñ
ÿ;/ÓÚ'(kt†ºy+êµÆu³V;ÖÊ€~øÊZ07>Ï´w%üõÆZJ6Î¦£Ž2Œut‚Q³7ÐÉF„Q:Ãh¢•F3]al ›t›qm3ÎuiÒ;ÜÜaã%P°˜I¦ôåžAá¶²GÄß•MËý¨ë¯&ºÞ•ò•ˆŽ›{é¸ù âÂGÝW§èÏm—}ÙÍY§wñ£Ó}†q1ùK¨q)È{¥WÒ`ã*e\McŒk(×¸Êà::Þ¸žf·$þÃ_si˜m8gÂX·—Ãùƒ}û0“õ—Tì{ˆÝÆ³|ƒ½…m®	b¾Çpñ°¼ÂùÀÊ%ÂùûÙú#Mì‰©-§Ü
ãN(Á»p¬»i qËµälMÉ›Û/Za;É"¿Nž…qw?dã—LpÞ0À‘	-B<›b½ëR}}GTœó<¥‚À¬Êwòá,þ}‘3©­Æ¯µácöÍÍÁ¡­…’ÒÄÏ;Þh¿»¿Óæ"Óx˜Æ×ñ‹ÍSÞÜpú¡¼ÁÞR+¶Ä4^Ò9Q£ùKG©!EYžfµ	x¼ºÆÅmöóÖÅ›õýÈÏxÏqƒ7ÆúnÄx¸ø$È´‹2§h¼ñCZdìvqÛg¿KlnK§B›Û2á.Óºq³Ãm9DšD§Ïg]L&ìe…ø3ñTûk˜¾{T¿]Æ±W]Í7Ïq=±ø}üþ¸= ñc×Â±/V$ÿ
Á^x	6À¸ÁÔYà*g*é’Žê”#7>wQn„ƒ‰6&$ÿâÀN±}SËw¿_vM±=w€Fò'aÏµªÕº'Ýª¬‚¹´Jk:|{1ŒónNÀ¶?Óyé¾mjý~‹ú2´‹¯+ÛTRÊÓ´Œìv™V™“Ç×îµ»ç‚j§(ð´‹_b±_ówqÿ×füQ¿âÔ‰ÙBùIÞô8ç®Sù%&§Sœš{[Ç€æþŽ	^n¹ž¢ˆú®§—ð—èUúýõwéúÈ‰ëá¤‘ñoðÞ—à½ÿ€ç¾¥)Æ!šv›¥U)ƒÖ*EQå¡Í*‰®R&]£|t½J¦í*@©^ô˜êM/©>t@¥Ð«*•~¦Òè-•Ao£þ.ê þ{¤ª®”ë—¿´)8ÆÝâåµ0ß[5/GéR±V§Ï³†^“£!“Ù)–$w
b›×¬ÏÁÇŽDrk}–¨iV @‘\à=Á+;‚÷h7j©õmB5êwZ¨Àõ…Òúã¤ŸC
+>÷í,ðvjòîïØ`“”O²èµËxp'Ž5–Êè4¦DYçX”šqŒ°ˆ[P¿‚n¤[Âé<¹N~5‚ú¨Q”®FÓp5†F©±4V£“T6ª*V¹T¦ò¨B§5‘jÕ$ªWÇQõf•OÑvÚ.BÛ¥j
]ú5¨ßˆú­êDjQ'¹>ÖÙám‡“­Ý¡	ÄW·jòÁÜÑUš|ŠƒoQ†œO·E¬Ã8þX'ÃþJòïyl¢­Çh&ÚÕ¶ •±=Ÿ^ ÚÅ?@˜}mJxtn¬_B“ž”¿Çøs«2ìÄ—Ú·ýÐ§0I^¾®<…sŸç
¾ÈàZÊxD_S¼é^Ä4£‚¦‘îE˜Ä„úZ•ÚJ)yA3—¯3ý­ª÷Rž»™ï0ŸÍ‹ßÍ¤ {yU!=“©Y@ölÊÇ³@Í¥j¤¥˜¨ùtº:•V¨Z£Jä2º}WªrÄFü»ÚAâÕ¯¶‘è¥KÄE(ÐÎ³¿xDb»$…z¶²i3àyxeJh‚ð`žÆXú1z½”þâ.´ùœK	kS±†5skaþe–­•³ef®ö ª,ðí›â5¦@7úÒÍ|Î»ñM„ÉüºÅéfºwû¡?8±3sñ[(òPŽqÕÍrRËˆ-§Áê©Î.§‰j…Ë;œë d®ƒ’¹ö-€	oúVˆÁ”,î×é!®’OÛW«7ÚqöxÞ :HÉíâ²?Ô®P¤9èÉdÝX'¨öŠTZE}Õ j]»éj\¸ÍÚ—ÎÖw€0Ž@<®Tî[HÊÎýþãß”í¶Qzk3ù_°½þÌ6ušuÍ~ø j´áéú9!ÊB¨#µW]Â>Ø•‚
¼-trÐkÝË‹¯ÀèIö½ÎŸaE-G(hîU—k9°¿ïBý
7Àæ^ûª>öVFË–¶ÐPÖz­ª±À¯É gÏ*ù,×Rk+Iyt;ÝÅ›§à	êp­ªÖQ/UOýUTëi„ŠPžj†FÚ@KÔ9´ÏkÕfº]K÷¨ó a. Gñ|BOO¢Üª.Ä/ }ê{.Íó‚C“œøá‡&/Ø4éE»!>LÅ“h¥©$8ãéj9	|t„êr9£ÃëÅìQ§O-Úý<vµü±-ÍX'Év¹ãì¥ù+“Mx›:#ÎòÚR—ƒ® €ºÒÅX.wÛa¬AÎ!i9Vº´Óþžíçòç{6¶›øfÐË·ÎFìŸ_h{¥˜¡ôåwN&ÓÔÅô:€U×Àd\K©ê:h±ë!Š7º’9Î—w(Å<ÁÙßgìý¢t y¢P«e¡öØöÈ{m]a{Ò ‚¹ 3înî~ ÜÝ–8pp7ÀÚ›M²a—?•÷ÙâöÞˆÈŽÆ°ãaÙÐÜm|¬Îšb¦+Hšåš³â$ÜVxn‡B/ß•ù,ôÁmúlü”³ý¼øçÛ(ãâçÏo?zƒ0+½,’ðX-t¯·Ð^iêÏ¯¥‹¿€Næª×’·äý®Š‡enÝL?€ÌÍ¢»h‡CÖUÊî€.»Æé.è²»)GÝCÐ{"8KÝÃô -šV¨¸sQ“z®Üƒt³ÚA[ëß¥§ûÔ´C=wîqÚ…rÜÈ§QÞòKêI—;èâ Ã&69(Òô§{>Ú§¿kò@êöˆ»õ‡ºè	‘¤?Ô]@EZ>½gO‚AÊÇøµ”©YÌO[ù·r†ý©M†ÎBójõ;/vnØhVkµY-bç
†Â˜¹AYv^.nI§OîÕ¼i/¥¨vÊPÏ¸®¡ÎI‡:L7T<¦ÓîØ;ëÃÞÇëšýÚlö{ßögÞŠ±'Ô:°ÿºäÌÆ÷ñ1fƒcsZì;¬ÎŽÍÝ4%Ý«ÎâëÂï¦ì É5p_®ö~B)ØnøÒŒ³cìs­|Óäá+ÿþØÓ›ø†8üçÛ/«úCÜû©¼8Šéi‡W‚Â¤žmž‡î†ªiŒz	Öþ Ó\¬^¦õ
œ¤W)¤^£KÔë´m÷«ŸÑÃêz\ý¼÷øîMzåçPþ‘ú?zå×P~Cý"~iDo9ÔyËáÃ·lêp)Mg}ôªæCE'ÓjÍs„ûË5Ï%Áiši»O!ØË}zØæ>‹û^ÕÜ§ì™ÅPyÕ;q¾Ükk+ïÜŠŽv_¶Ýç°×îSÜ3I@~mëµ²2Ù™ÆöØçýLÇè
'ÖÇ4‡Æñsëy0ã1»þnÍçwn²ôÔd—žÒ—þ#-!hZa·í0xí•WV/#V±ƒÌ˜slï“¼~‚Uôï·
¶P@oÑÛàzŸ>qøCßý«÷Àý¿z&è¦~ùÎôïáLÿQË'4W}
>ùtÖŸiµú­W¥sP¿XýQÊßéNõOºWý‹^@ù5õÂÍ¯éõ½¯¾¥ñüDý‡>CùõýÏ¯Õ!—þúÎá›ï©þÎÑ_ß¾LÇ1ôKË¿£BºÉö%æÒ5Z“±³M+ÁA^ZM}5ùèN­K^zCgOƒ×u­™ÅÐ8½
ÞyHë£hm6¼â+ñ¥º+É'{ë]’ìc?Sìg_û™*{A»“LÃó<ûáù0yÿPK²b¤:  `  PK  ˜E“H            @   org/eclipse/equinox/internal/p2/engine/ProfileXMLConstants.class•SÛnÓ@=‹ÓÚ	ISRZ.-÷$PbZx@P!¥‘[Yr.²py‰6ém•ØÁq¿} ÄðQˆ±ii*E"x¥Ý9³gæŒgwþúöÀ6ž2(ÅR›AÛí¤'Ã—‹»'F®Ú¨5+®¹g¶a;f£Î­¶lÛ¨»gž5³åtšv£iØ®i8Ã2jD`X5[3ýYrî›”ô¯géÔãVìƒ+®Y3·Rkv*®k›{-×`È¼®Y·av¥^%œê‚‡¢áH†´œ4$‚PŠ1qåd<—ø®¸××Ý#ÑžûA_ôß£±ÐÅû‰ôüºôBx| vtáõ¥'tJóN‰W}or/¤|ÏþLÊc9…×úùÐÂ¬PŠŠòëí(Ô÷¶ædÚô[‚Aý©”!Ê¡ ½áHCFÃ’†ËVUdU,«¸¤"§b…NØ:ëŠÒë¿`(Ysª·</7®0
(š¦ù?
¯Šs“ßÎÏ,µÓHàfÑt·ÒHãv
î$qw£é^4ÝOá
)l È¨ú‡ÔÜÌéY¶ù`B8kÑ-©O†]¸¼µ?gù=>hó@FøÄ¹>ã•£þÓEvüIÐû´»ÈHõ*®CC>ªj>*6^©ÔxÕ°IìX'œšÂy‹Sø
au
¯Nž‹§÷O+£Q&Kìè+&å+¶Žñ@Q±QúŽ7ŸQJ,Ä;Ê<:ÆÃOq–Ç4ç¨N^’ræH¥@ÕnÇ» ÜObkç7PKº$J  }  PK  ˜E“H            :   org/eclipse/equinox/internal/p2/engine/EngineSession.class½Z	|TÕÕ?g2É›L^HHX6BVÙÃ"[HA0Z“d£ÉÌ83aQZÅj‹
jµP«¶Öb[Û"š„HwëVÜ°E»Ø]»÷ë"Ýì÷?÷½yóf2C>~ŸürÞ½ç{îÿžsî¹ç¾ñå’ˆ¦ñ¿\ätÑ˜ˆ)§lj½¢k½ˆÉYV/y —77Äæ3[R·è‚s[êšÎ­oªkñÖy½õ+š˜ôºÆ•«›[¼«WÕ7Ë4$õý¸º`{ Ø1>	µù£Qi†.
û#¾`{íx¦âº`ÌQ"ë}Q¿°Jê6ùÛºcÂóµÅ¡ 0‹ê6bIbàº·nÕšúÅu-Më˜Æ{c¾HìØó]l%«f¬³ôâ†Ë}|5¾`GÍŠÖËým±9Lg]ÜŠtÔøÛ:á¨¿Æew ÚTž^ãv‚þšh8P³2ÚˆB´.TJ12ÏPÏTh4}A_‡?bõWùÛB‘ö(“fôÑÊñµ·3åB,á°?†³5 Ü¶N¿ãóÚB]]¸†¬ZÚB0ã¦˜ÑÚà UØÖ‰@×BÉ°¤¾@7Ù+Å®0¾½+¢ü	UÆ €i÷·vcÚõ4Nƒp‘)ÆŽsVN¨“Õµs”ÓâRj^ˆ&g“¬™‹aú¨xW–¥_Štù¬Uætø!˜ç¸¤mUš‹;}Q,»Xš†Ñ¼±ˆ2b‰°ì6ªÒÒÓ„+Ü¡	®‚'<¼&_ ºÑBT\èDgd¢³Äó-	D[¡Èf O¼‘ñ#Œ®K‹ã.u^dC M–ÎêPwÛú0¢/Ðßd½Õ ¦I*@keÄ¿!ê–(DëºÂ1LêDW,grˆ9]˜Ù00~"úMMLpê;;ý¾Î…‘Žî.¬¸nS›?lØöÔBpfÌo“‘h¯@t×E"2cqê~c•`­êÆ]vE#/‡-êt¶K˜”ª7H5#ßæ†@Ê†'¸‹CÀßfCüe¾èúF_x Ï+!T’àÕ[f’`³ŒHf$$/”:½3éµ†m[ïžÜ.¤C\×…ˆö-ø_I¹‚þ‹×c™ð[P¹µ4Šµ˜»±ÅLkÀoç†\ìîìl‰§!]õ¬nÕ5%5‹]j¶ZD_T¶¥Ü¢8×âŒEV¬6³bµ™«ÃÓ«­É4Õž5‘2ü5ÃŸ5õˆðŽVÚ_ãøÌ²K½§giìîŒâb§f‹Kœ–Y¢»ÕB43]ÎHJ
ú:mÉarfŸžå°%’Ô–ù;Ãþã˜«N=¼ñ¤·èD†n ŽÆ³xM–JÀ„ý–f9b¥/‚D(çúUþöç#Se¶ŠŒ›¥¸7Ðîô›9u•¿[Nmu†C\E@}>ãœ˜|ìS¿ÞJî™4§& ¤õ÷`õD{%³
»x(Ú0QSƒ‰$ìHÒÛ}ŸÇmq%3™ùad8^XeÃJè\ªÞ$g‹Bƒgõ‹~7*¿‘úO±±â¹Å|UEc+ý9ÔNÄou4t €ò–:´]áÄ!Ž»¥(œj÷¼ˆô¥F#¥f)¶s¢ÅdÙ«–’$–Y¶1˜fÝÒn´2Ev–ªdìB¦"@Œ"aXàWãTË†5Fp–-òµ]aî—ô[ÑthÂ&ÒkióÛüð·qÔ(Œb¥È¬¤Ìs39-F…V”`›…Éð8ÇôL\²8ê­E®Xåïò‚†›¢²’€ª@¢ˆ8,7j&åœhw+ºÚÅ:œ±õñf,¤NsŒ…â%š;f‹òÂDÇ+*F&ú)ÐO±½IÁê±½ŠÛÒ2Tâ 9»U\ämÄÊüí.â¢"»h¨‹†¹h¸F#5:E£å5hÔ¨Q“F+4Z©Ñù­ÒÈ«Ñj.ÐhFk5ºP£f.×è
:5êÒ(¨QH£°FWjÑ(ªQL£n6h´Q£MmÖè*®Öh–Ô¾°ÂÝ£$ÝUfLCæâ*eŒal0KÔJà7$×<s,0Ê ¼*²½2ÆÛ9(À©hÈº^€ôÄcH=„&g²Õœ”Y0Q@îÌ´7ÁÁª‚ã˜tVcà’˜|ÈCÍÙª1Ó†,ËvÈ ç<TUg­JòÌÏv@Ú³>ãz3ŸöR6È-?~ŒCtÆ ¢i.pc ‹ÏéÍ—éàWáœ¼ç¦ù®1rUvl&ù5©zOFpŠâK39Y,Ë
ù ¾Uç$g®l4Ùœ#Î˜QçÌ¼é]0+9“f=®¸lªñ"ªYjDqiœ•¸ðƒ;,‰kÃËê3ðrå“a²ë0I7¹ò¡ÑSf[Wâ¦®Þˆ«Jº†«¤B">ÚBšî$šT6øÁ!ZÊDKv‡ÂŒô™ãÉU&˜–õ(#)Ê˜éeS?¯•g40³ÍT8}n›=è¸ŒÙíŒ¬†&å·‰é¢(5¼'§‹Ìt!\V–&ÝMMû)xræ‰“§¤LùUƒ¨LúÌ%™l°s*ƒ¡S*0™zÅ±öBjÉuŒÝ(¸VÆcm°„Ê†¬Ïå¬ÔyOÂ¤0ûØîN}VF<;ÍÐtñ˜nlóIŠ…tºç•ÕgÂ6Îêõ‘ÐF_k§‘«æ¥Y×±5&¿éŽ²ï'VXOàÌ­)ïf´'mPð¤x>ËêA&</«Ï2n:Î³ïxÏ×³MZ¨ÛjJEr²3ì[ÿ7<'© >É«â	ÿ›ýx÷â1Âì>¡-¯SÐiªRz_§Ó„ø„´
iÒ.Ä/¤CÈz!×	ù´ë…Ü äF!_rû„Ü/äKB¾)ä[B¾-ä^ú©Ncèg:M²UÈ^ú¥N£è7:•ÓïtºŒ~¯SýQ§qôgn¦ÿÑétú‹N_¡\Ü”§Ó!u¤é´TÈ¹B–	ÙG..¦|fÓuªeÒi›„ÌbÖi,;tšÃ9:Í2OÈ!_âf§N{„¸³Ç˜èn†æ‹Ø%c¡ùBZØ­Ó—…¸¹@§j!5BÎ`]§iBÎäbóPÎá™¼T§¯ñ0ñp*¶?•GêTÉ§èT%d"Öi›ÝB&ñÆóX!ãtšÉ§Êlã…LÐé3<Q§Ï
Ï“tÚÅStz„§æÓ!®Ì§×¹<ŸÞà
!‹„,R'd©eBÎ²\HƒÆ|z“©Ï§·¸JHµ!g™&dºBf
™%äL!g	™-äl!µBæ™+džùBÎ²@ÈÂ|:ÌçæÓ®tÓnqÓw¸ÕMO9È+„¬âsÓÓi²ÉMÏÈÛg¸ÝMÏòenzNºÏqÌMÏKëU^#d½€O»é5¾ÎMßã„\.ä
!ŸrÃV…luÃ
¹DÈ¥Bº„…„„„…lr•Ïºa«N7½ÍWº±Žë…Ü d››Þá¨›Þåˆ›Þã«…lòI7ý¯r­ÏÐ|¾æz‘›„¬âr±OéÒ]@ßåUB.* —Dø%yûûèen+ Wxu}Ÿ7ÐA_˜òÛœsq¨]~íGˆÆ|ÁØ_g·üßIé­Z2<öJ}0è¨[¼|¾/j€DSwW«?²Zj*ù¸jóu®ñEÒ7™#’™›ÃñùÞ@G9W~iq{CÝ‘6¿Ü«°ß ƒD$Û¿Þ'æ¿ çÀ¿Qà%úŒ?¤
ôÿ¡úÇ2ÉHbŠ7Åöþ(þKTùC=‘Bð,‘dÉýÈ>Vÿ_x¤ƒöXÌéæÓðFFï¢râ9«¼)?@Ï4÷q_ßŠæsh>ÞÃ· ù<šßéáÛÊ+zøöòÊ¾£¼ª‡ï|DTóßA'’´ª¦PÍÀ"gÑ$š¨s©†æÑLšÏA¢Ü˜Œ¢ßª%ÎR Xµd9Õ’å€;Ÿ‡˜0kÐ©ÜòÇøŽ½Ö´yŠ¹P©ÖS5ÓY\˜fðí©ƒëÒ^ÈEiß™:¸>íàsècsðåq¢q2ó>þf?ÿÑAOÑ;²Ž~þS/?¡Õ­¤©˜š”æÆhSs1¡[èO
ÐnÎÑ™<GAå-½| ±òÊ­Ü+SV¨	úK”ù×R>]ˆ¨l†«.RóŒ74XnE_”…ÜPº‹~¬Plc1#·†õõTìãúù÷:@¯6—ää0÷ñS˜ø¶~þS­s]êqöóûŒE¿×TY%«îåw{ùÉ=´¤6·ò ½Ö¬•äìã¯Wõò¾^þÖ~þ¡'·ŸV‘Õ?aÚýß{+µ^~bM2phûø!Ë¾TMU•½|°joå^,¦‘9ä¹Žž4Só]ŠE·Àðëð¶ïÛhÎíu¨Z)@× u#uÑN
ÒÃ¢G(LRDÇ´Å2btý
FÂáAú@Í»’¾Aƒ±`N§Ÿ hZUëGh=ŒñwAN\1Ñ2ö-¦±_…±ïNkì[ûùgLIVï´YÝ4ú‘Ú\On?ÿö¢ÆJOî@|mP¤‘°|°c€¾zLÌ¦Ut Ês£åƒ¥8¢ðÁFØmJ›!q5-¢-Ô@Ÿ„ì§¾[ñö:¼¹öÚŒŠll~#=K7Ñw‘E^¦íÊ«TNzÕòÇ«–?zMÌÇðÇ"l®»è×ðÂZË3›-Ï<kóÌnexÆy\7vÖcŠ]÷“ÿ|EùgŒfôà­¦ŠâvÃa?U»yið–3gsÝúýü|­Ó`n-Çs'þ¶{œÅí½ül¿asŸ·Êtßyµ¹U–s¾$cÒxpÒàBå9=|s9÷ðv!;„Èì·ZXûùWªÍÝCÛÄ‡Xýµyž¼œéOÑáZÍ“çDãÅZW¹Gó¸l˜ó=ù&æUž|gim¾ŽGK€É#>m0ñ]Ì
cÒçÔÌÆVøê‚u`Õæ&¶†¶‡vx´øÖ›ã½Z—Çe"Ty\
ÆºZWÆ7<y	®8g/?³‡æe+8QMOþA³¡™Û§³ÊØ>Ó3o‹xÐ“´Æh×Þ*[Ž0•D`Ê¶º
Ë”ç}ô$»¹‚«é)õ<ýÇù0ÿ }<¬úGårP8&¨g#êØ†çÇ5ò¤µAÿ€”HHyt;N;i}ÛänìŸ§å°Þ*\•:pz\‰jDæÝB_} 7¦éiÚC/`;¾B_£×±ñã
õ;Ü ŽÒ·™Qá»éQMñ$êá
Œg îÎ§ÇÙ‹ÒùJú&_´×£F¾Õñã(‰ŸGE|æa”ï¢P<J‡°’W9ôšcÚåô=G%žÓéuÇ,<çÐ3Ž:zÛÑH‡zÇ¢ï;¢ôžc3ž[èˆã´oÀs½ë¸	í¨c%‘¼MÃe›Ç	ZF"‘Ö8SQ‘Aßƒ*A,w,£¯Ò‡8g;¬”²ç«‘R¾¤Z’R>„ýêéçhE¢ù$¤<Ø L×¢öÓ`‰ªÏ{ZòaqJK>ì1NiÉ‡%þ‚cãCÊ…=¶ªT–«#\°‰1Â‹#\ÀYªRY¬eÔ’ Ã˜õ(Ò¦C.]¤9Ç}èâ j´g²ZgUñ°bw¥Êë×IîÊ­0ŠœÍ"çP?,él7­ð8Ë=¹ÅnìÍ^>\YiË)y{èyOž™SÞ¬Õ¤õhñçúx¿lÊýÜŒ"5è	z·Ÿ-ê¯Íµ²Iäõ]ž|)Ðzù=ÔUëö8­ùå
c?*©ýüc;¾)veÝñ‰¨-0Ûž‚ƒñVž™ÎJ,õ9s½oï¡ÂZ½9õa~Ðx:÷Âñ;±¾Ž•ÈóNÀ¸ßÊ‰u„>VÏñ<‡çX/Bc@ßGòSÑÏQcÿË¯Pu|€BîCòÓo(Š Ý„-µÛtéaTÔ‡àÚ#“÷ÓGÐüw8ú#JGyž£él¸òlúÏ£ó"ú×áyPHð_…òÎ?Z¢¬Z¢Õ’‘CCø\N`¯RÛ %ð!èy@ØKÛNÎ‡.Þ@zÖu
Îû‡é4¬¸KªÖpI9/MÕ\rõ1´ýÚÿD˜«—ÞÁºYoÅ()Z§U¼HCÐwš÷ñ=}üíƒrü½ œ'À¹¿÷”+ÍÎ}|ŽâŠýüZÊ•†ää*â\Áy4æ›óUr|±ÕèÓ¬2cZÜ@ô9Î5&œiàT<gíR,§œÅÖEl{Ð8©/q/qr1 •ÐH.E8œ¦ðšÎ#m`fX`fX`n·ÀÜ¯ˆTƒÌþbÜ÷)c¤Áƒ6÷	:Øœ#/½ÍR¢l÷öó/´Ö(¤xH5Û($±ÑTÂci£I<7ª	´”'Òr>Í†´ÁBÚ`!½ÓBzƒi¶YÙ!e»'¿—
i2 M¤©€TH•TŽ =gâL®±A²_NãvÂß¤Ýn‘ZšðäL3í°ë^…ð ½Ù\ÑÇoJE›‰„a6ã«	Œ“±ˆ§Ã¹3àÜYˆ¶3m³©ŠÏ&Iy.®ªól8—Z8—Ê‡E…s‡…s›iºÙ2­eº/š¦ÛÜ–°ÞçãÖÛa!{%Õz`½…°ÞbËK¨Œ—Ù2šÁõ¸gŸgC5ÛB5ÛBu+Ÿbœ%Ôg~m˜—°Þî¸õâ+û ÿ ©
Ö”Â­ªŸ·™«¢r?zÄÊ‰†Ña´&m% ­ÂŽðb‹®¦i¼ÐÖÒ\¾Ðöåažoyè¯
Þ<lÏ_ üDäuPyG·Þýàs:x·Y‹‰_¼õ¶×Ø†¨¼u1ÚOP_b»fëÝÂ l3ëf>!l8wvp®8¾êiz{U=Eo×:=¨ýÞjÚÇ{´øv5ÊGìYóLó6çâö¨·9¯¼¿ëÝÏ?’Q‰Ï#D+¯ƒ«}TÈ­TÊí´˜ý
û|uµ]|ság„¤¬'åBîi€Å£w	N-§ÂŸcâ¿ÌÌ@ÕiÁÛË@ŠÇK6¤)ŸI8€4|¹-ôªMl•è]¢>_8ä3¹9ç@"Öo4vj‰rýüs¦]”WÂ{MŽõå†³½Ÿá †
eçÂ
Ø¹|«Á4h’‘œƒØ·!ò ZÉìÛ(-àöí›ûãGéLk2ý0Àb.ùV4×2Ò¹æ‡§áFò3îLØˆ³«à³«qbn±}nNäßÒ(Ýñ¢mÙw!.R•^¥[¡ôº4JÝrþ™J—+÷-q §›Ké±>î)7€öro/?¶Ÿ_x$Å{Ÿ¡1üY›â±*žäí´ÌŠ{³PŒ‚‚oN«¸ÆÊŽËLÅ£âŠûÅfÔz+¼z›Më(ôò¶:³ÖGÓz;´Þ‘Vk¥•füæ‰3:®µG´"G¿˜¤6Ç¦ö.qwÛvÆhµ/Iµ$Ï°-ÏŒVy†­<ã–l2M½Ð©wcê/œàÔþ§jý•ÿ¦ô1½IoðŸÉý¿PKÐù½5?  ;  PK  ˜E“H            9   org/eclipse/equinox/internal/p2/engine/ProfileEvent.classTmOÓP~na[7ÆÛ„É›2tlŒÊ A^TØ@gÆ‹ #†hÒË,©íì:â?21~ÐD!ÑÄ˜˜øÁÿÁß0žÛ60ŸlÒsŸ{ÎyNÏszÛ?¿ý 0¬Œ Œaí2:dt24ÅGsŽ-M¥î3ø4C³	ø–²Ù•,C óxiý‘@ŒRÙ†ÖMËÜ×t¾rÈ{—2¶VÖ6
"Cz£
j¥Â=ÅÚþ>·Âen{œùƒ´ÝâjÕ4\¼mÖ¬gè8PUEW²²m[šQfˆ^t-{%»@ÍÖtÅic£xÀK6Ã¤i•^ÒµJ•+ümM3ÌwŠfØÜ2T]©¤n”5ƒ+õ’—±Î’sç³ƒ•3-~ËÒQå–¦ênU5Óxž£i4Û¯µ*ƒl›nï¾Äï“˜ä“O¸@O ½ôÐÏÉ_Ô9ÏÐÓàtÅSh:ÿ2‰×­+êÎŒÜÝñF¯8çÓO‹Æ½9‘?vI ±‚§"Œkh#9Œ(’…Ñ…T1a"P‚¸…;!cB˜iaî†0‚ÉÒÂLÑ”3æžÖŒiTmÕ°ª^£}{žô¯×Þ¹õL-ê\Ù,ÑRé5ÑÞsvÖOh\´Êrä*¹qƒ2†ÛÐ‡ëh#ü€¾'‰"’P@¸™|!Œ“½O»§äo¢µ%‘<Æ|bà+f>;„‡dÛœP|è'Ê –hsÓ1ˆà Ä©˜@âán¼ò
­"æK|ÁÌÇÓÂ~ÇyÓ)v¼‚LÌÔ#§=²œ8ÂÂO}ºÀ­ãË§üØ)ÿeK´–¾cøÅ1fóÉHóæv’ToÑ&ÑÛÊ›‚{	N/ÝCt§’Iä¼GW2âsQ(iré~g9Â½³ÖÒÔøÉ„Ú1‰*;ˆi,`ÌbsXÃ<6±ˆb¼"BFÔmÕ“!cWH @Æ©½üPK—ò0Í    PK  ˜E“H            5   org/eclipse/equinox/internal/p2/engine/PhaseSet.class½ZxT×qþÏîJwWÂºX#óZ=@€HÖFAÈ²^À Ø–WÒ²ºfµ»Ù]±'62±4nÞ»NH[ËIœDÆöÊ[Øéƒ8mÓºmžmmÓ6MR7uÒ6©cÓîÝÕ	V´_¿ý˜3wîÌ9sæÌüg®>¾öÖóc Ö¨&7\nlW€‚ºJÁY³ªÃ¢{,ºOÁUÓaûDVP³¿C4
¯5cfºE¡¨­u{[{°»swëî›;–¶Ç"f,Ü½#N†Òf<ÖÝŠõ†£á¾îÍGºoN…“\ˆxvÜ8n£w¶ïÚÓÑÖÞ½½u[;_s9Ç~êÌß¼#t(ÔÅ"é¤‹\£°a0žŒ4†{£f"n¿kÐŒÅïl4cép2Š6&šÃ–ÛÌTŠ6­½â-×ämiyë£McÞ67õ‡RaZ†¬õ›ÙŠ…"²mÍ~N1²¡¾>QL$Â12®S­7ÎYïLÛÜ¡p’\Ao|0Æ±Ä[‰¨Ùê‰†iÔqPüç	ßÙNØ‹:#aª{I[s«¹å!–i„m‹†R”–
k/h‡Ö¶ÚN¥è.}àÃöÐ 99ks}´óäžÈÏ>§?ãvº-;`F©¯Pf?F’|¿7lFúÓ){¡ÎpòÙ›5ØO‡¢{ãÉƒÜÉM˜²’n¦&oØk¦r©DïÌTû@"}„[2S7…S"ô˜©]ƒ±˜µuƒ6‘=ÙMWOH:¢Ñp$mMF›ö‰.œP
š±ƒÜU{2ç–N¼ØÑsG¸—]4!âÒis <i¢ÒéÙ«pÅtÑæA3Ú'Ù1Ïz3˜6£[B©þN9Æâ	YÐLQP4!°¦„Ò½ýrá¤AñÀäÄç‹ùS­ÉdèˆÆYÃ²1w,|¸­ŸŽð°cƒÑhw"{ÀZÜ.ªd9
«XÙ‚hÈDC¢©Á®…e“¦7ž7&íÐ4nŒ¦ÍÎt(=ÈiÖÎª6Ž¹óžÓ%³Zåæ½zvÁžm¹-¯Ë³ª[§Öp¾f6
v2é-¯óE,»ŠRù/4ãZ.Ç,5)¾usA»ü7f©[)Û0“­“ê T2%fâœY+g1ÈÎÜ11õŠKiÚ°4Kp'S	³qŠ#Ùà“Íâ©ˆiWâö ï°‚„€+†¹{ ž‰"-ac'?WVŽÄ€ÈsîYYF WKå2§$Ëu_ž5‹x®”y—LÊæ¾“æ”¦ûM)Þt<[éît<@žôÔº…¢f_(-’ï8À¹[(M‘Í¤ÜpjX ! á×jØ¨¡EÃ;4lÒÐªa³†6;4Ü¤a§†]:5ìÖp³†=öjx§†.û4ì×p‹†[5Ü¦PœeyVgU¾.›©)(N…JŠJ‚SÀ’pVhèÈÝQY€ võE´m¬¡ÒŠÙ•&×Ï®8;ÜÑnùìvpF½æ|Û”)€6Ã)FÃM—Õ†¥&onõÜû±†¹¶ckæd`'JÍŒ6"	U×^Bu2ŽdÛ­Yƒ~)¢áS“úÚËk…[8Ó–i3óT—tI¦š_³*8­Õ¢´œÁé“%¿P*_¦Ì2^Ùå5«fü˜2MV*_(Ëk.]·¢W#îåW[šËüäuÖÎœLIr	Æúü—7“O¦5­9VHSþkÙ&²­¦šU³%Ì,7¹ÔUÍþÎ~u¦ã½¤bnÊ™¦þ3NéÇ©¿yîwá%Ôy±lœ~çä=y»fØÜs‰©ôöâ5ÓñÍë5Š/*ÙÝŸŒ–=+»6Î°öÅgœj"oŸ[ /3#¦çÌErbrÓpyóœÏz	*¡}>ïÜûô+Ï.LÍËÛù©mR¾Ùô¿Ûd~ÝÃÿM\rW¡Ž4ŠulÀ<oR„é(r£!¦ŸÒQ"¤êèÅBQ Ã‡BK…¬‡¦£YH;Ü:î€GÇxu¬Ä°ŽexBÇ"|NG>¯c•Z!õB„$„øð¤è}QÇõB¶âK"û²ŽuÑÑˆ§t¬À3:âxVÇjdt¤0ªãJ<§c9NëXŒçu\…3:*ñ‚Ø¾(dLÖ=«ãv¼äÁþDÈŸzpç<x ,ä«B¾æÁðB^òg|(ä„|Ý‹;ñ·^Á½¸ãÅÝø!ßò/Þ-²÷à'^Ü#÷ˆÞ=ø©ï½ûð×BþNÈßùw/ŽŠÅ~îÅýxUÈ_
ù!ÿêÅûñ]!ÿìÅC¢÷~ä¥Wßò=!ÿ(ägB~á¥ßòOB^òºÆ¿ùð>ü¹oûp¯p÷â¯„|GÈ}ø-ü‹ãûütl‹÷…åÛ‰Ù·}p 'œÜmÿõ­,ïE÷„’¦<g…§
$r/ŠrÍtƒàŸ‚·3>˜ì_Ïa¦|‘Røœ(“4àÜ³ÆÖèã{ž†Ru|ŠSÓÁñêÚQå¬u>‹·„¼é?‡â38Òu
¿Uêl­ÿYœJ&Qõ¤‹¡‘pq®@1SªŒIRÅ_5«¾]hO‹N'î(ºp;^¶wpžb@}úîë*s8•U%WmÝ¨º*PPkŒª%Í…õå…Ï©ò€Vë¢wÎf÷°ê0´Œš•†ë~™QE†+P$²2kFÑHí38_în
x?£®8…ÿ<­jx	ÇžÅoáò×šQPînÈ¨µxÉ€×pÁPW©»Ìax3ªÔðŽªy2¹GÑh{rš­P8]aý4Çt…ŸÍ¾³YÆUêÎ(ý8êì”ºOá¿¬(xN–QÅ†wÚÖ—fY´ÚšáÉ¨+s&ÙÕ¹ç…*»ö,Ó¹U¹[Â4vò­§‡QÐ'½ÖÏNzpÀËc¼—utÔg!ÊxŽEÃïàÇ<ÞÇ1fçðk\ŽëÔQŽ;ÕU:`)uÔ’Û‰ôu¬%]Ê$¨F9S¤Š@¶œTKT[MHy‘lŸ®C[±üNÔaq-F¸º—ZÇÐD®¡kñrŒü9æú+x;}¹†ÞðŽ?ÇµøÇ_c£r¢E-À;Ô•Ø¤– C-ÃVÅ•˜”­j=6«Ð¦ös=hWøþ ß'È§°R½[Ôý”=DÙÃ¸Q}„ü'É?Š •øŸ"3¥s‰O®Ÿþ)‹ÛÆ]:,®Ÿdå«#Šã,¤rÎ7È"*@•ºïbD
±\Ý…><Â"©WÜe1ÜØ§„ð¸^Á¨àÙ<ÁÂªÆGÉ½bq—»«ÀÎìå^êlŽqîæ\vÝ£L·Žc‡7O ^jìMÉŠ®€k¬Å¹qóWeSÐ/ï3jÑCUV<ÿšëIç“Óàà&ú·ó±‹ç×É+gÏâfžàÞIpÈFew"»Pô)rQŸŽÓ'çeû´Ÿ>ÝBŸnåŠ·Ñ§[éÓíô©ç¢>ÍC_ÉBÔJFº”'9ƒ÷v*_ ÐÙ¬«R`´¦€Ûpãlöã{õåž&V¡[Š¿ò
‡qÎ~¨báûÎ‰ ãlÖ‡±Êð•ë§ÕrA¤ßfa½Œ£Ô(4Š^Âƒ§U{‡tU®¾Ój™ÂÉó¯ãî€/[ÞgpO—á#=§´Qå)Så­­“¥FU5ùŒr>– Äp[(S2r­#Û!*÷Ô<_=Œâ@qV^|Öf†4U®eägFáiµ’ßhæ^È¯PxQ6´Jvz8 ÁC]×5îPÿ*7W9…ÿa¸kÙŒ%Äl`§#ã^®2Šü,!Gä2Š\ÆÅ Ï<À³xÝßPnktZ‰ð!Â
X &Z	K±‚×b6WËXxµ<úu¼7°à6ñÐÛÙílaÓ¶¥x±øóMšëaÃðndèÇÏ²	y™MÇë|þÇ7pPà>Å~C•bHÍçh ¢Và˜Z÷«ëñ€Ú‰U/>`%^†…Î”‡ˆˆ´}DDÆg-ˆˆX`á´¸*ü.!B8xÔm¸Ÿ Dèj‘*”²Ò×Í’ú¡¯ØŠä«âÓ,ýMüø8/þÙI^Ç·:wXNù=v¥÷³@|ÜUÀ}®b,@£çeŒácp«ÆlÑØëÿ>×·ç}œ–é ³…œ¢ôþSøµö"îîrúO+?¿Ø»\uÅëˆ\A}FtvÎÇ¡ÎçÔÕ#ã•[(ÀÃV jíiÆ›¿eq²Y‡ÅÉ¥‹a;œu Ág±¬pnt¶C¯ôW5Ü¾qÈ©ªüLã_VNàÄBq>Jë1ˆ—²OLZ½b|õ
¡ub€!tð}™~YÍsvõÏsb¹ÕªŠ¼ÛÄ‡õþ±Ç°´®JdUMÏà¿kmÎ?ª–öûÇ¢;†Q2éíqÖ®ªó_­›ˆŽk'xÌÐ×G¹þc¼?Ã»í×g'ù½uÜï­V*)Úl¶và`œZÆýf3Ÿõû>K4ª-ÎfÛ]¹«‰Pv…tgÈ¥Ê]uôç§Uñ[Ä½ÊíïÀ0ç‚Xû9Fg˜³~Áòe=ã¸/ÕYŒÎ¾Åƒ%–/l!Å+ßûñ…ñdrI`¹ñž \eþJy®d¬Þè”@ö5ÿÈ´ƒý2«`„S>EGG˜ÅO[N]eO˜uÊÃO™µt\Úâ
Ëù:œÊ:Ð(ÿƒc,8=OG­	u[!;¡Rk,­ÕÿPKQ…Šö  "  PK  ˜E“H            >   org/eclipse/equinox/internal/p2/engine/TouchpointManager.classµWëe~f/™íî4mÒ‰µ–Rh7—fÛ€%¶5Ø†-Ýv³‰É6% .“Ít3q2»ÌÎ¦	
¨Êý&©JÀ[K„\ˆmµ^Q¼}ñ‹ÿ‡ú¼³›ìæÚMúaÏ¼ç¼çò¾ç<çÌì¥¿}À.üÃ‡}ˆúó¡]‚;Xqh·O0"ûtS·[$¬ÙwF‡­Ñý]]*‹’xOGXBUQÐîìŠ´Ç$T‡£á¶p,žˆ·m=ÔÑ‰Å%HŒRÙQ*£»Úx:—ìÏ¤uÓnSM5¥Y‰ý¶mé½9[KÄÒv¢+£%õãºÖ'¡q¡nkÚ<nèI[7S‰ân">’Ñ²v,4ˆ˜É´eiIÛIÄÔA­/¶53«§M	¡…ú±œaÌ÷œØo¥rƒšiK¨Qûú:µ”žµ­‘Ö~ÕLiQ®5S³˜Ë^Ýä©½ICÍò0ÍÐ„‘ˆ*ÁWà¸áåÃ‘°V»+§ÙHÊL[Z«šu´,+mµeSÂ\,»lÕÎ96CN|¿6sz
Ý)"…t6…®&+²¤§r–jS1<¸Š[³·ï×“°ºT&‘ð2Ÿù“¸š¹r^¿˜	ëçðaÞL•ðSÜ­Yù4Kº—N§~=Ëz¹>Q]i@Âµê2˜ÇPÄ0´”jÌ¤:<œÔ2¶c¾¶¨ÔÞ;ÀRÎu1¢É|U9¢œ­¡Cj¶¿MÍð°E™ÃWš™²û™9#M“Mi+Õ¨%=“ÕYÝL7fš©¤›¼y#÷C…ýa¤…¬œiëƒZ(²X†%l]Ú uÁ2´
Õ©/CµX›Kk/…Ù›–61‡TCŸ{>ó%UYú3&Õ¤çÚ¼¤ê¼w—j*b4ËTP¦)oÕ¯b*M§9KvðåóµµiÙ,û›¡šË´X0$ºRÓëævÈÈç¦‡AÍVûT[EŠ&bIØ~9‹Ùvk(S³S@#­T=Méù†‰E9­½….wgr¤^+o±Æšƒ&örÀÒ2iË‹‘ÅAh÷ëÌ´ÏNÏ4§ß.UöÂy(Ê²Âså
ñp†ÑÐÌÝ”¡’³û°Á‡ÏÈØ!£QFHÆN»d|BÆn7Éh–ñI{dì•±OÆ§d´È¸YÆ§eì—q@F«Œ[øòŠÎŸ&{yÇèœÙAÉ®;¢+›´Ù¶œÍlS±®=g(P9´ŒòÜFåÏ±ei‹|RgOôJáMãÃWl<¿7D¦u¶LwÐ¦ñ²6¥¨§ÁàÜï[‚ÿÝ•Zo}°v1œm.”Š/²Eå·³yfÜ” ó†`í`3¸¼U):Cº‚7-š‚+Ä¨¸óõËp*ôvÎ;NIµ%Éfô’²ð<õK›Ìµ‚e+‹šl+­UþE¹·v¡hžâLQCÅ­å§oæ]¾wq.~•²Úz¥˜ñÔË§n~ó®¸˜Í‹ä»Ì
4/RåMgkÒŒ,/"*‘Äû­ô	µ×ÐœÔt,{+x¤çOƒÿû‹_Á%Ê(éá²êRV¥¬Á€‚µ‚T	R-H¾  	^>T"+ØŠ!×	rDN(ˆRƒaÛ1¢àÜ­àZ|QÁõø’‚p¯‚m¸OA_VP¯(ø8¾ª`3îW°'…—Äƒ
Öã!Á>¬`N	³G„ìÑUHâ1Aä	Až\…><åÇQ¼àG7žñãžäE?nÃ³~Ü‰—ýPñ}?zñm?•OòMA~è‡†W9#È¨)<ïG¿pÕïø¡ãuA~@¾+ÈkÜŽoò½ îÀ·ø,^
àsxUpÏ	r†b­é>~ˆ­f»gmÕ´»U#G^‰˜œ8­â®øx[eMc¹Á^ÍŠ´‹OªtR5ºUK|A¸ªKO™â×þ®tÎJju±±fÁçñUÀØ(êÌDö1?>
|•àú .¸É+%¼‹üª¾‹¼¿„÷”ðqþˆòqø#H+¤¤ä #H|®­›À›“˜¬«–¦ð[7Þp´ÿLZIðd$ˆÀ;ñ!9%oƒÃ¸‹Ï-ÄÀ×
þÔvñ¹µþ"*§q´goLà'ïÔÕOá÷|_MáÆñÞ8~vn^ˆCô3„î„¸*ï¦B¬Ú‘eI ®ì=Úyù<Rþúq¼uznÌ	ü”/¸ð.´ØŽ‹ðJç.`ã4ú{&ðó=žÏŽq¼3Ž÷O‹=®ÏUÇ¼‚Á°x›•cwQ~F3FpîfOÜãøÆüQf|NÄª“+=lÇÕôæ¦m%n¥O{ýÈ=^Gš€ÌÊ ÿª{càs¬IµTížÂïÜˆò6¿‘ÐV7ÛzÎO`â-Œ¹[FñzÃ¦¦)\âÇ®Ç½Û;ŠS5ž^J~EIEµ«¦bã§±qçŠÕ®IürÓ£èq„Õž)üÚÅ¿5òETáÇÕžIüÂQh'©‘T^Äæ<7­§Î±œÀ»S¸èÆ±QTŽálœ·;é•6xk<ç_ù=
Ï±“niS™cÎµ˜˜&BôC&Ÿî^¦8É<@x=ÈYõ§ÔÃØSÔ|ûð(Áúbxœ³ã	âIdð4îÅ3¸Ïrç9JžÇËx“8i¼ˆ´ù /ú§ðOœqÊÔ™Oq¡L5¸„0Lžæ¼MôêBgQ‹Õ,Ó>úý–éf<…Ê¼Œ?L8°îÅ!‚a€'Î·Ö×é™c¶€ÍvÊ‚×MCí‘«%Oë;­ŸÄÛó{ëU>G9Î_+þ:öñ€£áÅF^”ÿuîž‚óg uPôçw¤gis®ÄWÅ,&+ð1¤éÃ…¿:6ÇŸ+‰¶ƒë¿PK´²/Vr  \  PK  ˜E“H            <   org/eclipse/equinox/internal/p2/engine/EngineActivator.classW	x\Uþo2É{y3%mÚ”µ¶P
“¶t H¤C©†tc'“4IB8¼LLÞÞ¼i±PÑ*‚‚AŠK·.š´DÊ¦ˆ¸³©Èæ¾ï¢(Jýï›If’L1Ÿù¾œ{Ï~î9çžûæñ×î;à4Q¦Â«Â§bŽŠ˜Š.=åºˆ·¸ðO "±Z baöYrMæ¥êº7†³^ r]~£†ÏïÇ6„7hî¶#Òë˜6“†©7&c{Ü±ìžSKÐN+A;] ,Bkó£‘ØÆžæH4Ü3i—î\êÆp·À‚¶úžæöÆs[Â±Îž¶öÖ¶p{'É‹¹uµš[Û[;{6ÇšZ[ÚÚÃ2ÆùR°gªˆ4%©›éãÜXxCO[k4ÒDSÇLR£ÑÖ.9“„æÆHT º ÒN'´$˜Áê­ÑKâÛãAÃ
6)ý,zÍSRq3ìplÃL’ªÆ›,ÓÑ¦>ÞÛË¤6¦RLx<•²v°Û“t57»lÃÑå–*qÃÌ(‰	mAÆ"µIgô5éú5iÛê£ãfËˆ“í/beÍŒ‘4õÞ6+e$†hO7{3]†ÓOïú ‘qh¸ŠFuÊY&k:¹'£¦€D­DÜq%<}q#%zdär¡¨–ÔÉÓ-"žTÝ`Øz‚•6¤œdEØd2Q™fÛ(VÈŠÅhtwmq[7f×‰Wâ¶•Öm‡GÐŒLã¶Œ•ÊÊüxIûdU™œ†¯¸ Ç£3uX=> °¤˜³œf+kö†z:Ôü	~¤uÕ­nunÚºíÆ4…”kƒ©¤¡Œ£LDkêNps;oçâb´cˆõœá;ë©`£mÇ‡¢,¢@mÚd¥Rtž+á¼ý¼x¦¿C§ì1ZNyAO³[«9²«çÉM…ª•šse÷¤¬¸lØÔd«'¶VS¿ž |yÊâ±½¦¾c¢ð,Wo-¹§_bÙÉ5¬_–5LkPv²îÎ¥äóü`Â²õ 5c@g†ãN–A5Kä-ö¦mÆSÁt}N«_Oñ¤™`ÔJžçng¡˜‹!8m„	g©Ø¢g2ñ¤Lœ¿XÃÊ$\žcQŽÒ$Ï¥õÙÌÏË¾4xÛ2UìÒË”à-aa´^É‰0&½ÆÖÓ–íè½á¢k]ië™lJ4c\.ïp&2¹:qÛ%;Vš•Ì™‰~Û2)Ô›k §ßƒÈ±ÜÎ£Û¬™ #ÚËè½*V¨X¥bµŠz«x»ŠK,S°^Á[¼UA£‚s4)Ø  ¬ YÁ¹
ÎSQð6D´(8_A·‚lUp¡‚‹Ø²Ó'ìÒèë^\JÔFK\]ÒkJæ¼ýü#aIôu.aÁúÔkHúÜèÔËEÒÂh©ëEFutÊ#åÌèÿ×T=!zÔ®ÉÏe
­(õº©¹]O¹eÓNQBdéÔàKHÌÔM¯Ú¼@ÝŒ·r^`*E~Œ,*ÐŠ¦µËªD§Ù³ägÌ‚	oS;E<Oaf‚N3þ@´Ô$uy+Ñ£ÎžHnø¸¶Od(³)FàKIsÀÖG.AX>-—¥ÏDf2J‹žT*M¥ò|r)Á’_AuG79ã6-L»"u3®ÌÚÙš+Ñ¡g–Ð-‘êR§8{v9,¢tr”îˆos;Ü‡¹XêÃ<\ïCó%X A7ùP‡ù€âC5TNF•k$8K‚uœ-A54Öâ6Z1,ÑÛ}hÃG|XŽúàL|L2îðáÜéÃ‰¸Ë‡ìñÁÀ'$ã“|Ê‡F|èÅ=>¼Ÿö!‰{}8	Ÿ•ÜÏUá]ø¼_à€_¬ÂuØ+Á>	ökÈ`L‚ƒÜ'Á¸÷KpX‚G$øŠ_×ààƒÕ0„¯JðM—ã®À!	(w¾,ÁCÞok¸Z¢;¥ÆN<(…¯Åã|WÃ.|McTßÒðn|Ç‹wâK<*Ác^\ƒ‡$x˜/X“Õ+?0y¿øØ™Î–x*K|Á´yºF–MþÀ™˜ø9­)ËlÓíNYFù’ðS'µ%nÏN%¥'UüçŒ°åO‡•µºlDÏ¸!ðMVž?Þªdk¸+û„ëq8–¸À¿¸/ƒ‡øÂ"¼œ8ÛBÀÅo…µEü
âÇá)âþ"ü2b‹‹ðâo,ÂÓÄ—á&ñ7á—_T„[P ò4*)ÿ$e#”+j*âçðÄ~<ñ(Ï<åð½q\Ý]>†ßÄoàÉ}®‰ÿÖð àñU,ãq—³u7á5—®ž4ä*O^±r?)¨WºD¿«âË	 7»Y=wç•Ot9€g?žÚ;Mwc‘;çNjœMLÒ*VÀSwšKìdÌ›]µ…9¡¼K¹;¥ø·tÆuÿûf%ŒžO…îY­B†sg]<‡BÎžq\%3ü«nâ¯!¬£øYtUw¨âpƒ§|ý’þŠ%õ-+WÄ_áå2t`S¨r×v+5ûñ4õWŽáOñç4µøh¬]åbI­gÏ‘á•+áo÷#s/Ãƒ°÷²Aêð&Nž¬»¶c»»àJrd"0‡ðBï"Vþb¶[%â”ÙÆù— F/s¯S£í—ä•êÁlL™´õLCn£ìˆ-¢ív^:>D´·‰m[F±ï¥\§»{w–»»»#ùÊÙ¸Å-g$#c’Ëž¡c×É${˜äè82ÝlÅ[Vâ‡ÃÂäòì°Hry>vJwH9ÜPYÞP1"b~¥¶¢>äñ{Fñ£adäúBMù(~:Œ¾qììÃïBª_‡Óí§åâ÷~µ†RUãŠnÕ~ÒDÈë×Fñ‹aÌ“®%õÅwó]ŒâÏIÒK”òÊ€ Éõ¹œßg‡q\0ŒÆýx²;¤>ÌÅï9„WÊp;–ç‘°!&«úŒßÃ²Žá,ª_}d×> ­</Ãíù7xË´ï÷Õjõ¡*•<Y™{2m•”üu×.MÔjµÞ=G^™•ë
éúûÓ]+Òõ®
Q[Q[¹çµ}«öò<†Wð*«ô*«ÏU4‰ŒØÎu»’k¾£nÁ
ÂËXÕ'M–3f)ƒì…!ÄøuñÒÙ&ß !>AWòÚÅçäF>=7ñ1¹›Ø½ì³}ØCì‡Ø5±›žÆûñûæeâGp³¨Ä­b1†E ·‹ ÷kq‡X‡;EîmØ#¶ân‘&~9Å.Üãvl^ÙQìS÷W±ËodÖ§Ñ_VˆœÊ˜Ë±V4rîæ¹»p#ÿ ç¢‰&N¡ëy¶!¾ÿ[‘ÆøÏ`wï†—ÎÏ…eP×îwSn²Ç]_Î•ö·37Wæ–Ïð‰îîÕÿPKý;‡Ÿ
  f  PK  ˜E“H            M   org/eclipse/equinox/internal/p2/engine/ProfileMetadataRepositoryFactory.class­T]O1=ewYXWP”õ?@Ðe‰>IˆÆˆNÆ€’øX†2ÖÌÎŒ.ÄøâÿðÝ7|‘D€?ÊxÛY—…Àn2s{:çôÜÛÞþüõí€»à…úø2C÷ŒŠ”™e`|-…‘¥µP)CO Í£@F†¡Æb•0ö…QqÄPnÆD5ÍE¢I¬‡±¸ôC•¤’Ëw-Å\EFêH„<™æ2
T$ù¯©P.H#V…‹2‰S+´Éðô¸sÂÏ”¦öS"?ÖŽ¾®RÊâÉ†/“,gt®Í›íåxš(þµ+‰Ž©’TÃ¢y£Ük3‘eœ*£ZÆé2úæßŠuÁC|Éhú20’†¿ZôèÏ€–Q!_	!ó[u	éVdTSr2´LÓ…loèkoþ„jJZ÷;½ÌìM`/2K¼éúø¾.þì‡—o1Ü#RX?*§³tG¨’í„÷õNºwþAN÷;<ÞÞ
S¶w-˜Òî:'àâó±]òLÛk]`UtcÈFW+ÀÍ
Îa¤‚AS¿=ŽWéNªäžÚV¢sþ¼Õ\‘ú¥X	¥mAºÎÂe¡•·ÁZ'H}Ûžû_‹LÙLz—T	ÓÒÖÀRÜÒ¾œ#†Éß ì¯ fýÓÿ6¸‹€Rc·¾PÐ…qzv;pzV³p—éMéá:‰XòJ–Ã¶œðsÈ1ïe³m¦zpÁÍw¡‚=mt–¢‚‹úq‘Ô'ò5-r…:ÅEBÎcÒ¡7(.ãE™‹Íµ¡â‡O(±­ïxÝøŠ±‰ÉmŒnå9õ¹U†Éáùu3wXËÖHµàÖÐ‹Kï¸ +Þ©ÞùPK8‚†e‹  Õ  PK  ˜E“H            <   org/eclipse/equinox/internal/p2/engine/EngineComponent.class“]O1†ßîÂ‹‹+~€
&f‘8U0ÄcBV!‰š¬YÂewlÆ’¡»³ýWrEÀ„À2žé˜ š¬7=ÓÓ÷}Úž3=ÿyzà9aŒ¡ÜXn3T^)­²×£"–:c˜Œ¬™lIÛW‘dðc™]N¦D_ðDè˜¿ïÈˆô›ÆÆŒ•ve ¿ô”6_¥3iµH‚t5ˆ…í;2IBcƒíA¢y‘`xJ^0xÁàž®r©c¥%ëÃúPú¦9Lv—®3’>2VòÖôUW­t¼9¨Æ‹º©â;NXhKä÷ùÆ0’}V]ž‡q¾‡	U†—áÿ{ƒáÙµÖ¿Ÿœ,ka=ùÿð¸þîq+³´¸±^m;áßÿSE¥|˜©¢‚Y7pÛGw&pw©ŽMó‰ú=}¥ Ab¨…”|×;ìHûQtÖC‰¤-¬ÊçEÒo™ž¥æ¨DbS´	é!”(–ÝxŸfœ"£8úä÷ŽÜòC+.9CF :`·(Ò“Á\aÞu  ¾Rg'X(aïjû+Ç˜ÿ~IòbãäÈi³GAË¿F0í±ä<~PK¯Ž¸øÄ  °  PK  ˜E“H            9   org/eclipse/equinox/internal/p2/engine/CollectEvent.class¥TÝNAþ¦¿P)`U þào[~V@Œ	†¡Æš†6¥6!^¥ŒuÈº[w·wÆÇðÆðB£>€oãÏLKS›%¸Ø3ç;=ßœoÎœéÏßß XÀ}†`*gˆ<–ðVö”!^Ù.åvŠÕ\y­PØÉmn0ŒýÚª¬•+ã*XÎ•Š[ùJ±¼ÝNMôG;Ù«Ï¶S×yÍ—ëüuSXö¡ÞXÔÞ°]áÙÎ‘n8žxaÔ<=¿ÖñÊ”È]o…A3º¡†Í­Ù–Ç=†X{ëÇ`œÀ†ýÆ2mc¯Ãu†)Zî–!2áÊQƒ“Ü}ãÀÐ›ž0õÜ·¼âî>¯Ñ>K~bq,Ã”ª¹U××mÓ$‚â28Ý’q—;Â0«Üq…m=ËSkBÞKáÊ…*é˜4i‚Ò„Â¥ì‡Ð¯oïßFb”aÙ·eÿPA­Z:©Õô’c)KXõNçˆ•=åÿH[$RÕOÓ°êz»•+é*$•>•¤G'óþ_T6•>ëìµRù³ê8ÅùÏ¦:]Õ@PÃ®jˆáš†1j`z—q[š;Ò¤¤IÇD††sÝÞ£g1Ú;QóòNé‘.×3,¯j˜MÊ)ðÍæ«]îTŒ]“"c»F#oÐàîc[vÓ©ñÇÂä˜¦JIõALb!0,Ê'@h»øáp¾Hx _"íÁôÑ	•O‡T+[­ÔZÃ”À-²w	½#?Lk23ú
=3ÕÂLf¶…¹Ì\³laþ³b/‘$m ^„þ6‡¨bœ¢	ÜÃ–É‚>µÎã
 ¼„Ò&=©* <©'¨<©Pž}„¾¶]y¤2ó3»…#*ø@ÑÚ	"çpÃ‡<÷©œõ%ã¦y¾Ÿ¼áKÖpÝ‡<ÛO~âK^VY PKÎÂÅD¶  ‡  PK  ˜E“H            C   org/eclipse/equinox/internal/p2/engine/InstallableUnitOperand.class¥“]OA†ßé×–²
é ô{"ñÅ¨‰‘¤°Fî¦íX‡lwëìÖø¼ÕDŠÑÄ[”ñÌ¶išÚÑ›3gNÏûœw÷tüüúÀ=ð$"ñ\µº—cˆŠ†Xá¤xÂx \ìQ"z=é¶©íµÒ~@åë¾dX=ïw„ÛáGVnçI_9m©²žîpÙrTÏ—¼åiÉußTWòÇ¾/5ANvÈ·}åzï¹r©]áðÞ—nG¹’ï»~ G4ù‚üö¤ÆLí/õcAÂ—-Ï$±àò’74maÎBÊÂ¼›áQý¿Œí2ìÌ$°+ÑàûSZ-Šõé·IåûTþZµ0;lžÊV°û;´­éþÑð?õw
—wuyE±aÃÂuWLˆ#j#‰˜¬ØHà†	7çÆš	·SXÄº	Yr&äS¸†L
KX§½?õÚô§]›½¸šyZ†…:íö ßmJ}l:Òu¯%œ†ÐÊÜGÅÔ‘××-ùL9y¾D_S„N²KYÚ8¦3úhp‹b‰n.uDéÌ•ÎQ,_`¾r+ú±Ø^–ÊgØ(UÎ°ù)dU(®È'O¼"mÒmUC²pË@˜™Ù,ÌÌôåVG³9æ·xé36>Ž$Ââv´‡# #È,ñæ´¸<SL+‰Ÿ‡N€Ì7,¾:Ç–10ÀÝ4`Ûð(àÎ4•OP3cj-ì*ÿPK_)+  ¾  PK  ˜E“H            E   org/eclipse/equinox/internal/p2/engine/ISurrogateProfileHandler.classµ’ÏJ1ÆgZmµÔðÞ"ôºEoâBÅ?‹oév)iÒÎ&¢äKxð|(1[‹VpADs™aòå—oà{y}z€ØFèæLÒÓ»[m¡­‹,0;‡;y'…‘V‰óÑ„rpìX	Êž$h´u÷B[Ol¥³CAViK"ýÀ,Ù§ÒŽ1Bgˆ–Ó&Ô›°†°×~^á-$ý„Aoøé,ó¬­Jú? <þø³*Ýb‘^–å«(wL‚ƒõzúÎQLEqæ¬öŽ«M®¯¨Æ'ˆÝ?õ9¨MÉË±ôR¤©-¼4FŽ]GÃÉÑ?íö++»U¡Ú/Ó€°™ie¥£ÛÊ\àœN¢¨Ð„”§£uPF®‹º­8ëÆÛ´c·µè:oPKs~¬M.  &  PK  ˜E“H            A   org/eclipse/equinox/internal/p2/engine/AssignVariableAction.class¥RÉJA­Ö,&Æ-j4GoÑƒÛ)‚(Ä"‚ÇÎ¤[&ÝcOOˆ¥'ÁƒàG‰Õ“ÄÉAtº_-ïÕ›bÞ?^ß `Ê¦+›72‡RI[cÅz±EUm|Ž^ Ã9>ÄRé—Ê¢Q"àá.GåK…¼EÒW7ÂHÑ
°îY©ƒýIì)
%¿2º+#ê–ÊÒò¡0¢ƒ4$b²wÒ]±jë,¤²f°Ð¸]Ác+~.Â*ƒ£Æ?Œÿ`\ñ°Bù¼iy«~Ë\¶îÑ³Õñö*?¬lŽñ´AnbeeùYÓ
GÄº­üiÜ/´0,yXdPžô­ÛN—Öy¬ÛèI;¹ˆ;-4×®‡A±¡=9ƒdi<ù¹& Á†p¾©cãá‰6 GÜ3ÌY¢w™"ž €ôÖ,=˜‚:3I2«túè¦_æ©Ë‘O)â°§DxÄ,$ÌR¿:`:”Yª—¾T]fŽÐZ‚ÍüB½øgõõ?PK™àŽŠ  j  PK  ˜E“H            @   org/eclipse/equinox/internal/p2/engine/BeginOperationEvent.class•R]KA=c6n[ÖjLíƒOõ«]"J¡´
–P…¤Aè‹ãfÔi×™íîFìoêS¡PðAèkßúGú¤g7úèÊ0ÜÎ9÷Þ¹óëöú@ÏJmt²% Þ
Ô?4mtæ)?Ða¬<õ¹§½ò´ITddà…kž2gÚ(ï T‘4ÝM
ô3eÛÏÅ¯sªl+šL*ÑÖì^*“¼ÊIn³X,ý;Ìrx.cÕRt0²§:`[•XEZÅD¾ß#PLÎu<zôõÓÆŸß_~:(9pygÒ5ß¡ž—~8h’œçC9ÿ û»™%rñÈÃþ¼„~Ï½wÇ÷þ9ç[ê<„À´‹	<¨yà—å¥äævl—;}´cMœH“tdÐc<Ñ¤Ê»ÞÅ‰ŠÚò$ÝúTÓú\ºäê’nËö"_íqv,`œÕÀ²5¸(ÐÎ1* m$=Ó¼UfŽ1Ê¸Ë+«/æŠ?0ó-ÃÕÒ-Ècô”Þz‰¨ ™7†ÇÔI½2&3´KÌOê1Å+0Ÿ)ÎþPK ñîË’  —  PK  â¡mH               plugin.properties­QËNÃ0¼ç+VÊ¤6I¹ *q(¨‡J€zàÜd‰Wò‹µ“Ð¿g •8×K;žÙ™]—åUOQ<ûpfêu‚›öîšæ~•ï8<½Ê#Ï*‘w \>iäXeÝÎ˜u#òˆ]ïš"ö=+;„ªm½ÊÉõ`UB&ebî¡è„2*2êd×!Ï2áÙþc.ö­¡ŽÃÉP/Ô¢“rÜTMn4ijõŸa‘$é(&¦Óó¯æ<^¼TÊZRØÖõ4M..•ç¾6Ø+Sc0ëqÓT:Y#äeaniê9n3 çÿ®Ö@Ž’Œ	»ãa1¶Á E—fBqÝ,‹`†žÜ›²°ÿÈù/8²)Š]^üÞ	‹1Yñ/õ2±„þßPKª¢)  g  PK  â¡mH            
   about.htmlTÛRÛ0}®¿bë‡^fpDÂ´%ñaJ‡BB/Š½‰UdÉHrLþ¾+ÙáRÒK^Y»gÏžsâáËã‹ñìÇt…+%L¯?žŽ!Nû¶7fìxvß?Í¾œA¿·WÎˆÌ169# O\8W}`¬iš^³×ÓfÉf—ìÎ#õ}k÷3±¡¯—»<N£atWJeG[ úm_¨EžÓW‰Žƒ¯Mð¶«Q<ÖÊ¡rÉl]aY{Åïó½‡ÜXt£Ó«‹dÿÝAÒ!9á$¦Gs]»!kÑucæ:_ƒäj9Š'çÉõU`0h«aVÝ\ê¤DÃ*ý\+„ÁvwßY•¾ –½ôLd¨,RÝ^ù²Y0É¤¨,Â‰®UÎÐ
J~ƒøŠÉçK¹Ù„çgV²^&txóê¶Öî°£ÐÞö ®•DkA»M#?*w˜Ã¥nv7ÔÁ#½9];k]ÑAŠš’ø¨Ü³È…çHÈmèOë¹t+ÂW4Ö¯âÒQœLÏèTµî@€®<ƒ‡#î`Hæ\<‰¶ÓB&$.¹dXÉdÕßíµÙøïÒ!ãi/:ÑªÚTÚ¢}ÄeZ¢S£—†—íA6”ÈÕcázÞÝàåé"¨–‹”v`0C±ÂÖ¬Ê¹ ÇN®aatÙN{æþ3_¢9
µ$À\ø¿Ì¼®É`.TÜ¸õFäË‡*m:¹ƒs¹X,ÐxÈ­n–|ñª"j­ûjbE’pE.Ím*Ï±ÍßÃú ã³›ðìÉì×d—W›§Mî#ÖWü†Cú)¶ÎŠûF¼#<»²Ï‰À³![r¾=æIpŸuÞÜ{üÒ–DÈpÛÒ‘Ç	D×‚4‘´r\(šþïÿ)®!›]®˜û„—…6ýPKÅÕúü¸  ˜  PK  ›E“H            	   OSGI-INF/ PK           PK  â¡mH               OSGI-INF/profileRegistry.xml…‘ÁNÃ0†ï{Š(wÆ	Um§	iÒnˆÁD™,¥Ip²v}{Ò®H8Úüù÷Ÿzséœè‘ßÈ5ÜKÞ„#yÛÈ·×ÝÝ£Ü´«:®Lèbðè³(3>U¥×È÷œc¥Ô0’%lÕ,«"«~3ÒëY4@ã(&ü8“ˆ€Þ’G`´”2²]	!jê¢Ã®lÓ¹XÆé”~GÏÈ^»Ö3‡9|YO_Î¥ºÂrOçbª#‡žŽ(fÔI›¿ÍšÀ)ì·¶ WÐN›Šõ¯nù<"çqI¡@ô4
Ë£©+EcÑ™KðRôÚÿlÿãÊi{­¾ýTû	PK¢¦  à  PK  â¡mH               OSGI-INF/engine.xml…‘ÁNÃ0†ï{Š(w¶ªÚNÚ¤e¦XJœdíúö¤í&@qŠìßþüÛ©·WgE1‘çF®áQ
dãÏÄ]#__OrÛ®êdbe¼ž‘³(=œª’kä{Î¡Rjð©#ð±S³¬Š¬ú5ÌHÖY4@c)$ü¸û+„ wÄ(Û•¢&,º2DçâH«Sú½“8cdm¿°ŸŸç»O©fÂØ“Á9˜â}Og3áM›¿­R 8îº<- ƒ6ÙÇñŽWßù<`ÌãmçÑS+ÜŠ¦¬yE;åXÎ,E¯íå¿óÀqYnZ«ßÑ~PKJ¥íçù   Å  PK  â¡mH               .options¥Ì1Â0FáSô‰ÔÃ÷±ˆì`;R¹=RÅô¦ï™su‚çµ£Œµ@Yu¸5ép°Dú«î¸M^®KÛzàb?í'çI BLOI‚§4¡-AwÐ^§†°bÿç>#¿‹7PK}6ÎBg   -  PK   ›E“HÎ	öÍ[  WG                  META-INF/MANIFEST.MFþÊ  PK   ›E“HÓT
ìÞ  ;               ¡  META-INF/ECLIPSE_.SFPK   ›E“H‡˜,¿±  `               Á-  META-INF/ECLIPSE_.RSAPK   ›E“H           	             µA  META-INF/PK   â¡mHd—ÐfD    
             îA  plugin.xmlPK   šE“Hh›ŒC  ¯               jC  .api_descriptionPK   ›E“H                        ëD  org/PK   ›E“H                        E  org/eclipse/PK   ›E“H                        [E  org/eclipse/equinox/PK   ›E“H                        ŸE  org/eclipse/equinox/p2/PK   ›E“H                        æE  org/eclipse/equinox/p2/engine/PK   ˜E“Hì•   ¯   -             4F  org/eclipse/equinox/p2/engine/IPhaseSet.classPK   ˜E“HWTÎó­   ò   3             $G  org/eclipse/equinox/p2/engine/ISizingPhaseSet.classPK   ˜E“H^Aæ'[  [  9             2H  org/eclipse/equinox/p2/engine/ProvisioningContext$1.classPK   ˜E“H*"ÔxŽ  X  +             ôJ  org/eclipse/equinox/p2/engine/IEngine.classPK   ˜E“Ho¡¾7  Ò  ,             ÛL  org/eclipse/equinox/p2/engine/IProfile.classPK   ›E“H           $             lQ  org/eclipse/equinox/p2/engine/query/PK   ˜E“HÖ"’
    >             ÀQ  org/eclipse/equinox/p2/engine/query/UserVisibleRootQuery.classPK   ˜E“H/~ÎH  Š  @             6T  org/eclipse/equinox/p2/engine/query/IUProfilePropertyQuery.classPK   ˜E“Hu9üh  !	  0             ¶W  org/eclipse/equinox/p2/engine/ProfileScope.classPK   ˜E“H8ñÜT°  k  4             *\  org/eclipse/equinox/p2/engine/IProfileRegistry.classPK   ˜E“H³Ûh’í   @  1             <_  org/eclipse/equinox/p2/engine/IProfileEvent.classPK   ˜E“HCýdó  Ì  3             ˆ`  org/eclipse/equinox/p2/engine/PhaseSetFactory.classPK   ›E“H           "             hg  org/eclipse/equinox/p2/engine/spi/PK   ˜E“HÍ€®  È  2             ºg  org/eclipse/equinox/p2/engine/spi/Touchpoint.classPK   ˜E“Hþ|í*^  ¹  :             Èj  org/eclipse/equinox/p2/engine/spi/ProvisioningAction.classPK   ˜E“HÒ–I  s  -             Žm  org/eclipse/equinox/p2/engine/spi/Value.classPK   ˜E“HÉÙèú?  Ñ  /             îo  org/eclipse/equinox/p2/engine/spi/Memento.classPK   ˜E“Hßo–  W  1             Šu  org/eclipse/equinox/p2/engine/spi/Memento$1.classPK   ˜E“HÒ#"÷  Ì  5             x  org/eclipse/equinox/p2/engine/IProvisioningPlan.classPK   ˜E“H+?Ê·ž  *  S             Ùz  org/eclipse/equinox/p2/engine/ProvisioningContext$ArtifactRepositoryQueryable.classPK   ˜E“H[ì{/  Ÿ.  7             ø}  org/eclipse/equinox/p2/engine/ProvisioningContext.classPK   ›E“H                        ŒŽ  org/eclipse/equinox/internal/PK   ›E“H                         ÙŽ  org/eclipse/equinox/internal/p2/PK   ›E“H           '             )  org/eclipse/equinox/internal/p2/engine/PK   ˜E“H<Y„~	    :             €  org/eclipse/equinox/internal/p2/engine/messages.propertiesPK   ˜E“H_ŸÇ    ›  E             f™  org/eclipse/equinox/internal/p2/engine/SharedProfilePreferences.classPK   ˜E“HSÿŠ	F  Å  :             yž  org/eclipse/equinox/internal/p2/engine/ProfileWriter.classPK   ˜E“HÛž!    D             '¥  org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$4.classPK   ˜E“HäÑHµ¤	    L             µ§  org/eclipse/equinox/internal/p2/engine/ParameterizedProvisioningAction.classPK   ˜E“H“ÛI§q  é  I             Ó±  org/eclipse/equinox/internal/p2/engine/ProfileParser$ProfileHandler.classPK   ˜E“HMË&¢  –	  O             »¹  org/eclipse/equinox/internal/p2/engine/ProfileParser$IUsPropertiesHandler.classPK   ˜E“H%/·€¡  ÿ  =             Ú½  org/eclipse/equinox/internal/p2/engine/ProvisioningPlan.classPK   ˜E“HtiÿÊ'  <  7             æÅ  org/eclipse/equinox/internal/p2/engine/PhaseEvent.classPK   ˜E“H,¼¡«  2  H             rÈ  org/eclipse/equinox/internal/p2/engine/EngineSession$ActionsRecord.classPK   ˜E“H¹(^2¬  ½  :             “Ê  org/eclipse/equinox/internal/p2/engine/ProfileParser.classPK   ˜E“H-cû  gA  D             §Ì  org/eclipse/equinox/internal/p2/engine/SurrogateProfileHandler.classPK   ˜E“H?úúw  ë  E             ¦å  org/eclipse/equinox/internal/p2/engine/ProfileRegistryComponent.classPK   ˜E“H lå&  é#  3             è  org/eclipse/equinox/internal/p2/engine/Engine.classPK   ˜E“H×TÝ  š  A             ô  org/eclipse/equinox/internal/p2/engine/CommitOperationEvent.classPK   ˜E“H4 c(  K  D             ö  org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$3.classPK   ˜E“Hü‹˜›l  9'  ?             ­ø  org/eclipse/equinox/internal/p2/engine/ProfilePreferences.classPK   ˜E“Hì
EŒ  ƒ  ;             †	 org/eclipse/equinox/internal/p2/engine/SizingPhaseSet.classPK   ˜E“Hœ{}Ã	  ë  A              org/eclipse/equinox/internal/p2/engine/InstallableUnitPhase.classPK   ˜E“HúŒ½4  ñ  I             ± org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$Writer.classPK   ˜E“H#}¿ày  J  <             : org/eclipse/equinox/internal/p2/engine/PropertyOperand.classPK   ˜E“H¡ò@nI  r	  G              org/eclipse/equinox/internal/p2/engine/ProfilePreferences$SaveJob.classPK   ˜E“H?7&÷*  Á  8             Û org/eclipse/equinox/internal/p2/engine/ProfileLock.classPK   ˜E“HœƒªŠ  `  N             k' org/eclipse/equinox/internal/p2/engine/TouchpointManager$TouchpointEntry.classPK   ˜E“Hå*	oˆ  d  Y             q- org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$ProfileStateProperties.classPK   ˜E“H”ŒýWß   D  4             €0 org/eclipse/equinox/internal/p2/engine/Operand.classPK   ˜E“H9½»P  ?   8             Á1 org/eclipse/equinox/internal/p2/engine/DebugHelper.classPK   ˜E“H&JI“á  K   <             w? org/eclipse/equinox/internal/p2/engine/DownloadManager.classPK   ˜E“H?@(DÍ	  i  :             ÂK org/eclipse/equinox/internal/p2/engine/ActionManager.classPK   ˜E“H)J›XS  ¡  K             ÷U org/eclipse/equinox/internal/p2/engine/ProvisioningPlan$QueryablePlan.classPK   ˜E“H„ëqA  i  D             ÃZ org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$1.classPK   ˜E“HÑ«©Z`  %  F             v] org/eclipse/equinox/internal/p2/engine/ProfileMetadataRepository.classPK   ˜E“H|4³    D             Jm org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$2.classPK   ˜E“HÔmén–  É  A             Ño org/eclipse/equinox/internal/p2/engine/InstallableUnitEvent.classPK   ˜E“H†]¢  ,  <             Öt org/eclipse/equinox/internal/p2/engine/ProfileWriter$1.classPK   ˜E“HÚM  é  :             âw org/eclipse/equinox/internal/p2/engine/MissingAction.classPK   ˜E“HÂèÙåv  ¢  D             —{ org/eclipse/equinox/internal/p2/engine/MissingActionsException.classPK   ›E“H           .              org/eclipse/equinox/internal/p2/engine/phases/PK   ˜E“H+3Á”Å  Û	  X             Ý org/eclipse/equinox/internal/p2/engine/phases/Uninstall$BeforeUninstallEventAction.classPK   ˜E“H”(,QK  P	  i             („ org/eclipse/equinox/internal/p2/engine/phases/Property$RemoveInstallableUnitProfilePropertiesAction.classPK   ˜E“HÛËø1Œ  ˆ	  \             
ˆ org/eclipse/equinox/internal/p2/engine/phases/Unconfigure$BeforeUnConfigureEventAction.classPK   ˜E“HFŠõà  K  ?              Œ org/eclipse/equinox/internal/p2/engine/phases/Unconfigure.classPK   ˜E“Hä“L°¥  Ò	  i             m“ org/eclipse/equinox/internal/p2/engine/phases/Property$UpdateInstallableUnitProfilePropertiesAction.classPK   ˜E“HNŽ M  .  R             ©— org/eclipse/equinox/internal/p2/engine/phases/Property$ProfilePropertyAction.classPK   ˜E“H¼êHŽ  …	  [             vœ org/eclipse/equinox/internal/p2/engine/phases/Unconfigure$AfterUnConfigureEventAction.classPK   ˜E“HNÜP Ê  ï  >               org/eclipse/equinox/internal/p2/engine/phases/CheckTrust.classPK   ˜E“HhíhÄ  Û	  W             Ã§ org/eclipse/equinox/internal/p2/engine/phases/Uninstall$AfterUninstallEventAction.classPK   ˜E“Hk0X“  c!  ;             ¬ org/eclipse/equinox/internal/p2/engine/phases/Collect.classPK   ˜E“HU‚P  &  F             ¹ org/eclipse/equinox/internal/p2/engine/phases/CertificateChecker.classPK   ˜E“Hýž2û  ~  =             Ê org/eclipse/equinox/internal/p2/engine/phases/Uninstall.classPK   ˜E“HF@´†  w	  W             Ñ org/eclipse/equinox/internal/p2/engine/phases/Configure$AfterConfigureEventAction.classPK   ˜E“H—¨M£÷  €  <             ŠÕ org/eclipse/equinox/internal/p2/engine/phases/Property.classPK   ˜E“HÙGsÒ(  ÿ  ;             ëØ org/eclipse/equinox/internal/p2/engine/phases/Install.classPK   ˜E“HPŸíÄ  Ð	  T             |à org/eclipse/equinox/internal/p2/engine/phases/Install$BeforeInstallEventAction.classPK   ˜E“HÒh¿’  Ï  =             Âä org/eclipse/equinox/internal/p2/engine/phases/Configure.classPK   ˜E“HxZhs6  „"  :             4ì org/eclipse/equinox/internal/p2/engine/phases/Sizing.classPK   ˜E“HõáÛ0½  Ê	  S             Òø org/eclipse/equinox/internal/p2/engine/phases/Install$AfterInstallEventAction.classPK   ˜E“HŠg›Š  z	  X             ý org/eclipse/equinox/internal/p2/engine/phases/Configure$BeforeConfigureEventAction.classPK   ˜E“H3¦³µ  À5  4               org/eclipse/equinox/internal/p2/engine/Profile.classPK   ˜E“Hû”è³˜	  ‹  >             7 org/eclipse/equinox/internal/p2/engine/InstructionParser.classPK   ˜E“H0ZÒ°{  °  I             ; org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$Parser.classPK   ˜E“Hp+!Fù  8  8             -* org/eclipse/equinox/internal/p2/engine/SlashEncode.classPK   ˜E“HFÐøû  Z  N             Œ. org/eclipse/equinox/internal/p2/engine/ProfileParser$IUPropertiesHandler.classPK   ˜E“H”½½Ã~  |>  2             4 org/eclipse/equinox/internal/p2/engine/Phase.classPK   ˜E“H;êe  ¦  I             áK org/eclipse/equinox/internal/p2/engine/Profile$ProfilePropertyIndex.classPK   ˜E“HDÿ÷@  ã  5             ½N org/eclipse/equinox/internal/p2/engine/Messages.classPK   ˜E“H¹cÚµþ  <  C             `U org/eclipse/equinox/internal/p2/engine/RollbackOperationEvent.classPK   ˜E“Húäp%÷  I  =             ÏW org/eclipse/equinox/internal/p2/engine/TransactionEvent.classPK   ˜E“HUï°“  ¦	  [             1Z org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry$Parser$ProfileDocHandler.classPK   ˜E“Hl)ªÓ_  H  K             M^ org/eclipse/equinox/internal/p2/engine/InstallableUnitPropertyOperand.classPK   ˜E“Hù$šR¢  p  J             %a org/eclipse/equinox/internal/p2/engine/InstructionParser$ActionEntry.classPK   ˜E“HM~#ÇÃ  ×  >             ?c org/eclipse/equinox/internal/p2/engine/DownloadManager$1.classPK   ˜E“H²b¤:  `  B             nf org/eclipse/equinox/internal/p2/engine/SimpleProfileRegistry.classPK   ˜E“Hº$J  }  @             ‚¡ org/eclipse/equinox/internal/p2/engine/ProfileXMLConstants.classPK   ˜E“HÐù½5?  ;  :             :¤ org/eclipse/equinox/internal/p2/engine/EngineSession.classPK   ˜E“H—ò0Í    9             áº org/eclipse/equinox/internal/p2/engine/ProfileEvent.classPK   ˜E“HQ…Šö  "  5             ¾ org/eclipse/equinox/internal/p2/engine/PhaseSet.classPK   ˜E“H´²/Vr  \  >             nÌ org/eclipse/equinox/internal/p2/engine/TouchpointManager.classPK   ˜E“Hý;‡Ÿ
  f  <             LÕ org/eclipse/equinox/internal/p2/engine/EngineActivator.classPK   ˜E“H8‚†e‹  Õ  M             ½ß org/eclipse/equinox/internal/p2/engine/ProfileMetadataRepositoryFactory.classPK   ˜E“H¯Ž¸øÄ  °  <             Ãâ org/eclipse/equinox/internal/p2/engine/EngineComponent.classPK   ˜E“HÎÂÅD¶  ‡  9             ñä org/eclipse/equinox/internal/p2/engine/CollectEvent.classPK   ˜E“H_)+  ¾  C             è org/eclipse/equinox/internal/p2/engine/InstallableUnitOperand.classPK   ˜E“Hs~¬M.  &  E             ªê org/eclipse/equinox/internal/p2/engine/ISurrogateProfileHandler.classPK   ˜E“H™àŽŠ  j  A             Kì org/eclipse/equinox/internal/p2/engine/AssignVariableAction.classPK   ˜E“H ñîË’  —  @             Dî org/eclipse/equinox/internal/p2/engine/BeginOperationEvent.classPK   â¡mHª¢)  g               Dð plugin.propertiesPK   â¡mHÅÕúü¸  ˜  
             ¬ñ about.htmlPK   ›E“H           	             œô OSGI-INF/PK   â¡mH¢¦  à               Õô OSGI-INF/profileRegistry.xmlPK   â¡mHJ¥íçù   Å               "ö OSGI-INF/engine.xmlPK   â¡mH}6ÎBg   -               \÷ .optionsPK      ;3  ù÷                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         /* Threads compatibility routines for libgcc2 and libobjc.  */
/* Compile this one with gcc.  */
/* Copyright (C) 1997-2019 Free Software Foundation, Inc.

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify it under
the terms of the GNU General Public License as published by the Free
Software Foundation; either version 3, or (at your option) any later
version.

GCC is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or
FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
for more details.

Under Section 7 of GPL version 3, you are granted additional
permissions described in the GCC Runtime Library Exception, version
3.1, as published by the Free Software Foundation.

You should have received a copy of the GNU General Public License and
a copy of the GCC Runtime Library Exception along with this program;
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
<http://www.gnu.org/licenses/>.  */

#ifndef _GLIBCXX_GCC_GTHR_SINGLE_H
#define _GLIBCXX_GCC_GTHR_SINGLE_H

/* Just provide compatibility for mutex handling.  */

typedef int __gthread_key_t;
typedef int __gthread_once_t;
typedef int __gthread_mutex_t;
typedef int __gthread_recursive_mutex_t;

#define __GTHREAD_ONCE_INIT 0
#define __GTHREAD_MUTEX_INIT 0
#define __GTHREAD_MUTEX_INIT_FUNCTION(mx) do {} while (0)
#define __GTHREAD_RECURSIVE_MUTEX_INIT 0

#define _GLIBCXX_UNUSED __attribute__((__unused__))

#ifdef _LIBOBJC

/* Thread local storage for a single thread */
static void *thread_local_storage = NULL;

/* Backend initialization functions */

/* Initialize the threads subsystem.  */
static inline int
__gthread_objc_init_thread_system (void)
{
  /* No thread support available */
  return -1;
}

/* Close the threads subsystem.  */
static inline int
__gthread_objc_close_thread_system (void)
{
  /* No thread support available */
  return -1;
}

/* Backend thread functions */

/* Create a new thread of execution.  */
static inline objc_thread_t
__gthread_objc_thread_detach (void (* func)(void *), void * arg _GLIBCXX_UNUSED)
{
  /* No thread support availa