
ubuntu-preinstalled/pinentry-curses:     file format elf32-littlearm


Disassembly of section .init:

000017e8 <.init>:
    17e8:	push	{r3, lr}
    17ec:	bl	1df0 <__assert_fail@plt+0x80>
    17f0:	pop	{r3, pc}

Disassembly of section .plt:

000017f4 <start_color@plt-0x14>:
    17f4:	push	{lr}		; (str lr, [sp, #-4]!)
    17f8:	ldr	lr, [pc, #4]	; 1804 <start_color@plt-0x4>
    17fc:	add	lr, pc, lr
    1800:	ldr	pc, [lr, #8]!
    1804:	andeq	r7, r1, r0, ror #11

00001808 <start_color@plt>:
    1808:	add	ip, pc, #0, 12
    180c:	add	ip, ip, #94208	; 0x17000
    1810:	ldr	pc, [ip, #1504]!	; 0x5e0

00001814 <use_default_colors@plt>:
    1814:	add	ip, pc, #0, 12
    1818:	add	ip, ip, #94208	; 0x17000
    181c:	ldr	pc, [ip, #1496]!	; 0x5d8

00001820 <calloc@plt>:
    1820:	add	ip, pc, #0, 12
    1824:	add	ip, ip, #94208	; 0x17000
    1828:	ldr	pc, [ip, #1488]!	; 0x5d0

0000182c <noecho@plt>:
    182c:	add	ip, pc, #0, 12
    1830:	add	ip, ip, #94208	; 0x17000
    1834:	ldr	pc, [ip, #1480]!	; 0x5c8

00001838 <strstr@plt>:
    1838:	add	ip, pc, #0, 12
    183c:	add	ip, ip, #94208	; 0x17000
    1840:	ldr	pc, [ip, #1472]!	; 0x5c0

00001844 <wmove@plt>:
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #94208	; 0x17000
    184c:	ldr	pc, [ip, #1464]!	; 0x5b8

00001850 <iconv_close@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #94208	; 0x17000
    1858:	ldr	pc, [ip, #1456]!	; 0x5b0

0000185c <iconv@plt>:
    185c:	add	ip, pc, #0, 12
    1860:	add	ip, ip, #94208	; 0x17000
    1864:	ldr	pc, [ip, #1448]!	; 0x5a8

00001868 <mbsrtowcs@plt>:
    1868:	add	ip, pc, #0, 12
    186c:	add	ip, ip, #94208	; 0x17000
    1870:	ldr	pc, [ip, #1440]!	; 0x5a0

00001874 <strcmp@plt>:
    1874:	add	ip, pc, #0, 12
    1878:	add	ip, ip, #94208	; 0x17000
    187c:	ldr	pc, [ip, #1432]!	; 0x598

00001880 <__cxa_finalize@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #94208	; 0x17000
    1888:	ldr	pc, [ip, #1424]!	; 0x590

0000188c <strtol@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #94208	; 0x17000
    1894:	ldr	pc, [ip, #1416]!	; 0x588

00001898 <strcspn@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #94208	; 0x17000
    18a0:	ldr	pc, [ip, #1408]!	; 0x580

000018a4 <wattr_on@plt>:
    18a4:	add	ip, pc, #0, 12
    18a8:	add	ip, ip, #94208	; 0x17000
    18ac:	ldr	pc, [ip, #1400]!	; 0x578

000018b0 <fopen@plt>:
    18b0:	add	ip, pc, #0, 12
    18b4:	add	ip, ip, #94208	; 0x17000
    18b8:	ldr	pc, [ip, #1392]!	; 0x570

000018bc <curs_set@plt>:
    18bc:	add	ip, pc, #0, 12
    18c0:	add	ip, ip, #94208	; 0x17000
    18c4:	ldr	pc, [ip, #1384]!	; 0x568

000018c8 <fflush@plt>:
    18c8:			; <UNDEFINED> instruction: 0xe7fd4778
    18cc:	add	ip, pc, #0, 12
    18d0:	add	ip, ip, #94208	; 0x17000
    18d4:	ldr	pc, [ip, #1372]!	; 0x55c

000018d8 <wcwidth@plt>:
    18d8:	add	ip, pc, #0, 12
    18dc:	add	ip, ip, #94208	; 0x17000
    18e0:	ldr	pc, [ip, #1364]!	; 0x554

000018e4 <getuid@plt>:
    18e4:	add	ip, pc, #0, 12
    18e8:	add	ip, ip, #94208	; 0x17000
    18ec:	ldr	pc, [ip, #1356]!	; 0x54c

000018f0 <has_colors@plt>:
    18f0:	add	ip, pc, #0, 12
    18f4:	add	ip, ip, #94208	; 0x17000
    18f8:	ldr	pc, [ip, #1348]!	; 0x544

000018fc <free@plt>:
    18fc:	add	ip, pc, #0, 12
    1900:	add	ip, ip, #94208	; 0x17000
    1904:	ldr	pc, [ip, #1340]!	; 0x53c

00001908 <waddnstr@plt>:
    1908:	add	ip, pc, #0, 12
    190c:	add	ip, ip, #94208	; 0x17000
    1910:	ldr	pc, [ip, #1332]!	; 0x534

00001914 <ferror@plt>:
    1914:	add	ip, pc, #0, 12
    1918:	add	ip, ip, #94208	; 0x17000
    191c:	ldr	pc, [ip, #1324]!	; 0x52c

00001920 <memcpy@plt>:
    1920:	add	ip, pc, #0, 12
    1924:	add	ip, ip, #94208	; 0x17000
    1928:	ldr	pc, [ip, #1316]!	; 0x524

0000192c <newterm@plt>:
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #94208	; 0x17000
    1934:	ldr	pc, [ip, #1308]!	; 0x51c

00001938 <time@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #94208	; 0x17000
    1940:	ldr	pc, [ip, #1300]!	; 0x514

00001944 <assuan_write_status@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #94208	; 0x17000
    194c:	ldr	pc, [ip, #1292]!	; 0x50c

00001950 <sleep@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #94208	; 0x17000
    1958:	ldr	pc, [ip, #1284]!	; 0x504

0000195c <assuan_process@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #94208	; 0x17000
    1964:	ldr	pc, [ip, #1276]!	; 0x4fc

00001968 <uname@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #94208	; 0x17000
    1970:	ldr	pc, [ip, #1268]!	; 0x4f4

00001974 <assuan_register_reset_notify@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #94208	; 0x17000
    197c:	ldr	pc, [ip, #1260]!	; 0x4ec

00001980 <strdup@plt>:
    1980:			; <UNDEFINED> instruction: 0xe7fd4778
    1984:	add	ip, pc, #0, 12
    1988:	add	ip, ip, #94208	; 0x17000
    198c:	ldr	pc, [ip, #1248]!	; 0x4e0

00001990 <__stack_chk_fail@plt>:
    1990:	add	ip, pc, #0, 12
    1994:	add	ip, ip, #94208	; 0x17000
    1998:	ldr	pc, [ip, #1240]!	; 0x4d8

0000199c <alarm@plt>:
    199c:	add	ip, pc, #0, 12
    19a0:	add	ip, ip, #94208	; 0x17000
    19a4:	ldr	pc, [ip, #1232]!	; 0x4d0

000019a8 <assuan_write_line@plt>:
    19a8:	add	ip, pc, #0, 12
    19ac:	add	ip, ip, #94208	; 0x17000
    19b0:	ldr	pc, [ip, #1224]!	; 0x4c8

000019b4 <realloc@plt>:
    19b4:	add	ip, pc, #0, 12
    19b8:	add	ip, ip, #94208	; 0x17000
    19bc:	ldr	pc, [ip, #1216]!	; 0x4c0

000019c0 <waddnwstr@plt>:
    19c0:	add	ip, pc, #0, 12
    19c4:	add	ip, ip, #94208	; 0x17000
    19c8:	ldr	pc, [ip, #1208]!	; 0x4b8

000019cc <geteuid@plt>:
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #94208	; 0x17000
    19d4:	ldr	pc, [ip, #1200]!	; 0x4b0

000019d8 <perror@plt>:
    19d8:	add	ip, pc, #0, 12
    19dc:	add	ip, ip, #94208	; 0x17000
    19e0:	ldr	pc, [ip, #1192]!	; 0x4a8

000019e4 <__xstat@plt>:
    19e4:	add	ip, pc, #0, 12
    19e8:	add	ip, ip, #94208	; 0x17000
    19ec:	ldr	pc, [ip, #1184]!	; 0x4a0

000019f0 <wgetch@plt>:
    19f0:	add	ip, pc, #0, 12
    19f4:	add	ip, ip, #94208	; 0x17000
    19f8:	ldr	pc, [ip, #1176]!	; 0x498

000019fc <sigaction@plt>:
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #94208	; 0x17000
    1a04:	ldr	pc, [ip, #1168]!	; 0x490

00001a08 <__memcpy_chk@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #94208	; 0x17000
    1a10:	ldr	pc, [ip, #1160]!	; 0x488

00001a14 <fwrite@plt>:
    1a14:	add	ip, pc, #0, 12
    1a18:	add	ip, ip, #94208	; 0x17000
    1a1c:	ldr	pc, [ip, #1152]!	; 0x480

00001a20 <strcpy@plt>:
    1a20:	add	ip, pc, #0, 12
    1a24:	add	ip, ip, #94208	; 0x17000
    1a28:	ldr	pc, [ip, #1144]!	; 0x478

00001a2c <keypad@plt>:
    1a2c:	add	ip, pc, #0, 12
    1a30:	add	ip, ip, #94208	; 0x17000
    1a34:	ldr	pc, [ip, #1136]!	; 0x470

00001a38 <fread@plt>:
    1a38:	add	ip, pc, #0, 12
    1a3c:	add	ip, ip, #94208	; 0x17000
    1a40:	ldr	pc, [ip, #1128]!	; 0x468

00001a44 <wrefresh@plt>:
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #94208	; 0x17000
    1a4c:	ldr	pc, [ip, #1120]!	; 0x460

00001a50 <wbkgd@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #94208	; 0x17000
    1a58:	ldr	pc, [ip, #1112]!	; 0x458

00001a5c <getenv@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #94208	; 0x17000
    1a64:	ldr	pc, [ip, #1104]!	; 0x450

00001a68 <beep@plt>:
    1a68:	add	ip, pc, #0, 12
    1a6c:	add	ip, ip, #94208	; 0x17000
    1a70:	ldr	pc, [ip, #1096]!	; 0x448

00001a74 <malloc@plt>:
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #94208	; 0x17000
    1a7c:	ldr	pc, [ip, #1088]!	; 0x440

00001a80 <iconv_open@plt>:
    1a80:	add	ip, pc, #0, 12
    1a84:	add	ip, ip, #94208	; 0x17000
    1a88:	ldr	pc, [ip, #1080]!	; 0x438

00001a8c <__libc_start_main@plt>:
    1a8c:	add	ip, pc, #0, 12
    1a90:	add	ip, ip, #94208	; 0x17000
    1a94:	ldr	pc, [ip, #1072]!	; 0x430

00001a98 <strerror@plt>:
    1a98:	add	ip, pc, #0, 12
    1a9c:	add	ip, ip, #94208	; 0x17000
    1aa0:	ldr	pc, [ip, #1064]!	; 0x428

00001aa4 <__vfprintf_chk@plt>:
    1aa4:	add	ip, pc, #0, 12
    1aa8:	add	ip, ip, #94208	; 0x17000
    1aac:	ldr	pc, [ip, #1056]!	; 0x420

00001ab0 <assuan_fdopen@plt>:
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #94208	; 0x17000
    1ab8:	ldr	pc, [ip, #1048]!	; 0x418

00001abc <wvline@plt>:
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #94208	; 0x17000
    1ac4:	ldr	pc, [ip, #1040]!	; 0x410

00001ac8 <__gmon_start__@plt>:
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #94208	; 0x17000
    1ad0:	ldr	pc, [ip, #1032]!	; 0x408

00001ad4 <__ctype_b_loc@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #94208	; 0x17000
    1adc:	ldr	pc, [ip, #1024]!	; 0x400

00001ae0 <getpid@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #94208	; 0x17000
    1ae8:	ldr	pc, [ip, #1016]!	; 0x3f8

00001aec <exit@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #94208	; 0x17000
    1af4:	ldr	pc, [ip, #1008]!	; 0x3f0

00001af8 <assuan_register_command@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #94208	; 0x17000
    1b00:	ldr	pc, [ip, #1000]!	; 0x3e8

00001b04 <wtimeout@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #94208	; 0x17000
    1b0c:	ldr	pc, [ip, #992]!	; 0x3e0

00001b10 <flash@plt>:
    1b10:	add	ip, pc, #0, 12
    1b14:	add	ip, ip, #94208	; 0x17000
    1b18:	ldr	pc, [ip, #984]!	; 0x3d8

00001b1c <assuan_new@plt>:
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #94208	; 0x17000
    1b24:	ldr	pc, [ip, #976]!	; 0x3d0

00001b28 <strtoul@plt>:
    1b28:	add	ip, pc, #0, 12
    1b2c:	add	ip, ip, #94208	; 0x17000
    1b30:	ldr	pc, [ip, #968]!	; 0x3c8

00001b34 <strlen@plt>:
    1b34:	add	ip, pc, #0, 12
    1b38:	add	ip, ip, #94208	; 0x17000
    1b3c:	ldr	pc, [ip, #960]!	; 0x3c0

00001b40 <mmap@plt>:
    1b40:	add	ip, pc, #0, 12
    1b44:	add	ip, ip, #94208	; 0x17000
    1b48:	ldr	pc, [ip, #952]!	; 0x3b8

00001b4c <strchr@plt>:
    1b4c:	add	ip, pc, #0, 12
    1b50:	add	ip, ip, #94208	; 0x17000
    1b54:	ldr	pc, [ip, #944]!	; 0x3b0

00001b58 <gpg_err_code_from_syserror@plt>:
    1b58:	add	ip, pc, #0, 12
    1b5c:	add	ip, ip, #94208	; 0x17000
    1b60:	ldr	pc, [ip, #936]!	; 0x3a8

00001b64 <assuan_init_pipe_server@plt>:
    1b64:	add	ip, pc, #0, 12
    1b68:	add	ip, ip, #94208	; 0x17000
    1b6c:	ldr	pc, [ip, #928]!	; 0x3a0

00001b70 <cbreak@plt>:
    1b70:	add	ip, pc, #0, 12
    1b74:	add	ip, ip, #94208	; 0x17000
    1b78:	ldr	pc, [ip, #920]!	; 0x398

00001b7c <assuan_send_data@plt>:
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #94208	; 0x17000
    1b84:	ldr	pc, [ip, #912]!	; 0x390

00001b88 <__errno_location@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #94208	; 0x17000
    1b90:	ldr	pc, [ip, #904]!	; 0x388

00001b94 <strncasecmp@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #94208	; 0x17000
    1b9c:	ldr	pc, [ip, #896]!	; 0x380

00001ba0 <__cxa_atexit@plt>:
    1ba0:			; <UNDEFINED> instruction: 0xe7fd4778
    1ba4:	add	ip, pc, #0, 12
    1ba8:	add	ip, ip, #94208	; 0x17000
    1bac:	ldr	pc, [ip, #884]!	; 0x374

00001bb0 <assuan_register_option_handler@plt>:
    1bb0:	add	ip, pc, #0, 12
    1bb4:	add	ip, ip, #94208	; 0x17000
    1bb8:	ldr	pc, [ip, #876]!	; 0x36c

00001bbc <memset@plt>:
    1bbc:	add	ip, pc, #0, 12
    1bc0:	add	ip, ip, #94208	; 0x17000
    1bc4:	ldr	pc, [ip, #868]!	; 0x364

00001bc8 <init_pair@plt>:
    1bc8:	add	ip, pc, #0, 12
    1bcc:	add	ip, ip, #94208	; 0x17000
    1bd0:	ldr	pc, [ip, #860]!	; 0x35c

00001bd4 <write@plt>:
    1bd4:	add	ip, pc, #0, 12
    1bd8:	add	ip, ip, #94208	; 0x17000
    1bdc:	ldr	pc, [ip, #852]!	; 0x354

00001be0 <assuan_accept@plt>:
    1be0:	add	ip, pc, #0, 12
    1be4:	add	ip, ip, #94208	; 0x17000
    1be8:	ldr	pc, [ip, #844]!	; 0x34c

00001bec <fileno@plt>:
    1bec:	add	ip, pc, #0, 12
    1bf0:	add	ip, ip, #94208	; 0x17000
    1bf4:	ldr	pc, [ip, #836]!	; 0x344

00001bf8 <mlock@plt>:
    1bf8:	add	ip, pc, #0, 12
    1bfc:	add	ip, ip, #94208	; 0x17000
    1c00:	ldr	pc, [ip, #828]!	; 0x33c

00001c04 <delscreen@plt>:
    1c04:	add	ip, pc, #0, 12
    1c08:	add	ip, ip, #94208	; 0x17000
    1c0c:	ldr	pc, [ip, #820]!	; 0x334

00001c10 <__fprintf_chk@plt>:
    1c10:	add	ip, pc, #0, 12
    1c14:	add	ip, ip, #94208	; 0x17000
    1c18:	ldr	pc, [ip, #812]!	; 0x32c

00001c1c <initscr@plt>:
    1c1c:	add	ip, pc, #0, 12
    1c20:	add	ip, ip, #94208	; 0x17000
    1c24:	ldr	pc, [ip, #804]!	; 0x324

00001c28 <fclose@plt>:
    1c28:	add	ip, pc, #0, 12
    1c2c:	add	ip, ip, #94208	; 0x17000
    1c30:	ldr	pc, [ip, #796]!	; 0x31c

00001c34 <munmap@plt>:
    1c34:	add	ip, pc, #0, 12
    1c38:	add	ip, ip, #94208	; 0x17000
    1c3c:	ldr	pc, [ip, #788]!	; 0x314

00001c40 <assuan_read_line@plt>:
    1c40:	add	ip, pc, #0, 12
    1c44:	add	ip, ip, #94208	; 0x17000
    1c48:	ldr	pc, [ip, #780]!	; 0x30c

00001c4c <setlocale@plt>:
    1c4c:	add	ip, pc, #0, 12
    1c50:	add	ip, ip, #94208	; 0x17000
    1c54:	ldr	pc, [ip, #772]!	; 0x304

00001c58 <assuan_release@plt>:
    1c58:	add	ip, pc, #0, 12
    1c5c:	add	ip, ip, #94208	; 0x17000
    1c60:	ldr	pc, [ip, #764]!	; 0x2fc

00001c64 <wcslen@plt>:
    1c64:	add	ip, pc, #0, 12
    1c68:	add	ip, ip, #94208	; 0x17000
    1c6c:	ldr	pc, [ip, #756]!	; 0x2f4

00001c70 <utime@plt>:
    1c70:	add	ip, pc, #0, 12
    1c74:	add	ip, ip, #94208	; 0x17000
    1c78:	ldr	pc, [ip, #748]!	; 0x2ec

00001c7c <nl_langinfo@plt>:
    1c7c:	add	ip, pc, #0, 12
    1c80:	add	ip, ip, #94208	; 0x17000
    1c84:	ldr	pc, [ip, #740]!	; 0x2e4

00001c88 <wattr_off@plt>:
    1c88:	add	ip, pc, #0, 12
    1c8c:	add	ip, ip, #94208	; 0x17000
    1c90:	ldr	pc, [ip, #732]!	; 0x2dc

00001c94 <setuid@plt>:
    1c94:	add	ip, pc, #0, 12
    1c98:	add	ip, ip, #94208	; 0x17000
    1c9c:	ldr	pc, [ip, #724]!	; 0x2d4

00001ca0 <whline@plt>:
    1ca0:	add	ip, pc, #0, 12
    1ca4:	add	ip, ip, #94208	; 0x17000
    1ca8:	ldr	pc, [ip, #716]!	; 0x2cc

00001cac <gpg_strerror@plt>:
    1cac:	add	ip, pc, #0, 12
    1cb0:	add	ip, ip, #94208	; 0x17000
    1cb4:	ldr	pc, [ip, #708]!	; 0x2c4

00001cb8 <assuan_set_malloc_hooks@plt>:
    1cb8:			; <UNDEFINED> instruction: 0xe7fd4778
    1cbc:	add	ip, pc, #0, 12
    1cc0:	add	ip, ip, #94208	; 0x17000
    1cc4:	ldr	pc, [ip, #696]!	; 0x2b8

00001cc8 <nonl@plt>:
    1cc8:	add	ip, pc, #0, 12
    1ccc:	add	ip, ip, #94208	; 0x17000
    1cd0:	ldr	pc, [ip, #688]!	; 0x2b0

00001cd4 <strpbrk@plt>:
    1cd4:	add	ip, pc, #0, 12
    1cd8:	add	ip, ip, #94208	; 0x17000
    1cdc:	ldr	pc, [ip, #680]!	; 0x2a8

00001ce0 <waddch@plt>:
    1ce0:	add	ip, pc, #0, 12
    1ce4:	add	ip, ip, #94208	; 0x17000
    1ce8:	ldr	pc, [ip, #672]!	; 0x2a0

00001cec <gpgrt_check_version@plt>:
    1cec:	add	ip, pc, #0, 12
    1cf0:	add	ip, ip, #94208	; 0x17000
    1cf4:	ldr	pc, [ip, #664]!	; 0x298

00001cf8 <isatty@plt>:
    1cf8:	add	ip, pc, #0, 12
    1cfc:	add	ip, ip, #94208	; 0x17000
    1d00:	ldr	pc, [ip, #656]!	; 0x290

00001d04 <wclear@plt>:
    1d04:	add	ip, pc, #0, 12
    1d08:	add	ip, ip, #94208	; 0x17000
    1d0c:	ldr	pc, [ip, #648]!	; 0x288

00001d10 <set_term@plt>:
    1d10:	add	ip, pc, #0, 12
    1d14:	add	ip, ip, #94208	; 0x17000
    1d18:	ldr	pc, [ip, #640]!	; 0x280

00001d1c <fputs@plt>:
    1d1c:	add	ip, pc, #0, 12
    1d20:	add	ip, ip, #94208	; 0x17000
    1d24:	ldr	pc, [ip, #632]!	; 0x278

00001d28 <strncmp@plt>:
    1d28:	add	ip, pc, #0, 12
    1d2c:	add	ip, ip, #94208	; 0x17000
    1d30:	ldr	pc, [ip, #624]!	; 0x270

00001d34 <endwin@plt>:
    1d34:	add	ip, pc, #0, 12
    1d38:	add	ip, ip, #94208	; 0x17000
    1d3c:	ldr	pc, [ip, #616]!	; 0x268

00001d40 <abort@plt>:
    1d40:	add	ip, pc, #0, 12
    1d44:	add	ip, ip, #94208	; 0x17000
    1d48:	ldr	pc, [ip, #608]!	; 0x260

00001d4c <getc@plt>:
    1d4c:	add	ip, pc, #0, 12
    1d50:	add	ip, ip, #94208	; 0x17000
    1d54:	ldr	pc, [ip, #600]!	; 0x258

00001d58 <__snprintf_chk@plt>:
    1d58:	add	ip, pc, #0, 12
    1d5c:	add	ip, ip, #94208	; 0x17000
    1d60:	ldr	pc, [ip, #592]!	; 0x250

00001d64 <wattrset@plt>:
    1d64:	add	ip, pc, #0, 12
    1d68:	add	ip, ip, #94208	; 0x17000
    1d6c:	ldr	pc, [ip, #584]!	; 0x248

00001d70 <__assert_fail@plt>:
    1d70:	add	ip, pc, #0, 12
    1d74:	add	ip, ip, #94208	; 0x17000
    1d78:	ldr	pc, [ip, #576]!	; 0x240

Disassembly of section .text:

00001d7c <.text>:
    1d7c:			; <UNDEFINED> instruction: 0x4604b510
    1d80:	addlt	r4, r2, r8, lsl #16
    1d84:	tstls	r1, r8, ror r4
    1d88:	cdp2	0, 7, cr15, cr0, cr1, {0}
    1d8c:	strtmi	r9, [r0], -r1, lsl #18
    1d90:			; <UNDEFINED> instruction: 0xff8cf001
    1d94:			; <UNDEFINED> instruction: 0xf9eaf002
    1d98:	svclt	0x00183800
    1d9c:	andlt	r2, r2, r1
    1da0:	svclt	0x0000bd10
    1da4:	muleq	r0, r4, r8
    1da8:	bleq	3deec <__assert_fail@plt+0x3c17c>
    1dac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1db0:	strbtmi	fp, [sl], -r2, lsl #24
    1db4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1db8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1dbc:	ldrmi	sl, [sl], #776	; 0x308
    1dc0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1dc4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1dc8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1dcc:			; <UNDEFINED> instruction: 0xf85a4b06
    1dd0:	stmdami	r6, {r0, r1, ip, sp}
    1dd4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1dd8:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
    1ddc:	svc	0x00b0f7ff
    1de0:	andeq	r7, r1, r4
    1de4:	ldrdeq	r0, [r0], -r8
    1de8:	andeq	r0, r0, ip, lsl #4
    1dec:	andeq	r0, r0, r4, lsl r2
    1df0:	ldr	r3, [pc, #20]	; 1e0c <__assert_fail@plt+0x9c>
    1df4:	ldr	r2, [pc, #20]	; 1e10 <__assert_fail@plt+0xa0>
    1df8:	add	r3, pc, r3
    1dfc:	ldr	r2, [r3, r2]
    1e00:	cmp	r2, #0
    1e04:	bxeq	lr
    1e08:	b	1ac8 <__gmon_start__@plt>
    1e0c:	andeq	r6, r1, r4, ror #31
    1e10:	andeq	r0, r0, r0, lsl #4
    1e14:	blmi	1d3e34 <__assert_fail@plt+0x1d20c4>
    1e18:	bmi	1d3000 <__assert_fail@plt+0x1d1290>
    1e1c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1e20:	andle	r4, r3, sl, ror r4
    1e24:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e28:	ldrmi	fp, [r8, -r3, lsl #2]
    1e2c:	svclt	0x00004770
    1e30:	ldrdeq	r7, [r1], -r0
    1e34:	andeq	r7, r1, ip, asr #5
    1e38:	andeq	r6, r1, r0, asr #31
    1e3c:	andeq	r0, r0, r4, ror #3
    1e40:	stmdbmi	r9, {r3, fp, lr}
    1e44:	bmi	25302c <__assert_fail@plt+0x2512bc>
    1e48:	bne	253034 <__assert_fail@plt+0x2512c4>
    1e4c:	svceq	0x00cb447a
    1e50:			; <UNDEFINED> instruction: 0x01a1eb03
    1e54:	andle	r1, r3, r9, asr #32
    1e58:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e5c:	ldrmi	fp, [r8, -r3, lsl #2]
    1e60:	svclt	0x00004770
    1e64:	andeq	r7, r1, r4, lsr #5
    1e68:	andeq	r7, r1, r0, lsr #5
    1e6c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    1e70:	andeq	r0, r0, r8, lsl r2
    1e74:	blmi	2af29c <__assert_fail@plt+0x2ad52c>
    1e78:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1e7c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1e80:	blmi	270434 <__assert_fail@plt+0x26e6c4>
    1e84:	ldrdlt	r5, [r3, -r3]!
    1e88:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1e8c:			; <UNDEFINED> instruction: 0xf7ff6818
    1e90:			; <UNDEFINED> instruction: 0xf7ffecf8
    1e94:	blmi	1c1d98 <__assert_fail@plt+0x1c0028>
    1e98:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1e9c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1ea0:	andeq	r7, r1, lr, ror #4
    1ea4:	andeq	r6, r1, r4, ror #30
    1ea8:	andeq	r0, r0, r0, ror #3
    1eac:	andeq	r7, r1, r6, ror r1
    1eb0:	andeq	r7, r1, lr, asr #4
    1eb4:	svclt	0x0000e7c4
    1eb8:	blcs	1feec <__assert_fail@plt+0x1e17c>
    1ebc:	mcrrne	0, 3, sp, r2, cr4
    1ec0:	tstcc	r1, r6
    1ec4:	stccc	8, cr15, [r1], {2}
    1ec8:	andcc	r4, r1, #16, 12	; 0x1000000
    1ecc:	cmplt	fp, #720896	; 0xb0000
    1ed0:	mvnsle	r2, r5, lsr #22
    1ed4:	stmdacs	r0, {r3, r6, fp, ip, sp, lr}
    1ed8:	ldrlt	sp, [r0], #-243	; 0xffffff0d
    1edc:			; <UNDEFINED> instruction: 0xb1b4788c
    1ee0:	svclt	0x009c2839
    1ee4:			; <UNDEFINED> instruction: 0xf0000100
    1ee8:	stmdble	r5, {r4, r5, r6, r7}
    1eec:	svclt	0x00942846
    1ef0:	ldmdacc	r7, {r0, r1, r2, r4, r5, fp, ip, sp}^
    1ef4:	sbclt	r0, r0, #0, 2
    1ef8:	svclt	0x009c2c39
    1efc:	rsclt	r3, r4, #48, 24	; 0x3000
    1f00:	strtmi	sp, [r0], #-2074	; 0xfffff7e6
    1f04:			; <UNDEFINED> instruction: 0xf8023103
    1f08:	ldrmi	r0, [r0], -r1, lsl #24
    1f0c:	tstcc	r1, r3
    1f10:			; <UNDEFINED> instruction: 0xf8024610
    1f14:	stmdavc	fp, {r0, sl, fp, ip, sp}
    1f18:	cmplt	r3, r1, lsl #4
    1f1c:	mvnsle	r2, r5, lsr #22
    1f20:	stmdacs	r0, {r3, r6, fp, ip, sp, lr}
    1f24:			; <UNDEFINED> instruction: 0xe7d9d0f3
    1f28:	andvc	r2, r3, r0, lsl #6
    1f2c:	movwcs	r4, #1904	; 0x770
    1f30:			; <UNDEFINED> instruction: 0xf85d7003
    1f34:	ldrbmi	r4, [r0, -r4, lsl #22]!
    1f38:	svclt	0x00942c46
    1f3c:	mrrccc	12, 3, r3, r7, cr7
    1f40:	ldrb	fp, [lr, r4, ror #5]
    1f44:	blmi	15d48a4 <__assert_fail@plt+0x15d2b34>
    1f48:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1f4c:	ldmdbmi	r6, {r2, r3, r9, sl, lr}^
    1f50:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    1f54:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
    1f58:	ldmdavs	fp, {r5, r9, sl, lr}
    1f5c:			; <UNDEFINED> instruction: 0xf04f931d
    1f60:			; <UNDEFINED> instruction: 0xf7ff0300
    1f64:	cdpmi	12, 5, cr14, cr1, cr8, {4}
    1f68:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    1f6c:	ldmdbmi	r0, {r1, r4, r6, ip, lr, pc}^
    1f70:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1f74:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1f78:	cmplt	r0, #5242880	; 0x500000
    1f7c:	strtmi	r4, [r0], -sp, asr #18
    1f80:			; <UNDEFINED> instruction: 0xf7ff4479
    1f84:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
    1f88:	blmi	12f64bc <__assert_fail@plt+0x12f474c>
    1f8c:	rsbsne	pc, r0, #73400320	; 0x4600000
    1f90:	rsbpl	pc, lr, #1610612748	; 0x6000000c
    1f94:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    1f98:	mlsle	r0, r1, r2, r4
    1f9c:	ldrbtmi	r4, [sl], #-2631	; 0xfffff5b9
    1fa0:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    1fa4:	stmdbcs	r0, {r0, r3, r4, r6, r8, r9, fp, sp, lr}
    1fa8:	stmdami	r6, {r3, r5, r6, ip, lr, pc}^
    1fac:	cfstrsge	mvf4, [r4], {120}	; 0x78
    1fb0:	cmncs	r4, #4416	; 0x1140
    1fb4:	smlabteq	r2, sp, r9, lr
    1fb8:	ldrmi	r4, [r9], -r0, lsr #12
    1fbc:	andls	r4, r1, #2097152000	; 0x7d000000
    1fc0:	andcs	r9, r1, #0, 10
    1fc4:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1fc8:	strtmi	r2, [r0], -r0, lsl #6
    1fcc:	rsbscc	pc, r3, sp, lsl #17
    1fd0:			; <UNDEFINED> instruction: 0xf7ffe00f
    1fd4:	stcge	13, cr14, [r4], {134}	; 0x86
    1fd8:	cmncs	r4, #60, 20	; 0x3c000
    1fdc:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    1fe0:	andcs	r9, r1, #0, 4
    1fe4:	strtmi	r9, [r0], -r1
    1fe8:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
    1fec:			; <UNDEFINED> instruction: 0xf88d4620
    1ff0:			; <UNDEFINED> instruction: 0xf7ff5073
    1ff4:	strtmi	lr, [r1], -r0, lsr #27
    1ff8:	ldrtmi	r4, [r8], -r2, lsl #12
    1ffc:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    2000:	blmi	a148d4 <__assert_fail@plt+0xa12b64>
    2004:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2008:	blls	75c078 <__assert_fail@plt+0x75a308>
    200c:	qdaddle	r4, sl, r4
    2010:	ldcllt	0, cr11, [r0, #124]!	; 0x7c
    2014:	ldrtmi	r4, [r8], -pc, lsr #18
    2018:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    201c:	stc	7, cr15, [lr, #1020]!	; 0x3fc
    2020:	pushmi	{r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2024:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2028:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    202c:	blmi	af0674 <__assert_fail@plt+0xaee904>
    2030:	bvs	ff658404 <__assert_fail@plt+0xff656694>
    2034:	blvs	62ee00 <__assert_fail@plt+0x62d090>
    2038:	bvs	fe72ed60 <__assert_fail@plt+0xfe72cff0>
    203c:	stmib	sp, {r2, r5, r8, r9, ip, sp, pc}^
    2040:	cfstrsge	mvf0, [r4], {2}
    2044:	cmncs	r4, #155648	; 0x26000
    2048:	strtmi	r9, [r0], -r1, lsl #2
    204c:			; <UNDEFINED> instruction: 0x4619447a
    2050:	ldr	r9, [r6, r0, lsl #4]!
    2054:	addvc	pc, ip, pc, asr #8
    2058:	andpl	pc, r0, r0, asr #5
    205c:	ldmdavs	r9, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    2060:	rsbmi	pc, lr, #1879048196	; 0x70000004
    2064:	rsbsne	pc, r2, #208666624	; 0xc700000
    2068:			; <UNDEFINED> instruction: 0xd1974291
    206c:	bcs	b608dc <__assert_fail@plt+0xb5eb6c>
    2070:	bvc	16b66c8 <__assert_fail@plt+0x16b4958>
    2074:			; <UNDEFINED> instruction: 0xf103b132
    2078:	ldr	r0, [r1, r9, lsl #4]
    207c:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    2080:	ldr	r4, [r4, r1, lsl #12]
    2084:	usada8	fp, sl, r6, r4
    2088:	ldrbtmi	r4, [ip], #-3095	; 0xfffff3e9
    208c:	ldmdami	r7, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2090:			; <UNDEFINED> instruction: 0xe7d24478
    2094:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    2098:			; <UNDEFINED> instruction: 0xf7ffe7cd
    209c:	svclt	0x0000ec7a
    20a0:	muleq	r1, r8, lr
    20a4:	andeq	r0, r0, r8, ror #3
    20a8:	strdeq	r5, [r0], -r6
    20ac:	andeq	r6, r1, r8, ror lr
    20b0:	andeq	r5, r0, sl, ror #13
    20b4:	andeq	r5, r0, r4, ror #13
    20b8:	andeq	r7, r1, r8, asr r1
    20bc:	andeq	r7, r1, lr, asr #2
    20c0:	andeq	r7, r1, sl, asr #2
    20c4:	muleq	r0, ip, r6
    20c8:			; <UNDEFINED> instruction: 0x000056bc
    20cc:	andeq	r5, r0, r2, lsl #13
    20d0:	ldrdeq	r6, [r1], -ip
    20d4:	andeq	r5, r0, sl, lsr r6
    20d8:	andeq	r5, r0, sl, asr r6
    20dc:	andeq	r0, r0, r4, lsl #4
    20e0:	andeq	r5, r0, ip, lsr r6
    20e4:	andeq	r6, r0, r6, asr r6
    20e8:			; <UNDEFINED> instruction: 0x000055b2
    20ec:	andeq	r5, r0, ip, lsr #11
    20f0:	andeq	r5, r0, r6, lsr #11
    20f4:	cfstr32mi	mvfx11, [r8], {16}
    20f8:	tstlt	r9, ip, ror r4
    20fc:	stmdblt	fp, {r0, r1, r3, fp, ip, sp, lr}
    2100:	ldclt	0, cr2, [r0, #-0]
    2104:	andcs	r4, sl, #8, 12	; 0x800000
    2108:			; <UNDEFINED> instruction: 0xf7ff2100
    210c:	blmi	fd014 <__assert_fail@plt+0xfb2a4>
    2110:	ldrbvs	r5, [r8], #-2275	; 0xfffff71d
    2114:	ldclt	0, cr2, [r0, #-0]
    2118:	andeq	r6, r1, r8, ror #25
    211c:	andeq	r0, r0, r4, lsl #4
    2120:	stmdacs	r9!, {r0, fp, ip, sp}
    2124:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2128:	ldrne	pc, [r8, #-0]
    212c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2130:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2134:	stccs	8, cr3, [r1, #-212]!	; 0xffffff2c
    2138:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    213c:	ldrne	r1, [r5, #-1329]	; 0xfffffacf
    2140:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2144:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2148:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    214c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2150:	stmdbcs	r5!, {r0, r2, r4, fp, ip}
    2154:	ldrmi	r2, [r8], -r0, lsl #6
    2158:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    215c:	ldcmi	0, cr11, [pc], {132}	; 0x84
    2160:	blvs	fe8d3358 <__assert_fail@plt+0xfe8d15e8>
    2164:	ldrmi	fp, [r8], -r3, ror #3
    2168:	ldcllt	0, cr11, [r0, #-16]!
    216c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    2170:			; <UNDEFINED> instruction: 0x47704618
    2174:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    2178:			; <UNDEFINED> instruction: 0x47704618
    217c:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    2180:			; <UNDEFINED> instruction: 0x47704618
    2184:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    2188:			; <UNDEFINED> instruction: 0x47704618
    218c:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    2190:			; <UNDEFINED> instruction: 0x47704618
    2194:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    2198:	blmi	5fc114 <__assert_fail@plt+0x5fa3a4>
    219c:			; <UNDEFINED> instruction: 0xe7da447b
    21a0:			; <UNDEFINED> instruction: 0xf7ff4620
    21a4:			; <UNDEFINED> instruction: 0xf100ecc8
    21a8:			; <UNDEFINED> instruction: 0x46050132
    21ac:	strmi	r9, [r8], -r3, lsl #2
    21b0:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    21b4:	movvs	r4, #3145728	; 0x300000
    21b8:	sbcsle	r2, r4, r0, lsl #16
    21bc:			; <UNDEFINED> instruction: 0xf04f4e0f
    21c0:	andcs	r3, r1, #-67108861	; 0xfc000003
    21c4:	ldrbtmi	r9, [lr], #-2307	; 0xfffff6fd
    21c8:	strls	r9, [r0], -r1, lsl #8
    21cc:	stcl	7, cr15, [r4, #1020]	; 0x3fc
    21d0:	andcs	r6, r0, #166912	; 0x28c00
    21d4:			; <UNDEFINED> instruction: 0xf885441d
    21d8:			; <UNDEFINED> instruction: 0xe7c42031
    21dc:	andeq	r6, r1, ip, lsl #31
    21e0:	andeq	r5, r0, r6, ror #9
    21e4:	andeq	r5, r0, r6, ror r5
    21e8:	andeq	r5, r0, r2, lsr #11
    21ec:	andeq	r5, r0, lr, lsl #10
    21f0:	andeq	r5, r0, sl, lsr #10
    21f4:	andeq	r6, r1, r6, asr pc
    21f8:	andeq	r5, r0, r8, lsl #11
    21fc:	andeq	r5, r0, sl, ror #10
    2200:	stmibmi	r5, {r2, r7, r9, fp, lr}
    2204:	push	{r1, r3, r4, r5, r6, sl, lr}
    2208:			; <UNDEFINED> instruction: 0xb0974ff0
    220c:			; <UNDEFINED> instruction: 0x46075854
    2210:			; <UNDEFINED> instruction: 0xf8d46b63
    2214:	ldmib	r4, {r3, r6, ip, sp, pc}^
    2218:	movwls	r6, #2571	; 0xa0b
    221c:	movwls	r6, #7075	; 0x1ba3
    2220:	movwls	r6, #11235	; 0x2be3
    2224:	ldrdcc	pc, [r4], #132	; 0x84
    2228:			; <UNDEFINED> instruction: 0xf8d49303
    222c:	movwls	r3, #16552	; 0x40a8
    2230:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
    2234:			; <UNDEFINED> instruction: 0xf8d49305
    2238:	movwls	r3, #24752	; 0x60b0
    223c:	ldrsbtcc	pc, [r4], r4	; <UNPREDICTABLE>
    2240:			; <UNDEFINED> instruction: 0xf8d49307
    2244:	movwls	r3, #32952	; 0x80b8
    2248:	ldrsbtcc	pc, [ip], r4	; <UNPREDICTABLE>
    224c:			; <UNDEFINED> instruction: 0xf8d49309
    2250:	movwls	r3, #41152	; 0xa0c0
    2254:	movwls	r6, #48611	; 0xbde3
    2258:	movwls	r6, #52451	; 0xcce3
    225c:	movwls	r6, #56611	; 0xdd23
    2260:	ldmib	r4, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
    2264:			; <UNDEFINED> instruction: 0xf8d49828
    2268:	movwls	r5, #57560	; 0xe0d8
    226c:	movwls	r6, #64547	; 0xfc23
    2270:	tstls	r0, #667648	; 0xa3000
    2274:	tstls	r1, #10432	; 0x28c0
    2278:			; <UNDEFINED> instruction: 0x3094f8d4
    227c:			; <UNDEFINED> instruction: 0xf8d49312
    2280:	tstls	r3, #152	; 0x98
    2284:			; <UNDEFINED> instruction: 0x309cf8d4
    2288:	stclvs	3, cr9, [r3], #-80	; 0xffffffb0
    228c:	stmdacs	r0, {r0, r2, r4, r8, r9, ip, pc}
    2290:	addhi	pc, sl, r0, asr #32
    2294:			; <UNDEFINED> instruction: 0xf7ff6820
    2298:	stmdavs	r0!, {r1, r4, r5, r8, r9, fp, sp, lr, pc}^
    229c:	bl	bc02a0 <__assert_fail@plt+0xbbe530>
    22a0:			; <UNDEFINED> instruction: 0xf7ff68a0
    22a4:	stmiavs	r0!, {r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    22a8:	bl	a402ac <__assert_fail@plt+0xa3e53c>
    22ac:			; <UNDEFINED> instruction: 0xf7ff6920
    22b0:	stmdbvs	r0!, {r1, r2, r5, r8, r9, fp, sp, lr, pc}^
    22b4:	bl	8c02b8 <__assert_fail@plt+0x8be548>
    22b8:			; <UNDEFINED> instruction: 0xf7ff69a0
    22bc:	stmibvs	r0!, {r5, r8, r9, fp, sp, lr, pc}^
    22c0:			; <UNDEFINED> instruction: 0xf86af005
    22c4:	ldrdeq	pc, [r0], r4
    22c8:	bl	6402cc <__assert_fail@plt+0x63e55c>
    22cc:	ldrdeq	pc, [r4], r4
    22d0:	bl	5402d4 <__assert_fail@plt+0x53e564>
    22d4:	ldrdeq	pc, [ip], r4
    22d8:	bl	4402dc <__assert_fail@plt+0x43e56c>
    22dc:			; <UNDEFINED> instruction: 0x0090f8d4
    22e0:	bl	3402e4 <__assert_fail@plt+0x33e574>
    22e4:	ldrdeq	pc, [ip], #132	; 0x84
    22e8:	bl	2402ec <__assert_fail@plt+0x23e57c>
    22ec:			; <UNDEFINED> instruction: 0xf7ff6f60
    22f0:	sbcscs	lr, r8, #6144	; 0x1800
    22f4:	strtmi	r2, [r0], -r0, lsl #2
    22f8:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    22fc:	sbcspl	pc, r8, r4, asr #17
    2300:	movwcs	fp, #4503	; 0x1197
    2304:			; <UNDEFINED> instruction: 0xf04f223c
    2308:	strbtvs	r3, [r2], #-511	; 0xfffffe01
    230c:	andcs	r6, r0, #-1560281088	; 0xa3000000
    2310:	addscc	pc, r4, r4, asr #17
    2314:			; <UNDEFINED> instruction: 0x3327e9c4
    2318:	addscs	pc, r8, r4, asr #17
    231c:	adccs	pc, r4, r4, asr #17
    2320:	andslt	r6, r7, r1, lsr #10
    2324:	svchi	0x00f0e8bd
    2328:			; <UNDEFINED> instruction: 0xf8c49b00
    232c:	stmib	r4, {r3, r6, ip, sp, pc}^
    2330:	cmnvs	r3, #45056	; 0xb000
    2334:			; <UNDEFINED> instruction: 0x63a39b01
    2338:	mvnvs	r9, #2048	; 0x800
    233c:			; <UNDEFINED> instruction: 0xf8c49b03
    2340:	blls	10e658 <__assert_fail@plt+0x10c8e8>
    2344:	adccc	pc, r8, r4, asr #17
    2348:			; <UNDEFINED> instruction: 0xf8c49b05
    234c:	blls	18e604 <__assert_fail@plt+0x18c894>
    2350:	adcscc	pc, r0, r4, asr #17
    2354:			; <UNDEFINED> instruction: 0xf8c49b07
    2358:	blls	20e630 <__assert_fail@plt+0x20c8c0>
    235c:	adcscc	pc, r8, r4, asr #17
    2360:			; <UNDEFINED> instruction: 0xf8c49b09
    2364:	blls	28e65c <__assert_fail@plt+0x28c8ec>
    2368:	sbccc	pc, r0, r4, asr #17
    236c:	strbvs	r9, [r3, #2827]!	; 0xb0b
    2370:	strbtvs	r9, [r3], #2828	; 0xb0c
    2374:	strvs	r9, [r3, #-2829]!	; 0xfffff4f3
    2378:	strbvs	r9, [r3, #-2830]!	; 0xfffff4f2
    237c:			; <UNDEFINED> instruction: 0xf8c49b0f
    2380:	strtvs	r8, [r3], #-164	; 0xffffff5c
    2384:	adcvs	r9, r3, #16, 22	; 0x4000
    2388:	strvs	r9, [r3, #2833]!	; 0xb11
    238c:			; <UNDEFINED> instruction: 0xf8c49b12
    2390:	blls	4ce5e8 <__assert_fail@plt+0x4cc878>
    2394:	addscc	pc, r8, r4, asr #17
    2398:	stmib	r4, {r2, r4, r8, r9, fp, ip, pc}^
    239c:	blls	550840 <__assert_fail@plt+0x54ead0>
    23a0:	andslt	r6, r7, r3, ror #8
    23a4:	svchi	0x00f0e8bd
    23a8:			; <UNDEFINED> instruction: 0xf7ff4630
    23ac:	blvs	83ce54 <__assert_fail@plt+0x83b0e4>
    23b0:	b	fe9403b4 <__assert_fail@plt+0xfe93e644>
    23b4:			; <UNDEFINED> instruction: 0xf7ff6b60
    23b8:	blvs	fe83ce48 <__assert_fail@plt+0xfe83b0d8>
    23bc:	b	fe7c03c0 <__assert_fail@plt+0xfe7be650>
    23c0:			; <UNDEFINED> instruction: 0xf7ff6be0
    23c4:			; <UNDEFINED> instruction: 0xf8d4ea9c
    23c8:			; <UNDEFINED> instruction: 0xf7ff00a8
    23cc:			; <UNDEFINED> instruction: 0xf8d4ea98
    23d0:			; <UNDEFINED> instruction: 0xf7ff00ac
    23d4:			; <UNDEFINED> instruction: 0xf8d4ea94
    23d8:			; <UNDEFINED> instruction: 0xf7ff00b0
    23dc:			; <UNDEFINED> instruction: 0xf8d4ea90
    23e0:			; <UNDEFINED> instruction: 0xf7ff00b4
    23e4:			; <UNDEFINED> instruction: 0xf8d4ea8c
    23e8:			; <UNDEFINED> instruction: 0xf7ff00b8
    23ec:			; <UNDEFINED> instruction: 0xf8d4ea88
    23f0:			; <UNDEFINED> instruction: 0xf7ff00bc
    23f4:			; <UNDEFINED> instruction: 0xf8d4ea84
    23f8:			; <UNDEFINED> instruction: 0xf7ff00c0
    23fc:			; <UNDEFINED> instruction: 0x6de0ea80
    2400:	b	1f40404 <__assert_fail@plt+0x1f3e694>
    2404:			; <UNDEFINED> instruction: 0xf7ff6d60
    2408:	bvs	fe83cdf8 <__assert_fail@plt+0xfe83b088>
    240c:	b	1dc0410 <__assert_fail@plt+0x1dbe6a0>
    2410:	svclt	0x0000e740
    2414:	ldrdeq	r6, [r1], -ip
    2418:	andeq	r0, r0, r4, lsl #4
    241c:	strlt	r2, [r8, #-0]
    2420:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    2424:	stclt	0, cr2, [r8, #-0]
    2428:			; <UNDEFINED> instruction: 0x460cb538
    242c:	bmi	3d506c <__assert_fail@plt+0x3d32fc>
    2430:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2434:	ldrdeq	pc, [ip], #133	; 0x85
    2438:			; <UNDEFINED> instruction: 0xf7ffb108
    243c:	stmdavc	r3!, {r5, r6, r9, fp, sp, lr, pc}
    2440:	stmdbmi	fp, {r0, r1, r3, r5, r8, ip, sp, pc}
    2444:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2448:	b	54044c <__assert_fail@plt+0x53e6dc>
    244c:	movwcs	fp, #2336	; 0x920
    2450:			; <UNDEFINED> instruction: 0xf8c52000
    2454:	ldclt	0, cr3, [r8, #-816]!	; 0xfffffcd0
    2458:			; <UNDEFINED> instruction: 0xf7ff4620
    245c:			; <UNDEFINED> instruction: 0xf8c5ea94
    2460:	andcs	r0, r0, ip, asr #1
    2464:	svclt	0x0000bd38
    2468:			; <UNDEFINED> instruction: 0x000169b0
    246c:	andeq	r0, r0, r4, lsl #4
    2470:	andeq	r5, r0, lr, lsl #6
    2474:			; <UNDEFINED> instruction: 0x4605b538
    2478:	stmdavs	fp, {fp, sp, lr}
    247c:	blcs	2e984 <__assert_fail@plt+0x2cc14>
    2480:			; <UNDEFINED> instruction: 0x460cdd12
    2484:			; <UNDEFINED> instruction: 0xff88f004
    2488:	eorvs	r2, fp, r0, lsl #6
    248c:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    2490:	rscsle	r2, ip, r0, lsl #22
    2494:			; <UNDEFINED> instruction: 0xf44f4b09
    2498:	stmdbmi	r9, {r0, r1, r2, r5, r9, ip, sp, lr}
    249c:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    24a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    24a4:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    24a8:			; <UNDEFINED> instruction: 0xf44f4b07
    24ac:	stmdbmi	r7, {r3, r5, r9, ip, sp, lr}
    24b0:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    24b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    24b8:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    24bc:	andeq	r5, r0, lr, lsl #21
    24c0:			; <UNDEFINED> instruction: 0x000052bc
    24c4:	ldrdeq	r5, [r0], -r6
    24c8:	andeq	r5, r0, sl, ror sl
    24cc:	andeq	r5, r0, r8, lsr #5
    24d0:	ldrdeq	r5, [r0], -r6
    24d4:			; <UNDEFINED> instruction: 0x4615b5f0
    24d8:	strtcs	pc, [r0], #-2271	; 0xfffff721
    24dc:			; <UNDEFINED> instruction: 0xf8df460c
    24e0:	addlt	r3, r7, r0, lsr #8
    24e4:			; <UNDEFINED> instruction: 0xf8df447a
    24e8:			; <UNDEFINED> instruction: 0x4620141c
    24ec:	ldrvs	pc, [r8], #-2271	; 0xfffff721
    24f0:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    24f4:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    24f8:			; <UNDEFINED> instruction: 0xf04f9305
    24fc:			; <UNDEFINED> instruction: 0xf7ff0300
    2500:	stmiblt	r8, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    2504:	stmiblt	fp!, {r0, r1, r3, r5, fp, ip, sp, lr}
    2508:	strcs	pc, [r0], #-2271	; 0xfffff721
    250c:	ldmpl	r2!, {r3, r4, r9, sl, lr}
    2510:	bmi	fffdb764 <__assert_fail@plt+0xfffd99f4>
    2514:	ldrbtmi	r4, [sl], #-3066	; 0xfffff406
    2518:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    251c:	subsmi	r9, sl, r5, lsl #22
    2520:	cmnhi	r5, r0, asr #32	; <UNPREDICTABLE>
    2524:	ldcllt	0, cr11, [r0, #28]!
    2528:			; <UNDEFINED> instruction: 0x462049fa
    252c:			; <UNDEFINED> instruction: 0xf7ff4479
    2530:	tstlt	r0, #2654208	; 0x288000
    2534:			; <UNDEFINED> instruction: 0x462049f8
    2538:			; <UNDEFINED> instruction: 0xf7ff4479
    253c:			; <UNDEFINED> instruction: 0x4607e99c
    2540:	eorle	r2, pc, r0, lsl #16
    2544:			; <UNDEFINED> instruction: 0x462049f5
    2548:			; <UNDEFINED> instruction: 0xf7ff4479
    254c:			; <UNDEFINED> instruction: 0xb1e0e994
    2550:			; <UNDEFINED> instruction: 0x462049f3
    2554:			; <UNDEFINED> instruction: 0xf7ff4479
    2558:	stmdacs	r0, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    255c:	blmi	ffaf6a60 <__assert_fail@plt+0xffaf4cf0>
    2560:	bvs	ff818938 <__assert_fail@plt+0xff816bc8>
    2564:			; <UNDEFINED> instruction: 0xf7ffb108
    2568:	strtmi	lr, [r8], -sl, asr #19
    256c:	b	2c0570 <__assert_fail@plt+0x2be800>
    2570:	stmdacs	r0, {r5, r6, r7, r9, sp, lr}
    2574:	andcs	sp, r0, fp, asr #32
    2578:	stmdavc	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    257c:	bicsle	r2, r9, r0, lsl #16
    2580:	andcs	r4, r1, #231424	; 0x38800
    2584:	ldrvs	r5, [sl], #2291	; 0x8f3
    2588:	blmi	ff83c49c <__assert_fail@plt+0xff83a72c>
    258c:	bvs	fe818964 <__assert_fail@plt+0xfe816bf4>
    2590:			; <UNDEFINED> instruction: 0xf7ffb108
    2594:			; <UNDEFINED> instruction: 0x4628e9b4
    2598:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    259c:	stmdacs	r0, {r5, r7, r9, sp, lr}
    25a0:	eors	sp, r4, r9, ror #3
    25a4:	ldmpl	r4!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    25a8:			; <UNDEFINED> instruction: 0xf7ff6826
    25ac:	blmi	ff7bd01c <__assert_fail@plt+0xff7bb2ac>
    25b0:	bmi	ff78a9bc <__assert_fail@plt+0xff788c4c>
    25b4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    25b8:	ldrtmi	r9, [r0], -r0
    25bc:	bl	a405c0 <__assert_fail@plt+0xa3e850>
    25c0:	andcs	r7, r5, fp, lsr #16
    25c4:			; <UNDEFINED> instruction: 0xf7ffbb5b
    25c8:	blmi	ff67cce0 <__assert_fail@plt+0xff67af70>
    25cc:	ldrdcs	r4, [r1, -r9]
    25d0:	ldrbtmi	r6, [fp], #-2080	; 0xfffff7e0
    25d4:			; <UNDEFINED> instruction: 0xf7ff447a
    25d8:	andcs	lr, r0, ip, lsl fp
    25dc:	ldmibmi	r6, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    25e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    25e4:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25e8:	ldmibmi	r4, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    25ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    25f0:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25f4:	blmi	ff1712bc <__assert_fail@plt+0xff16f54c>
    25f8:	blvs	18189d0 <__assert_fail@plt+0x1816c60>
    25fc:			; <UNDEFINED> instruction: 0xf7ffb108
    2600:			; <UNDEFINED> instruction: 0x4628e97e
    2604:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2608:	stmdacs	r0, {r5, r6, r8, r9, sp, lr}
    260c:			; <UNDEFINED> instruction: 0xf7ffd1b3
    2610:	stmdacs	r0, {r2, r5, r7, r9, fp, sp, lr, pc}
    2614:	addlt	sp, r0, #175	; 0xaf
    2618:	adcvs	pc, r0, r0, asr #32
    261c:			; <UNDEFINED> instruction: 0x4639e779
    2620:	andcs	r4, sl, #40, 12	; 0x2800000
    2624:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2628:	blmi	fee3c564 <__assert_fail@plt+0xfee3a7f4>
    262c:	blvs	818a04 <__assert_fail@plt+0x816c94>
    2630:			; <UNDEFINED> instruction: 0xf7ffb108
    2634:	strtmi	lr, [r8], -r4, ror #18
    2638:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    263c:	stmdacs	r0, {r5, r8, r9, sp, lr}
    2640:			; <UNDEFINED> instruction: 0xe7e4d199
    2644:			; <UNDEFINED> instruction: 0x462049be
    2648:			; <UNDEFINED> instruction: 0xf7ff4479
    264c:	stmdblt	r0!, {r2, r4, r8, fp, sp, lr, pc}^
    2650:	ldmpl	r4!, {r1, r2, r3, r5, r7, r8, r9, fp, lr}^
    2654:	smlatblt	r8, r0, fp, r6
    2658:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    265c:			; <UNDEFINED> instruction: 0xf7ff4628
    2660:	movvs	lr, #2392064	; 0x248000
    2664:	orrle	r2, r6, r0, lsl #16
    2668:	ldmibmi	r6!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    266c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2670:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2674:	blmi	fe970c1c <__assert_fail@plt+0xfe96eeac>
    2678:	blvs	ff818a50 <__assert_fail@plt+0xff816ce0>
    267c:			; <UNDEFINED> instruction: 0xf7ffb108
    2680:			; <UNDEFINED> instruction: 0x4628e93e
    2684:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2688:	stmdacs	r0, {r5, r6, r7, r8, r9, sp, lr}
    268c:	svcge	0x0073f47f
    2690:	stmibmi	sp!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2694:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2698:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    269c:	mvnlt	r4, r7, lsl #12
    26a0:	strtmi	r4, [r0], -sl, lsr #19
    26a4:			; <UNDEFINED> instruction: 0xf7ff4479
    26a8:	strmi	lr, [r7], -r6, ror #17
    26ac:			; <UNDEFINED> instruction: 0xf0002800
    26b0:	stmibmi	r7!, {r3, r4, r7, pc}
    26b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    26b8:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26bc:	cmple	sp, r0, lsl #16
    26c0:	ldmpl	r4!, {r1, r4, r7, r8, r9, fp, lr}^
    26c4:	smlattlt	r8, r0, sp, r6
    26c8:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    26cc:			; <UNDEFINED> instruction: 0xf7ff4628
    26d0:	strbvs	lr, [r0, #2394]!	; 0x95a
    26d4:			; <UNDEFINED> instruction: 0xf47f2800
    26d8:	ldr	sl, [r8, lr, asr #30]
    26dc:	stmdbge	r4, {r0, r1, r3, r7, r8, r9, fp, lr}
    26e0:	ldmpl	r4!, {r0, r1, r8, ip, pc}^
    26e4:			; <UNDEFINED> instruction: 0xf7ff6d60
    26e8:			; <UNDEFINED> instruction: 0xf04fe90a
    26ec:	strbvs	r3, [r7, #-1023]!	; 0xfffffc01
    26f0:	strvs	r6, [r3, #-1255]!	; 0xfffffb19
    26f4:	b	12406f8 <__assert_fail@plt+0x123e988>
    26f8:	andcs	r9, sl, #49152	; 0xc000
    26fc:	strtmi	r4, [r8], -r6, lsl #12
    2700:			; <UNDEFINED> instruction: 0xf7ff6037
    2704:	stmdacs	r0, {r2, r6, r7, fp, sp, lr, pc}
    2708:	svcge	0x0035f43f
    270c:	blcs	1c7e0 <__assert_fail@plt+0x1aa70>
    2710:	svcge	0x0031f47f
    2714:	strbtvs	r9, [r0], #2820	; 0xb04
    2718:	bcs	20788 <__assert_fail@plt+0x1ea18>
    271c:	svcge	0x002bf43f
    2720:	eorsvs	r2, r2, r0, lsl #4
    2724:	stmdbls	r3, {r1, r3, r4, fp, ip, sp, lr}
    2728:	tstle	r2, pc, lsr #20
    272c:	movwcc	lr, #4264	; 0x10a8
    2730:	ldmdavc	sl, {r2, r8, r9, ip, pc}
    2734:	rscsle	r2, sl, r0, lsr #20
    2738:			; <UNDEFINED> instruction: 0xf43f2a00
    273c:	sadd16mi	sl, r8, ip
    2740:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2744:	andls	r6, r4, r0, ror #10
    2748:	movwcc	lr, #4097	; 0x1001
    274c:	blls	127364 <__assert_fail@plt+0x1255f4>
    2750:			; <UNDEFINED> instruction: 0xf012781a
    2754:	ldrsble	r0, [r8, #47]!	; 0x2f
    2758:	smlad	ip, sl, r0, r7
    275c:			; <UNDEFINED> instruction: 0x4620497d
    2760:			; <UNDEFINED> instruction: 0xf7ff4479
    2764:	stmdacs	r0, {r3, r7, fp, sp, lr, pc}
    2768:	ldmdbmi	fp!, {r1, r2, r6, ip, lr, pc}^
    276c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2770:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2774:	suble	r2, ip, r0, lsl #16
    2778:			; <UNDEFINED> instruction: 0x46204978
    277c:			; <UNDEFINED> instruction: 0xf7ff4479
    2780:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    2784:	ldmdbmi	r6!, {r4, r6, ip, lr, pc}^
    2788:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    278c:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2790:	subsle	r2, r4, r0, lsl #16
    2794:			; <UNDEFINED> instruction: 0x46204973
    2798:			; <UNDEFINED> instruction: 0xf7ff4479
    279c:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
    27a0:	ldmdbmi	r1!, {r0, r1, r5, r6, ip, lr, pc}^
    27a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    27a8:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27ac:	subsle	r2, r1, r0, lsl #16
    27b0:	strtmi	r4, [r0], -lr, ror #18
    27b4:			; <UNDEFINED> instruction: 0xf7ff4479
    27b8:	stmdacs	r0, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
    27bc:	addshi	pc, r3, r0
    27c0:	strtmi	r4, [r0], -fp, ror #18
    27c4:			; <UNDEFINED> instruction: 0xf7ff4479
    27c8:	stmdacs	r0, {r1, r2, r4, r6, fp, sp, lr, pc}
    27cc:	stmdavc	fp!, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
    27d0:	cmnle	lr, r0, lsl #22
    27d4:	tstcs	r1, sp, asr #20
    27d8:	ldmpl	r2!, {r3, r4, r9, sl, lr}
    27dc:	teqne	r1, #3178496	; 0x308000
    27e0:	andcs	lr, sl, #158334976	; 0x9700000
    27e4:	ldrtmi	r4, [r9], -r8, lsr #12
    27e8:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27ec:	ldmpl	r3!, {r0, r1, r2, r6, r8, r9, fp, lr}^
    27f0:	ldrtmi	r4, [r8], -r2, lsl #12
    27f4:	pkhbt	r6, ip, sl, lsl #11
    27f8:			; <UNDEFINED> instruction: 0xf7ff4628
    27fc:	blmi	10fcb14 <__assert_fail@plt+0x10fada4>
    2800:			; <UNDEFINED> instruction: 0xf8c358f3
    2804:	stmdacs	r0, {r3, r5, r7}
    2808:	mrcge	4, 5, APSR_nzcv, cr5, cr15, {3}
    280c:			; <UNDEFINED> instruction: 0xf7ffe6ff
    2810:	strtmi	lr, [r8], -r0, asr #17
    2814:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2818:	ldmpl	r3!, {r2, r3, r4, r5, r8, r9, fp, lr}^
    281c:	adceq	pc, ip, r3, asr #17
    2820:			; <UNDEFINED> instruction: 0xf47f2800
    2824:	ldrbt	sl, [r2], r8, lsr #29
    2828:			; <UNDEFINED> instruction: 0xf7ff4628
    282c:	blmi	dfcae4 <__assert_fail@plt+0xdfad74>
    2830:			; <UNDEFINED> instruction: 0xf8c358f3
    2834:	stmdacs	r0, {r4, r5, r7}
    2838:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {3}
    283c:	strtmi	lr, [r8], -r7, ror #13
    2840:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2844:	ldmpl	r3!, {r0, r4, r5, r8, r9, fp, lr}^
    2848:	adcseq	pc, r4, r3, asr #17
    284c:			; <UNDEFINED> instruction: 0xf47f2800
    2850:			; <UNDEFINED> instruction: 0xe6dcae92
    2854:			; <UNDEFINED> instruction: 0xf7ff4628
    2858:	blmi	b3cab8 <__assert_fail@plt+0xb3ad48>
    285c:			; <UNDEFINED> instruction: 0xf8c358f3
    2860:	stmdacs	r0, {r2, r3, r4, r5, r7}
    2864:	mcrge	4, 4, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    2868:			; <UNDEFINED> instruction: 0x4628e6d1
    286c:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2870:	ldmpl	r3!, {r1, r2, r5, r8, r9, fp, lr}^
    2874:	adcseq	pc, r8, r3, asr #17
    2878:			; <UNDEFINED> instruction: 0xf47f2800
    287c:			; <UNDEFINED> instruction: 0xe6c6ae7c
    2880:	andcs	r1, sl, #88, 24	; 0x5800
    2884:			; <UNDEFINED> instruction: 0xf7ff9004
    2888:	stmdacs	r0, {r1, fp, sp, lr, pc}
    288c:	ldmdavs	r3!, {r1, r8, r9, fp, ip, lr, pc}
    2890:	strvs	fp, [r0, #-2307]!	; 0xfffff6fd
    2894:	blcs	294ac <__assert_fail@plt+0x2773c>
    2898:	mcrge	4, 3, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    289c:	ldmdbmi	r5!, {r0, r3, r6, r8, r9, sl, sp, lr, pc}
    28a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    28a4:	svc	0x00e6f7fe
    28a8:	stmdavc	fp!, {r3, r4, r8, fp, ip, sp, pc}
    28ac:			; <UNDEFINED> instruction: 0xf43f2b00
    28b0:	ldmdbmi	r1!, {r1, r5, r6, r9, sl, fp, sp, pc}
    28b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    28b8:	svc	0x00dcf7fe
    28bc:	blmi	4f0ea4 <__assert_fail@plt+0x4ef134>
    28c0:			; <UNDEFINED> instruction: 0xf8d458f4
    28c4:	ldrdlt	r0, [r8, -r8]
    28c8:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28cc:			; <UNDEFINED> instruction: 0xf7ff4628
    28d0:			; <UNDEFINED> instruction: 0xf8c4e85a
    28d4:	stmdacs	r0, {r3, r4, r6, r7}
    28d8:	mcrge	4, 2, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    28dc:	umlalcs	lr, lr, r7, r6	; <UNPREDICTABLE>
    28e0:	andpl	pc, r0, r0, asr #5
    28e4:			; <UNDEFINED> instruction: 0x4628e615
    28e8:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28ec:	ldmpl	r3!, {r0, r1, r2, r8, r9, fp, lr}^
    28f0:	sbceq	pc, r0, r3, asr #17
    28f4:			; <UNDEFINED> instruction: 0xf47f2800
    28f8:			; <UNDEFINED> instruction: 0xe688ae3e
    28fc:	strdeq	r6, [r1], -ip
    2900:	andeq	r0, r0, r8, ror #3
    2904:	andeq	r5, r0, lr, lsr #5
    2908:	andeq	r6, r1, ip, ror #17
    290c:	andeq	r0, r0, r4, lsl #4
    2910:	andeq	r6, r1, sl, asr #17
    2914:	andeq	r5, r0, ip, ror r2
    2918:	andeq	r5, r0, r8, ror r2
    291c:			; <UNDEFINED> instruction: 0x000052b4
    2920:			; <UNDEFINED> instruction: 0x000052b0
    2924:	strdeq	r0, [r0], -r8
    2928:	andeq	r6, r1, r8, lsr fp
    292c:	andeq	r5, r0, r6, lsl #4
    2930:	andeq	r6, r1, sl, lsl fp
    2934:	andeq	r5, r0, r8, lsl r2
    2938:	andeq	r5, r0, sl, lsr #4
    293c:	andeq	r5, r0, r6, lsr #4
    2940:	ldrdeq	r5, [r0], -r8
    2944:			; <UNDEFINED> instruction: 0x000051be
    2948:	andeq	r5, r0, r2, lsr #3
    294c:	muleq	r0, ip, r1
    2950:	muleq	r0, r6, r1
    2954:	strdeq	r5, [r0], -r8
    2958:	strdeq	r5, [r0], -r6
    295c:	strdeq	r5, [r0], -r8
    2960:	strdeq	r5, [r0], -sl
    2964:	strdeq	r5, [r0], -ip
    2968:	strdeq	r5, [r0], -lr
    296c:	andeq	r5, r0, r0, lsl #2
    2970:	andeq	r5, r0, r0, lsl #2
    2974:	andeq	r5, r0, r2, asr #32
    2978:	andeq	r5, r0, r2, asr #32
    297c:			; <UNDEFINED> instruction: 0xf7ffb508
    2980:	smlattlt	r8, ip, r8, lr
    2984:	andpl	pc, r0, r0, asr #5
    2988:	svclt	0x0000bd08
    298c:	addlt	fp, r3, r0, lsr r5
    2990:	stcmi	6, cr4, [sp, #-32]	; 0xffffffe0
    2994:			; <UNDEFINED> instruction: 0xf7ff9101
    2998:	ldrbtmi	lr, [sp], #-2254	; 0xfffff732
    299c:			; <UNDEFINED> instruction: 0xf7ff3001
    29a0:	stmdbls	r1, {r1, r3, r5, r6, fp, sp, lr, pc}
    29a4:	strmi	fp, [r4], -r0, ror #2
    29a8:	blx	fe1c09ac <__assert_fail@plt+0xfe1bec3c>
    29ac:	stmiapl	sp!, {r0, r1, r2, r8, r9, fp, lr}^
    29b0:	tstlt	r8, r8, lsr #16
    29b4:	svc	0x00a2f7fe
    29b8:	eorvs	r2, ip, r0
    29bc:	ldclt	0, cr11, [r0, #-12]!
    29c0:	pop	{r0, r1, ip, sp, pc}
    29c4:			; <UNDEFINED> instruction: 0xe7d94030
    29c8:	andeq	r6, r1, r6, asr #8
    29cc:	andeq	r0, r0, r4, lsl #4
    29d0:	stmdavc	ip, {r4, r5, r6, r8, sl, ip, sp, pc}
    29d4:	ldrbtmi	r4, [lr], #-3598	; 0xfffff1f2
    29d8:	blmi	3b0f30 <__assert_fail@plt+0x3af1c0>
    29dc:			; <UNDEFINED> instruction: 0xf8d558f5
    29e0:	swplt	r0, r0, [r8]
    29e4:	svc	0x008af7fe
    29e8:			; <UNDEFINED> instruction: 0xf8c52000
    29ec:	ldcllt	0, cr4, [r0, #-576]!	; 0xfffffdc0
    29f0:	strmi	r4, [sp], -r8, lsl #12
    29f4:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29f8:			; <UNDEFINED> instruction: 0xf7ff3001
    29fc:			; <UNDEFINED> instruction: 0x4604e83c
    2a00:			; <UNDEFINED> instruction: 0x4629b118
    2a04:	blx	1640a08 <__assert_fail@plt+0x163ec98>
    2a08:	pop	{r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2a0c:			; <UNDEFINED> instruction: 0xe7b54070
    2a10:	andeq	r6, r1, sl, lsl #8
    2a14:	andeq	r0, r0, r4, lsl #4
    2a18:	stmdavc	fp, {r4, r5, r6, r8, sl, ip, sp, pc}
    2a1c:	ldrbtmi	r4, [lr], #-3600	; 0xfffff1f0
    2a20:			; <UNDEFINED> instruction: 0x4608b1b3
    2a24:			; <UNDEFINED> instruction: 0xf7ff460c
    2a28:	andcc	lr, r1, r6, lsl #17
    2a2c:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a30:	orrlt	r4, r8, r5, lsl #12
    2a34:			; <UNDEFINED> instruction: 0xf7ff4621
    2a38:	blmi	2c133c <__assert_fail@plt+0x2bf5cc>
    2a3c:			; <UNDEFINED> instruction: 0xf8d458f4
    2a40:	smlabblt	r8, ip, r0, r0
    2a44:	svc	0x005af7fe
    2a48:			; <UNDEFINED> instruction: 0xf8c42000
    2a4c:	ldcllt	0, cr5, [r0, #-560]!	; 0xfffffdd0
    2a50:	andcs	r4, r9, r5, lsl #24
    2a54:			; <UNDEFINED> instruction: 0xe7e9447c
    2a58:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    2a5c:	svclt	0x0000e78e
    2a60:	andeq	r6, r1, r2, asr #7
    2a64:	andeq	r0, r0, r4, lsl #4
    2a68:			; <UNDEFINED> instruction: 0x00004eb4
    2a6c:	addlt	fp, r3, r0, lsr r5
    2a70:	stcmi	6, cr4, [sp, #-32]	; 0xffffffe0
    2a74:			; <UNDEFINED> instruction: 0xf7ff9101
    2a78:	ldrbtmi	lr, [sp], #-2142	; 0xfffff7a2
    2a7c:			; <UNDEFINED> instruction: 0xf7fe3001
    2a80:	stmdbls	r1, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2a84:	strmi	fp, [r4], -r0, ror #2
    2a88:	blx	5c0a8c <__assert_fail@plt+0x5bed1c>
    2a8c:	stmiapl	sp!, {r0, r1, r2, r8, r9, fp, lr}^
    2a90:	smlatblt	r8, r8, r9, r6
    2a94:	svc	0x0032f7fe
    2a98:			; <UNDEFINED> instruction: 0x61ac2000
    2a9c:	ldclt	0, cr11, [r0, #-12]!
    2aa0:	pop	{r0, r1, ip, sp, pc}
    2aa4:			; <UNDEFINED> instruction: 0xe7694030
    2aa8:	andeq	r6, r1, r6, ror #6
    2aac:	andeq	r0, r0, r4, lsl #4
    2ab0:	addlt	fp, r3, r0, lsr r5
    2ab4:	stcmi	6, cr4, [sp, #-32]	; 0xffffffe0
    2ab8:			; <UNDEFINED> instruction: 0xf7ff9101
    2abc:	ldrbtmi	lr, [sp], #-2108	; 0xfffff7c4
    2ac0:			; <UNDEFINED> instruction: 0xf7fe3001
    2ac4:	stmdbls	r1, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2ac8:	strmi	fp, [r4], -r0, ror #2
    2acc:			; <UNDEFINED> instruction: 0xf9f4f7ff
    2ad0:	stmiapl	sp!, {r0, r1, r2, r8, r9, fp, lr}^
    2ad4:	tstlt	r8, r8, ror #18
    2ad8:	svc	0x0010f7fe
    2adc:	cmnvs	ip, r0
    2ae0:	ldclt	0, cr11, [r0, #-12]!
    2ae4:	pop	{r0, r1, ip, sp, pc}
    2ae8:	smlaldx	r4, r7, r0, r0
    2aec:	andeq	r6, r1, r2, lsr #6
    2af0:	andeq	r0, r0, r4, lsl #4
    2af4:	addlt	fp, r3, r0, lsr r5
    2af8:	stcmi	6, cr4, [sp, #-32]	; 0xffffffe0
    2afc:			; <UNDEFINED> instruction: 0xf7ff9101
    2b00:	ldrbtmi	lr, [sp], #-2074	; 0xfffff7e6
    2b04:			; <UNDEFINED> instruction: 0xf7fe3001
    2b08:	stmdbls	r1, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2b0c:	strmi	fp, [r4], -r0, ror #2
    2b10:			; <UNDEFINED> instruction: 0xf9d2f7ff
    2b14:	stmiapl	sp!, {r0, r1, r2, r8, r9, fp, lr}^
    2b18:	tstlt	r8, r8, lsr #18
    2b1c:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2b20:			; <UNDEFINED> instruction: 0x612c2000
    2b24:	ldclt	0, cr11, [r0, #-12]!
    2b28:	pop	{r0, r1, ip, sp, pc}
    2b2c:			; <UNDEFINED> instruction: 0xe7254030
    2b30:	ldrdeq	r6, [r1], -lr
    2b34:	andeq	r0, r0, r4, lsl #4
    2b38:	addlt	fp, r3, r0, lsr r5
    2b3c:	stcmi	6, cr4, [sp, #-32]	; 0xffffffe0
    2b40:			; <UNDEFINED> instruction: 0xf7fe9101
    2b44:	ldrbtmi	lr, [sp], #-4088	; 0xfffff008
    2b48:			; <UNDEFINED> instruction: 0xf7fe3001
    2b4c:	stmdbls	r1, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    2b50:	strmi	fp, [r4], -r0, ror #2
    2b54:			; <UNDEFINED> instruction: 0xf9b0f7ff
    2b58:	stmiapl	sp!, {r0, r1, r2, r8, r9, fp, lr}^
    2b5c:	smlatblt	r8, r8, r8, r6
    2b60:	mcr	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2b64:	adcvs	r2, ip, r0
    2b68:	ldclt	0, cr11, [r0, #-12]!
    2b6c:	pop	{r0, r1, ip, sp, pc}
    2b70:	smladx	r3, r0, r0, r4
    2b74:	muleq	r1, sl, r2
    2b78:	andeq	r0, r0, r4, lsl #4
    2b7c:	addlt	fp, r3, r0, lsr r5
    2b80:	stcmi	6, cr4, [lr, #-32]	; 0xffffffe0
    2b84:			; <UNDEFINED> instruction: 0xf7fe9101
    2b88:	ldrbtmi	lr, [sp], #-4054	; 0xfffff02a
    2b8c:			; <UNDEFINED> instruction: 0xf7fe3001
    2b90:	stmdbls	r1, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2b94:	strmi	fp, [r4], -r8, ror #2
    2b98:			; <UNDEFINED> instruction: 0xf98ef7ff
    2b9c:	stmiapl	sp!, {r3, r8, r9, fp, lr}^
    2ba0:	ldrdeq	pc, [r4], r5
    2ba4:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2ba8:			; <UNDEFINED> instruction: 0xf8c52000
    2bac:	andlt	r4, r3, r4, lsl #1
    2bb0:	andlt	fp, r3, r0, lsr sp
    2bb4:	ldrhtmi	lr, [r0], -sp
    2bb8:	svclt	0x0000e6e0
    2bbc:	andeq	r6, r1, r6, asr r2
    2bc0:	andeq	r0, r0, r4, lsl #4
    2bc4:	addlt	fp, r3, r0, lsr r5
    2bc8:	stcmi	6, cr4, [lr, #-32]	; 0xffffffe0
    2bcc:			; <UNDEFINED> instruction: 0xf7fe9101
    2bd0:	ldrbtmi	lr, [sp], #-4018	; 0xfffff04e
    2bd4:			; <UNDEFINED> instruction: 0xf7fe3001
    2bd8:	stmdbls	r1, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    2bdc:	strmi	fp, [r4], -r8, ror #2
    2be0:			; <UNDEFINED> instruction: 0xf96af7ff
    2be4:	stmiapl	sp!, {r3, r8, r9, fp, lr}^
    2be8:	ldrdeq	pc, [r0], r5
    2bec:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2bf0:			; <UNDEFINED> instruction: 0xf8c52000
    2bf4:	andlt	r4, r3, r0, lsl #1
    2bf8:	andlt	fp, r3, r0, lsr sp
    2bfc:	ldrhtmi	lr, [r0], -sp
    2c00:	svclt	0x0000e6bc
    2c04:	andeq	r6, r1, lr, lsl #4
    2c08:	andeq	r0, r0, r4, lsl #4
    2c0c:	addlt	fp, r3, r0, lsr r5
    2c10:	stcmi	6, cr4, [sp, #-32]	; 0xffffffe0
    2c14:			; <UNDEFINED> instruction: 0xf7fe9101
    2c18:	ldrbtmi	lr, [sp], #-3982	; 0xfffff072
    2c1c:			; <UNDEFINED> instruction: 0xf7fe3001
    2c20:	stmdbls	r1, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    2c24:	strmi	fp, [r4], -r0, ror #2
    2c28:			; <UNDEFINED> instruction: 0xf946f7ff
    2c2c:	stmiapl	sp!, {r0, r1, r2, r8, r9, fp, lr}^
    2c30:	smlattlt	r8, r8, r8, r6
    2c34:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2c38:	rscvs	r2, ip, r0
    2c3c:	ldclt	0, cr11, [r0, #-12]!
    2c40:	pop	{r0, r1, ip, sp, pc}
    2c44:			; <UNDEFINED> instruction: 0xe6994030
    2c48:	andeq	r6, r1, r6, asr #3
    2c4c:	andeq	r0, r0, r4, lsl #4
    2c50:	addlt	fp, r3, r0, lsr r5
    2c54:	stcmi	6, cr4, [sp, #-32]	; 0xffffffe0
    2c58:			; <UNDEFINED> instruction: 0xf7fe9101
    2c5c:	ldrbtmi	lr, [sp], #-3948	; 0xfffff094
    2c60:			; <UNDEFINED> instruction: 0xf7fe3001
    2c64:	stmdbls	r1, {r3, r8, r9, sl, fp, sp, lr, pc}
    2c68:	strmi	fp, [r4], -r0, ror #2
    2c6c:			; <UNDEFINED> instruction: 0xf924f7ff
    2c70:	stmiapl	sp!, {r0, r1, r2, r8, r9, fp, lr}^
    2c74:	tstlt	r8, r8, ror #16
    2c78:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2c7c:	rsbvs	r2, ip, r0
    2c80:	ldclt	0, cr11, [r0, #-12]!
    2c84:	pop	{r0, r1, ip, sp, pc}
    2c88:			; <UNDEFINED> instruction: 0xe6774030
    2c8c:	andeq	r6, r1, r2, lsl #3
    2c90:	andeq	r0, r0, r4, lsl #4
    2c94:	ldrlt	fp, [r8, #-793]!	; 0xfffffce7
    2c98:	stmdavc	fp, {r2, r3, r9, sl, lr}
    2c9c:	tstle	r3, r0, lsr #22
    2ca0:	svccc	0x0001f814
    2ca4:	rscsle	r2, fp, r0, lsr #22
    2ca8:	and	r2, r0, r0, lsl #10
    2cac:	strtmi	r5, [r0], -r5, lsr #8
    2cb0:	svc	0x0040f7fe
    2cb4:	stcpl	8, cr3, [r3], #-4
    2cb8:	rscsle	r2, r7, r0, lsr #22
    2cbc:			; <UNDEFINED> instruction: 0xf0024620
    2cc0:	teqlt	r8, r9, lsl #29	; <UNPREDICTABLE>
    2cc4:	vadd.i8	d18, d0, d1
    2cc8:	vaddl.s8	<illegal reg q8.5>, d0, d1
    2ccc:	svclt	0x00085000
    2cd0:	ldclt	0, cr2, [r8, #-0]
    2cd4:	andne	pc, r5, r0, asr #4
    2cd8:	andpl	pc, r0, r0, asr #5
    2cdc:	vmla.f32	d27, d0, d24
    2ce0:	vaddl.s8	<illegal reg q8.5>, d0, d5
    2ce4:	ldrbmi	r5, [r0, -r0]!
    2ce8:			; <UNDEFINED> instruction: 0x212d4a2b
    2cec:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    2cf0:			; <UNDEFINED> instruction: 0xf5ad4c2a
    2cf4:	blmi	aa210c <__assert_fail@plt+0xaa039c>
    2cf8:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    2cfc:	ldmpl	r3, {r0, r3, r5, r9, sl, fp, lr}^
    2d00:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
    2d04:	orrls	r6, r3, #1769472	; 0x1b0000
    2d08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2d0c:	svc	0x001ef7fe
    2d10:	eorle	r2, pc, r0, lsl #16
    2d14:	mcrrne	8, 4, r7, r2, cr3
    2d18:	eorle	r2, fp, r0, lsl #22
    2d1c:	ldmpl	r3!, {r1, r5, r8, r9, fp, lr}^
    2d20:	stmdbcs	r0, {r0, r3, r4, r8, r9, sl, fp, sp, lr}
    2d24:	svcvs	0x0058d02c
    2d28:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr}
    2d2c:	strls	sp, [r3], #-46	; 0xffffffd2
    2d30:	cdpmi	12, 1, cr10, cr14, cr6, {0}
    2d34:	mvnsvc	pc, #1325400064	; 0x4f000000
    2d38:	strtmi	r9, [r0], -r4
    2d3c:	ldrbtmi	r9, [lr], #-258	; 0xfffffefe
    2d40:	andls	r4, r1, #26214400	; 0x1900000
    2d44:	andcs	r9, r1, #0, 12
    2d48:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d4c:			; <UNDEFINED> instruction: 0x46224918
    2d50:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2d54:			; <UNDEFINED> instruction: 0xf8842300
    2d58:			; <UNDEFINED> instruction: 0xf7fe31f3
    2d5c:	bmi	57e534 <__assert_fail@plt+0x57c7c4>
    2d60:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    2d64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2d68:	subsmi	r9, sl, r3, lsl #23
    2d6c:			; <UNDEFINED> instruction: 0xf50dd111
    2d70:	ldcllt	13, cr7, [r0, #-16]!
    2d74:	strtmi	r4, [r2], -ip, lsl #22
    2d78:	svcvs	0x001958f3
    2d7c:	bicsle	r2, r2, r0, lsl #18
    2d80:	stmdbmi	sp, {r3, r4, r6, r8, r9, sl, fp, sp, lr}
    2d84:	ldrbtmi	r6, [r9], #-3804	; 0xfffff124
    2d88:	bicsle	r2, r0, r0, lsl #16
    2d8c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    2d90:			; <UNDEFINED> instruction: 0xf7fee7cd
    2d94:	svclt	0x0000edfe
    2d98:	strdeq	r6, [r1], -r2
    2d9c:	strdeq	r6, [r1], -r2
    2da0:	andeq	r0, r0, r8, ror #3
    2da4:	ldrdeq	r6, [r1], -lr
    2da8:	andeq	r0, r0, r4, lsl #4
    2dac:	ldrdeq	r4, [r0], -sl
    2db0:	ldrdeq	r4, [r0], -r2
    2db4:	andeq	r6, r1, lr, ror r0
    2db8:	andeq	r4, r0, lr, lsl #23
    2dbc:	andeq	r5, r0, r6, asr #18
    2dc0:			; <UNDEFINED> instruction: 0x460bb5f8
    2dc4:	strmi	r4, [r7], -r9, lsr #18
    2dc8:	mcrmi	6, 1, r4, cr9, cr8, {0}
    2dcc:	strcs	r4, [r0, #-1145]	; 0xfffffb87
    2dd0:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2dd4:	ldrbtmi	r4, [lr], #-2599	; 0xfffff5d9
    2dd8:			; <UNDEFINED> instruction: 0xf8c458b4
    2ddc:	strvs	r5, [r5, ip, lsl #1]!
    2de0:	ldrpl	lr, [sl, #-2500]	; 0xfffff63c
    2de4:	cdpne	7, 0, cr6, cr3, cr5, {1}
    2de8:	svclt	0x00186f60
    2dec:	strbvs	r2, [r3, r1, lsl #6]!
    2df0:	stc	7, cr15, [r4, #1016]	; 0x3f8
    2df4:	msreq	CPSR_, r4, lsl #2
    2df8:	andseq	pc, ip, r4, lsl #2
    2dfc:	strbtvs	r6, [r5], -r5, ror #14
    2e00:	blx	e40e06 <__assert_fail@plt+0xe3f096>
    2e04:			; <UNDEFINED> instruction: 0x46204b1c
    2e08:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2e0c:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    2e10:	tstlt	fp, r6, lsl #12
    2e14:			; <UNDEFINED> instruction: 0xf7fe4618
    2e18:	adcvs	lr, r5, r2, ror sp
    2e1c:	stmiblt	r3!, {r0, r1, r5, r7, r8, r9, sl, fp, sp, lr}
    2e20:	svclt	0x00c82e00
    2e24:	stcle	0, cr2, [pc], {-0}
    2e28:	ldmiblt	r3!, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}
    2e2c:	stmiblt	r8, {r5, r7, r9, sl, fp, sp, lr}^
    2e30:	stmdblt	fp, {r0, r1, r5, r6, r7, r8, r9, sl, fp, sp, lr}^
    2e34:	rsbscs	r6, r2, r2, ror #28
    2e38:	vqdmlal.s<illegal width 8>	q9, d0, d3[4]
    2e3c:	vaddl.s8	<illegal reg q10.5>, d0, d0
    2e40:	bcs	17a48 <__assert_fail@plt+0x15cd8>
    2e44:	sadd16mi	fp, r8, r8
    2e48:	bmi	332630 <__assert_fail@plt+0x3308c0>
    2e4c:	stmdbmi	ip, {r3, r4, r5, r9, sl, lr}
    2e50:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2e54:	ldcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2e58:	ldrtmi	lr, [r8], -r2, ror #15
    2e5c:			; <UNDEFINED> instruction: 0xff44f7ff
    2e60:	ldcllt	14, cr6, [r8, #896]!	; 0x380
    2e64:	vaddl.s8	q9, d16, d22
    2e68:	ldcllt	0, cr5, [r8]
    2e6c:	andeq	r4, r0, r0, ror #22
    2e70:	andeq	r6, r1, sl
    2e74:	andeq	r0, r0, r4, lsl #4
    2e78:	ldrdeq	r0, [r0], -ip
    2e7c:	andeq	r4, r0, ip, ror #21
    2e80:	strdeq	r4, [r0], -r2
    2e84:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    2e88:	svclt	0x0000e79a
    2e8c:	andeq	r4, r0, r6, lsr #21
    2e90:	blmi	16157f4 <__assert_fail@plt+0x1613a84>
    2e94:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    2e98:	strmi	fp, [r5], -r9, lsl #1
    2e9c:	strmi	r4, [ip], -r8, lsl #12
    2ea0:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    2ea4:	ldmdavs	fp, {r2, r4, r6, r9, sl, fp, lr}
    2ea8:			; <UNDEFINED> instruction: 0xf04f9307
    2eac:			; <UNDEFINED> instruction: 0xf7fe0300
    2eb0:	ldrbtmi	lr, [lr], #-3650	; 0xfffff1be
    2eb4:	andls	r3, r4, r1
    2eb8:	suble	r2, r8, r0, lsl #26
    2ebc:	strmi	r2, [r8], -r0, lsl #2
    2ec0:	mcr	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2ec4:	ldcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    2ec8:	stmdacs	r0, {r2, r9, sl, lr}
    2ecc:	strtmi	sp, [r9], -r7, rrx
    2ed0:			; <UNDEFINED> instruction: 0xf7fe2000
    2ed4:			; <UNDEFINED> instruction: 0x200eeebc
    2ed8:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    2edc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2ee0:			; <UNDEFINED> instruction: 0x4621d032
    2ee4:			; <UNDEFINED> instruction: 0xf7fe2000
    2ee8:			; <UNDEFINED> instruction: 0x4620eeb2
    2eec:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    2ef0:	tsteq	r0, r4, lsl #16
    2ef4:			; <UNDEFINED> instruction: 0xf7fe9006
    2ef8:			; <UNDEFINED> instruction: 0x4607edbe
    2efc:	stmdacs	r0, {r0, r2, ip, pc}
    2f00:	ldmdbmi	lr!, {r0, r2, r3, r6, ip, lr, pc}
    2f04:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2f08:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    2f0c:	strmi	r1, [r4], -r3, asr #24
    2f10:	blge	177064 <__assert_fail@plt+0x1752f4>
    2f14:	stmdbge	r3, {r1, r2, r9, fp, sp, pc}
    2f18:	bge	127720 <__assert_fail@plt+0x1259b0>
    2f1c:	ldc	7, cr15, [lr], {254}	; 0xfe
    2f20:	strtmi	r4, [r0], -r3, lsl #12
    2f24:			; <UNDEFINED> instruction: 0xf7fe461c
    2f28:	strcc	lr, [r1], #-3220	; 0xfffff36c
    2f2c:	blls	136fb8 <__assert_fail@plt+0x135248>
    2f30:	bmi	cf1724 <__assert_fail@plt+0xcef9b4>
    2f34:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    2f38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f3c:	subsmi	r9, sl, r7, lsl #22
    2f40:			; <UNDEFINED> instruction: 0x4638d153
    2f44:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    2f48:	ldrbtmi	r4, [sp], #-3374	; 0xfffff2d2
    2f4c:	stcmi	7, cr14, [lr, #-804]!	; 0xfffffcdc
    2f50:	blvs	ffad414c <__assert_fail@plt+0xffad23dc>
    2f54:	bmi	b6fc08 <__assert_fail@plt+0xb6de98>
    2f58:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    2f5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f60:	subsmi	r9, sl, r7, lsl #22
    2f64:	strtmi	sp, [r0], -r1, asr #2
    2f68:	pop	{r0, r3, ip, sp, pc}
    2f6c:			; <UNDEFINED> instruction: 0xf7fe40f0
    2f70:	blmi	9f2394 <__assert_fail@plt+0x9f0624>
    2f74:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2f78:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2f7c:			; <UNDEFINED> instruction: 0xf7fe6800
    2f80:	bmi	93e5b8 <__assert_fail@plt+0x93c848>
    2f84:	strls	r2, [r0, #-257]	; 0xfffffeff
    2f88:			; <UNDEFINED> instruction: 0x4603447a
    2f8c:	blmi	8a7b98 <__assert_fail@plt+0x8a5e28>
    2f90:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    2f94:	mrc	7, 1, APSR_nzcv, cr12, cr14, {7}
    2f98:			; <UNDEFINED> instruction: 0xf7fe4638
    2f9c:			; <UNDEFINED> instruction: 0x2700ecb0
    2fa0:	ldmdami	fp, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    2fa4:	bmi	754858 <__assert_fail@plt+0x752ae8>
    2fa8:	ldmdapl	r0!, {r0, r8, sp}
    2fac:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2fb0:	mcr	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2fb4:	mvnvs	r2, #67108864	; 0x4000000
    2fb8:	blmi	57cef4 <__assert_fail@plt+0x57b184>
    2fbc:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2fc0:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    2fc4:			; <UNDEFINED> instruction: 0xf7fe6800
    2fc8:	bmi	57e570 <__assert_fail@plt+0x57c800>
    2fcc:	strls	r2, [r0, #-257]	; 0xfffffeff
    2fd0:			; <UNDEFINED> instruction: 0x4603447a
    2fd4:	blmi	4e7be0 <__assert_fail@plt+0x4e5e70>
    2fd8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    2fdc:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    2fe0:			; <UNDEFINED> instruction: 0xf7fe4638
    2fe4:	strcs	lr, [r0, -ip, lsl #25]
    2fe8:			; <UNDEFINED> instruction: 0xf7fee7a3
    2fec:	svclt	0x0000ecd2
    2ff0:	andeq	r5, r1, sl, asr #30
    2ff4:	andeq	r0, r0, r8, ror #3
    2ff8:	andeq	r5, r1, lr, lsr #30
    2ffc:	andeq	r4, r0, r2, ror sl
    3000:	andeq	r5, r1, sl, lsr #29
    3004:	andeq	r4, r0, sl, asr #19
    3008:	muleq	r1, ip, r1
    300c:	andeq	r5, r1, r6, lsl #29
    3010:	strdeq	r0, [r0], -r8
    3014:	andeq	r4, r0, r0, lsr #20
    3018:	andeq	r6, r1, sl, asr r1
    301c:	andeq	r4, r0, r4, lsr #19
    3020:			; <UNDEFINED> instruction: 0x000049b0
    3024:	andeq	r6, r1, r2, lsl r1
    3028:	mvnsmi	lr, sp, lsr #18
    302c:	bmi	1914888 <__assert_fail@plt+0x1912b18>
    3030:	blmi	192f258 <__assert_fail@plt+0x192d4e8>
    3034:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    3038:	strmi	r9, [r8], -r3, lsl #2
    303c:	ldmpl	r3, {r1, r5, r6, r8, r9, sl, fp, lr}^
    3040:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    3044:			; <UNDEFINED> instruction: 0xf04f9307
    3048:			; <UNDEFINED> instruction: 0xf7fe0300
    304c:	andcc	lr, r1, r4, ror sp
    3050:	stccs	0, cr9, [r0], {4}
    3054:	tstcs	r0, sp, asr #32
    3058:			; <UNDEFINED> instruction: 0xf7fe4608
    305c:			; <UNDEFINED> instruction: 0xf7feedf8
    3060:			; <UNDEFINED> instruction: 0x4606ec92
    3064:	suble	r2, r2, r0, lsl #16
    3068:	andcs	r4, r0, r1, lsr #12
    306c:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    3070:			; <UNDEFINED> instruction: 0xf7fe200e
    3074:	ldrtmi	lr, [r1], -r4, lsl #28
    3078:	andcs	r4, r0, r0, lsl #13
    307c:	stcl	7, cr15, [r6, #1016]!	; 0x3f8
    3080:			; <UNDEFINED> instruction: 0xf7fe4630
    3084:	blls	13e17c <__assert_fail@plt+0x13c40c>
    3088:	andls	r0, r6, r8, lsl r1
    308c:			; <UNDEFINED> instruction: 0xf7febb4d
    3090:			; <UNDEFINED> instruction: 0x4604ecf2
    3094:	cmplt	r4, #83886080	; 0x5000000
    3098:	strbmi	r4, [r1], -ip, asr #16
    309c:			; <UNDEFINED> instruction: 0xf7fe4478
    30a0:	mcrrne	12, 15, lr, r3, cr0
    30a4:	rsble	r4, r3, r6, lsl #12
    30a8:	bge	1adcc4 <__assert_fail@plt+0x1abf54>
    30ac:	andls	sl, r0, #49152	; 0xc000
    30b0:			; <UNDEFINED> instruction: 0xf7feaa04
    30b4:			; <UNDEFINED> instruction: 0x4603ebd4
    30b8:			; <UNDEFINED> instruction: 0x461e4630
    30bc:	bl	ff2410bc <__assert_fail@plt+0xff23f34c>
    30c0:	eorsle	r3, r8, r1, lsl #12
    30c4:	blcs	29cdc <__assert_fail@plt+0x27f6c>
    30c8:	bmi	10775a4 <__assert_fail@plt+0x1075834>
    30cc:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    30d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30d4:	subsmi	r9, sl, r7, lsl #22
    30d8:			; <UNDEFINED> instruction: 0x4620d170
    30dc:	pop	{r3, ip, sp, pc}
    30e0:			; <UNDEFINED> instruction: 0xf00481f0
    30e4:	strmi	pc, [r4], -pc, asr #17
    30e8:	cfstrscs	mvf9, [r0], {5}
    30ec:	strcs	sp, [r0], #-468	; 0xfffffe2c
    30f0:	ldcmi	7, cr14, [r8], #-940	; 0xfffffc54
    30f4:	blvs	ff8d42ec <__assert_fail@plt+0xff8d257c>
    30f8:	hvclt	56083	; 0xdb13
    30fc:			; <UNDEFINED> instruction: 0xf8c2f004
    3100:	stccs	6, cr4, [r0], {4}
    3104:	stmdbls	r3, {r0, r5, r6, r7, ip, lr, pc}
    3108:			; <UNDEFINED> instruction: 0xf7fe4620
    310c:	ldrb	lr, [ip, sl, lsl #25]
    3110:	ldc	7, cr15, [r0], #1016	; 0x3f8
    3114:	ldrb	r4, [r4, r4, lsl #12]!
    3118:	strtmi	r4, [r3], -pc, lsr #16
    311c:	tstcs	r1, pc, lsr #20
    3120:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    3124:			; <UNDEFINED> instruction: 0xf7fe6800
    3128:	movwcs	lr, #7540	; 0x1d74
    312c:	mvnvs	r9, #4, 16	; 0x40000
    3130:	rscle	r2, sp, r0, lsl #26
    3134:	blmi	a3d0c4 <__assert_fail@plt+0xa3b354>
    3138:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    313c:	svceq	0x0000f1b8
    3140:			; <UNDEFINED> instruction: 0xf7fed034
    3144:	stmdavs	r0, {r1, r5, r8, sl, fp, sp, lr, pc}
    3148:	stc	7, cr15, [r6], #1016	; 0x3f8
    314c:	tstcs	r1, r4, lsr #20
    3150:	andhi	pc, r0, sp, asr #17
    3154:			; <UNDEFINED> instruction: 0x4603447a
    3158:	blmi	8a7d64 <__assert_fail@plt+0x8a5ff4>
    315c:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    3160:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    3164:	mvnlt	r4, r0, lsr #12
    3168:			; <UNDEFINED> instruction: 0xf0042400
    316c:			; <UNDEFINED> instruction: 0xe7acf915
    3170:	ldmpl	fp!, {r0, r3, r4, r8, r9, fp, lr}^
    3174:			; <UNDEFINED> instruction: 0xf1b8681e
    3178:	andsle	r0, fp, r0, lsl #30
    317c:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    3180:			; <UNDEFINED> instruction: 0xf7fe6800
    3184:	bmi	63e3b4 <__assert_fail@plt+0x63c644>
    3188:			; <UNDEFINED> instruction: 0xf8cd2101
    318c:	ldrbtmi	r8, [sl], #-0
    3190:	movwls	r4, #5635	; 0x1603
    3194:			; <UNDEFINED> instruction: 0x46304b15
    3198:			; <UNDEFINED> instruction: 0xf7fe447b
    319c:			; <UNDEFINED> instruction: 0x4620ed3a
    31a0:	mvnle	r2, r0, lsl #26
    31a4:			; <UNDEFINED> instruction: 0xf7fe462c
    31a8:	str	lr, [lr, sl, lsr #23]
    31ac:	ldrdhi	pc, [r0], #-143	; 0xffffff71
    31b0:			; <UNDEFINED> instruction: 0xe7c644f8
    31b4:	ldrsbthi	pc, [ip], -pc	; <UNPREDICTABLE>
    31b8:			; <UNDEFINED> instruction: 0xe7df44f8
    31bc:	bl	ffa411bc <__assert_fail@plt+0xffa3f44c>
    31c0:	andeq	r5, r1, sl, lsr #27
    31c4:	andeq	r0, r0, r8, ror #3
    31c8:	andeq	r5, r1, r0, lsr #27
    31cc:	ldrdeq	r4, [r0], -ip
    31d0:	andeq	r5, r1, r2, lsl sp
    31d4:	strdeq	r5, [r1], -r8
    31d8:	strdeq	r0, [r0], -r8
    31dc:	andeq	r4, r0, lr, lsr #16
    31e0:	andeq	r4, r0, r8, lsr #17
    31e4:	andeq	r5, r1, lr, lsl #31
    31e8:	andeq	r4, r0, r6, asr #16
    31ec:	andeq	r5, r1, r4, asr pc
    31f0:	andeq	r4, r0, r4, ror #14
    31f4:	andeq	r4, r0, ip, asr r7
    31f8:	blmi	fea95ca4 <__assert_fail@plt+0xfea93f34>
    31fc:	push	{r1, r3, r4, r5, r6, sl, lr}
    3200:			; <UNDEFINED> instruction: 0xf5ad47f0
    3204:	stmdavs	r5, {r2, r3, r6, r8, sl, fp, ip, sp, lr}
    3208:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    320c:			; <UNDEFINED> instruction: 0xf04f93cb
    3210:	cmnlt	sp, r0, lsl #6
    3214:			; <UNDEFINED> instruction: 0xf7fe4628
    3218:	bmi	fe8fe0f8 <__assert_fail@plt+0xfe8fc388>
    321c:	ldrbtmi	r4, [sl], #-2977	; 0xfffff45f
    3220:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3224:	subsmi	r9, sl, fp, asr #23
    3228:	teqhi	r8, r0, asr #32	; <UNPREDICTABLE>
    322c:	cfstr64vc	mvdx15, [ip, #-52]	; 0xffffffcc
    3230:			; <UNDEFINED> instruction: 0x87f0e8bd
    3234:	strmi	r6, [r4], -r6, asr #25
    3238:	eorsle	r2, r4, r0, lsl #28
    323c:	tstlt	pc, #4544	; 0x11c0
    3240:			; <UNDEFINED> instruction: 0xf7fea805
    3244:	stmdacs	r0, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    3248:	stclvs	0, cr13, [r6], #248	; 0xf8
    324c:	stmiavc	lr, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    3250:	bicslt	r6, pc, r7, ror #26
    3254:	biccs	r4, r8, #9764864	; 0x950000
    3258:	andcs	r4, r1, #26214400	; 0x1900000
    325c:	smlsdxls	r2, r8, r4, r4
    3260:	strbmi	r9, [r0], -r0
    3264:			; <UNDEFINED> instruction: 0xf04f9601
    3268:			; <UNDEFINED> instruction: 0xf7fe0900
    326c:			; <UNDEFINED> instruction: 0x4628ed76
    3270:			; <UNDEFINED> instruction: 0xf8882300
    3274:			; <UNDEFINED> instruction: 0xf7fe30c7
    3278:	strbmi	lr, [r8], -r2, asr #22
    327c:	bl	fc127c <__assert_fail@plt+0xfbf50c>
    3280:			; <UNDEFINED> instruction: 0xf7fe4640
    3284:	strb	lr, [r8, r0, lsl #23]
    3288:	stmiavc	lr, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    328c:	stcmi	6, cr4, [r8], {185}	; 0xb9
    3290:	ldrmi	r2, [r9], -r8, asr #7
    3294:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    3298:	strls	r4, [r1], -r0, asr #12
    329c:	strls	r4, [r0], #-1597	; 0xfffff9c3
    32a0:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    32a4:	bmi	fe0fd238 <__assert_fail@plt+0xfe0fb4c8>
    32a8:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    32ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    32b0:	subsmi	r9, sl, fp, asr #23
    32b4:	rscshi	pc, r2, r0, asr #32
    32b8:	ldrbtmi	r4, [r8], #-2175	; 0xfffff781
    32bc:	cfstr64vc	mvdx15, [ip, #-52]	; 0xffffffcc
    32c0:			; <UNDEFINED> instruction: 0x47f0e8bd
    32c4:	bllt	17412c4 <__assert_fail@plt+0x173f554>
    32c8:			; <UNDEFINED> instruction: 0xf10d6d67
    32cc:			; <UNDEFINED> instruction: 0xf50d0055
    32d0:	ldrtmi	r7, [r9], -lr, asr #17
    32d4:	b	ff3c12d4 <__assert_fail@plt+0xff3bf564>
    32d8:	stmdacs	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr}
    32dc:			; <UNDEFINED> instruction: 0xf50dd1ba
    32e0:	bmi	1da1620 <__assert_fail@plt+0x1d9f8b0>
    32e4:	bicvc	pc, r8, #1325400064	; 0x4f000000
    32e8:	ldrmi	r9, [r9], -r1, lsl #12
    32ec:			; <UNDEFINED> instruction: 0x4640447a
    32f0:	andcs	r9, r1, #0, 4
    32f4:	ldrsbls	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    32f8:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    32fc:			; <UNDEFINED> instruction: 0x46404970
    3300:	orrpl	pc, pc, r8, lsl #17
    3304:			; <UNDEFINED> instruction: 0xf7fe4479
    3308:			; <UNDEFINED> instruction: 0x4606ead4
    330c:	strmi	fp, [r3], -r0, ror #3
    3310:	addne	pc, pc, #64, 4
    3314:	strbmi	r2, [r0], -r1, lsl #2
    3318:	bl	fe3c1318 <__assert_fail@plt+0xfe3bf5a8>
    331c:			; <UNDEFINED> instruction: 0xf5b74607
    3320:	ldrtmi	r7, [r0], -r7, asr #31
    3324:			; <UNDEFINED> instruction: 0xf7fed812
    3328:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    332c:	adcshi	pc, r1, r0, asr #32
    3330:			; <UNDEFINED> instruction: 0xf7fe4630
    3334:	teqlt	pc, sl, ror ip	; <UNPREDICTABLE>
    3338:	ldrdcs	pc, [r0], -r8
    333c:	movtne	pc, #57926	; 0xe246	; <UNPREDICTABLE>
    3340:	msrpl	SPSR_fsc, #1610612748	; 0x6000000c
    3344:	mulle	r4, sl, r2
    3348:	str	r6, [r1, r6, ror #25]
    334c:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    3350:			; <UNDEFINED> instruction: 0xf8b8e7f2
    3354:			; <UNDEFINED> instruction: 0xf6402004
    3358:	addsmi	r1, sl, #-402653184	; 0xe8000000
    335c:	ldmdbmi	r9, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    3360:	ldrbvc	pc, [r1], sp, lsl #10	; <UNPREDICTABLE>
    3364:	beq	3f4a8 <__assert_fail@plt+0x3d738>
    3368:			; <UNDEFINED> instruction: 0x46304479
    336c:	b	fe54136c <__assert_fail@plt+0xfe53f5fc>
    3370:	ldrbtmi	r4, [r9], #-2389	; 0xfffff6ab
    3374:	movweq	lr, #2824	; 0xb08
    3378:	strbmi	r3, [r0], #-7
    337c:	andge	pc, r6, r3, lsl #17
    3380:	b	16c1380 <__assert_fail@plt+0x16bf610>
    3384:	sbcsle	r2, pc, r0, lsl #16
    3388:	andcs	r3, sl, #6
    338c:			; <UNDEFINED> instruction: 0xf7fe4651
    3390:	strmi	lr, [r1, #2686]	; 0xa7e
    3394:			; <UNDEFINED> instruction: 0x4630d1d8
    3398:	b	ffd41398 <__assert_fail@plt+0xffd3f628>
    339c:	strmi	r6, [r7], -r6, ror #25
    33a0:			; <UNDEFINED> instruction: 0xf43f2800
    33a4:	stclmi	15, cr10, [r9, #-340]	; 0xfffffeac
    33a8:	ldrmi	r2, [r9], -r8, asr #7
    33ac:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
    33b0:	strls	r4, [r1], -r0, asr #12
    33b4:			; <UNDEFINED> instruction: 0xf7fe9500
    33b8:	stmdbmi	r5, {r4, r6, r7, sl, fp, sp, lr, pc}^
    33bc:			; <UNDEFINED> instruction: 0xf8884640
    33c0:	ldrbtmi	sl, [r9], #-199	; 0xffffff39
    33c4:	b	1d413c4 <__assert_fail@plt+0x1d3f654>
    33c8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    33cc:	strmi	sp, [r3], -r5, asr #32
    33d0:	smlabtcs	r1, r7, r2, r2
    33d4:			; <UNDEFINED> instruction: 0xf7fe4640
    33d8:			; <UNDEFINED> instruction: 0x4605eb30
    33dc:	strbmi	r2, [r8], -r6, asr #27
    33e0:			; <UNDEFINED> instruction: 0xf7fed838
    33e4:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr, pc}
    33e8:	strbmi	sp, [r8], -r7, asr #2
    33ec:	ldc	7, cr15, [ip], {254}	; 0xfe
    33f0:	eorsle	r2, r9, r0, lsl #26
    33f4:	addsne	pc, fp, #-805306368	; 0xd0000000
    33f8:	movwcs	r1, #3688	; 0xe68
    33fc:			; <UNDEFINED> instruction: 0xf8122620
    3400:	ldmdblt	r1, {r0, r8, r9, sl, fp, ip}
    3404:	svclt	0x00884298
    3408:	movwcc	r7, #4118	; 0x1016
    340c:	ldmle	r6!, {r0, r2, r3, r4, r7, r9, lr}^
    3410:	strbmi	r2, [r0], -r0, lsl #26
    3414:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3418:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    341c:	andcc	pc, r5, r8, lsl #16
    3420:	b	fec41420 <__assert_fail@plt+0xfec3f6b0>
    3424:	stclvs	13, cr6, [r6], #404	; 0x194
    3428:	svclt	0x00142800
    342c:	ldrtmi	r4, [sl], -r2, lsl #12
    3430:	stccs	6, cr4, [r0, #-516]	; 0xfffffdfc
    3434:	svcge	0x002bf43f
    3438:	biccs	r4, r8, #9728	; 0x2600
    343c:	ldrmi	r9, [r9], -r3, lsl #4
    3440:	strls	r4, [r2, #-1148]	; 0xfffffb84
    3444:	strbmi	r2, [r0], -r1, lsl #4
    3448:	ldrtmi	r9, [sp], -r1, lsl #12
    344c:			; <UNDEFINED> instruction: 0xf7fe9400
    3450:	str	lr, [ip, -r4, lsl #25]
    3454:	bl	ffa41454 <__assert_fail@plt+0xffa3f6e4>
    3458:	stclvs	7, cr14, [r5, #-816]!	; 0xfffffcd0
    345c:	stccs	12, cr6, [r0, #-920]	; 0xfffffc68
    3460:	svcge	0x0015f43f
    3464:			; <UNDEFINED> instruction: 0xe7e7463a
    3468:			; <UNDEFINED> instruction: 0xf04f6d65
    346c:			; <UNDEFINED> instruction: 0x6ce60900
    3470:			; <UNDEFINED> instruction: 0xf43f2d00
    3474:	ldrtmi	sl, [sl], -ip, lsl #30
    3478:			; <UNDEFINED> instruction: 0x4648e7de
    347c:	bl	ff54147c <__assert_fail@plt+0xff53f70c>
    3480:	stclvs	13, cr6, [r6], #404	; 0x194
    3484:	stccs	6, cr4, [r0, #-676]	; 0xfffffd5c
    3488:	svcge	0x0001f43f
    348c:			; <UNDEFINED> instruction: 0x463a46d1
    3490:			; <UNDEFINED> instruction: 0x4630e7d2
    3494:	bl	ff241494 <__assert_fail@plt+0xff23f724>
    3498:	ldrb	r6, [r9], r6, ror #25
    349c:	b	1e4149c <__assert_fail@plt+0x1e3f72c>
    34a0:	andeq	r5, r1, r4, ror #23
    34a4:	andeq	r0, r0, r8, ror #3
    34a8:	andeq	r5, r1, r2, asr #23
    34ac:	andeq	r4, r0, r0, lsr r8
    34b0:	ldrdeq	r4, [r0], -lr
    34b4:	andeq	r5, r1, r6, lsr fp
    34b8:	andeq	r5, r1, r2, lsr lr
    34bc:	andeq	r4, r0, ip, lsr r7
    34c0:	andeq	r4, r0, r8, lsr r7
    34c4:	andeq	r5, r0, r8, asr #2
    34c8:	ldrdeq	r4, [r0], -r6
    34cc:	andeq	r4, r0, r2, lsr #13
    34d0:	andeq	r4, r0, sl, ror r6
    34d4:	andeq	r4, r0, r4, lsr #12
    34d8:	ldrsbgt	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    34dc:	svcmi	0x00f0e92d
    34e0:	cfstrs	mvf4, [sp, #-1008]!	; 0xfffffc10
    34e4:	strmi	r8, [r8], r2, lsl #22
    34e8:	ldrsbpl	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
    34ec:	ldm	ip!, {r0, r1, r2, r4, r9, sl, lr}
    34f0:			; <UNDEFINED> instruction: 0xf8df000f
    34f4:	ldrdlt	lr, [sp], ip
    34f8:	mcrge	12, 0, r4, cr6, cr6, {3}
    34fc:			; <UNDEFINED> instruction: 0xf8df44fe
    3500:			; <UNDEFINED> instruction: 0xf8dcb1d8
    3504:			; <UNDEFINED> instruction: 0xf85ec000
    3508:	ldrbtmi	r4, [fp], #4
    350c:	strls	r6, [fp], #-2084	; 0xfffff7dc
    3510:	streq	pc, [r0], #-79	; 0xffffffb1
    3514:	strgt	r4, [pc], #-1588	; 351c <__assert_fail@plt+0x17ac>
    3518:	andgt	pc, r0, r4, lsl #17
    351c:			; <UNDEFINED> instruction: 0xf0002d00
    3520:			; <UNDEFINED> instruction: 0xf5b78087
    3524:	ssatmi	r7, #27, r6, lsl #31
    3528:			; <UNDEFINED> instruction: 0xf44fbf28
    352c:	bl	2a1f8c <__assert_fail@plt+0x2a021c>
    3530:	andscc	r0, r1, sl, asr #32
    3534:	cdp2	0, 10, cr15, cr6, cr3, {0}
    3538:	stmdacs	r0, {r0, r7, r9, sl, lr}
    353c:			; <UNDEFINED> instruction: 0x4634d078
    3540:	stcgt	6, cr4, [pc], {6}
    3544:			; <UNDEFINED> instruction: 0xf8c97824
    3548:			; <UNDEFINED> instruction: 0xf8c90000
    354c:			; <UNDEFINED> instruction: 0xf8c91004
    3550:			; <UNDEFINED> instruction: 0xf8c92008
    3554:			; <UNDEFINED> instruction: 0xf806300c
    3558:	orrslt	r4, pc, #16, 30	; 0x40
    355c:			; <UNDEFINED> instruction: 0x465a4b5f
    3560:	bpl	43ed88 <__assert_fail@plt+0x43d018>
    3564:	ldrbtmi	r4, [fp], #-1739	; 0xfffff935
    3568:	ldrbcc	pc, [pc, r8, lsl #2]!	; <UNPREDICTABLE>
    356c:			; <UNDEFINED> instruction: 0x461d4691
    3570:	blcs	83b5a8 <__assert_fail@plt+0x839838>
    3574:	streq	pc, [r2], #-260	; 0xfffffefc
    3578:	streq	lr, [r8], #-2980	; 0xfffff45c
    357c:	andeq	pc, r1, #-2147483647	; 0x80000001
    3580:			; <UNDEFINED> instruction: 0x232bbf08
    3584:	eorsvc	r4, r3, r2, lsr #11
    3588:	ldmdble	r6, {r1, r2, r4, r9, sl, lr}
    358c:			; <UNDEFINED> instruction: 0xf817463c
    3590:	blcs	ad319c <__assert_fail@plt+0xad142c>
    3594:	blcs	7f31fc <__assert_fail@plt+0x7f148c>
    3598:	strcc	sp, [r2], #-2283	; 0xfffff715
    359c:	movwls	r4, #5680	; 0x1630
    35a0:	streq	lr, [r8], #-2980	; 0xfffff45c
    35a4:	mvnscc	pc, #79	; 0x4f
    35a8:	tstcs	r4, r1, lsl #4
    35ac:			; <UNDEFINED> instruction: 0xf7fe9500
    35b0:	strmi	lr, [r2, #3028]!	; 0xbd4
    35b4:	streq	pc, [r3], -r6, lsl #2
    35b8:	cdp	8, 1, cr13, cr8, cr8, {7}
    35bc:			; <UNDEFINED> instruction: 0x464b5a10
    35c0:			; <UNDEFINED> instruction: 0x469b46d9
    35c4:	strtmi	r4, [r8], -r9, asr #12
    35c8:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35cc:	strbmi	r4, [r8], -r7, lsl #12
    35d0:	cdp2	0, 14, cr15, cr2, cr3, {0}
    35d4:	cmnle	fp, r0, lsl #30
    35d8:	stcge	14, cr10, [r4], {5}
    35dc:			; <UNDEFINED> instruction: 0x46b846b9
    35e0:			; <UNDEFINED> instruction: 0x46214632
    35e4:			; <UNDEFINED> instruction: 0xf7fe4628
    35e8:	strmi	lr, [r3], -ip, lsr #22
    35ec:	stmdacs	r0, {r0, r1, ip, pc}
    35f0:	stmdals	r4, {r2, r4, r6, r8, ip, lr, pc}
    35f4:	blcs	8e1608 <__assert_fail@plt+0x8df898>
    35f8:	bls	1779c8 <__assert_fail@plt+0x175c58>
    35fc:	rscle	r2, pc, r0, lsl #20
    3600:	eorsle	r2, lr, r5, asr #22
    3604:			; <UNDEFINED> instruction: 0xd1222b43
    3608:	blcs	106171c <__assert_fail@plt+0x105f9ac>
    360c:	stmvc	r3, {r3, r5, r6, r7, r8, ip, lr, pc}
    3610:	mvnle	r2, lr, asr #22
    3614:			; <UNDEFINED> instruction: 0xf01378c3
    3618:	ldrdle	r0, [r1, #255]!	; 0xff
    361c:	svccs	0x0064464f
    3620:	msreq	SPSR_xc, #111	; 0x6f
    3624:	strbcs	fp, [r4, -r8, lsr #31]!
    3628:	svclt	0x00b8429f
    362c:	and	r4, r0, pc, lsl r6
    3630:	bmi	acd238 <__assert_fail@plt+0xacb4c8>
    3634:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    3638:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    363c:	subsmi	r9, sl, fp, lsl #22
    3640:	ldrtmi	sp, [r8], -r2, asr #2
    3644:	ldc	0, cr11, [sp], #52	; 0x34
    3648:	pop	{r1, r8, r9, fp, pc}
    364c:	blcs	1127614 <__assert_fail@plt+0x11258a4>
    3650:	bcs	b7d70 <__assert_fail@plt+0xb6000>
    3654:	svclt	0x008c7843
    3658:	andcs	r2, r1, #0, 4
    365c:	svclt	0x00182b20
    3660:	andeq	pc, r1, #66	; 0x42
    3664:			; <UNDEFINED> instruction: 0xd1bb2a00
    3668:	svceq	0x0000f1b8
    366c:			; <UNDEFINED> instruction: 0x4641d1b8
    3670:	andcs	r3, sl, #2
    3674:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3678:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    367c:	andls	r4, r3, r1, lsl #13
    3680:	stmdavc	r3, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    3684:	andle	r2, r5, lr, asr #22
    3688:			; <UNDEFINED> instruction: 0xd1a92b52
    368c:	blcs	14a18a0 <__assert_fail@plt+0x149fb30>
    3690:	ldr	sp, [pc, r6, lsr #3]!
    3694:	blcs	11218a8 <__assert_fail@plt+0x111fb38>
    3698:	ldr	sp, [fp, r2, lsr #3]!
    369c:	tstcs	r1, r1, lsl r8
    36a0:			; <UNDEFINED> instruction: 0xf85b4a11
    36a4:	ldrbtmi	r0, [sl], #-0
    36a8:			; <UNDEFINED> instruction: 0xf7fe6800
    36ac:			; <UNDEFINED> instruction: 0xe7c0eab2
    36b0:	ldrtmi	r4, [fp], -ip, lsl #16
    36b4:	tstcs	r1, sp, lsl #20
    36b8:			; <UNDEFINED> instruction: 0xf85b2700
    36bc:	ldrbtmi	r0, [sl], #-0
    36c0:			; <UNDEFINED> instruction: 0xf7fe6800
    36c4:	ldr	lr, [r4, r6, lsr #21]!
    36c8:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36cc:	andeq	r4, r0, r4, lsl #12
    36d0:	andeq	r5, r1, r4, ror #17
    36d4:	andeq	r0, r0, r8, ror #3
    36d8:	ldrdeq	r5, [r1], -r6
    36dc:	andeq	r4, r0, r2, lsr r5
    36e0:	andeq	r5, r1, sl, lsr #15
    36e4:	strdeq	r0, [r0], -r8
    36e8:	andeq	r4, r0, lr, lsl r4
    36ec:	andeq	r4, r0, r2, ror #7
    36f0:			; <UNDEFINED> instruction: 0x4605b570
    36f4:	movwvs	lr, #31184	; 0x79d0
    36f8:	movwlt	fp, #24915	; 0x6153
    36fc:	svcvs	0x0000f5b1
    3700:			; <UNDEFINED> instruction: 0xf44fbfb8
    3704:	addmi	r6, fp, #0, 2
    3708:	blle	214f40 <__assert_fail@plt+0x2131d0>
    370c:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    3710:			; <UNDEFINED> instruction: 0xf5b1bb06
    3714:	svclt	0x00b86f00
    3718:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    371c:	ldrtmi	r4, [r0], -ip, lsl #12
    3720:			; <UNDEFINED> instruction: 0xf0034621
    3724:	strmi	pc, [r6], -sp, ror #28
    3728:	stmib	r5, {r3, r4, r8, ip, sp, pc}^
    372c:	ldrtmi	r0, [r0], -r7, lsl #8
    3730:	stmibvs	r8!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    3734:	cdp2	0, 3, cr15, cr0, cr3, {0}
    3738:	strvs	lr, [r7], -r5, asr #19
    373c:	blmi	2fd6dc <__assert_fail@plt+0x2fb96c>
    3740:	rsbscs	pc, lr, #64, 4
    3744:	stmdami	fp, {r1, r3, r8, fp, lr}
    3748:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    374c:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    3750:	bl	3c1750 <__assert_fail@plt+0x3bf9e0>
    3754:			; <UNDEFINED> instruction: 0xf44f4b08
    3758:	stmdbmi	r8, {r5, r9, ip, sp, lr}
    375c:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    3760:	tstcc	ip, #2030043136	; 0x79000000
    3764:			; <UNDEFINED> instruction: 0xf7fe4478
    3768:	svclt	0x0000eb04
    376c:	andeq	r4, r0, r4, ror #15
    3770:	andeq	r4, r0, r2, lsl r0
    3774:	andeq	r4, r0, sl, lsr #7
    3778:	andeq	r4, r0, lr, asr #15
    377c:	strdeq	r3, [r0], -ip
    3780:	andeq	r4, r0, r0, lsr #7
    3784:	blmi	fe6161e8 <__assert_fail@plt+0xfe614478>
    3788:	push	{r1, r3, r4, r5, r6, sl, lr}
    378c:	strdlt	r4, [r5], r0
    3790:			; <UNDEFINED> instruction: 0x460658d3
    3794:	ldmdavs	fp, {r0, r2, r4, r7, r8, sl, fp, lr}
    3798:			; <UNDEFINED> instruction: 0xf04f9303
    379c:	blmi	fe5043a4 <__assert_fail@plt+0xfe502634>
    37a0:	stmiapl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    37a4:	msreq	CPSR_, r4, lsl #2
    37a8:	andseq	pc, ip, r4, lsl #2
    37ac:	mcr2	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    37b0:	tstcs	r0, r0, lsr #12
    37b4:			; <UNDEFINED> instruction: 0xff9cf7ff
    37b8:	blcs	1df4c <__assert_fail@plt+0x1c1dc>
    37bc:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
    37c0:	ldrdcc	pc, [r0], r4
    37c4:			; <UNDEFINED> instruction: 0xf0002b00
    37c8:	stmiavs	r2!, {r0, r2, r3, r7, pc}^
    37cc:	rsbvs	r2, r7, #0, 14
    37d0:			; <UNDEFINED> instruction: 0xf0002a00
    37d4:	svcvs	0x006080cf
    37d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    37dc:	ldmdahi	sl, {r2, r6, r7, r8, fp, sp, lr, pc}
    37e0:	rsbshi	pc, r0, r4, asr #17
    37e4:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37e8:	strtmi	r4, [r0], -r2, lsl #23
    37ec:	ldmdahi	sp, {r2, r6, r7, r8, fp, sp, lr, pc}
    37f0:	addhi	pc, r8, r4, asr #17
    37f4:	rsbshi	pc, ip, r4, asr #17
    37f8:	sbcsvs	pc, r4, r4, asr #17
    37fc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3800:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    3804:	sbcshi	pc, r4, r4, asr #17
    3808:			; <UNDEFINED> instruction: 0xb1234605
    380c:			; <UNDEFINED> instruction: 0xf7fe4618
    3810:			; <UNDEFINED> instruction: 0xf8c4e876
    3814:			; <UNDEFINED> instruction: 0xf8d48008
    3818:	smlawblt	r0, r0, r0, r0
    381c:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3820:			; <UNDEFINED> instruction: 0xf8c42300
    3824:	svccs	0x00003080
    3828:	svcvs	0x00a3d135
    382c:			; <UNDEFINED> instruction: 0xf8c42200
    3830:	blcs	ba68 <__assert_fail@plt+0x9cf8>
    3834:	stfcsd	f5, [r0, #-220]	; 0xffffff24
    3838:	strcs	fp, [r0, -r8, lsr #31]
    383c:			; <UNDEFINED> instruction: 0xb1bddb3e
    3840:	ldrdcc	pc, [r8], r4
    3844:			; <UNDEFINED> instruction: 0xf0402b00
    3848:	stmibvs	r1!, {r0, r2, r3, r4, r5, r7, pc}^
    384c:	tstls	r1, r8, lsl #12
    3850:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3854:	strmi	r9, [r2], -r1, lsl #18
    3858:			; <UNDEFINED> instruction: 0xf7fe4630
    385c:			; <UNDEFINED> instruction: 0x4605e990
    3860:			; <UNDEFINED> instruction: 0xf0002800
    3864:			; <UNDEFINED> instruction: 0xf8d480a8
    3868:	blcs	fb80 <__assert_fail@plt+0xde10>
    386c:	addhi	pc, r8, r0, asr #32
    3870:	msreq	CPSR_, r4, lsl #2
    3874:	andseq	pc, ip, r4, lsl #2
    3878:	ldc2l	7, cr15, [ip, #1016]!	; 0x3f8
    387c:	blmi	16961fc <__assert_fail@plt+0x169448c>
    3880:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3884:	blls	dd8f4 <__assert_fail@plt+0xdbb84>
    3888:			; <UNDEFINED> instruction: 0xf040405a
    388c:	strtmi	r8, [r8], -r8, lsr #1
    3890:	pop	{r0, r2, ip, sp, pc}
    3894:	movwcs	r8, #1008	; 0x3f0
    3898:	svcvs	0x00a360e3
    389c:			; <UNDEFINED> instruction: 0xf8c42200
    38a0:	blcs	bad8 <__assert_fail@plt+0x9d68>
    38a4:	bmi	1577bc8 <__assert_fail@plt+0x1575e58>
    38a8:	ldmdbmi	r5, {r4, r5, r9, sl, lr}^
    38ac:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    38b0:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38b4:	svclt	0x00a82d00
    38b8:	ble	ff00d4c0 <__assert_fail@plt+0xff00b750>
    38bc:	msreq	CPSR_, r4, lsl #2
    38c0:	andseq	pc, ip, r4, lsl #2
    38c4:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
    38c8:	blcs	1f45c <__assert_fail@plt+0x1d6ec>
    38cc:	tanvssz	f5, #0.5
    38d0:	rsbcs	r2, r3, r6, lsr #11
    38d4:	strpl	pc, [r0, #-704]	; 0xfffffd40
    38d8:	andpl	pc, r0, r0, asr #5
    38dc:	svclt	0x00082a00
    38e0:	strb	r4, [fp, r5, lsl #12]
    38e4:	ldrdcc	pc, [r4], #132	; 0x84
    38e8:			; <UNDEFINED> instruction: 0xf43f2b00
    38ec:			; <UNDEFINED> instruction: 0xf8d4af6e
    38f0:	stmdacs	r0, {r2, r3, r6, r7}
    38f4:	svcge	0x0069f43f
    38f8:	ldrdcc	pc, [r8], #132	; 0x84
    38fc:			; <UNDEFINED> instruction: 0xf47f2b00
    3900:	stmiavs	r7!, {r2, r5, r6, r8, r9, sl, fp, sp, pc}
    3904:			; <UNDEFINED> instruction: 0xf47f2f00
    3908:	stmdbge	r2, {r5, r6, r8, r9, sl, fp, sp, pc}
    390c:	strls	r2, [r2, -r1, lsl #6]
    3910:	sbccc	pc, r8, r4, asr #17
    3914:			; <UNDEFINED> instruction: 0xf85cf002
    3918:	strmi	r9, [r0], r2, lsl #22
    391c:			; <UNDEFINED> instruction: 0xf8c4b10b
    3920:			; <UNDEFINED> instruction: 0xf1b870c4
    3924:			; <UNDEFINED> instruction: 0xf43f0f00
    3928:			; <UNDEFINED> instruction: 0x4640af50
    392c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3930:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3934:	strbmi	r6, [r1], -r3, lsr #20
    3938:	bl	1527c <__assert_fail@plt+0x1350c>
    393c:	stmibvs	r0!, {r0, r3, r8, sl}^
    3940:	svclt	0x00a8429d
    3944:			; <UNDEFINED> instruction: 0x462a461d
    3948:	svc	0x00eaf7fd
    394c:	andcs	r6, r0, #3719168	; 0x38c000
    3950:	ldrbpl	r4, [sl, #-1600]	; 0xfffff9c0
    3954:			; <UNDEFINED> instruction: 0xf0033d01
    3958:	bmi	ac2ddc <__assert_fail@plt+0xac106c>
    395c:	ldrtmi	r4, [r0], -sl, lsr #18
    3960:			; <UNDEFINED> instruction: 0xf8c4447a
    3964:	ldrbtmi	r9, [r9], #-36	; 0xffffffdc
    3968:	svc	0x00ecf7fd
    396c:			; <UNDEFINED> instruction: 0xf43f2d00
    3970:			; <UNDEFINED> instruction: 0xe765af7f
    3974:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
    3978:	strcs	fp, [r1, -fp, lsr #3]
    397c:	str	r6, [sl, -r3, ror #1]!
    3980:	ldrdeq	pc, [ip], #132	; 0x84
    3984:	streq	pc, [r1, -r7, lsl #1]
    3988:	svclt	0x00082800
    398c:	svccs	0x00002700
    3990:	svcge	0x006ef43f
    3994:	ldrsbcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    3998:			; <UNDEFINED> instruction: 0xf43f2b00
    399c:	stmibvs	r1!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    39a0:			; <UNDEFINED> instruction: 0xf814f002
    39a4:	blmi	67d73c <__assert_fail@plt+0x67b9cc>
    39a8:			; <UNDEFINED> instruction: 0xe7e6447b
    39ac:			; <UNDEFINED> instruction: 0xf7ff4630
    39b0:			; <UNDEFINED> instruction: 0x6ee5f99b
    39b4:	strtmi	lr, [sl], -r2, ror #14
    39b8:	ldrtmi	r4, [r0], -r9, lsr #12
    39bc:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39c0:	ldrb	r4, [r0, -r5, lsl #12]
    39c4:			; <UNDEFINED> instruction: 0x46304a12
    39c8:	ldrbtmi	r4, [sl], #-2322	; 0xfffff6ee
    39cc:			; <UNDEFINED> instruction: 0xf7fd4479
    39d0:			; <UNDEFINED> instruction: 0xe73aefba
    39d4:	ldrbeq	pc, [r6, #-584]	; 0xfffffdb8	; <UNPREDICTABLE>
    39d8:	strpl	pc, [r0, #-704]	; 0xfffffd40
    39dc:			; <UNDEFINED> instruction: 0xf7fde74e
    39e0:	svclt	0x0000efd8
    39e4:	andeq	r5, r1, r8, asr r6
    39e8:	andeq	r0, r0, r8, ror #3
    39ec:	andeq	r5, r1, r0, asr #12
    39f0:	andeq	r0, r0, r4, lsl #4
    39f4:	ldrdeq	r0, [r0], -ip
    39f8:	andeq	r5, r1, r0, ror #10
    39fc:	muleq	r0, r0, r0
    3a00:	muleq	r0, r6, r0
    3a04:	andeq	r4, r0, r4, ror sp
    3a08:			; <UNDEFINED> instruction: 0x000041b2
    3a0c:	andeq	r4, r0, r8, ror #2
    3a10:	andeq	r4, r0, sl, lsl #26
    3a14:	andeq	r4, r0, r0, ror #2
    3a18:			; <UNDEFINED> instruction: 0x4605b570
    3a1c:	cmnlt	r1, r4, lsl r6
    3a20:	ldmdblt	sl, {r1, r2, r3, r9, sl, lr}
    3a24:			; <UNDEFINED> instruction: 0xf7fe4608
    3a28:	mcrrne	8, 8, lr, r4, cr6
    3a2c:	smlattlt	r8, r8, r9, r6
    3a30:	ldc2	0, cr15, [r2], #12
    3a34:	strvs	lr, [r7], #-2501	; 0xfffff63b
    3a38:	ldmdblt	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3a3c:	msreq	CPSR_, r0, lsl #2
    3a40:	pop	{r2, r3, r4, ip, sp}
    3a44:			; <UNDEFINED> instruction: 0xf7fe4070
    3a48:	blmi	172ea4 <__assert_fail@plt+0x171134>
    3a4c:	eorvc	pc, sp, #1325400064	; 0x4f000000
    3a50:	stmdami	r5, {r2, r8, fp, lr}
    3a54:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3a58:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    3a5c:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a60:	ldrdeq	r4, [r0], -r8
    3a64:	andeq	r3, r0, r6, lsl #26
    3a68:	andeq	r4, r0, r2, ror #1
    3a6c:	addlt	fp, r2, r0, lsl r5
    3a70:	andls	r4, r1, r2, lsl ip
    3a74:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a78:	stmdbls	r1, {r2, r3, r4, r5, r6, sl, lr}
    3a7c:	ldmdale	fp, {r4, r5, fp, sp}
    3a80:	stmdami	pc, {r1, r6, sl, fp, ip}	; <UNPREDICTABLE>
    3a84:	ldrbtmi	r2, [r8], #-818	; 0xfffffcce
    3a88:	svc	0x00bef7fd
    3a8c:			; <UNDEFINED> instruction: 0xf7fe2000
    3a90:	andcs	lr, r1, lr, lsr #18
    3a94:	blx	63faaa <__assert_fail@plt+0x63dd3a>
    3a98:			; <UNDEFINED> instruction: 0xf0032000
    3a9c:			; <UNDEFINED> instruction: 0xf003fae7
    3aa0:	blmi	243034 <__assert_fail@plt+0x2412c4>
    3aa4:			; <UNDEFINED> instruction: 0xf00358e0
    3aa8:	stmdami	r7, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    3aac:	andlt	r4, r2, r8, ror r4
    3ab0:			; <UNDEFINED> instruction: 0x4010e8bd
    3ab4:	stmdblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ab8:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3abc:	andeq	r5, r1, r8, ror #6
    3ac0:	andeq	r5, r1, r6, ror #12
    3ac4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3ac8:	andeq	r5, r1, ip, ror #10
    3acc:	ldrbmi	lr, [r0, sp, lsr #18]!
    3ad0:			; <UNDEFINED> instruction: 0xf8df4604
    3ad4:	ldrdlt	r9, [r2], r8
    3ad8:	ldrshlt	r4, [r8, #73]!	; 0x49
    3adc:			; <UNDEFINED> instruction: 0x460d4f34
    3ae0:	ldrsbhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    3ae4:	ldrbtmi	r4, [r8], #1151	; 0x47f
    3ae8:	andcs	lr, sl, #7
    3aec:	ldrtmi	r4, [r0], -r1, asr #12
    3af0:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3af4:	stfccd	f3, [r1], {248}	; 0xf8
    3af8:	ssatmi	sp, #11, r0
    3afc:	blvs	141c58 <__assert_fail@plt+0x13fee8>
    3b00:			; <UNDEFINED> instruction: 0x46304639
    3b04:	mrc	7, 5, APSR_nzcv, cr6, cr13, {7}
    3b08:	mvnle	r2, r0, lsl #16
    3b0c:	ldrdeq	pc, [r4], -sl
    3b10:	stfmid	f3, [r9], #-96	; 0xffffffa0
    3b14:	cfstrsvs	mvf4, [r3], #-496	; 0xfffffe10
    3b18:	strcs	fp, [r1], #-883	; 0xfffffc8d
    3b1c:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    3b20:	svc	0x009cf7fd
    3b24:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    3b28:	svclt	0x00182b00
    3b2c:	strtmi	r2, [r0], -r1, lsl #8
    3b30:	pop	{r1, ip, sp, pc}
    3b34:	stcmi	7, cr8, [r2], #-960	; 0xfffffc40
    3b38:	cfstrsvs	mvf4, [r3], #-496	; 0xfffffe10
    3b3c:	mvnle	r2, r0, lsl #22
    3b40:	andeq	pc, sl, r6, lsl #2
    3b44:	svc	0x001ef7fd
    3b48:	stmdacs	r0, {r5, sl, sp, lr}
    3b4c:	blmi	7782e8 <__assert_fail@plt+0x776578>
    3b50:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3b54:			; <UNDEFINED> instruction: 0xf7fe681d
    3b58:	stmdavs	r0, {r3, r4, fp, sp, lr, pc}
    3b5c:	svc	0x009cf7fd
    3b60:	tstcs	r1, r3, lsr #12
    3b64:	andls	r4, r0, #2097152	; 0x200000
    3b68:			; <UNDEFINED> instruction: 0x46284a17
    3b6c:			; <UNDEFINED> instruction: 0xf7fe447a
    3b70:	andcs	lr, r1, r0, asr r8
    3b74:	svc	0x00baf7fd
    3b78:	svc	0x0004f7fd
    3b7c:	stmdacs	r0, {r5, sl, sp, lr}
    3b80:	blmi	4382b4 <__assert_fail@plt+0x436544>
    3b84:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3b88:			; <UNDEFINED> instruction: 0xf7fd681d
    3b8c:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3b90:	svc	0x0082f7fd
    3b94:	tstcs	r1, r3, lsr #12
    3b98:	andls	r4, r0, #2097152	; 0x200000
    3b9c:	strtmi	r4, [r8], -fp, lsl #20
    3ba0:			; <UNDEFINED> instruction: 0xf7fe447a
    3ba4:	andcs	lr, r1, r6, lsr r8
    3ba8:	svc	0x00a0f7fd
    3bac:	andeq	r5, r1, r8, lsl #6
    3bb0:	andeq	r4, r0, r4, rrx
    3bb4:	andeq	r4, r0, lr, rrx
    3bb8:	ldrdeq	r5, [r1], -r8
    3bbc:	andeq	r4, r0, r2, asr #32
    3bc0:			; <UNDEFINED> instruction: 0x000155b4
    3bc4:	strdeq	r0, [r0], -r8
    3bc8:	andeq	r3, r0, r4, lsr lr
    3bcc:	andeq	r3, r0, r0, lsl #28
    3bd0:	svcmi	0x00f0e92d
    3bd4:	bmi	bd5438 <__assert_fail@plt+0xbd36c8>
    3bd8:	blmi	befe04 <__assert_fail@plt+0xbee094>
    3bdc:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    3be0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3be4:			; <UNDEFINED> instruction: 0xf04f9307
    3be8:	stmdacs	r0, {r8, r9}
    3bec:	strmi	sp, [r9], lr, asr #32
    3bf0:			; <UNDEFINED> instruction: 0xf7fd212c
    3bf4:	strmi	lr, [r0], ip, lsr #31
    3bf8:			; <UNDEFINED> instruction: 0xf100b108
    3bfc:	mvnslt	r0, r1, lsl #16
    3c00:			; <UNDEFINED> instruction: 0xac034b26
    3c04:	beq	740040 <__assert_fail@plt+0x73e2d0>
    3c08:	bleq	7fd4c <__assert_fail@plt+0x7dfdc>
    3c0c:			; <UNDEFINED> instruction: 0x4626447b
    3c10:	stm	r4, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    3c14:	movwcs	r0, #15
    3c18:			; <UNDEFINED> instruction: 0xf856603b
    3c1c:	strtmi	r4, [r0], -r4, lsl #22
    3c20:	svc	0x0088f7fd
    3c24:	strmi	r4, [r2], -r1, lsr #12
    3c28:			; <UNDEFINED> instruction: 0xf7fd4628
    3c2c:	stmdblt	r8!, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3c30:			; <UNDEFINED> instruction: 0xf8c74620
    3c34:			; <UNDEFINED> instruction: 0xf7fdb000
    3c38:	strmi	lr, [r5], #-3966	; 0xfffff082
    3c3c:	mvnle	r4, r6, asr r5
    3c40:	andcs	r4, r4, #5888	; 0x1700
    3c44:	smladcs	r1, r7, r9, r4
    3c48:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    3c4c:	strbeq	pc, [r8], -r4, lsl #2	; <UNPREDICTABLE>
    3c50:			; <UNDEFINED> instruction: 0xf854e007
    3c54:	strmi	r1, [r8], -r8, lsl #30
    3c58:			; <UNDEFINED> instruction: 0xf7fd9101
    3c5c:	stmdbls	r1, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3c60:	strtmi	r4, [r8], -r2, lsl #12
    3c64:	svc	0x0096f7fd
    3c68:	stmdavs	r7!, {r8, fp, ip, sp, pc}^
    3c6c:	ldrhle	r4, [r0, #36]!	; 0x24
    3c70:	andvc	pc, r0, r9, asr #17
    3c74:	blmi	2164ac <__assert_fail@plt+0x21473c>
    3c78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c7c:	blls	1ddcec <__assert_fail@plt+0x1dbf7c>
    3c80:	qaddle	r4, sl, r5
    3c84:	andlt	r4, r9, r0, asr #12
    3c88:	svchi	0x00f0e8bd
    3c8c:	ldrb	r4, [r1, r0, lsl #13]!
    3c90:	mrc	7, 3, APSR_nzcv, cr14, cr13, {7}
    3c94:	andeq	r5, r1, r2, lsl #4
    3c98:	andeq	r0, r0, r8, ror #3
    3c9c:	strdeq	r5, [r1], -ip
    3ca0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    3ca4:	andeq	r3, r0, lr, lsl pc
    3ca8:	andeq	r5, r1, r8, ror #2
    3cac:	mvnsmi	lr, #737280	; 0xb4000
    3cb0:	stcmi	0, cr11, [r5], #596	; 0x254
    3cb4:	blmi	fe94c57c <__assert_fail@plt+0xfe94a80c>
    3cb8:	ldrbtmi	sl, [ip], #-3589	; 0xfffff1fb
    3cbc:	tstls	r2, r3
    3cc0:	stmiapl	r3!, {r0, r1, r2, fp, sp, pc}^
    3cc4:			; <UNDEFINED> instruction: 0xf8df2100
    3cc8:	strcs	r9, [r1, -r8, lsl #5]
    3ccc:	tstls	r3, #1769472	; 0x1b0000
    3cd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3cd4:	svc	0x0072f7fd
    3cd8:	blge	d5f58 <__assert_fail@plt+0xd41e8>
    3cdc:	blge	a88f8 <__assert_fail@plt+0xa6b88>
    3ce0:	movwls	r4, #25720	; 0x6478
    3ce4:	cdp2	0, 6, cr15, cr12, cr1, {0}
    3ce8:			; <UNDEFINED> instruction: 0xf7fe2001
    3cec:	blmi	fe6c2718 <__assert_fail@plt+0xfe6c09a8>
    3cf0:	cfldrsmi	mvf4, [sl, #996]	; 0x3e4
    3cf4:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3cf8:			; <UNDEFINED> instruction: 0xf104447d
    3cfc:			; <UNDEFINED> instruction: 0x46290898
    3d00:			; <UNDEFINED> instruction: 0xf0014630
    3d04:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    3d08:	blls	277df4 <__assert_fail@plt+0x276084>
    3d0c:	blcs	b12a20 <__assert_fail@plt+0xb10cb0>
    3d10:	ldm	pc, {r1, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3d14:	rscseq	pc, r1, r3, lsl r0	; <UNPREDICTABLE>
    3d18:	ldrdeq	r0, [sp], -r4	; <UNPREDICTABLE>
    3d1c:	eoreq	r0, sp, sp, lsr #32
    3d20:	eoreq	r0, sp, sp, lsr #32
    3d24:	eoreq	r0, sp, sp, lsr #32
    3d28:	adcseq	r0, r7, sp, lsr #32
    3d2c:	mlaeq	sp, sl, r0, r0
    3d30:	eoreq	r0, sp, sp, lsr #32
    3d34:	eoreq	r0, sp, sp, lsr #32
    3d38:	eoreq	r0, sp, sp, ror r0
    3d3c:	rsbseq	r0, sl, sp, lsr #32
    3d40:	eoreq	r0, sp, sp, lsr #32
    3d44:	eoreq	r0, sp, sp, lsr #32
    3d48:	eoreq	r0, sp, sp, lsr #32
    3d4c:	eoreq	r0, sp, sp, lsr #32
    3d50:	subseq	r0, lr, sp, lsr #32
    3d54:	subeq	r0, ip, sp, lsr #32
    3d58:	eoreq	r0, sp, sl, asr #32
    3d5c:	subeq	r0, r7, sp, lsr #32
    3d60:	eoreq	r0, sp, sp, lsr #32
    3d64:	eoreq	r0, sp, sp, lsr #32
    3d68:	eoreq	r0, sp, sp, lsr #32
    3d6c:	subeq	r0, r4, sp, lsr #32
    3d70:	ldrtmi	r4, [r0], -r9, lsr #12
    3d74:			; <UNDEFINED> instruction: 0xf0019708
    3d78:	stmdacs	r0, {r0, r7, fp, ip, sp, lr, pc}
    3d7c:	bvs	fe8f8498 <__assert_fail@plt+0xfe8f6728>
    3d80:			; <UNDEFINED> instruction: 0xf0002b00
    3d84:	bmi	1da40e4 <__assert_fail@plt+0x1da2374>
    3d88:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
    3d8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d90:	subsmi	r9, sl, r3, lsl fp
    3d94:	sbcshi	pc, r6, r0, asr #32
    3d98:	pop	{r0, r2, r4, ip, sp, pc}
    3d9c:	blls	2e4d64 <__assert_fail@plt+0x2e2ff4>
    3da0:	str	r6, [ip, r3, ror #8]!
    3da4:	strtvs	r2, [r3], #768	; 0x300
    3da8:	strtvs	lr, [r7], #-1961	; 0xfffff857
    3dac:			; <UNDEFINED> instruction: 0xf104e7a7
    3db0:			; <UNDEFINED> instruction: 0x46420194
    3db4:			; <UNDEFINED> instruction: 0xf7ff980b
    3db8:			; <UNDEFINED> instruction: 0xf104ff0b
    3dbc:	andcs	r0, r0, #156, 2	; 0x27
    3dc0:			; <UNDEFINED> instruction: 0xff06f7ff
    3dc4:	adceq	pc, r4, #4, 2
    3dc8:	lsleq	pc, r4, #2	; <UNPREDICTABLE>
    3dcc:			; <UNDEFINED> instruction: 0xff00f7ff
    3dd0:	stmdals	fp, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    3dd4:	ldcl	7, cr15, [r6, #1012]	; 0x3f4
    3dd8:	stmdacs	r0, {r5, r6, r8, r9, sp, lr}
    3ddc:	blmi	1878420 <__assert_fail@plt+0x18766b0>
    3de0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3de4:			; <UNDEFINED> instruction: 0xf7fd681c
    3de8:	stmdavs	r0, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
    3dec:	mrc	7, 2, APSR_nzcv, cr4, cr13, {7}
    3df0:	tstcs	r1, sp, asr fp
    3df4:			; <UNDEFINED> instruction: 0x4602447b
    3df8:	bmi	1728600 <__assert_fail@plt+0x1726890>
    3dfc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    3e00:	svc	0x0006f7fd
    3e04:			; <UNDEFINED> instruction: 0xf7fd2001
    3e08:	blls	2ff7d8 <__assert_fail@plt+0x2fda68>
    3e0c:	ldrb	r6, [r6, -r3, lsr #11]!
    3e10:			; <UNDEFINED> instruction: 0xf7fd980b
    3e14:	rscvs	lr, r0, #184, 26	; 0x2e00
    3e18:			; <UNDEFINED> instruction: 0xf47f2800
    3e1c:	blmi	146fbe4 <__assert_fail@plt+0x146de74>
    3e20:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3e24:			; <UNDEFINED> instruction: 0xf7fd681c
    3e28:	stmdavs	r0, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3e2c:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    3e30:	tstcs	r1, pc, asr #22
    3e34:			; <UNDEFINED> instruction: 0x4602447b
    3e38:	bmi	13a8640 <__assert_fail@plt+0x13a68d0>
    3e3c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    3e40:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3e44:			; <UNDEFINED> instruction: 0xf7fd2001
    3e48:	stmdals	fp, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    3e4c:	ldc	7, cr15, [sl, #1012]	; 0x3f4
    3e50:	stmdacs	r0, {r5, r8, r9, sp, lr}
    3e54:	svcge	0x0053f47f
    3e58:			; <UNDEFINED> instruction: 0xf8594b42
    3e5c:	ldmdavs	ip, {r0, r1, ip, sp}
    3e60:	mrc	7, 4, APSR_nzcv, cr2, cr13, {7}
    3e64:			; <UNDEFINED> instruction: 0xf7fd6800
    3e68:	blmi	10ff6d0 <__assert_fail@plt+0x10fd960>
    3e6c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    3e70:	andls	r4, r0, #2097152	; 0x200000
    3e74:	strtmi	r4, [r0], -r1, asr #20
    3e78:			; <UNDEFINED> instruction: 0xf7fd447a
    3e7c:	andcs	lr, r1, sl, asr #29
    3e80:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    3e84:			; <UNDEFINED> instruction: 0xf7fd980b
    3e88:	mvnvs	lr, #8064	; 0x1f80
    3e8c:			; <UNDEFINED> instruction: 0xf47f2800
    3e90:	blmi	d2fb70 <__assert_fail@plt+0xd2de00>
    3e94:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3e98:			; <UNDEFINED> instruction: 0xf7fd681c
    3e9c:	stmdavs	r0, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    3ea0:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    3ea4:	tstcs	r1, r6, lsr fp
    3ea8:			; <UNDEFINED> instruction: 0x4602447b
    3eac:	bmi	d686b4 <__assert_fail@plt+0xd66944>
    3eb0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    3eb4:	mcr	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3eb8:			; <UNDEFINED> instruction: 0xf7fd2001
    3ebc:	stmdals	fp, {r3, r4, r9, sl, fp, sp, lr, pc}
    3ec0:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3ec4:	stmdacs	r0, {r5, r7, r9, sp, lr}
    3ec8:	svcge	0x0019f47f
    3ecc:			; <UNDEFINED> instruction: 0xf8594b25
    3ed0:	ldmdavs	ip, {r0, r1, ip, sp}
    3ed4:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    3ed8:			; <UNDEFINED> instruction: 0xf7fd6800
    3edc:	blmi	abf65c <__assert_fail@plt+0xabd8ec>
    3ee0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    3ee4:	andls	r4, r0, #2097152	; 0x200000
    3ee8:	strtmi	r4, [r0], -r8, lsr #20
    3eec:			; <UNDEFINED> instruction: 0xf7fd447a
    3ef0:	mulcs	r1, r0, lr
    3ef4:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    3ef8:			; <UNDEFINED> instruction: 0xf7fd980b
    3efc:	movvs	lr, #68, 26	; 0x1100
    3f00:			; <UNDEFINED> instruction: 0xf47f2800
    3f04:	blmi	5efafc <__assert_fail@plt+0x5edd8c>
    3f08:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3f0c:			; <UNDEFINED> instruction: 0xf7fd681c
    3f10:	stmdavs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    3f14:	stcl	7, cr15, [r0, #1012]	; 0x3f4
    3f18:	tstcs	r1, sp, lsl fp
    3f1c:			; <UNDEFINED> instruction: 0x4602447b
    3f20:	bmi	728728 <__assert_fail@plt+0x7269b8>
    3f24:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    3f28:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    3f2c:			; <UNDEFINED> instruction: 0xf7fd2001
    3f30:	bmi	67f6b0 <__assert_fail@plt+0x67d940>
    3f34:	cfldrsvs	mvf4, [r1], {122}	; 0x7a
    3f38:			; <UNDEFINED> instruction: 0xf43f2900
    3f3c:	adcvs	sl, r1, #36, 30	; 0x90
    3f40:			; <UNDEFINED> instruction: 0xe7206413
    3f44:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    3f48:	andeq	r5, r1, r6, lsr #2
    3f4c:	andeq	r0, r0, r8, ror #3
    3f50:	strdeq	r5, [r1], -r0
    3f54:			; <UNDEFINED> instruction: 0xffffe43d
    3f58:	andeq	r0, r0, r4, lsl #4
    3f5c:	andeq	r5, r1, ip, lsr #6
    3f60:	andeq	r5, r1, r6, asr r0
    3f64:	strdeq	r0, [r0], -r8
    3f68:	strdeq	r5, [r1], -r8
    3f6c:	andeq	r3, r0, r2, lsr #23
    3f70:			; <UNDEFINED> instruction: 0x000152b8
    3f74:	andeq	r3, r0, r2, ror #22
    3f78:	andeq	r5, r1, lr, ror r2
    3f7c:	andeq	r3, r0, r8, lsr #22
    3f80:	andeq	r5, r1, r4, asr #4
    3f84:	andeq	r3, r0, lr, ror #21
    3f88:	andeq	r5, r1, sl, lsl #4
    3f8c:			; <UNDEFINED> instruction: 0x00003ab4
    3f90:	ldrdeq	r5, [r1], -r0
    3f94:	andeq	r3, r0, sl, ror sl
    3f98:			; <UNDEFINED> instruction: 0x000151b8
    3f9c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3fa0:			; <UNDEFINED> instruction: 0x47706358
    3fa4:	andeq	r5, r1, lr, asr #2
    3fa8:	blmi	1796924 <__assert_fail@plt+0x1794bb4>
    3fac:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3fb0:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    3fb4:	strmi	r4, [r7], -lr, lsl #12
    3fb8:	ldmdavs	fp, {r0, r1, r3, r4, r6, r8, sl, fp, lr}
    3fbc:			; <UNDEFINED> instruction: 0xf04f9305
    3fc0:			; <UNDEFINED> instruction: 0xf7fd0300
    3fc4:	ldrbtmi	lr, [sp], #-3216	; 0xfffff370
    3fc8:			; <UNDEFINED> instruction: 0xf7fd4604
    3fcc:	addmi	lr, r4, #0, 26
    3fd0:	adchi	pc, r3, r0, asr #32
    3fd4:			; <UNDEFINED> instruction: 0xf7fda802
    3fd8:	stmdacs	r0, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
    3fdc:	addhi	pc, ip, r0, asr #32
    3fe0:			; <UNDEFINED> instruction: 0xf7fd4638
    3fe4:	strmi	lr, [r3], -r6, ror #26
    3fe8:	movwls	r4, #13872	; 0x3630
    3fec:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3ff0:	strmi	sl, [r3], -r3, lsl #18
    3ff4:	movwls	r9, #18434	; 0x4802
    3ff8:	ldc	7, cr15, [r4, #1012]!	; 0x3f4
    3ffc:	cmnle	sl, r0, lsl #16
    4000:	bmi	12d7130 <__assert_fail@plt+0x12d53c0>
    4004:	ldrbtmi	r4, [ip], #-2379	; 0xfffff6b5
    4008:	ldrbtmi	r9, [sl], #-3586	; 0xfffff1fe
    400c:	ldrbtmi	r3, [r9], #-1104	; 0xfffffbb0
    4010:			; <UNDEFINED> instruction: 0xf854e003
    4014:			; <UNDEFINED> instruction: 0xb1b91f08
    4018:	movwcs	r6, #2146	; 0x862
    401c:			; <UNDEFINED> instruction: 0xf7fd4630
    4020:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    4024:	blmi	1138400 <__assert_fail@plt+0x1136690>
    4028:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    402c:	mrc	7, 1, APSR_nzcv, cr14, cr13, {7}
    4030:	tstcs	r1, r2, asr #22
    4034:	ldrbtmi	r4, [fp], #-2626	; 0xfffff5be
    4038:	andls	r4, r0, sl, ror r4
    403c:			; <UNDEFINED> instruction: 0xf7fd4620
    4040:			; <UNDEFINED> instruction: 0xf04fede8
    4044:	strd	r3, [sp], -pc	; <UNPREDICTABLE>
    4048:	stmdals	r2, {r1, r2, r3, r4, r5, r8, fp, lr}
    404c:	svcmi	0x003e4479
    4050:	stc	7, cr15, [lr, #1012]!	; 0x3f4
    4054:	stmdals	r2, {r0, r2, r3, r4, r5, r8, fp, lr}
    4058:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    405c:			; <UNDEFINED> instruction: 0xf7fd4e3c
    4060:	ldrbtmi	lr, [lr], #-3210	; 0xfffff376
    4064:			; <UNDEFINED> instruction: 0xf7fd9802
    4068:	mcrrne	13, 11, lr, r2, cr12
    406c:	bllt	6380cc <__assert_fail@plt+0x63635c>
    4070:			; <UNDEFINED> instruction: 0xf7fd9802
    4074:	stmdacs	r0, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    4078:	blmi	bf8450 <__assert_fail@plt+0xbf66e0>
    407c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4080:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    4084:			; <UNDEFINED> instruction: 0x463b4632
    4088:	andls	r2, r0, r1, lsl #2
    408c:			; <UNDEFINED> instruction: 0xf7fd4620
    4090:	stmdals	r2, {r6, r7, r8, sl, fp, sp, lr, pc}
    4094:	stc	7, cr15, [r4, #1012]!	; 0x3f4
    4098:	mvnle	r1, r2, asr #24
    409c:			; <UNDEFINED> instruction: 0xf7fd9802
    40a0:	ldrdcs	lr, [r0], -ip
    40a4:	blmi	7d6958 <__assert_fail@plt+0x7d4be8>
    40a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    40ac:	blls	15e11c <__assert_fail@plt+0x15c3ac>
    40b0:	teqle	r0, sl, asr r0
    40b4:	ldcllt	0, cr11, [r0, #28]!
    40b8:	stmiapl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    40bc:			; <UNDEFINED> instruction: 0xf7fd681c
    40c0:	blmi	97f8a0 <__assert_fail@plt+0x97db30>
    40c4:	bmi	94c4d0 <__assert_fail@plt+0x94a760>
    40c8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    40cc:	strtmi	r9, [r0], -r0
    40d0:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    40d4:	blmi	63e064 <__assert_fail@plt+0x63c2f4>
    40d8:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    40dc:	stcl	7, cr15, [r6, #1012]!	; 0x3f4
    40e0:	tstcs	r1, pc, lsl fp
    40e4:	ldrbtmi	r4, [fp], #-2591	; 0xfffff5e1
    40e8:	andls	r4, r0, sl, ror r4
    40ec:			; <UNDEFINED> instruction: 0xf7fd4620
    40f0:			; <UNDEFINED> instruction: 0xf04fed90
    40f4:			; <UNDEFINED> instruction: 0xe7d530ff
    40f8:	stmiapl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    40fc:			; <UNDEFINED> instruction: 0xf7fd681c
    4100:	bmi	67f860 <__assert_fail@plt+0x67daf0>
    4104:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4108:	strtmi	r4, [r0], -r3, lsl #12
    410c:	stc	7, cr15, [r0, #1012]	; 0x3f4
    4110:	rscscc	pc, pc, pc, asr #32
    4114:			; <UNDEFINED> instruction: 0xf7fde7c6
    4118:			; <UNDEFINED> instruction: 0xf7fdec3c
    411c:	svclt	0x0000ee12
    4120:	andeq	r4, r1, r4, lsr lr
    4124:	andeq	r0, r0, r8, ror #3
    4128:	andeq	r4, r1, sl, lsl lr
    412c:	ldrdeq	r4, [r1], -r2
    4130:			; <UNDEFINED> instruction: 0xffffec43
    4134:	andeq	r3, r0, r2, ror #22
    4138:	strdeq	r0, [r0], -r8
    413c:	strheq	r5, [r1], -r6
    4140:	ldrdeq	r3, [r0], -r4
    4144:			; <UNDEFINED> instruction: 0xffffe485
    4148:	muleq	r1, r4, r0
    414c:			; <UNDEFINED> instruction: 0xffffe3bf
    4150:	andeq	r3, r0, r6, lsl #23
    4154:	andeq	r4, r1, r8, lsr sp
    4158:	andeq	r5, r1, r4, lsr #32
    415c:	strdeq	r3, [r0], -lr
    4160:	andeq	r5, r1, r6
    4164:			; <UNDEFINED> instruction: 0x00003ab4
    4168:	andeq	r3, r0, r2, ror sl
    416c:	andcs	r2, r0, r1, lsl #2
    4170:	svclt	0x001af7ff
    4174:			; <UNDEFINED> instruction: 0x4605b570
    4178:			; <UNDEFINED> instruction: 0xb3247804
    417c:	stc	7, cr15, [sl], #1012	; 0x3f4
    4180:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
    4184:			; <UNDEFINED> instruction: 0xf812e002
    4188:	mvnslt	r4, r1, lsl #30
    418c:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    4190:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    4194:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4198:	eorvc	r4, r9, ip, lsr #12
    419c:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
    41a0:			; <UNDEFINED> instruction: 0xf8316801
    41a4:			; <UNDEFINED> instruction: 0xf4111016
    41a8:	svclt	0x00085100
    41ac:	andle	r4, r2, fp, lsl #12
    41b0:	svclt	0x00082b00
    41b4:			; <UNDEFINED> instruction: 0xf8124623
    41b8:			; <UNDEFINED> instruction: 0xf8041f01
    41bc:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    41c0:	smlattlt	r3, sp, r1, sp
    41c4:			; <UNDEFINED> instruction: 0x46287019
    41c8:			; <UNDEFINED> instruction: 0x4628bd70
    41cc:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
    41d0:	ldmdbmi	ip, {r0, r1, r2, r3, sl, ip, sp, pc}
    41d4:	ldrbtmi	r4, [r9], #-2588	; 0xfffff5e4
    41d8:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    41dc:	stmpl	sl, {r1, r7, ip, sp, pc}
    41e0:	ldmdbmi	fp, {r1, r2, fp, sp, pc}
    41e4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    41e8:			; <UNDEFINED> instruction: 0xf04f9201
    41ec:	bmi	6449f4 <__assert_fail@plt+0x642c84>
    41f0:	blmi	142338 <__assert_fail@plt+0x1405c8>
    41f4:	andls	r4, r0, sl, ror r4
    41f8:	ldmdavs	r3, {r0, r2, r3, r4, r6, fp, ip, lr}
    41fc:	mvnlt	r6, lr, lsr #16
    4200:	ldrmi	r2, [r8, fp]
    4204:	biclt	r4, r0, r3, lsl #12
    4208:	tstcs	r1, r3, lsl sl
    420c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    4210:	ldcl	7, cr15, [lr], #1012	; 0x3f4
    4214:	strtmi	r9, [r2], -r0, lsl #22
    4218:	tstcs	r1, r8, lsr #16
    421c:	mcrr	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    4220:	blmi	256a60 <__assert_fail@plt+0x254cf0>
    4224:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4228:	blls	5e298 <__assert_fail@plt+0x5c528>
    422c:	qaddle	r4, sl, r7
    4230:	pop	{r1, ip, sp, pc}
    4234:	andlt	r4, r4, r0, ror r0
    4238:	blmi	256000 <__assert_fail@plt+0x254290>
    423c:			; <UNDEFINED> instruction: 0xe7e3447b
    4240:	bl	fe9c223c <__assert_fail@plt+0xfe9c04cc>
    4244:	andeq	r4, r1, sl, lsl #24
    4248:	andeq	r0, r0, r8, ror #3
    424c:	strdeq	r4, [r1], -ip
    4250:	strdeq	r0, [r0], -r8
    4254:	andeq	r4, r1, ip, lsr pc
    4258:	andeq	r3, r0, lr, ror #26
    425c:			; <UNDEFINED> instruction: 0x00014bbc
    4260:	andeq	r3, r0, ip, lsr sp
    4264:	svceq	0x0010f011
    4268:	tsteq	r7, r1	; <UNPREDICTABLE>
    426c:	mvnsmi	lr, sp, lsr #18
    4270:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    4274:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
    4278:	ldrmi	r4, [r4], -r6, lsl #12
    427c:	andle	r6, r8, r1, asr #2
    4280:	andsle	r2, fp, r4, lsl #18
    4284:	svclt	0x001c2901
    4288:	andcs	r6, r1, r2, lsl #3
    428c:	pop	{r0, ip, lr, pc}
    4290:			; <UNDEFINED> instruction: 0xf7fd81f0
    4294:	tstcs	r0, sl, ror ip
    4298:			; <UNDEFINED> instruction: 0x4605463a
    429c:	eorvs	r4, r9, r0, lsr #12
    42a0:	b	ffd4229c <__assert_fail@plt+0xffd4052c>
    42a4:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    42a8:	movwcc	r3, #15105	; 0x3b01
    42ac:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
    42b0:	eorle	r2, r9, r2, lsr #22
    42b4:			; <UNDEFINED> instruction: 0x200061b0
    42b8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    42bc:			; <UNDEFINED> instruction: 0x06297815
    42c0:			; <UNDEFINED> instruction: 0xf7fdd40b
    42c4:	stmdavs	r1, {r3, sl, fp, sp, lr, pc}
    42c8:			; <UNDEFINED> instruction: 0xf814e003
    42cc:	strteq	r5, [sl], -r1, lsl #30
    42d0:			; <UNDEFINED> instruction: 0xf831d403
    42d4:	ldreq	r3, [fp], #21
    42d8:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
    42dc:			; <UNDEFINED> instruction: 0xf7fdd01a
    42e0:	strcs	lr, [r0, #-3156]	; 0xfffff3ac
    42e4:			; <UNDEFINED> instruction: 0x4629463a
    42e8:	strtmi	r4, [r0], -r0, lsl #13
    42ec:	andpl	pc, r0, r8, asr #17
    42f0:	ldc	7, cr15, [sl], {253}	; 0xfd
    42f4:			; <UNDEFINED> instruction: 0x300161b0
    42f8:	strtmi	sp, [r8], -r2
    42fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4300:	ldrdcc	pc, [r0], -r8
    4304:	mvnsle	r2, r2, lsr #22
    4308:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    430c:	rscscc	pc, pc, pc, asr #32
    4310:			; <UNDEFINED> instruction: 0xe7bc6133
    4314:			; <UNDEFINED> instruction: 0xf06f2200
    4318:			; <UNDEFINED> instruction: 0xf04f030b
    431c:	ldrshvs	r3, [r2, pc]!
    4320:	pop	{r0, r1, r4, r5, r8, sp, lr}
    4324:	svclt	0x000081f0
    4328:	bmi	971368 <__assert_fail@plt+0x96f5f8>
    432c:	ldrbmi	lr, [r0, sp, lsr #18]!
    4330:	blmi	930544 <__assert_fail@plt+0x92e7d4>
    4334:	cfstrsls	mvf4, [fp], {122}	; 0x7a
    4338:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    433c:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    4340:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    4344:			; <UNDEFINED> instruction: 0xf04f9301
    4348:	tstlt	ip, #0, 6
    434c:	svcmi	0x001fab0c
    4350:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    4354:	ldrbtmi	r4, [pc], #-1664	; 435c <__assert_fail@plt+0x25ec>
    4358:	ldrmi	r2, [sp], -r0, lsl #12
    435c:	and	r9, fp, r0, lsl #6
    4360:	strbmi	r4, [r8], -r1, lsr #12
    4364:			; <UNDEFINED> instruction: 0x46204798
    4368:			; <UNDEFINED> instruction: 0xf7fd3504
    436c:	strls	lr, [r0, #-3044]	; 0xfffff41c
    4370:	stcmi	8, cr15, [r4], {85}	; 0x55
    4374:	cmnlt	ip, r6, lsl #8
    4378:	blcs	1e56c <__assert_fail@plt+0x1c7fc>
    437c:			; <UNDEFINED> instruction: 0xf1b8d1f0
    4380:	andsle	r0, r5, r0, lsl #30
    4384:			; <UNDEFINED> instruction: 0xf85a4b12
    4388:	ldmdavs	r9, {r0, r1, ip, sp}
    438c:			; <UNDEFINED> instruction: 0xf7fd4620
    4390:	strb	lr, [r8, r6, asr #25]!
    4394:	blmi	2d6bd8 <__assert_fail@plt+0x2d4e68>
    4398:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    439c:	blls	5e40c <__assert_fail@plt+0x5c69c>
    43a0:	qaddle	r4, sl, sl
    43a4:	andlt	r4, r3, r0, lsr r6
    43a8:			; <UNDEFINED> instruction: 0x47f0e8bd
    43ac:	ldrbmi	fp, [r0, -r3]!
    43b0:			; <UNDEFINED> instruction: 0xf85a4b09
    43b4:	ldmdavs	r9, {r0, r1, ip, sp}
    43b8:			; <UNDEFINED> instruction: 0xf7fde7e8
    43bc:	svclt	0x0000eaea
    43c0:	andeq	r4, r1, ip, lsr #21
    43c4:	andeq	r0, r0, r8, ror #3
    43c8:	andeq	r4, r1, r2, lsr #21
    43cc:	ldrdeq	r4, [r1], -sl
    43d0:	strdeq	r0, [r0], -r8
    43d4:	andeq	r4, r1, r8, asr #20
    43d8:	andeq	r0, r0, r0, lsl r2
    43dc:	bmi	297008 <__assert_fail@plt+0x295298>
    43e0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    43e4:	tstlt	r3, fp, asr r8
    43e8:	tstcs	r0, r1
    43ec:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
    43f0:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    43f4:			; <UNDEFINED> instruction: 0xf7fd6818
    43f8:	blmi	172d9c <__assert_fail@plt+0x17102c>
    43fc:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4400:	blt	18c23fc <__assert_fail@plt+0x18c068c>
    4404:	andeq	r4, r1, r0, asr sp
    4408:	strdeq	r4, [r1], -lr
    440c:	andeq	r0, r0, r0, lsl r2
    4410:	strdeq	r0, [r0], -r8
    4414:	ldmdbmi	r5, {r0, r1, r2, r3, sl, ip, sp, pc}
    4418:	ldrbtmi	r4, [r9], #-2581	; 0xfffff5eb
    441c:	strlt	r4, [r0, #-2837]	; 0xfffff4eb
    4420:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
    4424:	ldmdbmi	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    4428:	ldmdavs	r2, {r0, r2, fp, sp, pc}
    442c:			; <UNDEFINED> instruction: 0xf04f9201
    4430:	bmi	484c38 <__assert_fail@plt+0x482ec8>
    4434:	ldrbtmi	r9, [sl], #-0
    4438:	ldmdavs	r3, {r2, r3, r4, r6, fp, ip, lr}
    443c:	orrslt	r6, r3, r5, lsr #16
    4440:	ldrmi	r2, [r8, fp]
    4444:	cmnlt	r0, r3, lsl #12
    4448:	tstcs	r1, sp, lsl #20
    444c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    4450:	bl	ff7c244c <__assert_fail@plt+0xff7c06dc>
    4454:	stmdavs	r3!, {r0, r1, r3, fp, lr}
    4458:	tstcs	r1, pc, lsl r2
    445c:			; <UNDEFINED> instruction: 0xf7fd4478
    4460:			; <UNDEFINED> instruction: 0xf7fdeada
    4464:	blmi	23f624 <__assert_fail@plt+0x23d8b4>
    4468:			; <UNDEFINED> instruction: 0xe7ed447b
    446c:	andeq	r4, r1, r6, asr #19
    4470:	andeq	r0, r0, r8, ror #3
    4474:			; <UNDEFINED> instruction: 0x000149bc
    4478:	strdeq	r0, [r0], -r8
    447c:	strdeq	r4, [r1], -sl
    4480:	andeq	r3, r0, r6, lsr fp
    4484:	andeq	r3, r0, ip, lsr fp
    4488:	andeq	r3, r0, r0, lsl fp
    448c:			; <UNDEFINED> instruction: 0x4604b510
    4490:			; <UNDEFINED> instruction: 0xf4106880
    4494:	tstle	r1, r0, lsl #6
    4498:	vst2.8	{d22-d23}, [r0 :128], r2
    449c:	mvnvs	r4, r0
    44a0:	stmib	r4, {r5, r7, sp, lr}^
    44a4:	rscvs	r3, r3, r8, lsl #6
    44a8:	stmib	r4, {r1, r4, fp, sp, lr}^
    44ac:	bcs	110dc <__assert_fail@plt+0xf36c>
    44b0:	movwcc	lr, #51652	; 0xc9c4
    44b4:	movwcs	sp, #2898	; 0xb52
    44b8:	ldflts	f6, [r0, #-652]	; 0xfffffd74
    44bc:	blcs	1e850 <__assert_fail@plt+0x1cae0>
    44c0:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    44c4:	ldcne	3, cr11, [r8, #132]	; 0x84
    44c8:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
    44cc:	ldcne	0, cr13, [r8, #-64]	; 0xffffffc0
    44d0:	ldclne	0, cr13, [r8], {57}	; 0x39
    44d4:			; <UNDEFINED> instruction: 0xf113d049
    44d8:	eorsle	r0, r7, ip, lsl #30
    44dc:	ldrsble	r1, [fp], #-216	; 0xffffff28
    44e0:	svceq	0x000af113
    44e4:	movwcc	sp, #45159	; 0xb067
    44e8:	blmi	db8690 <__assert_fail@plt+0xdb6920>
    44ec:	and	r4, r1, fp, ror r4
    44f0:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    44f4:	ldmdavs	r2, {r0, r2, r4, r5, fp, lr}
    44f8:			; <UNDEFINED> instruction: 0xf7ff4478
    44fc:	stmiavs	r3!, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    4500:	svclt	0x00042b01
    4504:	rscvs	r2, r3, r0, lsl #6
    4508:	ldrdcs	sp, [r2], -r5
    450c:	b	ffbc2508 <__assert_fail@plt+0xffbc0798>
    4510:	teqlt	r9, #659456	; 0xa1000
    4514:	ldrdle	r1, [fp], -sl	; <UNPREDICTABLE>
    4518:	svceq	0x000cf113
    451c:	ldcne	0, cr13, [r8, #180]	; 0xb4
    4520:	ldclne	0, cr13, [sl, #192]	; 0xc0
    4524:			; <UNDEFINED> instruction: 0xf113d033
    4528:	andsle	r0, r2, r8, lsl #30
    452c:	svceq	0x0009f113
    4530:	movwcc	sp, #45116	; 0xb03c
    4534:	stmdami	r6!, {r0, r1, r4, r5, ip, lr, pc}
    4538:			; <UNDEFINED> instruction: 0xf7ff4478
    453c:	ldrb	pc, [lr, r9, asr #28]	; <UNPREDICTABLE>
    4540:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    4544:	blmi	93e4a4 <__assert_fail@plt+0x93c734>
    4548:			; <UNDEFINED> instruction: 0xe7d3447b
    454c:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    4550:	stmdami	r3!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4554:			; <UNDEFINED> instruction: 0xf7ff4478
    4558:			; <UNDEFINED> instruction: 0xe7d0fe3b
    455c:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    4560:			; <UNDEFINED> instruction: 0xff58f7ff
    4564:	ldrbtmi	r4, [r9], #-2336	; 0xfffff6e0
    4568:	blmi	83e4c0 <__assert_fail@plt+0x83c750>
    456c:			; <UNDEFINED> instruction: 0xe7c1447b
    4570:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    4574:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4578:	ldmdami	lr, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    457c:			; <UNDEFINED> instruction: 0xf7ff4478
    4580:	ldr	pc, [ip, r7, lsr #28]!
    4584:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    4588:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    458c:	ldmdami	fp, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4590:			; <UNDEFINED> instruction: 0xf7ff4478
    4594:			; <UNDEFINED> instruction: 0xe7b2fe1d
    4598:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    459c:	ldmdbmi	r9, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    45a0:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    45a4:			; <UNDEFINED> instruction: 0xf7ff4478
    45a8:			; <UNDEFINED> instruction: 0xe7a8fe13
    45ac:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    45b0:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    45b4:	blmi	5be448 <__assert_fail@plt+0x5bc6d8>
    45b8:			; <UNDEFINED> instruction: 0xe79b447b
    45bc:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    45c0:	svclt	0x0000e798
    45c4:	andeq	r3, r0, r4, ror #22
    45c8:	andeq	r3, r0, sl, lsr #22
    45cc:	andeq	r3, r0, r0, ror fp
    45d0:	andeq	r3, r0, r4, lsr #24
    45d4:	andeq	r3, r0, r2, asr #21
    45d8:	andeq	r3, r0, r0, ror #21
    45dc:	andeq	r3, r0, sl, ror #20
    45e0:			; <UNDEFINED> instruction: 0x00003bb8
    45e4:	andeq	r3, r0, sl, lsr sl
    45e8:	strdeq	r3, [r0], -sl
    45ec:	ldrdeq	r3, [r0], -r0
    45f0:	andeq	r3, r0, r2, lsl #22
    45f4:	andeq	r3, r0, r0, lsr #22
    45f8:	andeq	r3, r0, lr, lsr fp
    45fc:	andeq	r3, r0, r0, ror #22
    4600:	andeq	r3, r0, r2, lsr sl
    4604:	andeq	r3, r0, sl, lsr #23
    4608:	andeq	r3, r0, r4, asr r4
    460c:	andeq	r3, r0, lr, ror fp
    4610:	andeq	r3, r0, r4, lsr #20
    4614:	andeq	r3, r0, sl, lsr sl
    4618:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    461c:			; <UNDEFINED> instruction: 0x47706058
    4620:	andeq	r4, r1, r6, lsl fp
    4624:	addlt	fp, r5, r0, lsr r5
    4628:	teqle	r1, r0, lsl #16
    462c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    4630:	blcs	1e6a4 <__assert_fail@plt+0x1c934>
    4634:	andcs	sp, fp, ip, lsr r0
    4638:			; <UNDEFINED> instruction: 0x46054798
    463c:	eorsle	r2, r4, r0, lsl #16
    4640:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    4644:	blcs	1e6b8 <__assert_fail@plt+0x1c948>
    4648:	andcs	sp, sp, r4, lsr r0
    464c:			; <UNDEFINED> instruction: 0x46044798
    4650:	blmi	12f1358 <__assert_fail@plt+0x12ef5e8>
    4654:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4658:			; <UNDEFINED> instruction: 0xf0002b00
    465c:	andcs	r8, lr, r9, lsl #1
    4660:			; <UNDEFINED> instruction: 0x46024798
    4664:			; <UNDEFINED> instruction: 0x4623b1d8
    4668:	stmdami	r6, {r0, r9, ip, pc}^
    466c:	sfmmi	f2, 2, [r6], {-0}
    4670:	andls	r4, r3, #42991616	; 0x2900000
    4674:	bmi	115585c <__assert_fail@plt+0x1153aec>
    4678:	andls	r4, r2, ip, ror r4
    467c:	ldrbtmi	r2, [sl], #-1
    4680:			; <UNDEFINED> instruction: 0xf7ff9400
    4684:	andcs	pc, r1, r1, asr lr	; <UNPREDICTABLE>
    4688:	pop	{r0, r2, ip, sp, pc}
    468c:			; <UNDEFINED> instruction: 0xe6a54030
    4690:	strmi	r2, [r4], -r1, lsl #16
    4694:	stmdacs	r2, {r0, r1, r6, ip, lr, pc}
    4698:	andlt	sp, r5, r1, lsl r0
    469c:	bmi	f33b64 <__assert_fail@plt+0xf31df4>
    46a0:			; <UNDEFINED> instruction: 0xe7e0447a
    46a4:	ldrbtmi	r4, [ip], #-3131	; 0xfffff3c5
    46a8:	ldcmi	7, cr14, [fp, #-844]!	; 0xfffffcb4
    46ac:			; <UNDEFINED> instruction: 0xe7c7447d
    46b0:	ldrbtmi	r4, [sp], #-3386	; 0xfffff2c6
    46b4:	bmi	ed77a4 <__assert_fail@plt+0xed5a34>
    46b8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    46bc:	ldcmi	7, cr14, [sl], #-844	; 0xfffffcb4
    46c0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    46c4:	eorcs	fp, sl, r3, lsr #3
    46c8:	teqlt	r0, #152, 14	; 0x2600000
    46cc:	stmdavs	r3!, {r1, fp, ip, sp, lr}
    46d0:	andsle	r2, r0, r1, lsr sl
    46d4:	eorcs	fp, r9, r3, ror #2
    46d8:			; <UNDEFINED> instruction: 0x46014798
    46dc:	bmi	cf0be4 <__assert_fail@plt+0xceee74>
    46e0:	ldrmi	r2, [r8], -r0, lsl #6
    46e4:			; <UNDEFINED> instruction: 0xf7ff447a
    46e8:	andcs	pc, r0, pc, lsl lr	; <UNPREDICTABLE>
    46ec:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46f0:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
    46f4:	cmplt	r3, #63700992	; 0x3cc0000
    46f8:	ldrmi	r2, [r8, r8, lsr #32]
    46fc:	teqlt	r0, #5242880	; 0x500000
    4700:	andcs	r4, r0, #1048576	; 0x100000
    4704:			; <UNDEFINED> instruction: 0xf7ff2001
    4708:	stmdavc	fp!, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    470c:	stmdbmi	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
    4710:	andcs	r2, r1, r0, lsl #4
    4714:			; <UNDEFINED> instruction: 0xf7ff4479
    4718:	stmdavs	r3!, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
    471c:	blmi	9be68c <__assert_fail@plt+0x9bc91c>
    4720:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4724:	eorcs	fp, r8, fp, ror #3
    4728:			; <UNDEFINED> instruction: 0x46054798
    472c:	strmi	fp, [r1], -r8, asr #3
    4730:	strtmi	r2, [r0], -r0, lsl #4
    4734:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    4738:			; <UNDEFINED> instruction: 0xb12b782b
    473c:			; <UNDEFINED> instruction: 0x4620491f
    4740:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    4744:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
    4748:			; <UNDEFINED> instruction: 0xf7fd2002
    474c:	ldmdbmi	ip, {r4, r6, r7, r8, fp, sp, lr, pc}
    4750:	andcs	r2, r1, r0, lsl #4
    4754:			; <UNDEFINED> instruction: 0xf7ff4479
    4758:	blmi	6c3efc <__assert_fail@plt+0x6c218c>
    475c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4760:	ldmdbmi	r9, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4764:	andcs	r2, r1, r0, lsl #4
    4768:			; <UNDEFINED> instruction: 0xf7ff4479
    476c:	ubfx	pc, sp, #27, #12
    4770:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    4774:	svclt	0x0000e777
    4778:	andeq	r4, r1, r2, lsl #22
    477c:	andeq	r4, r1, lr, ror #21
    4780:	ldrdeq	r4, [r1], -ip
    4784:	andeq	r3, r0, ip, lsr lr
    4788:	andeq	r3, r0, r8, lsl fp
    478c:	andeq	r3, r0, r6, lsl r9
    4790:	ldrdeq	r3, [r0], -r8
    4794:	andeq	r3, r0, lr, asr #21
    4798:	andeq	r3, r0, ip, asr #17
    479c:	andeq	r3, r0, r6, asr #17
    47a0:			; <UNDEFINED> instruction: 0x00003abc
    47a4:			; <UNDEFINED> instruction: 0x00003abe
    47a8:	andeq	r4, r1, r0, ror sl
    47ac:	andeq	r3, r0, ip, asr #27
    47b0:	andeq	r3, r0, r2, ror #31
    47b4:	muleq	r0, ip, sp
    47b8:	andeq	r4, r1, r0, lsl sl
    47bc:	andeq	r3, r0, lr, ror #26
    47c0:	andeq	r3, r0, r0, lsl #31
    47c4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    47c8:	andeq	r3, r0, ip, ror #30
    47cc:	andeq	r3, r0, r6, lsl #20
    47d0:	ldrlt	r4, [r0, #-2842]	; 0xfffff4e6
    47d4:			; <UNDEFINED> instruction: 0x4604447b
    47d8:	tstlt	r3, fp, lsl r8
    47dc:			; <UNDEFINED> instruction: 0xb1004798
    47e0:			; <UNDEFINED> instruction: 0xf1a4bd10
    47e4:	ldmdacs	pc, {r1, r3}	; <UNPREDICTABLE>
    47e8:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    47ec:	strne	pc, [r4, #-0]!
    47f0:	mrcne	8, 0, r1, cr11, cr0, {0}
    47f4:	andsne	r1, r0, r1, lsr #32
    47f8:	andsne	r1, r0, r0, lsl r0
    47fc:	andsne	r1, r0, r0, lsl r0
    4800:	andsne	r1, r0, r0, lsl r0
    4804:	andsne	r1, r0, r0, lsl r0
    4808:	andsne	r1, r0, r0, lsl r0
    480c:	andcs	r1, r0, r2, lsl r2
    4810:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    4814:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    4818:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    481c:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    4820:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    4824:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    4828:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    482c:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    4830:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    4834:	stmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
    4838:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    483c:	andeq	r4, r1, ip, asr r9
    4840:	andeq	r3, r0, r0, asr #29
    4844:	andeq	r3, r0, lr, asr r7
    4848:	andeq	r3, r0, r4, asr r9
    484c:	andeq	r3, r0, r2, asr r9
    4850:	andeq	r3, r0, ip, lsl #24
    4854:	andeq	r3, r0, lr, lsr #19
    4858:	andeq	r3, r0, ip, asr r9
    485c:	ldrlt	r4, [r0, #-2894]!	; 0xfffff4b2
    4860:	addlt	r4, r5, fp, ror r4
    4864:	blcs	1e8d8 <__assert_fail@plt+0x1cb68>
    4868:	addshi	pc, r0, r0
    486c:	ldrmi	r2, [r8, fp]
    4870:	stmdacs	r0, {r0, r9, sl, lr}
    4874:	addhi	pc, sl, r0
    4878:	ldrmi	r2, [r0], -r0, lsl #4
    487c:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    4880:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    4884:	blcs	1e8f8 <__assert_fail@plt+0x1cb88>
    4888:	addhi	pc, r3, r0
    488c:	ldrmi	r2, [r8, ip]
    4890:	teqlt	r8, r2, lsl #12
    4894:	andcs	r4, r0, r2, asr #22
    4898:	ldrbtmi	r4, [fp], #-2370	; 0xfffff6be
    489c:	ldrbtmi	r9, [r9], #-0
    48a0:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    48a4:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    48a8:	blcs	1e91c <__assert_fail@plt+0x1cbac>
    48ac:	andcs	sp, sp, r1, ror r0
    48b0:			; <UNDEFINED> instruction: 0x46024798
    48b4:	rsble	r2, ip, r0, lsl #16
    48b8:	andcs	r4, r0, ip, lsr fp
    48bc:	ldrcs	r4, [r4], #-2364	; 0xfffff6c4
    48c0:	andls	r4, r0, fp, ror r4
    48c4:	cfldrsmi	mvf4, [fp, #-484]!	; 0xfffffe1c
    48c8:	stc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    48cc:			; <UNDEFINED> instruction: 0x4620447d
    48d0:			; <UNDEFINED> instruction: 0xf7ff3401
    48d4:	movwcs	pc, #3965	; 0xf7d	; <UNPREDICTABLE>
    48d8:	strmi	r4, [r1], -sl, lsr #12
    48dc:	tstlt	r9, r8, lsl r6
    48e0:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    48e4:	mvnsle	r2, lr, lsl ip
    48e8:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    48ec:	blcs	1e960 <__assert_fail@plt+0x1cbf0>
    48f0:	andcs	sp, lr, r9, asr #32
    48f4:			; <UNDEFINED> instruction: 0x46014798
    48f8:	suble	r2, r4, r0, lsl #16
    48fc:	movwcs	r4, #2607	; 0xa2f
    4900:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    4904:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    4908:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
    490c:	blcs	1e980 <__assert_fail@plt+0x1cc10>
    4910:	andcs	sp, sl, r6, lsr r0
    4914:			; <UNDEFINED> instruction: 0x46014798
    4918:	bmi	ab1760 <__assert_fail@plt+0xaaf9f0>
    491c:	ldrmi	r2, [r8], -r0, lsl #6
    4920:			; <UNDEFINED> instruction: 0xf7ff447a
    4924:	blmi	a43d30 <__assert_fail@plt+0xa41fc0>
    4928:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    492c:	andcs	fp, pc, fp, lsr #6
    4930:			; <UNDEFINED> instruction: 0x46014798
    4934:	andcs	fp, r0, #8, 6	; 0x20000000
    4938:			; <UNDEFINED> instruction: 0xf7ff4610
    493c:	blmi	903d18 <__assert_fail@plt+0x901fa8>
    4940:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4944:	andscs	fp, r2, r3, asr #2
    4948:	mulls	r3, r8, r7
    494c:	andcs	fp, r0, #32, 2
    4950:	ldrmi	r4, [r0], -r1, lsl #12
    4954:	stc2l	7, cr15, [r8], #1020	; 0x3fc
    4958:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    495c:			; <UNDEFINED> instruction: 0xff38f7ff
    4960:	strmi	r2, [r1], -r0, lsl #4
    4964:	tstlt	r9, r0, lsl r6
    4968:	ldc2l	7, cr15, [lr], {255}	; 0xff
    496c:	mvnsle	r2, r8, lsr #24
    4970:	andlt	r2, r5, r0
    4974:	ldrhtmi	lr, [r0], -sp
    4978:	ldmdbmi	r5, {r4, r5, r8, sl, sp, lr, pc}
    497c:			; <UNDEFINED> instruction: 0xe7da4479
    4980:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    4984:	ldmdbmi	r4, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    4988:			; <UNDEFINED> instruction: 0xe7b74479
    498c:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
    4990:	bmi	4fe760 <__assert_fail@plt+0x4fc9f0>
    4994:			; <UNDEFINED> instruction: 0xe78f447a
    4998:	ldrdeq	r4, [r1], -r0
    499c:	andeq	r4, r1, lr, lsr #17
    49a0:			; <UNDEFINED> instruction: 0x00002eb6
    49a4:	andeq	r3, r0, r6, lsl ip
    49a8:	andeq	r4, r1, sl, lsl #17
    49ac:	strdeq	r3, [r0], -r0
    49b0:	ldrdeq	r3, [r0], -r0
    49b4:	andeq	r3, r0, r4, ror #23
    49b8:	andeq	r4, r1, r6, asr #16
    49bc:	andeq	r3, r0, lr, lsr #23
    49c0:	andeq	r4, r1, r6, lsr #16
    49c4:	muleq	r0, r0, fp
    49c8:	andeq	r4, r1, r8, lsl #16
    49cc:	strdeq	r4, [r1], -r0
    49d0:			; <UNDEFINED> instruction: 0x00003abc
    49d4:	andeq	r3, r0, r2, lsl r8
    49d8:	strdeq	r3, [r0], -r0
    49dc:	andeq	r3, r0, sl, ror #11
    49e0:	andeq	r3, r0, r0, ror #15
    49e4:	svcmi	0x00f0e92d
    49e8:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    49ec:			; <UNDEFINED> instruction: 0xf8df8b02
    49f0:			; <UNDEFINED> instruction: 0xf8df2424
    49f4:	ldrbtmi	r3, [sl], #-1060	; 0xfffffbdc
    49f8:	strtpl	pc, [r0], #-2271	; 0xfffff721
    49fc:			; <UNDEFINED> instruction: 0xf8dfb089
    4a00:	ldrbtmi	r4, [sp], #-1056	; 0xfffffbe0
    4a04:	ldrbtmi	r9, [ip], #-259	; 0xfffffefd
    4a08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a0c:			; <UNDEFINED> instruction: 0xf04f9307
    4a10:			; <UNDEFINED> instruction: 0xf7ff0300
    4a14:	andcs	pc, r0, #35, 30	; 0x8c
    4a18:	ldrmi	r4, [r0], -r9, lsr #12
    4a1c:	stc2	7, cr15, [r4], {255}	; 0xff
    4a20:	blcs	1eab4 <__assert_fail@plt+0x1cd44>
    4a24:	eorcs	sp, sl, r2, asr #32
    4a28:			; <UNDEFINED> instruction: 0xb1184798
    4a2c:	blcs	c62a40 <__assert_fail@plt+0xc60cd0>
    4a30:	orrhi	pc, r1, r0
    4a34:	ldrbtmi	r4, [fp], #-3067	; 0xfffff405
    4a38:	blcs	1eaac <__assert_fail@plt+0x1cd3c>
    4a3c:	eorcs	sp, r9, r6, lsr r0
    4a40:			; <UNDEFINED> instruction: 0x46014798
    4a44:	eorsle	r2, r1, r0, lsl #16
    4a48:	movwcs	r4, #2807	; 0xaf7
    4a4c:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    4a50:	stc2l	7, cr15, [sl], #-1020	; 0xfffffc04
    4a54:	stccs	8, cr6, [r0, #-980]	; 0xfffffc2c
    4a58:	ldmdavs	r7!, {r3, r4, r5, ip, lr, pc}
    4a5c:	movtlt	r4, #30393	; 0x76b9
    4a60:			; <UNDEFINED> instruction: 0x270046b0
    4a64:			; <UNDEFINED> instruction: 0xf894e017
    4a68:			; <UNDEFINED> instruction: 0xf1baa000
    4a6c:	andle	r0, lr, r0, asr #30
    4a70:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a74:	svceq	0x007cf1ba
    4a78:	stmdacs	r2!, {r0, r6, ip, lr, pc}
    4a7c:	movwcs	fp, #8148	; 0x1fd4
    4a80:	adcsmi	r2, r8, #0, 6
    4a84:	movwcs	fp, #4056	; 0xfd8
    4a88:	svclt	0x00182b00
    4a8c:			; <UNDEFINED> instruction: 0xf8584607
    4a90:	blcs	146d8 <__assert_fail@plt+0x12968>
    4a94:			; <UNDEFINED> instruction: 0xf8d8d046
    4a98:	stmdacs	r0, {r2}
    4a9c:			; <UNDEFINED> instruction: 0xf8d8d0f7
    4aa0:	stccs	0, cr4, [r0], {12}
    4aa4:			; <UNDEFINED> instruction: 0xf7fdd1df
    4aa8:	strb	lr, [r6, r6, asr #16]!
    4aac:	ldrbtmi	r4, [r9], #-2527	; 0xfffff621
    4ab0:	stmdavc	fp!, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    4ab4:			; <UNDEFINED> instruction: 0xf0402b40
    4ab8:	blls	e4d40 <__assert_fail@plt+0xe2fd0>
    4abc:	strle	r0, [r5, #-1691]	; 0xfffff965
    4ac0:	andcs	r4, r0, #3588096	; 0x36c000
    4ac4:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    4ac8:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
    4acc:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
    4ad0:	cmnlt	r3, fp, lsl r8
    4ad4:			; <UNDEFINED> instruction: 0x47982013
    4ad8:	cmplt	r0, r4, lsl #12
    4adc:	andcs	r4, r0, #3506176	; 0x358000
    4ae0:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    4ae4:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
    4ae8:	strtmi	r2, [r1], -r0, lsl #4
    4aec:			; <UNDEFINED> instruction: 0xf7ff4610
    4af0:	andcs	pc, r0, fp, lsl ip	; <UNPREDICTABLE>
    4af4:	ldc2l	7, cr15, [r2], #-1020	; 0xfffffc04
    4af8:			; <UNDEFINED> instruction: 0xf7fc2000
    4afc:	stmdavc	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4b00:	bcs	f4bc94 <__assert_fail@plt+0xf49f24>
    4b04:	bcs	1f38b20 <__assert_fail@plt+0x1f36db0>
    4b08:	andeq	pc, r1, r0, lsl #2
    4b0c:	bcs	38de8 <__assert_fail@plt+0x37078>
    4b10:	blne	138de4 <__assert_fail@plt+0x137074>
    4b14:			; <UNDEFINED> instruction: 0xf8131918
    4b18:	bcs	10724 <__assert_fail@plt+0xe9b4>
    4b1c:	bcs	1f34784 <__assert_fail@plt+0x1f32a14>
    4b20:			; <UNDEFINED> instruction: 0xe7aad1f8
    4b24:			; <UNDEFINED> instruction: 0xf107782b
    4b28:	blcs	1007758 <__assert_fail@plt+0x10059e8>
    4b2c:	strbmi	sp, [ip], -r7, ror #2
    4b30:	ldrtmi	r4, [r9], r2, asr #23
    4b34:	movwge	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    4b38:	movwls	r4, #17531	; 0x447b
    4b3c:	ldrbtmi	r4, [sl], #3009	; 0xbc1
    4b40:	mcr	4, 0, r4, cr8, cr11, {3}
    4b44:	blmi	ff01358c <__assert_fail@plt+0xff01181c>
    4b48:	mcr	4, 0, r4, cr8, cr11, {3}
    4b4c:	ldmvs	r5!, {r4, r9, fp, ip, sp}^
    4b50:	stmdavc	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}
    4b54:			; <UNDEFINED> instruction: 0xf0002b40
    4b58:	ldclcs	0, cr8, [pc], #636	; 4ddc <__assert_fail@plt+0x306c>
    4b5c:	ldmibmi	fp!, {r0, r1, r3, r4, r6, sl, fp, ip, lr, pc}
    4b60:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    4b64:			; <UNDEFINED> instruction: 0xf88d2300
    4b68:			; <UNDEFINED> instruction: 0x46184018
    4b6c:			; <UNDEFINED> instruction: 0x46424479
    4b70:	andscc	pc, r9, sp, lsl #17
    4b74:	blx	ff642b7a <__assert_fail@plt+0xff640e0a>
    4b78:	strcs	r6, [r3], #-2163	; 0xfffff78d
    4b7c:			; <UNDEFINED> instruction: 0xf0002b00
    4b80:	ldmdavs	r2!, {r1, r2, r3, r5, r7, pc}
    4b84:	ldrtmi	r2, [r8], -r0, lsl #14
    4b88:			; <UNDEFINED> instruction: 0xf5b24641
    4b8c:	bmi	fec24994 <__assert_fail@plt+0xfec22c24>
    4b90:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    4b94:			; <UNDEFINED> instruction: 0xf04fbfb4
    4b98:			; <UNDEFINED> instruction: 0xf04f0c2c
    4b9c:			; <UNDEFINED> instruction: 0xf88d0c20
    4ba0:			; <UNDEFINED> instruction: 0xf88d7019
    4ba4:			; <UNDEFINED> instruction: 0xf7ffc018
    4ba8:	strmi	pc, [r4], #-3007	; 0xfffff441
    4bac:	stmdavc	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}
    4bb0:			; <UNDEFINED> instruction: 0xf0002b7c
    4bb4:	stmibmi	r7!, {r1, r3, r4, r7, pc}
    4bb8:	ldrmi	r2, [r0], -r0, lsl #4
    4bbc:	ldrbtmi	r3, [r9], #-1027	; 0xfffffbfd
    4bc0:	blx	fecc2bc6 <__assert_fail@plt+0xfecc0e56>
    4bc4:	ble	31613c <__assert_fail@plt+0x3143cc>
    4bc8:	addhi	pc, ip, #14614528	; 0xdf0000
    4bcc:	streq	pc, [sl, -r9, lsl #2]
    4bd0:	andcs	r4, r0, #248, 8	; 0xf8000000
    4bd4:	ldrmi	r3, [r0], -r1, lsl #8
    4bd8:			; <UNDEFINED> instruction: 0xf7ff4641
    4bdc:	adcsmi	pc, ip, #168960	; 0x29400
    4be0:	bllt	b793c4 <__assert_fail@plt+0xb77654>
    4be4:	andcs	r4, r0, #2572288	; 0x274000
    4be8:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    4bec:	blx	fe742bf2 <__assert_fail@plt+0xfe740e82>
    4bf0:	svcmi	0x0010f856
    4bf4:			; <UNDEFINED> instruction: 0xd1aa2c00
    4bf8:			; <UNDEFINED> instruction: 0xf04fe75f
    4bfc:	bmi	fe60782c <__assert_fail@plt+0xfe605abc>
    4c00:	ldmibmi	r8, {r8, r9, sp}
    4c04:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    4c08:			; <UNDEFINED> instruction: 0xf7ff4479
    4c0c:	ldmdavs	r4!, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    4c10:	orrle	r2, sp, r0, lsl #24
    4c14:	ldmibmi	r4, {r0, r4, r6, r8, r9, sl, sp, lr, pc}
    4c18:	ldrmi	r2, [r0], -r0, lsl #4
    4c1c:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    4c20:	strcs	r4, [r3], #-1145	; 0xfffffb87
    4c24:	blx	fe042c2a <__assert_fail@plt+0xfe040eba>
    4c28:	blcs	1edfc <__assert_fail@plt+0x1d08c>
    4c2c:	strb	sp, [fp, r9, lsr #3]
    4c30:	blcs	22ce4 <__assert_fail@plt+0x20f74>
    4c34:	ldrbmi	fp, [ip, #-3864]	; 0xfffff0e8
    4c38:	adchi	pc, r9, r0, lsl #6
    4c3c:	sbcsle	r2, r1, r0, lsl #22
    4c40:			; <UNDEFINED> instruction: 0xf04f2b0a
    4c44:	tstle	r9, r0, lsl #14
    4c48:	blcs	22dfc <__assert_fail@plt+0x2108c>
    4c4c:	andcs	sp, r0, #202	; 0xca
    4c50:	bne	4404b8 <__assert_fail@plt+0x43e748>
    4c54:			; <UNDEFINED> instruction: 0xf1094610
    4c58:			; <UNDEFINED> instruction: 0xf7ff080a
    4c5c:	strcs	pc, [r0], #-2917	; 0xfffff49b
    4c60:	strcc	r2, [r1], #-512	; 0xfffffe00
    4c64:			; <UNDEFINED> instruction: 0x46514610
    4c68:	blx	17c2c6e <__assert_fail@plt+0x17c0efe>
    4c6c:	mvnsle	r4, r4, asr #10
    4c70:	strcc	r7, [r1, #-2155]	; 0xfffff795
    4c74:	adcsle	r2, r5, r0, lsl #22
    4c78:	rscle	r2, r5, sl, lsl #22
    4c7c:	stmdbge	r6, {r9, sp}
    4c80:			; <UNDEFINED> instruction: 0xf88d4610
    4c84:			; <UNDEFINED> instruction: 0xf88d3018
    4c88:			; <UNDEFINED> instruction: 0xf7ff7019
    4c8c:	stmdavc	fp!, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
    4c90:	blcs	1209c <__assert_fail@plt+0x1032c>
    4c94:			; <UNDEFINED> instruction: 0xe7a5d1f0
    4c98:	blcs	22e4c <__assert_fail@plt+0x210dc>
    4c9c:			; <UNDEFINED> instruction: 0xf8dfd0a8
    4ca0:	strcc	r8, [r1, #-460]	; 0xfffffe34
    4ca4:	strcs	sl, [r0, -r6, lsl #24]
    4ca8:	strd	r4, [fp], -r8
    4cac:	blcs	22e60 <__assert_fail@plt+0x210f0>
    4cb0:	andcs	sp, r0, #152	; 0x98
    4cb4:	ldrmi	r4, [r0], -r1, asr #12
    4cb8:	blx	dc2cbe <__assert_fail@plt+0xdc0f4e>
    4cbc:	strcc	r7, [r1, #-2155]	; 0xfffff795
    4cc0:	addle	r2, pc, r0, lsl #22
    4cc4:	rscsle	r2, r1, sl, lsl #22
    4cc8:	strtmi	r2, [r1], -r0, lsl #4
    4ccc:			; <UNDEFINED> instruction: 0xf88d4610
    4cd0:			; <UNDEFINED> instruction: 0xf88d3018
    4cd4:			; <UNDEFINED> instruction: 0xf7ff7019
    4cd8:	stmdavc	fp!, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}^
    4cdc:	tstlt	r5, pc, ror #15
    4ce0:	bcs	1f22d90 <__assert_fail@plt+0x1f21020>
    4ce4:	strcs	sp, [r3], #-110	; 0xffffff92
    4ce8:			; <UNDEFINED> instruction: 0xf895e76e
    4cec:	stclne	0, cr12, [fp], #-4
    4cf0:			; <UNDEFINED> instruction: 0xf1bc9305
    4cf4:	teqle	r4, sp, lsr pc
    4cf8:	mvnmi	r1, #44800	; 0xaf00
    4cfc:	strcs	r1, [r0], #-2333	; 0xfffff6e3
    4d00:	strbmi	r2, [r1], -r0, lsl #4
    4d04:			; <UNDEFINED> instruction: 0xf88d4610
    4d08:			; <UNDEFINED> instruction: 0xf88dc018
    4d0c:			; <UNDEFINED> instruction: 0xf7ff4019
    4d10:	stmibne	r8!, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}^
    4d14:			; <UNDEFINED> instruction: 0xf817463b
    4d18:			; <UNDEFINED> instruction: 0xf1bccb01
    4d1c:	svclt	0x00180f00
    4d20:	svceq	0x007cf1bc
    4d24:	strmi	sp, [r4], -ip, ror #3
    4d28:			; <UNDEFINED> instruction: 0xf1bc461d
    4d2c:			; <UNDEFINED> instruction: 0xf43f0f00
    4d30:	strcc	sl, [r1, #-3906]	; 0xfffff0be
    4d34:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    4d38:	eorsle	r2, ip, r0, lsl #22
    4d3c:	ldrmi	r2, [r8, r8, lsr #32]
    4d40:	biclt	r4, r0, #4, 12	; 0x400000
    4d44:	andcs	r4, r0, #1048576	; 0x100000
    4d48:			; <UNDEFINED> instruction: 0xf7ff2001
    4d4c:	stmdavc	r3!, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    4d50:			; <UNDEFINED> instruction: 0xf43f2b00
    4d54:	strtmi	sl, [r9], -pc, ror #28
    4d58:	andcs	r2, r1, r0, lsl #4
    4d5c:	blx	ff942d60 <__assert_fail@plt+0xff940ff0>
    4d60:	stmdbmi	r3, {r3, r5, r6, r9, sl, sp, lr, pc}^
    4d64:			; <UNDEFINED> instruction: 0x4638463a
    4d68:	ldrbtmi	r3, [r9], #-1025	; 0xfffffbff
    4d6c:	blx	ff742d70 <__assert_fail@plt+0xff741000>
    4d70:	mulgt	r1, r5, r8
    4d74:			; <UNDEFINED> instruction: 0xf1bc9b05
    4d78:	andle	r0, r2, ip, ror pc
    4d7c:	svceq	0x0000f1bc
    4d80:			; <UNDEFINED> instruction: 0x461dd1ba
    4d84:	svceq	0x0000f1bc
    4d88:	svcge	0x0015f43f
    4d8c:	andcs	lr, r0, #54788096	; 0x3440000
    4d90:	ldrmi	r9, [r0], -r4, lsl #18
    4d94:	bhi	fe4405fc <__assert_fail@plt+0xfe43e88c>
    4d98:	blx	ff1c2d9c <__assert_fail@plt+0xff1c102c>
    4d9c:	streq	pc, [sl], #-265	; 0xfffffef7
    4da0:	andcs	r2, r0, #0, 14
    4da4:	ldrmi	r3, [r0], -r1, lsl #14
    4da8:			; <UNDEFINED> instruction: 0xf7ff4641
    4dac:	adcmi	pc, r7, #774144	; 0xbd000
    4db0:	stmdavc	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4db4:	stmdbmi	pc!, {r1, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4db8:	andcs	r2, r1, r0, lsl #4
    4dbc:			; <UNDEFINED> instruction: 0xf7ff4479
    4dc0:			; <UNDEFINED> instruction: 0xe637fab3
    4dc4:	ldrmi	r4, [sl], -ip, lsr #18
    4dc8:	stclne	6, cr4, [pc], #-96	; 4d70 <__assert_fail@plt+0x3000>
    4dcc:			; <UNDEFINED> instruction: 0xf1c54479
    4dd0:			; <UNDEFINED> instruction: 0xf7ff0503
    4dd4:	and	pc, ip, r9, lsr #21
    4dd8:	andsle	r2, r6, ip, ror fp
    4ddc:	strbmi	r2, [r1], -r0, lsl #4
    4de0:			; <UNDEFINED> instruction: 0xf88d4610
    4de4:			; <UNDEFINED> instruction: 0xf04f3018
    4de8:			; <UNDEFINED> instruction: 0xf88d0300
    4dec:			; <UNDEFINED> instruction: 0xf7ff3019
    4df0:	stmibne	ip!, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}^
    4df4:			; <UNDEFINED> instruction: 0xf817463a
    4df8:	blcs	13a04 <__assert_fail@plt+0x11c94>
    4dfc:	ldrmi	sp, [r5], -ip, ror #3
    4e00:	blcs	1efd4 <__assert_fail@plt+0x1d264>
    4e04:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {3}
    4e08:			; <UNDEFINED> instruction: 0x469ce6dc
    4e0c:	rscsle	r2, r6, r0, lsl #22
    4e10:			; <UNDEFINED> instruction: 0xe7f5463d
    4e14:	andeq	r4, r1, sl, ror #7
    4e18:	andeq	r0, r0, r8, ror #3
    4e1c:	andeq	r3, r0, lr, lsr #21
    4e20:	andeq	r4, r1, sl, lsr #14
    4e24:	strdeq	r4, [r1], -sl
    4e28:	andeq	r3, r0, r2, ror #20
    4e2c:	andeq	r3, r0, r6, lsr #24
    4e30:	andeq	r3, r0, sl, lsl #20
    4e34:	andeq	r4, r1, r2, ror #12
    4e38:	andeq	r3, r0, lr, asr #19
    4e3c:	andeq	r3, r0, r8, ror r9
    4e40:	andeq	r3, r0, r6, asr r4
    4e44:	andeq	r3, r0, r4, asr r4
    4e48:	andeq	r3, r0, r8, ror #18
    4e4c:	andeq	r3, r0, r8, asr r9
    4e50:	andeq	r3, r0, sl, lsr r9
    4e54:	andeq	r3, r0, sl, lsl #18
    4e58:	andeq	r3, r0, r4, asr #7
    4e5c:	andeq	r3, r0, r6, asr #17
    4e60:	andeq	r3, r0, sl, lsr #17
    4e64:			; <UNDEFINED> instruction: 0x000038b0
    4e68:	andeq	r3, r0, r8, lsr #17
    4e6c:	andeq	r3, r0, r8, lsl #16
    4e70:	andeq	r3, r0, sl, lsr #4
    4e74:	andeq	r3, r0, r8, lsl r9
    4e78:	andeq	r3, r0, r8, asr #3
    4e7c:	svcmi	0x00f0e92d
    4e80:	addlt	r2, fp, r0, lsl #4
    4e84:	strmi	r4, [r4], -fp, lsl #12
    4e88:	movwls	r4, #17937	; 0x4611
    4e8c:	blx	fffc2e90 <__assert_fail@plt+0xfffc1120>
    4e90:			; <UNDEFINED> instruction: 0xf8d46823
    4e94:	stmdavs	r1!, {r2, r3, r4, ip, pc}^
    4e98:	ldrdhi	pc, [r0], -r3
    4e9c:			; <UNDEFINED> instruction: 0xf1b89302
    4ea0:	stmdavs	pc, {r9}	; <UNPREDICTABLE>
    4ea4:	svclt	0x00189105
    4ea8:			; <UNDEFINED> instruction: 0xf1b92201
    4eac:	svclt	0x00180f00
    4eb0:	mrsls	r2, R11_usr
    4eb4:	stmiavs	r2!, {r1, r3, r4, r5, r8, ip, sp, pc}
    4eb8:	ldrbtle	r0, [r9], #-1749	; 0xfffff92b
    4ebc:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4ec0:			; <UNDEFINED> instruction: 0xf04f3704
    4ec4:			; <UNDEFINED> instruction: 0xf1b80901
    4ec8:	rsble	r0, sp, r0, lsl #30
    4ecc:	ldmdavs	sp!, {r0, r8, sp}
    4ed0:	adcvs	r6, r5, #417792	; 0x66000
    4ed4:	stmiavs	r3!, {r1, r2, r7, r8, ip, sp, pc}
    4ed8:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    4edc:			; <UNDEFINED> instruction: 0x6123bf08
    4ee0:	blls	b948c <__assert_fail@plt+0xb771c>
    4ee4:	andhi	pc, r0, r3, asr #17
    4ee8:	stmdbvs	r0!, {r0, r1, r8, r9, fp, ip, pc}
    4eec:			; <UNDEFINED> instruction: 0xf8c4601f
    4ef0:	andlt	r9, fp, ip, lsl r0
    4ef4:	svchi	0x00f0e8bd
    4ef8:	bcs	b62fa8 <__assert_fail@plt+0xb61238>
    4efc:	bvs	8b8f20 <__assert_fail@plt+0x8b71b0>
    4f00:	cmnle	r4, r0, lsl #20
    4f04:	ldrbeq	r6, [r0, -r2, lsr #17]
    4f08:	rsbvs	sp, r1, #1426063360	; 0x55000000
    4f0c:	stmdavc	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    4f10:	eorsle	r2, r5, sp, lsr #20
    4f14:	rscsle	r2, r2, r0, lsl #20
    4f18:			; <UNDEFINED> instruction: 0xf8d49a04
    4f1c:	ldmdavs	r1, {r5, sp, pc}
    4f20:			; <UNDEFINED> instruction: 0xf1ba468b
    4f24:			; <UNDEFINED> instruction: 0xf0400f00
    4f28:	stmiavs	r2!, {r1, r2, r3, r9, pc}
    4f2c:	stceq	0, cr15, [r1], {79}	; 0x4f
    4f30:	andeq	lr, ip, r5, lsl #22
    4f34:	eorgt	pc, r0, r4, asr #17
    4f38:	mulls	r6, r2, r6
    4f3c:	addshi	pc, r1, r0, asr #2
    4f40:			; <UNDEFINED> instruction: 0xf0002900
    4f44:	bls	12568c <__assert_fail@plt+0x12391c>
    4f48:	smlabtvs	r7, sp, r9, lr
    4f4c:	strls	r4, [r9, #-1542]	; 0xfffff9fa
    4f50:			; <UNDEFINED> instruction: 0x46934655
    4f54:			; <UNDEFINED> instruction: 0xf8db469a
    4f58:			; <UNDEFINED> instruction: 0xb1280004
    4f5c:			; <UNDEFINED> instruction: 0xf7fc4631
    4f60:	stmdacs	r0, {r1, r3, r7, sl, fp, sp, lr, pc}
    4f64:	adcshi	pc, r5, r0
    4f68:	svcne	0x0010f85b
    4f6c:	stmdbcs	r0, {r0, r8, sl, ip, sp}
    4f70:	stflsd	f5, [r9, #-964]	; 0xfffffc3c
    4f74:	ldmib	sp, {r0, r1, r4, r6, r9, sl, lr}^
    4f78:	andcs	r6, r1, #7168	; 0x1c00
    4f7c:	eors	r7, r0, r8, ror #16
    4f80:	stmiavc	sl!, {r1, r2, r5, r9, sp, lr}
    4f84:			; <UNDEFINED> instruction: 0xf0402a00
    4f88:	stmiavs	r2!, {r1, r2, r6, r8, pc}
    4f8c:			; <UNDEFINED> instruction: 0xf1000710
    4f90:			; <UNDEFINED> instruction: 0xf1b880a5
    4f94:	vst2.8	{d16-d17}, [r2], r1
    4f98:			; <UNDEFINED> instruction: 0xf1077280
    4f9c:			; <UNDEFINED> instruction: 0xf1090704
    4fa0:	rsbvs	r0, r1, #16384	; 0x4000
    4fa4:	orrsle	r6, r2, r2, lsr #1
    4fa8:			; <UNDEFINED> instruction: 0x61232300
    4fac:			; <UNDEFINED> instruction: 0xe7984698
    4fb0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4fb4:			; <UNDEFINED> instruction: 0xf04fe78a
    4fb8:	movwcs	r3, #8703	; 0x21ff
    4fbc:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4fc0:			; <UNDEFINED> instruction: 0xf1093704
    4fc4:			; <UNDEFINED> instruction: 0x61a50901
    4fc8:	movwne	lr, #18884	; 0x49c4
    4fcc:	stmdbls	r4, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
    4fd0:	strmi	r6, [fp], r9, lsl #16
    4fd4:	andls	r1, r6, r8, lsr #17
    4fd8:	stmdavc	r0, {r1, r2, fp, ip, pc}
    4fdc:			; <UNDEFINED> instruction: 0xf0002900
    4fe0:	stmdbls	r4, {r2, r7, r8, pc}
    4fe4:	beq	41128 <__assert_fail@plt+0x3f3b8>
    4fe8:	and	r4, r5, sp, asr r6
    4fec:	tstcc	r0, sp, lsl #18
    4ff0:	beq	81420 <__assert_fail@plt+0x7f6b0>
    4ff4:	rsble	r2, r3, r0, lsl #26
    4ff8:	mvnsle	r4, r8, lsr #5
    4ffc:	b	13eb414 <__assert_fail@plt+0x13e96a4>
    5000:	bl	4b830 <__assert_fail@plt+0x49ac0>
    5004:			; <UNDEFINED> instruction: 0xf851050a
    5008:	stmdacs	r0, {r1, r3}
    500c:	stmiavs	r9!, {r6, ip, lr, pc}
    5010:			; <UNDEFINED> instruction: 0xf0116120
    5014:	eorle	r0, r6, r7, lsl #6
    5018:			; <UNDEFINED> instruction: 0xf0869a06
    501c:			; <UNDEFINED> instruction: 0xf0030301
    5020:	ldmdavc	r2, {r0, r8, r9}^
    5024:	svclt	0x00082a00
    5028:	blcs	dc30 <__assert_fail@plt+0xbec0>
    502c:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    5030:	bcs	1f220 <__assert_fail@plt+0x1d4b0>
    5034:	ldmdavc	r0, {r1, r2, r6, ip, lr, pc}
    5038:	tstle	r5, sp, lsr #16
    503c:	tstlt	r8, r0, asr r8
    5040:	svclt	0x0048070d
    5044:	ldrle	r6, [fp], #-355	; 0xfffffe9d
    5048:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    504c:			; <UNDEFINED> instruction: 0xf1093704
    5050:	strtmi	r0, [r0], -r1, lsl #18
    5054:			; <UNDEFINED> instruction: 0xf906f7ff
    5058:	movwls	r6, #10275	; 0x2823
    505c:	movwls	r6, #14435	; 0x3863
    5060:	strbtmi	lr, [r2], -lr
    5064:	andcc	lr, r1, #184, 14	; 0x2e00000
    5068:	eorvs	r6, r2, #-1073741800	; 0xc0000018
    506c:			; <UNDEFINED> instruction: 0xf0069b06
    5070:	ldmdavc	fp, {r0, r9, sl}^
    5074:	svclt	0x00082b00
    5078:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx1
    507c:	svcge	0x0031f43f
    5080:			; <UNDEFINED> instruction: 0xf1082300
    5084:			; <UNDEFINED> instruction: 0x370438ff
    5088:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    508c:	str	r6, [r8, -r3, lsr #4]!
    5090:	stmdavc	r8, {r1, r2, r8, fp, ip, pc}
    5094:	svclt	0x0018283f
    5098:			; <UNDEFINED> instruction: 0xf0002868
    509c:	stmiavs	r9!, {r1, r2, r4, r6, r8, pc}
    50a0:	stmdals	r6, {r0, r9, ip, sp}
    50a4:			; <UNDEFINED> instruction: 0xf0119302
    50a8:	blls	148eb0 <__assert_fail@plt+0x147140>
    50ac:	eorvs	r6, r2, #160, 2	; 0x28
    50b0:	svclt	0x00149303
    50b4:	movweq	pc, #24687	; 0x606f	; <UNPREDICTABLE>
    50b8:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    50bc:	ldrb	r6, [r5, r3, lsr #2]
    50c0:	strb	r4, [r7, sp, lsl #12]!
    50c4:	svclt	0x004e070e
    50c8:			; <UNDEFINED> instruction: 0xf06f6162
    50cc:			; <UNDEFINED> instruction: 0x61230302
    50d0:			; <UNDEFINED> instruction: 0x2601e7d6
    50d4:			; <UNDEFINED> instruction: 0x46324653
    50d8:	str	r4, [pc, sl, lsr #13]
    50dc:	beq	c14f8 <__assert_fail@plt+0xbf788>
    50e0:			; <UNDEFINED> instruction: 0x4650213d
    50e4:	ldc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    50e8:	stmdacs	r0, {r1, ip, pc}
    50ec:	adchi	pc, r2, r0
    50f0:	movwcs	r9, #2562	; 0xa02
    50f4:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
    50f8:			; <UNDEFINED> instruction: 0xf0002b00
    50fc:	blls	1255ac <__assert_fail@plt+0x12383c>
    5100:	blcs	1f174 <__assert_fail@plt+0x1d404>
    5104:	tsthi	r9, r0	; <UNPREDICTABLE>
    5108:	ldrmi	r9, [r5], -r4, lsl #20
    510c:			; <UNDEFINED> instruction: 0xf8db4693
    5110:			; <UNDEFINED> instruction: 0xb1200004
    5114:			; <UNDEFINED> instruction: 0xf7fc4651
    5118:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    511c:			; <UNDEFINED> instruction: 0xf85bd063
    5120:			; <UNDEFINED> instruction: 0x36013f10
    5124:	mvnsle	r2, r0, lsl #22
    5128:			; <UNDEFINED> instruction: 0x469b4650
    512c:	stc	7, cr15, [r2, #-1008]	; 0xfffffc10
    5130:	stmdavs	r8!, {r1, r2, r9, sl, lr}^
    5134:	ldrtmi	fp, [r2], -r8, lsr #2
    5138:			; <UNDEFINED> instruction: 0xf7fc4651
    513c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    5140:			; <UNDEFINED> instruction: 0xf855d033
    5144:			; <UNDEFINED> instruction: 0xf10b3f10
    5148:	blcs	7d54 <__assert_fail@plt+0x5fe4>
    514c:			; <UNDEFINED> instruction: 0xf04fd1f1
    5150:	blls	92954 <__assert_fail@plt+0x90be4>
    5154:	bls	b15a8 <__assert_fail@plt+0xaf838>
    5158:	andsvc	r2, r3, sp, lsr r3
    515c:			; <UNDEFINED> instruction: 0x4651487f
    5160:			; <UNDEFINED> instruction: 0xf7fc4478
    5164:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
    5168:	rschi	pc, pc, r0
    516c:			; <UNDEFINED> instruction: 0x4651487c
    5170:			; <UNDEFINED> instruction: 0xf7fc4478
    5174:	stmdacs	r0, {r7, r8, r9, fp, sp, lr, pc}
    5178:	stmiavs	r0!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    517c:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    5180:	sbchi	pc, r4, r0
    5184:	svclt	0x00163502
    5188:	andsge	pc, r8, r4, asr #17
    518c:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
    5190:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    5194:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}
    5198:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    519c:			; <UNDEFINED> instruction: 0xf1093704
    51a0:	movwls	r0, #10497	; 0x2901
    51a4:	movwls	r6, #14435	; 0x3863
    51a8:			; <UNDEFINED> instruction: 0xf10be69b
    51ac:	blls	1055b8 <__assert_fail@plt+0x103848>
    51b0:	tsteq	r9, r2, lsr r6
    51b4:	ldmdapl	r8, {r1, r2, r3, r4, r6, fp, ip}^
    51b8:			; <UNDEFINED> instruction: 0xf0002800
    51bc:	ldmdbcc	r0, {r2, r3, r4, r5, r7, pc}
    51c0:	ldmdane	sp, {r0, r1, sl, ip, pc}^
    51c4:	ldmdavs	r0!, {r2, r4, r9, sl, lr}^
    51c8:			; <UNDEFINED> instruction: 0x4622b130
    51cc:			; <UNDEFINED> instruction: 0xf7fc4651
    51d0:	stmdacs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    51d4:	addhi	pc, fp, r0
    51d8:	ldrcc	r6, [r0], -fp, lsr #20
    51dc:	blcs	12624 <__assert_fail@plt+0x108b4>
    51e0:	stflsd	f5, [r3], {241}	; 0xf1
    51e4:	blls	96b64 <__assert_fail@plt+0x94df4>
    51e8:	eorsle	r2, pc, r0, lsl #22
    51ec:	teqeq	r6, r4, lsl #18
    51f0:	teqcs	sp, #131072	; 0x20000
    51f4:	andvc	r1, r3, sl, lsl #19
    51f8:	ldmvs	r1, {r0, r1, r3, r7, r8, fp, ip, lr}
    51fc:	strbeq	r6, [fp, -r3, lsr #2]
    5200:	blls	b9398 <__assert_fail@plt+0xb7628>
    5204:	blcs	23378 <__assert_fail@plt+0x21608>
    5208:	bls	b93e4 <__assert_fail@plt+0xb7674>
    520c:	andcc	r4, r1, #32, 12	; 0x2000000
    5210:			; <UNDEFINED> instruction: 0xf828f7ff
    5214:			; <UNDEFINED> instruction: 0xf105e7bf
    5218:	teqcs	sp, r2, lsl #20
    521c:			; <UNDEFINED> instruction: 0xf7fc4650
    5220:	mulls	r2, r6, ip
    5224:			; <UNDEFINED> instruction: 0xf47f2800
    5228:	blls	130fbc <__assert_fail@plt+0x12f24c>
    522c:	blcs	1f2a0 <__assert_fail@plt+0x1d530>
    5230:	svcge	0x006af47f
    5234:	ldrbcc	pc, [pc, #79]!	; 528b <__assert_fail@plt+0x351b>	; <UNPREDICTABLE>
    5238:	stmdami	sl, {r4, r7, r8, r9, sl, sp, lr, pc}^
    523c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    5240:	bl	643238 <__assert_fail@plt+0x6414c8>
    5244:	blmi	12339ec <__assert_fail@plt+0x1231c7c>
    5248:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    524c:	subsle	r2, sl, r0, lsl #22
    5250:			; <UNDEFINED> instruction: 0x47982010
    5254:	stmdacs	r0, {r0, r9, sl, lr}
    5258:	bmi	11393b4 <__assert_fail@plt+0x1137644>
    525c:	ldrmi	r2, [r8], -r0, lsl #6
    5260:			; <UNDEFINED> instruction: 0xf7ff447a
    5264:	andcs	pc, r0, r1, ror #16
    5268:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    526c:	teqeq	r6, r4, lsl #22
    5270:	ldmibpl	fp, {r1, r3, r4, r7, r8, fp, ip}
    5274:			; <UNDEFINED> instruction: 0x074a6891
    5278:	cmple	sp, r3, lsr #2
    527c:	cmnvs	r3, r2, lsl #22
    5280:	ldmdami	fp!, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
    5284:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    5288:	b	ffd43280 <__assert_fail@plt+0xffd41510>
    528c:			; <UNDEFINED> instruction: 0xf47f2800
    5290:	blls	13107c <__assert_fail@plt+0x12f30c>
    5294:	mvnlt	r6, fp, lsl r8
    5298:	ldcmi	14, cr4, [r7, #-216]!	; 0xffffff28
    529c:	ldrbtmi	r9, [lr], #-3076	; 0xfffff3fc
    52a0:	and	r4, r2, sp, ror r4
    52a4:	svccs	0x0010f854
    52a8:	stmdavs	r2!, {r1, r5, r7, r8, ip, sp, pc}^
    52ac:	rscsle	r2, r9, r0, lsl #20
    52b0:			; <UNDEFINED> instruction: 0xf01068a0
    52b4:	mvnsle	r0, r0, asr #32
    52b8:			; <UNDEFINED> instruction: 0x46294633
    52bc:			; <UNDEFINED> instruction: 0xf7ff9000
    52c0:			; <UNDEFINED> instruction: 0xe7eff833
    52c4:	strtmi	r9, [r0], -r6, lsl #20
    52c8:	strb	r3, [r3], r1, lsl #4
    52cc:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    52d0:	strb	r6, [r0, -r3, ror #2]!
    52d4:	andcs	r4, r0, #671744	; 0xa4000
    52d8:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    52dc:			; <UNDEFINED> instruction: 0xf824f7ff
    52e0:			; <UNDEFINED> instruction: 0xf7fc2000
    52e4:	stmdavc	r8!, {r2, sl, fp, sp, lr, pc}^
    52e8:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
    52ec:	stcls	6, cr14, [r3], {210}	; 0xd2
    52f0:	streq	pc, [r1, #-111]	; 0xffffff91
    52f4:	streq	lr, [sp, -sp, lsr #14]
    52f8:	movwcs	fp, #3915	; 0xf4b
    52fc:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    5300:			; <UNDEFINED> instruction: 0x61236163
    5304:	ldmdbmi	lr, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}
    5308:			; <UNDEFINED> instruction: 0xe7a64479
    530c:			; <UNDEFINED> instruction: 0xf7ff9002
    5310:	stmdals	r2, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}
    5314:	bl	ffac330c <__assert_fail@plt+0xffac159c>
    5318:	bcs	1f508 <__assert_fail@plt+0x1d798>
    531c:	ldmdavc	r3, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
    5320:	andle	r2, sp, sp, lsr #22
    5324:			; <UNDEFINED> instruction: 0xf1084620
    5328:			; <UNDEFINED> instruction: 0x370438ff
    532c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5330:			; <UNDEFINED> instruction: 0xff98f7fe
    5334:	ldrbmi	lr, [lr], -pc, lsr #14
    5338:			; <UNDEFINED> instruction: 0xf04fe755
    533c:			; <UNDEFINED> instruction: 0xe70a35ff
    5340:	strble	r0, [pc, #1800]!	; 5a50 <__assert_fail@plt+0x3ce0>
    5344:			; <UNDEFINED> instruction: 0x4652e79a
    5348:	stmiavs	r1!, {r0, r1, r6, r9, sl, sp, lr, pc}
    534c:			; <UNDEFINED> instruction: 0xf7ff9804
    5350:	teqcs	sp, #74752	; 0x12400	; <UNPREDICTABLE>
    5354:	ldrbcc	pc, [pc, #79]!	; 53ab <__assert_fail@plt+0x363b>	; <UNPREDICTABLE>
    5358:	usat	r7, #31, r3
    535c:	andeq	r3, r0, ip, lsr #7
    5360:	ldrdeq	r2, [r0], -ip
    5364:	ldrdeq	r3, [r0], -r6
    5368:	andeq	r3, r1, r8, ror #29
    536c:	andeq	r3, r0, r0, asr r2
    5370:	muleq	r0, sl, r2
    5374:	andeq	r3, r0, r2, lsl r2
    5378:			; <UNDEFINED> instruction: 0x000032bc
    537c:	andeq	r3, r0, r6, asr r2
    5380:	ldrdeq	r2, [r0], -r8
    5384:	svcmi	0x00f0e92d
    5388:	stc	6, cr4, [sp, #-620]!	; 0xfffffd94
    538c:			; <UNDEFINED> instruction: 0xf8df8b02
    5390:			; <UNDEFINED> instruction: 0xf8df4614
    5394:	ldrbtmi	r3, [ip], #-1556	; 0xfffff9ec
    5398:	stmiapl	r3!, {r0, r6, r7, ip, sp, pc}^
    539c:	teqls	pc, #1769472	; 0x1b0000
    53a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    53a4:	movwls	r9, #6988	; 0x1b4c
    53a8:			; <UNDEFINED> instruction: 0xf0002800
    53ac:	movwcs	r8, #308	; 0x134
    53b0:	ldrbmi	r4, [r8], -r2, lsl #13
    53b4:			; <UNDEFINED> instruction: 0x4690461c
    53b8:			; <UNDEFINED> instruction: 0xf7ff9304
    53bc:			; <UNDEFINED> instruction: 0xf646f867
    53c0:	vqdmlal.s<illegal width 8>	q10, d6, d1[4]
    53c4:	movwls	r1, #21353	; 0x5369
    53c8:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    53cc:			; <UNDEFINED> instruction: 0xf8df46a1
    53d0:	strtmi	r2, [r7], -r0, ror #11
    53d4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    53d8:	ldrbtmi	r4, [sl], #-1026	; 0xfffffbfe
    53dc:	cdp	2, 0, cr9, cr8, cr6, {0}
    53e0:			; <UNDEFINED> instruction: 0x46503a10
    53e4:	ldc	7, cr15, [r2], #1008	; 0x3f0
    53e8:	svccc	0x00fff1b0
    53ec:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    53f0:	tstle	r7, r5, lsl #12
    53f4:	svclt	0x001e1c43
    53f8:	ldrdcc	pc, [r0], -r8
    53fc:			; <UNDEFINED> instruction: 0xf8c83301
    5400:	stclne	0, cr3, [r6], #-0
    5404:	rschi	pc, ip, r0
    5408:	eorsle	r2, r6, r2, lsl #24
    540c:			; <UNDEFINED> instruction: 0xf0002c03
    5410:	stfcsd	f0, [r4], {20}
    5414:	msrhi	CPSR_, r0
    5418:			; <UNDEFINED> instruction: 0xf0003501
    541c:	strcs	r8, [r0, -r5, asr #2]
    5420:			; <UNDEFINED> instruction: 0xe7de463c
    5424:	sbcsle	r1, ip, r6, ror #24
    5428:	stfcsd	f3, [r1], {124}	; 0x7c
    542c:	stccs	0, cr13, [r2], {217}	; 0xd9
    5430:	stccs	0, cr13, [r3], {79}	; 0x4f
    5434:	adcshi	pc, r7, r0, asr #32
    5438:	cmneq	pc, #48	; 0x30	; <UNPREDICTABLE>
    543c:	adchi	pc, r6, r0
    5440:	strcs	r2, [r4], #-1793	; 0xfffff8ff
    5444:	eorspl	pc, r4, sp, lsl #17
    5448:			; <UNDEFINED> instruction: 0xf030e7cb
    544c:	andle	r0, r9, pc, ror r4
    5450:	vpmax.f32	q1, q0, q9
    5454:	strcs	r8, [r2], #-148	; 0xffffff6c
    5458:	ldrtmi	sl, [fp], #-2880	; 0xfffff4c0
    545c:			; <UNDEFINED> instruction: 0xf8033701
    5460:	ldr	r5, [lr, ip, asr #25]!
    5464:	bl	dc345c <__assert_fail@plt+0xdc16ec>
    5468:			; <UNDEFINED> instruction: 0xf8336803
    546c:	ldreq	r3, [r8], #21
    5470:	cfstrscs	mvf13, [r3, #-732]!	; 0xfffffd24
    5474:	strcs	sp, [r1], #-492	; 0xfffffe14
    5478:	stcls	7, cr14, [r1, #-716]	; 0xfffffd34
    547c:	ldrmi	sl, [pc], #-2880	; 5484 <__assert_fail@plt+0x3714>
    5480:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5484:			; <UNDEFINED> instruction: 0xf807682e
    5488:	cdpcs	12, 0, cr9, cr0, cr12, {6}
    548c:	teqhi	r8, r0	; <UNPREDICTABLE>
    5490:	stmdavs	r8!, {r0, r2, r3, r8, r9, sl, fp, sp, pc}^
    5494:	ldrtmi	fp, [r9], -r0, lsr #2
    5498:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    549c:	suble	r2, r7, r0, lsl #16
    54a0:	ldrcc	r6, [r0, #-2350]	; 0xfffff6d2
    54a4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    54a8:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx11
    54ac:	ldmvs	sp, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    54b0:			; <UNDEFINED> instruction: 0xf8cb2700
    54b4:			; <UNDEFINED> instruction: 0x066a7010
    54b8:	subshi	pc, ip, #0, 2
    54bc:	cdp	15, 1, cr10, cr8, cr13, {0}
    54c0:			; <UNDEFINED> instruction: 0x46381a10
    54c4:	ldmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54c8:	stmdacs	r0, {r2, r9, sl, lr}
    54cc:	strtmi	sp, [r7], -r7, asr #2
    54d0:			; <UNDEFINED> instruction: 0xf030e787
    54d4:			; <UNDEFINED> instruction: 0xd1bb047f
    54d8:	b	fff434d0 <__assert_fail@plt+0xfff41760>
    54dc:	andls	r6, r7, r3, lsl #16
    54e0:	andscc	pc, r5, r3, lsr r8	; <UNPREDICTABLE>
    54e4:	ldrle	r0, [r3, #1177]!	; 0x499
    54e8:	bge	102c0f4 <__assert_fail@plt+0x102a384>
    54ec:	ldmdavs	sp, {r0, r1, r2, r4, sl, lr}
    54f0:	stclmi	8, cr15, [ip], {7}
    54f4:			; <UNDEFINED> instruction: 0xf0002d00
    54f8:	mcrge	1, 0, r8, cr13, cr14, {7}
    54fc:	ldrmi	r4, [ip], -r1, lsr #13
    5500:			; <UNDEFINED> instruction: 0xb1286860
    5504:			; <UNDEFINED> instruction: 0xf7fc4631
    5508:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    550c:			; <UNDEFINED> instruction: 0x81bcf000
    5510:	ldrcc	r6, [r0], #-2341	; 0xfffff6db
    5514:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5518:	stccs	6, cr4, [r0, #-140]	; 0xffffff74
    551c:	ldmvs	sp, {r4, r5, r6, r7, r8, ip, lr, pc}
    5520:			; <UNDEFINED> instruction: 0xf8cb2300
    5524:			; <UNDEFINED> instruction: 0x066b3010
    5528:	tsthi	pc, r0, asr #2	; <UNPREDICTABLE>
    552c:	str	r4, [r2, pc, asr #12]!
    5530:	strmi	r6, [r4], -fp, lsr #17
    5534:	andsvs	pc, r0, fp, asr #17
    5538:	subeq	pc, r0, #19
    553c:			; <UNDEFINED> instruction: 0xf013d1c7
    5540:	svclt	0x00080107
    5544:	andsne	pc, r4, fp, asr #17
    5548:	ldreq	sp, [r8, -ip, asr #32]
    554c:			; <UNDEFINED> instruction: 0xf8cbbf48
    5550:	strble	r2, [r7], #-20	; 0xffffffec
    5554:	streq	pc, [r2], -pc, rrx
    5558:	andsvs	pc, r0, fp, asr #17
    555c:			; <UNDEFINED> instruction: 0xf8dbe042
    5560:	ldmdblt	lr, {r2, r4, r5, sp, lr}
    5564:	ldmdavs	r6!, {r0, r2, r3, r6, sp, lr, pc}
    5568:	suble	r2, sl, r0, lsl #28
    556c:			; <UNDEFINED> instruction: 0x46391d30
    5570:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5574:	mvnsle	r2, r0, lsl #16
    5578:	strtmi	r4, [r7], -r4, lsl #12
    557c:			; <UNDEFINED> instruction: 0xf06fe731
    5580:			; <UNDEFINED> instruction: 0xf04f0303
    5584:			; <UNDEFINED> instruction: 0xf8cb34ff
    5588:			; <UNDEFINED> instruction: 0xe72a3010
    558c:	b	fe8c3584 <__assert_fail@plt+0xfe8c1814>
    5590:			; <UNDEFINED> instruction: 0xf8336803
    5594:	ldreq	r3, [r9], #21
    5598:	svcge	0x0023f53f
    559c:	strcs	r2, [r4], #-1793	; 0xfffff8ff
    55a0:	eorspl	pc, r4, sp, lsl #17
    55a4:	stccs	7, cr14, [r4], {29}
    55a8:	svcge	0x0052f47f
    55ac:	ldrtmi	r9, [lr], -r2, lsl #20
    55b0:			; <UNDEFINED> instruction: 0xf0002a00
    55b4:	blls	e57fc <__assert_fail@plt+0xe3a8c>
    55b8:	adcsmi	r3, fp, #1024	; 0x400
    55bc:	strcc	sp, [r1, -r2, lsl #18]
    55c0:			; <UNDEFINED> instruction: 0xe70e5590
    55c4:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
    55c8:	movwls	r3, #13106	; 0x3332
    55cc:			; <UNDEFINED> instruction: 0xf7fc4619
    55d0:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    55d4:	bichi	pc, r5, r0
    55d8:	strpl	r3, [r5, #1793]	; 0x701
    55dc:	str	r9, [r0, -r2]
    55e0:			; <UNDEFINED> instruction: 0x6010f8db
    55e4:	blmi	ffc181b8 <__assert_fail@plt+0xffc16448>
    55e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    55ec:	blls	fdf65c <__assert_fail@plt+0xfdd8ec>
    55f0:			; <UNDEFINED> instruction: 0xf040405a
    55f4:			; <UNDEFINED> instruction: 0x463081b4
    55f8:	ldc	0, cr11, [sp], #260	; 0x104
    55fc:	pop	{r1, r8, r9, fp, pc}
    5600:			; <UNDEFINED> instruction: 0xf0158ff0
    5604:	svclt	0x00140f80
    5608:	streq	pc, [r6], -pc, rrx
    560c:	streq	pc, [r1], -pc, rrx
    5610:	andsvs	pc, r0, fp, asr #17
    5614:	bmi	ffa3f5b4 <__assert_fail@plt+0xffa3d844>
    5618:	ldrbtmi	r4, [sl], #-3043	; 0xfffff41d
    561c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5620:	subsmi	r9, sl, pc, lsr fp
    5624:	orrshi	pc, fp, r0, asr #32
    5628:	ldrbmi	r9, [r8], -r1, lsl #18
    562c:	ldc	0, cr11, [sp], #260	; 0x104
    5630:	pop	{r1, r8, r9, fp, pc}
    5634:			; <UNDEFINED> instruction: 0xf7ff4ff0
    5638:	blls	1346c4 <__assert_fail@plt+0x132954>
    563c:	orrle	r2, r9, r0, lsl #22
    5640:	bl	ec24c <__assert_fail@plt+0xea4dc>
    5644:	ldmvs	fp, {r0, r3, r8, r9, ip}
    5648:	cmple	ip, r9, asr r7
    564c:			; <UNDEFINED> instruction: 0xf8db2300
    5650:			; <UNDEFINED> instruction: 0xf8cb6010
    5654:	bfi	r3, r4, #0, #6
    5658:	bicslt	r9, r3, r4, lsl #22
    565c:	mvnslt	r9, r2, lsl #22
    5660:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    5664:	strbpl	r4, [r5, #2517]	; 0x9d5
    5668:			; <UNDEFINED> instruction: 0xf7fc4479
    566c:			; <UNDEFINED> instruction: 0x4604eb34
    5670:			; <UNDEFINED> instruction: 0xf800b130
    5674:			; <UNDEFINED> instruction: 0xf7fe5b01
    5678:	stmdavc	r3!, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    567c:			; <UNDEFINED> instruction: 0xd1af2b00
    5680:			; <UNDEFINED> instruction: 0xf7fc9802
    5684:			; <UNDEFINED> instruction: 0xf06fe93c
    5688:	ldrmi	r0, [lr], -r9, lsl #6
    568c:	andscc	pc, r0, fp, asr #17
    5690:	blls	7f538 <__assert_fail@plt+0x7d7c8>
    5694:	strne	lr, [r9], #-2819	; 0xfffff4fd
    5698:	ldrbeq	r6, [fp, -r3, lsr #17]
    569c:			; <UNDEFINED> instruction: 0xf06fd136
    56a0:			; <UNDEFINED> instruction: 0xf8cb0605
    56a4:			; <UNDEFINED> instruction: 0xe79d6010
    56a8:	ldrsbtmi	pc, [r4], -fp	; <UNPREDICTABLE>
    56ac:	strtmi	fp, [r0], -ip, lsr #2
    56b0:			; <UNDEFINED> instruction: 0xf7fc6824
    56b4:			; <UNDEFINED> instruction: 0x2c00e924
    56b8:	movwcs	sp, #505	; 0x1f9
    56bc:			; <UNDEFINED> instruction: 0xf8cb4650
    56c0:			; <UNDEFINED> instruction: 0xf7fc3034
    56c4:	strmi	lr, [r6], -r8, lsr #18
    56c8:	adcle	r2, r1, r0, lsl #16
    56cc:	streq	pc, [r4], -pc, rrx
    56d0:	andsvs	pc, r0, fp, asr #17
    56d4:	svccs	0x0062e786
    56d8:	mrcge	7, 5, APSR_nzcv, cr14, cr15, {3}
    56dc:			; <UNDEFINED> instruction: 0xf7fc2096
    56e0:	andls	lr, r2, sl, asr #19
    56e4:			; <UNDEFINED> instruction: 0xf0002800
    56e8:			; <UNDEFINED> instruction: 0x463a80f8
    56ec:	stmdbge	sp, {r1, r2, r4, r7, r8, r9, sp}
    56f0:			; <UNDEFINED> instruction: 0xf7fc3701
    56f4:	blls	bfd24 <__assert_fail@plt+0xbdfb4>
    56f8:	andls	r2, r3, #1610612745	; 0x60000009
    56fc:			; <UNDEFINED> instruction: 0xe670559d
    5700:	ldrtmi	r9, [r1], r1, lsl #22
    5704:			; <UNDEFINED> instruction: 0x071ae6d3
    5708:	str	sp, [r3, -r0, lsr #9]!
    570c:	blcs	2c31c <__assert_fail@plt+0x2a5ac>
    5710:	sbcshi	pc, r7, r0
    5714:	ldrmi	r9, [sl], -r2, lsl #22
    5718:	ldrbpl	r9, [r3, #2820]	; 0xb04
    571c:	strtmi	r9, [r8], -r2, lsl #26
    5720:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    5724:	blcs	8a37d8 <__assert_fail@plt+0x8a1a68>
    5728:	qadd16mi	fp, sl, r8
    572c:	adcshi	pc, r6, r0
    5730:	ldrbmi	r6, [r8], -r1, lsr #17
    5734:	ldc2	7, cr15, [r6, #1016]	; 0x3f8
    5738:			; <UNDEFINED> instruction: 0xf47f2800
    573c:	stmdals	r2, {r0, r4, r6, r8, r9, sl, fp, sp, pc}
    5740:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5744:			; <UNDEFINED> instruction: 0x6010f8db
    5748:	blls	37f480 <__assert_fail@plt+0x37d710>
    574c:	bls	171388 <__assert_fail@plt+0x16f618>
    5750:			; <UNDEFINED> instruction: 0xf0004293
    5754:	stmdbls	r6, {r0, r1, r2, r6, r7, pc}
    5758:			; <UNDEFINED> instruction: 0xf7fc4638
    575c:	strmi	lr, [r4], -ip, lsl #17
    5760:			; <UNDEFINED> instruction: 0xf0402800
    5764:	ldrbmi	r8, [r0], -fp, asr #1
    5768:	b	ffc43760 <__assert_fail@plt+0xffc419f0>
    576c:	stmib	sp, {r0, r1, r2, r9, fp, ip, pc}^
    5770:	ldrbmi	r4, [r0], r9, lsl #16
    5774:	stmdacs	sl, {r1, r2, r4, fp, sp, lr}
    5778:			; <UNDEFINED> instruction: 0xf1b0bf18
    577c:			; <UNDEFINED> instruction: 0x46053fff
    5780:	strcs	fp, [sl, #-3846]	; 0xfffff0fa
    5784:	movwcs	r2, #769	; 0x301
    5788:			; <UNDEFINED> instruction: 0xf8369308
    578c:			; <UNDEFINED> instruction: 0xf0353015
    5790:	vst1.16	{d0-d3}, [r3 :256]
    5794:	mrsle	r5, (UNDEF: 123)
    5798:	blcs	e7a4 <__assert_fail@plt+0xca34>
    579c:	blge	1039c78 <__assert_fail@plt+0x1037f08>
    57a0:	blls	216810 <__assert_fail@plt+0x214aa0>
    57a4:	stclpl	8, cr15, [r8], #-8
    57a8:			; <UNDEFINED> instruction: 0xf0402b00
    57ac:			; <UNDEFINED> instruction: 0x464080f0
    57b0:	b	ff3437a8 <__assert_fail@plt+0xff341a38>
    57b4:	stclne	6, cr4, [r8], #-20	; 0xffffffec
    57b8:	rschi	pc, r5, r0
    57bc:			; <UNDEFINED> instruction: 0xf0002d0a
    57c0:	svcls	0x000880e2
    57c4:	bls	1c5978 <__assert_fail@plt+0x1c3c08>
    57c8:	bpl	ffcdf828 <__assert_fail@plt+0xffcddab8>
    57cc:			; <UNDEFINED> instruction: 0xf100049a
    57d0:	stclcs	0, cr8, [r3], #-860	; 0xfffffca4
    57d4:	sbcshi	pc, r0, r0, asr #32
    57d8:			; <UNDEFINED> instruction: 0xf0402f00
    57dc:			; <UNDEFINED> instruction: 0x464080d8
    57e0:	b	fed437d8 <__assert_fail@plt+0xfed41a68>
    57e4:			; <UNDEFINED> instruction: 0xf0001c44
    57e8:	stmdacs	sl, {r2, r4, r5, r7, pc}
    57ec:	adcshi	pc, r1, r0
    57f0:	subeq	r9, r3, r7, lsl #24
    57f4:	andcs	r4, r0, #5242880	; 0x500000
    57f8:	stmdavs	r6!, {r3, r9, ip, pc}
    57fc:	ldreq	r5, [fp], #2803	; 0xaf3
    5800:	addhi	pc, sl, r0, asr #2
    5804:	cmneq	pc, #53	; 0x35	; <UNPREDICTABLE>
    5808:	blls	239c6c <__assert_fail@plt+0x237efc>
    580c:			; <UNDEFINED> instruction: 0xf0402b00
    5810:			; <UNDEFINED> instruction: 0x464080be
    5814:	b	fe6c380c <__assert_fail@plt+0xfe6c1a9c>
    5818:	ldmdavs	lr, {r0, r1, r2, r8, r9, fp, ip, pc}
    581c:	svccc	0x00fff1b0
    5820:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    5824:	lslsle	r4, r5, #12
    5828:	strcs	r2, [sl, #-769]	; 0xfffffcff
    582c:	str	r9, [ip, r8, lsl #6]!
    5830:	strcs	r4, [r1], #-1562	; 0xfffff9e6
    5834:	adcsle	r2, r2, r0, lsl #22
    5838:			; <UNDEFINED> instruction: 0xf8db2700
    583c:	blge	1015914 <__assert_fail@plt+0x1013ba4>
    5840:			; <UNDEFINED> instruction: 0xf04f443b
    5844:	strls	r0, [fp], #-512	; 0xfffffe00
    5848:	stclcs	8, cr15, [r8], #-12
    584c:			; <UNDEFINED> instruction: 0xf10db154
    5850:	vstmdbne	r0!, {s0-s151}
    5854:			; <UNDEFINED> instruction: 0xf7fc4651
    5858:	stmdacs	r0, {r1, r2, r3, fp, sp, lr, pc}
    585c:	stmdavs	r4!, {r0, r2, r4, r7, ip, lr, pc}
    5860:	mvnsle	r2, r0, lsl #24
    5864:	andeq	pc, r8, r7, lsl #2
    5868:	stmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    586c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5870:	ldcne	0, cr13, [r0, #-204]!	; 0xffffff34
    5874:			; <UNDEFINED> instruction: 0xf7fca926
    5878:	blls	2ffbd0 <__assert_fail@plt+0x2fde60>
    587c:	eorsvs	pc, r4, fp, asr #17
    5880:	blls	1dd954 <__assert_fail@plt+0x1dbbe4>
    5884:	usada8	r0, lr, r8, r6
    5888:	strbmi	r6, [pc], -r3, lsr #17
    588c:	andspl	pc, r0, fp, asr #17
    5890:	svceq	0x0040f013
    5894:	strcs	fp, [r3], #-3852	; 0xfffff0f4
    5898:	str	r2, [r2, #1025]!	; 0x401
    589c:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
    58a0:	andcc	r4, r1, #22020096	; 0x1500000
    58a4:			; <UNDEFINED> instruction: 0xf43f2b00
    58a8:	ldrmi	sl, [r0], -r3, asr #30
    58ac:			; <UNDEFINED> instruction: 0xf7fc9201
    58b0:	bls	7fdc0 <__assert_fail@plt+0x7e050>
    58b4:	blcs	89c968 <__assert_fail@plt+0x89abf8>
    58b8:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
    58bc:	strpl	r2, [fp], #-768	; 0xfffffd00
    58c0:	blge	103f5a0 <__assert_fail@plt+0x103d830>
    58c4:	ldrmi	sl, [pc], #-2061	; 58cc <__assert_fail@plt+0x3b5c>
    58c8:			; <UNDEFINED> instruction: 0xf8079b02
    58cc:			; <UNDEFINED> instruction: 0xf7fc3ccc
    58d0:	andls	lr, r2, sl, asr r8
    58d4:			; <UNDEFINED> instruction: 0xf47f2800
    58d8:			; <UNDEFINED> instruction: 0xf06faf21
    58dc:			; <UNDEFINED> instruction: 0xf8cb060a
    58e0:			; <UNDEFINED> instruction: 0xe67f6010
    58e4:	blcs	1ce7bd8 <__assert_fail@plt+0x1ce5e68>
    58e8:	svcge	0x0035f47f
    58ec:	strbmi	r2, [pc], -r1, lsl #6
    58f0:	movwls	r2, #17411	; 0x4403
    58f4:	blls	7eed0 <__assert_fail@plt+0x7d160>
    58f8:	ldr	r4, [r0], -r9, lsr #13
    58fc:	ldrsbtmi	pc, [r4], -fp	; <UNPREDICTABLE>
    5900:	ands	fp, r9, r4, lsl r9
    5904:			; <UNDEFINED> instruction: 0xb1bc6824
    5908:	ldrtmi	r1, [r9], -r0, lsr #26
    590c:	svc	0x00b2f7fb
    5910:	mvnsle	r2, r0, lsl #16
    5914:	str	r4, [lr, #1615]!	; 0x64f
    5918:	bllt	ff0ec540 <__assert_fail@plt+0xff0ea7d0>
    591c:	strcs	r4, [sl, #-1600]	; 0xfffff9c0
    5920:	b	543918 <__assert_fail@plt+0x541ba8>
    5924:	movwls	r2, #33537	; 0x8301
    5928:	adcmi	r2, r8, #20, 6	; 0x50000000
    592c:			; <UNDEFINED> instruction: 0xf1b0bf18
    5930:			; <UNDEFINED> instruction: 0xf43f3fff
    5934:	ldrb	sl, [fp, -r2, ror #30]
    5938:	svceq	0x0080f015
    593c:			; <UNDEFINED> instruction: 0xf04f464f
    5940:	svclt	0x001434ff
    5944:	movweq	pc, #24687	; 0x606f	; <UNPREDICTABLE>
    5948:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    594c:	andscc	pc, r0, fp, asr #17
    5950:	andcs	lr, r1, #297795584	; 0x11c00000
    5954:	tstcs	r4, #1792	; 0x700
    5958:	andls	r2, r8, #41943040	; 0x2800000
    595c:			; <UNDEFINED> instruction: 0xf7fce74d
    5960:	stmdals	r2, {r3, r4, fp, sp, lr, pc}
    5964:	svc	0x00caf7fb
    5968:	movweq	pc, #41071	; 0xa06f	; <UNPREDICTABLE>
    596c:			; <UNDEFINED> instruction: 0xf8cb461e
    5970:			; <UNDEFINED> instruction: 0xe6373010
    5974:	ldr	r4, [r4, #-1596]!	; 0xfffff9c4
    5978:	strls	r4, [r8, -r2, lsr #12]
    597c:	str	r3, [lr, -r1, lsl #8]
    5980:	strtmi	r9, [r7], -r8, lsl #14
    5984:	tstcs	r4, #23330816	; 0x1640000
    5988:	strcs	r2, [sl, #-1793]	; 0xfffff8ff
    598c:			; <UNDEFINED> instruction: 0x46c2e71b
    5990:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
    5994:	strcs	r9, [r0, -r9, lsl #24]
    5998:	ldrdcc	pc, [r0], -r8
    599c:			; <UNDEFINED> instruction: 0xf8c83301
    59a0:	ldr	r3, [lr, #-0]
    59a4:	andeq	r3, r1, sl, asr #20
    59a8:	andeq	r0, r0, r8, ror #3
    59ac:	andeq	r3, r0, ip, lsl #3
    59b0:	andeq	r3, r0, r6, lsl #3
    59b4:	strdeq	r3, [r1], -r8
    59b8:	andeq	r3, r1, r6, asr #15
    59bc:	andeq	r2, r0, r0, lsl pc
    59c0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    59c4:			; <UNDEFINED> instruction: 0x47706018
    59c8:	andeq	r3, r1, lr, ror #14
    59cc:	svclt	0x00004770
    59d0:	ldrbmi	r2, [r0, -r0]!
    59d4:	rscscc	pc, pc, pc, asr #32
    59d8:	svclt	0x00004770
    59dc:	tstle	r3, lr, lsl #16
    59e0:	andcs	r4, r1, #2048	; 0x800
    59e4:	andsvs	r4, sl, fp, ror r4
    59e8:	svclt	0x00004770
    59ec:	andeq	r3, r1, r4, asr r7
    59f0:	svcmi	0x00f8e92d
    59f4:	stmdavs	fp, {r1, r4, r7, r9, sl, lr}
    59f8:	ldmdavs	r2, {r0, r3, r7, r9, sl, lr}
    59fc:	streq	lr, [r2], #2819	; 0xb03
    5a00:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    5a04:	blcs	81da3c <__assert_fail@plt+0x81bccc>
    5a08:			; <UNDEFINED> instruction: 0xf854d105
    5a0c:	blcs	815624 <__assert_fail@plt+0x8138b4>
    5a10:			; <UNDEFINED> instruction: 0xf8c9d0fb
    5a14:	cdpne	0, 4, cr4, cr7, cr0, {0}
    5a18:	svclt	0x00d82f00
    5a1c:	cfldr32le	mvfx2, [r4, #-4]
    5a20:	ldrtmi	r2, [r5], -r0, lsl #12
    5a24:			; <UNDEFINED> instruction: 0xe00946b3
    5a28:	svceq	0x0004f854
    5a2c:	svclt	0x00082820
    5a30:			; <UNDEFINED> instruction: 0xf7fb46ab
    5a34:	strmi	lr, [r6], #-3922	; 0xfffff0ae
    5a38:	ble	296538 <__assert_fail@plt+0x2947c8>
    5a3c:	strtmi	r6, [r8], r3, lsr #16
    5a40:	blcs	292e4c <__assert_fail@plt+0x2910dc>
    5a44:	blcs	356ac <__assert_fail@plt+0x3393c>
    5a48:			; <UNDEFINED> instruction: 0xf8cad1ee
    5a4c:	pop	{ip, lr}
    5a50:	stmdavs	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5a54:	streq	pc, [r2, #-264]	; 0xfffffef8
    5a58:	movweq	pc, #41394	; 0xa1b2	; <UNPREDICTABLE>
    5a5c:	movwcs	fp, #7960	; 0x1f18
    5a60:	svclt	0x00082a00
    5a64:			; <UNDEFINED> instruction: 0xf1bb2300
    5a68:	svclt	0x00080f00
    5a6c:	blcs	e674 <__assert_fail@plt+0xc904>
    5a70:			; <UNDEFINED> instruction: 0xf8d9d0eb
    5a74:			; <UNDEFINED> instruction: 0xf10b3000
    5a78:	andcs	r0, sl, #4194304	; 0x400000
    5a7c:	eorcs	pc, fp, r3, asr #16
    5a80:	andpl	pc, r0, sl, asr #17
    5a84:	svchi	0x00f8e8bd
    5a88:	blmi	c58350 <__assert_fail@plt+0xc565e0>
    5a8c:	push	{r1, r3, r4, r5, r6, sl, lr}
    5a90:	strdlt	r4, [r4], r0
    5a94:			; <UNDEFINED> instruction: 0x460658d3
    5a98:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    5a9c:			; <UNDEFINED> instruction: 0xf04f9303
    5aa0:			; <UNDEFINED> instruction: 0xf7fd0300
    5aa4:			; <UNDEFINED> instruction: 0x4604f9f5
    5aa8:	biclt	r4, r8, #135266304	; 0x8100000
    5aac:	strmi	r2, [r8], -r0, lsl #2
    5ab0:	stmia	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ab4:	svc	0x0066f7fb
    5ab8:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
    5abc:			; <UNDEFINED> instruction: 0x4631d03c
    5ac0:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    5ac4:	strcs	r2, [r0], -r0
    5ac8:	stmia	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5acc:			; <UNDEFINED> instruction: 0xf8c84638
    5ad0:	strbtmi	r6, [sl], r4
    5ad4:	strls	r9, [r1], -r0, lsl #8
    5ad8:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5adc:	ldrbmi	r4, [r1], -r3, asr #12
    5ae0:	ldrtmi	r4, [r0], -r2, lsl #12
    5ae4:	mcr	7, 6, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5ae8:	strmi	r1, [r7], -r3, asr #24
    5aec:	andcc	sp, r1, r7, lsr #32
    5af0:			; <UNDEFINED> instruction: 0xf7fb2104
    5af4:	pkhbtmi	lr, r1, r6, lsl #29
    5af8:			; <UNDEFINED> instruction: 0x463ab138
    5afc:			; <UNDEFINED> instruction: 0x46434651
    5b00:	stmib	r8, {sl, ip, pc}^
    5b04:			; <UNDEFINED> instruction: 0xf7fb6600
    5b08:			; <UNDEFINED> instruction: 0x4620eeb0
    5b0c:	mrc	7, 7, APSR_nzcv, cr6, cr11, {7}
    5b10:			; <UNDEFINED> instruction: 0x4629b135
    5b14:			; <UNDEFINED> instruction: 0xf7fc2000
    5b18:			; <UNDEFINED> instruction: 0x4628e89a
    5b1c:	mcr	7, 7, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5b20:	blmi	2d8358 <__assert_fail@plt+0x2d65e8>
    5b24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b28:	blls	dfb98 <__assert_fail@plt+0xdde28>
    5b2c:	qaddle	r4, sl, fp
    5b30:	andlt	r4, r4, r8, asr #12
    5b34:			; <UNDEFINED> instruction: 0x87f0e8bd
    5b38:	ldrbtmi	r4, [lr], #-3591	; 0xfffff1f9
    5b3c:			; <UNDEFINED> instruction: 0x4620e7bf
    5b40:			; <UNDEFINED> instruction: 0xf7fb46b1
    5b44:	ubfx	lr, ip, #29, #4
    5b48:	svc	0x0022f7fb
    5b4c:	andeq	r3, r1, r4, asr r3
    5b50:	andeq	r0, r0, r8, ror #3
    5b54:			; <UNDEFINED> instruction: 0x000132bc
    5b58:	muleq	r0, sl, fp
    5b5c:			; <UNDEFINED> instruction: 0x4604b538
    5b60:	ldrbtmi	r4, [sp], #-3344	; 0xfffff2f0
    5b64:	blcs	1fc18 <__assert_fail@plt+0x1dea8>
    5b68:	bmi	3fc7a8 <__assert_fail@plt+0x3faa38>
    5b6c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    5b70:	andle	r4, r8, r2, lsl #5
    5b74:	svclt	0x00082800
    5b78:	ldrmi	r2, [r8], -r0, lsl #6
    5b7c:	mrc	7, 4, APSR_nzcv, cr14, cr11, {7}
    5b80:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    5b84:	ldclt	0, cr6, [r8, #-368]!	; 0xfffffe90
    5b88:	bmi	272030 <__assert_fail@plt+0x2702c0>
    5b8c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    5b90:	mvnsle	r2, r1, lsl #20
    5b94:			; <UNDEFINED> instruction: 0xf7fbbd38
    5b98:	blmi	1c15e8 <__assert_fail@plt+0x1bf878>
    5b9c:	subsvs	r4, ip, fp, ror r4
    5ba0:	ldclt	0, cr6, [r8, #-160]!	; 0xffffff60
    5ba4:	andeq	r3, r1, r2, lsl #11
    5ba8:	andeq	r3, r1, ip, asr #11
    5bac:			; <UNDEFINED> instruction: 0x000135b6
    5bb0:	andeq	r3, r1, ip, lsr #11
    5bb4:	muleq	r1, ip, r5
    5bb8:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    5bbc:	strmi	r4, [r4], -fp, lsl #5
    5bc0:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    5bc4:	blcs	f9c90 <__assert_fail@plt+0xf7f20>
    5bc8:	suble	r4, lr, sp, lsl #12
    5bcc:	eorsle	r2, fp, r4, lsl #22
    5bd0:	blmi	16d07e0 <__assert_fail@plt+0x16cea70>
    5bd4:	stmiapl	r6, {r0, r1, r3, r5, ip, lr, pc}^
    5bd8:	stccs	0, cr6, [r4, #-148]	; 0xffffff6c
    5bdc:	ldm	pc, {r1, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5be0:	strpl	pc, [r3, #5]!
    5be4:	addeq	r0, r3, r3, ror #6
    5be8:	bicslt	r6, fp, r3, ror #23
    5bec:			; <UNDEFINED> instruction: 0xf7ff2000
    5bf0:	ldmib	r4, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    5bf4:	ldmdavs	r0!, {r0, r2, r3, r9, ip}
    5bf8:	mcr	7, 1, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    5bfc:	orrcc	pc, r0, pc, asr #8
    5c00:			; <UNDEFINED> instruction: 0xf7fc6830
    5c04:			; <UNDEFINED> instruction: 0xf04fe8b0
    5c08:	blvs	ff85280c <__assert_fail@plt+0xff850a9c>
    5c0c:			; <UNDEFINED> instruction: 0xf7fb6830
    5c10:	tstcs	r0, ip, ror lr
    5c14:			; <UNDEFINED> instruction: 0xf7fc6830
    5c18:	ldmib	r4, {r1, r2, r5, r7, fp, sp, lr, pc}^
    5c1c:	ldmdavs	r0!, {r0, r2, r3, r9, ip}
    5c20:	mrc	7, 0, APSR_nzcv, cr0, cr11, {7}
    5c24:			; <UNDEFINED> instruction: 0xf7fb6830
    5c28:	andcs	lr, r0, lr, lsl #30
    5c2c:	stmiapl	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    5c30:	andne	lr, r7, #212, 18	; 0x350000
    5c34:			; <UNDEFINED> instruction: 0xf7fb6830
    5c38:	ldmdavs	r0!, {r1, r2, r9, sl, fp, sp, lr, pc}
    5c3c:			; <UNDEFINED> instruction: 0xf04f6a61
    5c40:			; <UNDEFINED> instruction: 0xf7fb32ff
    5c44:	strb	lr, [r7, r2, ror #28]
    5c48:	blcs	208dc <__assert_fail@plt+0x1eb6c>
    5c4c:	blmi	f39e20 <__assert_fail@plt+0xf380b0>
    5c50:	andne	lr, sl, #212, 18	; 0x350000
    5c54:	ldmdavs	r0!, {r1, r2, r6, r7, fp, ip, lr}
    5c58:	ldcl	7, cr15, [r4, #1004]!	; 0x3ec
    5c5c:	blvs	85fd24 <__assert_fail@plt+0x85dfb4>
    5c60:	rscscc	pc, pc, #79	; 0x4f
    5c64:	mrc	7, 2, APSR_nzcv, cr0, cr11, {7}
    5c68:	blvs	ff8ffb48 <__assert_fail@plt+0xff8fddd8>
    5c6c:	rsble	r2, r2, r0, lsl #22
    5c70:	ldmib	r4, {r0, r1, r4, r5, r8, r9, fp, lr}^
    5c74:	stmiapl	r6, {r0, r2, r3, r9, ip}^
    5c78:			; <UNDEFINED> instruction: 0xf7fb6830
    5c7c:	ldmdavs	r0!, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    5c80:			; <UNDEFINED> instruction: 0xf04f6be1
    5c84:			; <UNDEFINED> instruction: 0xf7fb32ff
    5c88:	str	lr, [r5, r0, asr #28]!
    5c8c:	stmiavs	r2!, {r0, r1, r5, r8, fp, sp, lr}
    5c90:	ldrmi	r6, [sl], #-2145	; 0xfffff79f
    5c94:			; <UNDEFINED> instruction: 0xf7fb6830
    5c98:	ldrdcs	lr, [r1], -r6
    5c9c:			; <UNDEFINED> instruction: 0xff5ef7ff
    5ca0:			; <UNDEFINED> instruction: 0xf7fb6830
    5ca4:			; <UNDEFINED> instruction: 0xe7c0eed0
    5ca8:			; <UNDEFINED> instruction: 0xf7ff2000
    5cac:	ldmib	r4, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    5cb0:	ldmdavs	r0!, {r0, r1, r2, r9, ip}
    5cb4:	stcl	7, cr15, [r6, #1004]	; 0x3ec
    5cb8:	vst2.8	{d22-d23}, [pc :256], r0
    5cbc:			; <UNDEFINED> instruction: 0xf7fc3180
    5cc0:	bvs	187fe10 <__assert_fail@plt+0x187e0a0>
    5cc4:	rscscc	pc, pc, #79	; 0x4f
    5cc8:			; <UNDEFINED> instruction: 0xf7fb6830
    5ccc:	ldmdavs	r0!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    5cd0:			; <UNDEFINED> instruction: 0xf7fc2100
    5cd4:	ldmib	r4, {r3, r6, fp, sp, lr, pc}^
    5cd8:	ldmdavs	r0!, {r0, r1, r2, r9, ip}
    5cdc:	ldc	7, cr15, [r2, #1004]!	; 0x3ec
    5ce0:			; <UNDEFINED> instruction: 0xf7fb6830
    5ce4:			; <UNDEFINED> instruction: 0xe7a0eeb0
    5ce8:	blcs	2097c <__assert_fail@plt+0x1ec0c>
    5cec:	mulcs	r0, sl, r0
    5cf0:			; <UNDEFINED> instruction: 0xff34f7ff
    5cf4:	andne	lr, sl, #212, 18	; 0x350000
    5cf8:			; <UNDEFINED> instruction: 0xf7fb6830
    5cfc:	ldmdavs	r0!, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    5d00:	orrcc	pc, r0, pc, asr #8
    5d04:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d08:			; <UNDEFINED> instruction: 0xf04f6b21
    5d0c:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    5d10:	ldcl	7, cr15, [sl, #1004]!	; 0x3ec
    5d14:	tstcs	r0, r0, lsr r8
    5d18:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d1c:	andne	lr, sl, #212, 18	; 0x350000
    5d20:			; <UNDEFINED> instruction: 0xf7fb6830
    5d24:			; <UNDEFINED> instruction: 0xe77ded90
    5d28:			; <UNDEFINED> instruction: 0xf7ff2000
    5d2c:	ldmdavs	r0!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    5d30:	mcr	7, 4, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    5d34:	blmi	bfb20 <__assert_fail@plt+0xbddb0>
    5d38:	svclt	0x0000e74d
    5d3c:	andeq	r3, r1, lr, lsl r2
    5d40:	strdeq	r0, [r0], -ip
    5d44:	svcmi	0x00f0e92d
    5d48:	cfstr32	mvfx2, [sp, #-0]
    5d4c:	strmi	r8, [r4], -r2, lsl #22
    5d50:	blne	10440d4 <__assert_fail@plt+0x1042364>
    5d54:	blcs	10440d8 <__assert_fail@plt+0x1042368>
    5d58:			; <UNDEFINED> instruction: 0xf8df4479
    5d5c:	sbclt	r3, sp, r0, asr #22
    5d60:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    5d64:	blne	e440e8 <__assert_fail@plt+0xe42378>
    5d68:	subls	r6, fp, #1179648	; 0x120000
    5d6c:	andeq	pc, r0, #79	; 0x4f
    5d70:	ldrbtmi	r6, [r9], #-3138	; 0xfffff3be
    5d74:	tstls	r3, sp, lsl r0
    5d78:			; <UNDEFINED> instruction: 0xf0402a00
    5d7c:	blvs	fe8e6334 <__assert_fail@plt+0xfe8e45c4>
    5d80:	ldmib	r4, {r1, r5, r6, r7, r8, fp, sp, lr}^
    5d84:	movwls	r6, #5387	; 0x150b
    5d88:	blcs	2a590 <__assert_fail@plt+0x28820>
    5d8c:	cmnhi	r5, r0	; <UNPREDICTABLE>
    5d90:	strmi	r2, [r8], -r0, lsl #2
    5d94:	svc	0x005af7fb
    5d98:	ldcl	7, cr15, [r4, #1004]!	; 0x3ec
    5d9c:	strmi	r6, [r3], -r1, lsr #23
    5da0:	movwls	r2, #4096	; 0x1000
    5da4:	svc	0x0052f7fb
    5da8:			; <UNDEFINED> instruction: 0xf0002e00
    5dac:			; <UNDEFINED> instruction: 0xf8df812b
    5db0:			; <UNDEFINED> instruction: 0x46301af4
    5db4:			; <UNDEFINED> instruction: 0xf7fb4479
    5db8:	andls	lr, r6, ip, ror sp
    5dbc:			; <UNDEFINED> instruction: 0xf0002800
    5dc0:			; <UNDEFINED> instruction: 0xf8df83c5
    5dc4:	ldrtmi	r1, [r0], -r4, ror #21
    5dc8:			; <UNDEFINED> instruction: 0xf7fb4479
    5dcc:			; <UNDEFINED> instruction: 0x4606ed72
    5dd0:			; <UNDEFINED> instruction: 0xf0002800
    5dd4:	bls	1a7b34 <__assert_fail@plt+0x1a5dc4>
    5dd8:	ldrtmi	r4, [r1], -r8, lsr #12
    5ddc:	stc	7, cr15, [r6, #1004]!	; 0x3ec
    5de0:			; <UNDEFINED> instruction: 0xf7fb900a
    5de4:			; <UNDEFINED> instruction: 0xf8dfef96
    5de8:	bls	d4900 <__assert_fail@plt+0xd2b90>
    5dec:	ldrdcs	r5, [r1, -r5]
    5df0:			; <UNDEFINED> instruction: 0xf7fb6828
    5df4:			; <UNDEFINED> instruction: 0xf7fbee1c
    5df8:			; <UNDEFINED> instruction: 0xf7fbef68
    5dfc:			; <UNDEFINED> instruction: 0xf7fbeeba
    5e00:	blvs	1a01260 <__assert_fail@plt+0x19ff4f0>
    5e04:			; <UNDEFINED> instruction: 0xf8dfb18f
    5e08:	ldrtmi	r1, [r8], -r8, lsr #21
    5e0c:			; <UNDEFINED> instruction: 0xf7fb4479
    5e10:	stmdacs	r0, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    5e14:	ldrbhi	pc, [r2], #-0	; <UNPREDICTABLE>
    5e18:	bne	fe64419c <__assert_fail@plt+0xfe64242c>
    5e1c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5e20:	stc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    5e24:			; <UNDEFINED> instruction: 0xf0002800
    5e28:			; <UNDEFINED> instruction: 0xf7fb86e4
    5e2c:	stmdacs	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    5e30:	teqhi	r4, r0, asr #32	; <UNPREDICTABLE>
    5e34:			; <UNDEFINED> instruction: 0xf7fb6828
    5e38:	stmdavs	r3!, {r1, r2, r9, sl, fp, sp, lr, pc}^
    5e3c:	movwls	r9, #9250	; 0x2422
    5e40:	blvs	fe832334 <__assert_fail@plt+0xfe8305c4>
    5e44:			; <UNDEFINED> instruction: 0xf7ff4619
    5e48:	andls	pc, r2, pc, lsl lr	; <UNPREDICTABLE>
    5e4c:			; <UNDEFINED> instruction: 0xf0002800
    5e50:	stmiavs	r3!, {r0, r6, r8, r9, sl, pc}
    5e54:	teqlt	fp, r5, lsl #6
    5e58:	ldrmi	r6, [r9], -r0, lsr #23
    5e5c:	mrc2	7, 0, pc, cr4, cr15, {7}
    5e60:	stmdacs	r0, {r0, r2, ip, pc}
    5e64:	ldrbhi	pc, [lr, -r0]	; <UNPREDICTABLE>
    5e68:	movwls	r6, #30947	; 0x78e3
    5e6c:	blvs	fe832360 <__assert_fail@plt+0xfe8305f0>
    5e70:			; <UNDEFINED> instruction: 0xf7ff4619
    5e74:	andls	pc, r7, r9, lsl #28
    5e78:			; <UNDEFINED> instruction: 0xf0002800
    5e7c:			; <UNDEFINED> instruction: 0xf8d4876f
    5e80:	stmdbvs	r7!, {r3, r5, r7, ip, sp}
    5e84:			; <UNDEFINED> instruction: 0xf0002b00
    5e88:	svccs	0x0000841d
    5e8c:	ldrmi	fp, [pc], -r8, lsl #30
    5e90:			; <UNDEFINED> instruction: 0xf7fb4638
    5e94:	pkhtbmi	lr, r0, r0, asr #28
    5e98:			; <UNDEFINED> instruction: 0xf7fb3003
    5e9c:	strmi	lr, [r1], -ip, ror #27
    5ea0:			; <UNDEFINED> instruction: 0xf0012800
    5ea4:	teqcs	ip, #52	; 0x34
    5ea8:			; <UNDEFINED> instruction: 0xf1b87003
    5eac:			; <UNDEFINED> instruction: 0xf0000f00
    5eb0:	strmi	r8, [r6], sl, ror #15
    5eb4:	andcs	r2, r1, r0, lsl #6
    5eb8:	ldrmi	lr, [r8, #6]
    5ebc:	svccs	0x0001f80e
    5ec0:	andeq	pc, r1, #0, 2
    5ec4:			; <UNDEFINED> instruction: 0x4610dd13
    5ec8:			; <UNDEFINED> instruction: 0xf1035cfa
    5ecc:	bcs	17c8ed8 <__assert_fail@plt+0x17c7168>
    5ed0:	uqadd16mi	fp, r3, r8
    5ed4:			; <UNDEFINED> instruction: 0xf817d1f1
    5ed8:	bcs	df10 <__assert_fail@plt+0xc1a0>
    5edc:	ldrbthi	pc, [sl], -r0	; <UNPREDICTABLE>
    5ee0:			; <UNDEFINED> instruction: 0xf80e3302
    5ee4:	ldrmi	r2, [r8, #3841]	; 0xf01
    5ee8:	andeq	pc, r1, #0, 2
    5eec:	stcne	12, cr13, [r3], {235}	; 0xeb
    5ef0:	ldrcs	r6, [lr, -r0, lsr #23]!
    5ef4:	andcs	r5, r0, #-1895825408	; 0x8f000000
    5ef8:			; <UNDEFINED> instruction: 0xf7fc54ca
    5efc:	andsls	pc, fp, r9, asr #31
    5f00:			; <UNDEFINED> instruction: 0xf0002800
    5f04:	svcvs	0x00e786b4
    5f08:			; <UNDEFINED> instruction: 0xf0402f00
    5f0c:			; <UNDEFINED> instruction: 0xf8d48108
    5f10:			; <UNDEFINED> instruction: 0xf8d430ac
    5f14:	blcs	25f7c <__assert_fail@plt+0x2420c>
    5f18:	movthi	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    5f1c:	svceq	0x0000f1b8
    5f20:	ldrmi	fp, [r8], r8, lsl #30
    5f24:			; <UNDEFINED> instruction: 0xf7fb4640
    5f28:	strmi	lr, [r1], r6, lsl #28
    5f2c:			; <UNDEFINED> instruction: 0xf7fb3003
    5f30:	strmi	lr, [r1], -r2, lsr #27
    5f34:			; <UNDEFINED> instruction: 0xf0012800
    5f38:	teqcs	ip, #1
    5f3c:			; <UNDEFINED> instruction: 0xf1b97003
    5f40:			; <UNDEFINED> instruction: 0xf0000f00
    5f44:	strmi	r8, [r6], ip, lsr #15
    5f48:	stceq	0, cr15, [r1], {79}	; 0x4f
    5f4c:	ldrmi	lr, [r9, #6]!
    5f50:	svccc	0x0001f80e
    5f54:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    5f58:			; <UNDEFINED> instruction: 0x469cdd13
    5f5c:	andcc	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
    5f60:	blcs	17cd150 <__assert_fail@plt+0x17cb3e0>
    5f64:	sadd16mi	fp, r7, r8
    5f68:			; <UNDEFINED> instruction: 0xf818d1f1
    5f6c:	blcs	11f7c <__assert_fail@plt+0x1020c>
    5f70:	ldrbhi	pc, [r6, -r0]	; <UNPREDICTABLE>
    5f74:			; <UNDEFINED> instruction: 0xf80e3702
    5f78:	ldrmi	r3, [r9, #3841]!	; 0xf01
    5f7c:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    5f80:			; <UNDEFINED> instruction: 0xf10cdceb
    5f84:	blvs	fe808f94 <__assert_fail@plt+0xfe807224>
    5f88:	strbpl	r2, [sl], #574	; 0x23e
    5f8c:			; <UNDEFINED> instruction: 0xf8012300
    5f90:			; <UNDEFINED> instruction: 0xf7fc300c
    5f94:	andsls	pc, lr, sp, ror pc	; <UNPREDICTABLE>
    5f98:			; <UNDEFINED> instruction: 0xf0002800
    5f9c:	svcvs	0x00e78756
    5fa0:			; <UNDEFINED> instruction: 0xf0402f00
    5fa4:			; <UNDEFINED> instruction: 0xf8d480be
    5fa8:			; <UNDEFINED> instruction: 0xf1b88014
    5fac:			; <UNDEFINED> instruction: 0xf0000f00
    5fb0:			; <UNDEFINED> instruction: 0x464080b8
    5fb4:	ldc	7, cr15, [lr, #1004]!	; 0x3ec
    5fb8:	andcc	r4, r3, r1, lsl #13
    5fbc:	ldcl	7, cr15, [sl, #-1004]	; 0xfffffc14
    5fc0:			; <UNDEFINED> instruction: 0xf0002800
    5fc4:	teqcs	ip, #55050240	; 0x3480000
    5fc8:			; <UNDEFINED> instruction: 0xf1b97003
    5fcc:			; <UNDEFINED> instruction: 0xf0000f00
    5fd0:			; <UNDEFINED> instruction: 0x46868771
    5fd4:	and	r2, r7, r1, lsl #4
    5fd8:			; <UNDEFINED> instruction: 0xf80e45b9
    5fdc:			; <UNDEFINED> instruction: 0xf1023f01
    5fe0:	vcgt.u8	d16, d0, d1
    5fe4:	ldrmi	r8, [sl], -r7, ror #12
    5fe8:	andcc	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
    5fec:	blcs	17cd1d8 <__assert_fail@plt+0x17cb468>
    5ff0:			; <UNDEFINED> instruction: 0x460fbf18
    5ff4:			; <UNDEFINED> instruction: 0xf818d1f0
    5ff8:	blcs	12004 <__assert_fail@plt+0x10294>
    5ffc:	strbhi	pc, [r7, -r0]	; <UNPREDICTABLE>
    6000:	strb	r3, [r9, r2, lsl #14]!
    6004:	ldmvc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6008:	popvs	{r0, r1, r2, r3, r4, r5, r6, sl, lr}
    600c:	teqle	fp, r0, lsl #26
    6010:			; <UNDEFINED> instruction: 0xf8df9a03
    6014:	ldmpl	r3, {r3, r5, r7, fp, ip, sp}^
    6018:			; <UNDEFINED> instruction: 0xf7fb6818
    601c:			; <UNDEFINED> instruction: 0xf7fbede8
    6020:	stmdacs	r0, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    6024:	adchi	pc, r2, #0
    6028:			; <UNDEFINED> instruction: 0xf8df9a03
    602c:	ldmpl	r3, {r2, r4, r7, fp, ip, sp}^
    6030:			; <UNDEFINED> instruction: 0xf7fb6818
    6034:			; <UNDEFINED> instruction: 0xf7fbeddc
    6038:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
    603c:	addshi	pc, r6, #0
    6040:	adcsvs	r2, fp, r1, lsl #6
    6044:	stcl	7, cr15, [sl, #1004]!	; 0x3ec
    6048:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    604c:	strls	r9, [sl], -r3, lsl #20
    6050:	ldmpl	r5, {r1, r2, r9, sl, ip, pc}^
    6054:	strtmi	lr, [r9], -fp, asr #13
    6058:	addcs	sl, r8, #2686976	; 0x290000
    605c:	stc	7, cr15, [lr, #1004]!	; 0x3ec
    6060:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6064:	strtmi	sl, [sl], -r8, lsr #18
    6068:	ldrbtmi	r2, [fp], #-14
    606c:			; <UNDEFINED> instruction: 0xf7fb9328
    6070:	stclvs	12, cr14, [r0], #-792	; 0xfffffce8
    6074:	ldc	7, cr15, [r2], {251}	; 0xfb
    6078:			; <UNDEFINED> instruction: 0xf8dfe681
    607c:	stmdals	r1, {r2, r3, r6, fp, ip}
    6080:			; <UNDEFINED> instruction: 0xf7fb4479
    6084:	str	lr, [pc], r4, ror #27
    6088:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    608c:	strls	r9, [sl], -r3, lsl #20
    6090:	ldmpl	r5, {r1, r2, r9, sl, ip, pc}^
    6094:			; <UNDEFINED> instruction: 0xf7fb6828
    6098:			; <UNDEFINED> instruction: 0xe6a8ee36
    609c:	bl	fed44090 <__assert_fail@plt+0xfed42320>
    60a0:	bl	fee44094 <__assert_fail@plt+0xfee42324>
    60a4:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    60a8:	blcs	6c8bc <__assert_fail@plt+0x6ab4c>
    60ac:			; <UNDEFINED> instruction: 0xf8c4bf02
    60b0:	movwcs	r3, #12452	; 0x30a4
    60b4:	adccc	pc, r0, r4, asr #17
    60b8:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    60bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    60c0:			; <UNDEFINED> instruction: 0xf77f2b01
    60c4:			; <UNDEFINED> instruction: 0xf8dfaeb7
    60c8:	andcs	r7, r1, r8, lsl #16
    60cc:			; <UNDEFINED> instruction: 0x3094f8d4
    60d0:			; <UNDEFINED> instruction: 0x209cf8d4
    60d4:			; <UNDEFINED> instruction: 0xf937447f
    60d8:			; <UNDEFINED> instruction: 0xf9371013
    60dc:			; <UNDEFINED> instruction: 0xf7fb2012
    60e0:	ldmib	r4, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    60e4:	andcs	r2, r2, r7, lsr #6
    60e8:	andsne	pc, r3, r7, lsr r9	; <UNPREDICTABLE>
    60ec:	andscs	pc, r2, r7, lsr r9	; <UNPREDICTABLE>
    60f0:	stcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    60f4:	vst2.8	{d22-d23}, [pc :128], r8
    60f8:			; <UNDEFINED> instruction: 0xf7fb7180
    60fc:			; <UNDEFINED> instruction: 0xf8d4ecaa
    6100:	stmdavs	r8!, {r3, r4, r7, ip, sp}
    6104:	orrvc	pc, r0, pc, asr #8
    6108:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    610c:			; <UNDEFINED> instruction: 0xf04f0120
    6110:	svclt	0x00080200
    6114:	orrvc	pc, r0, pc, asr #8
    6118:	bl	ff14410c <__assert_fail@plt+0xff14239c>
    611c:	movwcs	lr, #1674	; 0x68a
    6120:	movwcs	r9, #798	; 0x31e
    6124:	stmdavs	fp!, {r0, r5, r8, r9, ip, pc}
    6128:			; <UNDEFINED> instruction: 0xf0002b00
    612c:			; <UNDEFINED> instruction: 0xf9b3855c
    6130:			; <UNDEFINED> instruction: 0xf9b3b006
    6134:			; <UNDEFINED> instruction: 0xf1099004
    6138:	movwls	r0, #37633	; 0x9301
    613c:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    6140:	bls	aad68 <__assert_fail@plt+0xa8ff8>
    6144:			; <UNDEFINED> instruction: 0xf0002a00
    6148:	stmdbls	r8, {r0, r3, r6, r8, sl, pc}
    614c:			; <UNDEFINED> instruction: 0xf10d2300
    6150:			; <UNDEFINED> instruction: 0xf10d0a44
    6154:	svcne	0x00080940
    6158:	stmib	sp, {r0, r1, r2, r3, r4, r9, sl, lr}^
    615c:			; <UNDEFINED> instruction: 0x462b2310
    6160:	ldrbmi	r9, [r5], -r4, lsl #8
    6164:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6168:			; <UNDEFINED> instruction: 0xf06f46ca
    616c:	strmi	r4, [r4], -r0, asr #22
    6170:			; <UNDEFINED> instruction: 0x46514699
    6174:	strtmi	r4, [sl], -r0, lsr #12
    6178:	ldc2	7, cr15, [sl], #-1020	; 0xfffffc04
    617c:			; <UNDEFINED> instruction: 0x3010e9dd
    6180:			; <UNDEFINED> instruction: 0xf1084641
    6184:	bl	8190 <__assert_fail@plt+0x6420>
    6188:	addmi	r0, r7, #2816	; 0xb00
    618c:	eorcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    6190:			; <UNDEFINED> instruction: 0x4607bfb8
    6194:	mvnle	r2, r0, lsl #22
    6198:			; <UNDEFINED> instruction: 0xf1019c04
    619c:	strbmi	r0, [sp], -r2, lsl #16
    61a0:			; <UNDEFINED> instruction: 0xc01cf8d4
    61a4:			; <UNDEFINED> instruction: 0xf1bc4662
    61a8:	andsle	r0, lr, r0, lsl #30
    61ac:	stmdbcs	r0, {r0, r2, r8, fp, ip, pc}
    61b0:	mvnshi	pc, r0
    61b4:	blcs	201e8 <__assert_fail@plt+0x1e478>
    61b8:	strbthi	pc, [lr], -r0	; <UNPREDICTABLE>
    61bc:	strmi	r2, [r2], -r0
    61c0:	svclt	0x00182b0a
    61c4:	tstle	r5, r1, lsl #4
    61c8:			; <UNDEFINED> instruction: 0xf1084290
    61cc:	svclt	0x00b80801
    61d0:	andcs	r4, r0, #16, 12	; 0x1000000
    61d4:	svccc	0x0004f851
    61d8:	mvnsle	r2, r0, lsl #22
    61dc:	svclt	0x00b84282
    61e0:			; <UNDEFINED> instruction: 0xf1084602
    61e4:			; <UNDEFINED> instruction: 0xf1080802
    61e8:	stmdbls	r9, {r1, fp}
    61ec:	movweq	pc, #8456	; 0x2108	; <UNPREDICTABLE>
    61f0:	addmi	r9, fp, #738197504	; 0x2c000000
    61f4:	rsbshi	pc, r3, #0, 6
    61f8:	blcs	2ce08 <__assert_fail@plt+0x2b098>
    61fc:	bichi	pc, ip, r0
    6200:	vdivne.f16	s19, s22, s16	; <UNPREDICTABLE>
    6204:	svclt	0x00d842bb
    6208:	b	9cde4c <__assert_fail@plt+0x9cc0dc>
    620c:	movwls	r7, #17383	; 0x43e7
    6210:	svceq	0x0000f1bc
    6214:	stmdbls	r5, {r0, r1, r3, r4, ip, lr, pc}
    6218:	vfnmsne.f64	d25, d15, d8
    621c:	adcsmi	fp, sl, #1073741838	; 0x4000000e
    6220:	svcne	0x001abfa8
    6224:	addsmi	r9, r3, #4, 22	; 0x1000
    6228:			; <UNDEFINED> instruction: 0x4613bfb8
    622c:	stmdals	r7, {r2, r8, r9, ip, pc}
    6230:			; <UNDEFINED> instruction: 0xf0002800
    6234:			; <UNDEFINED> instruction: 0xf7fb85ef
    6238:	eorcc	lr, r9, r6, lsl sp
    623c:	svclt	0x00a442b8
    6240:	svcne	0x00189b08
    6244:	addmi	r9, r3, #4, 22	; 0x1000
    6248:			; <UNDEFINED> instruction: 0x4603bfb8
    624c:	ldmdals	fp, {r2, r8, r9, ip, pc}
    6250:	ldcl	7, cr15, [r0], #-1004	; 0xfffffc14
    6254:	bls	7ade6c <__assert_fail@plt+0x7ac0fc>
    6258:	movteq	lr, #2816	; 0xb00
    625c:	svclt	0x0038429f
    6260:	smladls	r4, pc, r6, r4	; <UNPREDICTABLE>
    6264:	ldrmi	fp, [r0], -r2, asr #2
    6268:	stcl	7, cr15, [r4], #-1004	; 0xfffffc14
    626c:	subeq	lr, r0, r0, lsl #22
    6270:	svclt	0x00384287
    6274:	strls	r4, [r4, -r7, lsl #12]
    6278:	cmplt	r0, r1, lsr #16
    627c:	mrrc	7, 15, pc, sl, cr11	; <UNPREDICTABLE>
    6280:	bl	2ce98 <__assert_fail@plt+0x2b128>
    6284:	addmi	r0, r3, #64	; 0x40
    6288:			; <UNDEFINED> instruction: 0x4603bf38
    628c:	blls	12aea4 <__assert_fail@plt+0x129134>
    6290:	movwcc	r9, #18696	; 0x4908
    6294:	addsmi	r9, r9, #12, 6	; 0x30000000
    6298:	eorshi	pc, r4, #128, 4
    629c:			; <UNDEFINED> instruction: 0x2634f8df
    62a0:	blne	c02ba8 <__assert_fail@plt+0xc00e38>
    62a4:	msrne	CPSR_fsc, #64, 4
    62a8:	blpl	42db0 <__assert_fail@plt+0x41040>
    62ac:	movwpl	pc, #704	; 0x2c0	; <UNPREDICTABLE>
    62b0:	ldrbtmi	r2, [sl], #-1793	; 0xfffff8ff
    62b4:			; <UNDEFINED> instruction: 0x0321ea33
    62b8:	ldrbmi	fp, [fp], -r8, lsr #30
    62bc:	andscc	lr, fp, #196, 18	; 0x310000
    62c0:	tstlt	r3, r2, lsl #22
    62c4:			; <UNDEFINED> instruction: 0xf7fb4618
    62c8:	blls	180f38 <__assert_fail@plt+0x17f1c8>
    62cc:			; <UNDEFINED> instruction: 0x4618b113
    62d0:	bl	5442c4 <__assert_fail@plt+0x542554>
    62d4:	tstlt	r3, r7, lsl #22
    62d8:			; <UNDEFINED> instruction: 0xf7fb4618
    62dc:	svccs	0x0000eb10
    62e0:	ldrbthi	pc, [pc], #64	; 62e8 <__assert_fail@plt+0x4578>	; <UNPREDICTABLE>
    62e4:			; <UNDEFINED> instruction: 0xf10d9b00
    62e8:			; <UNDEFINED> instruction: 0xf8df0848
    62ec:	ldrtmi	r9, [sl], ip, ror #11
    62f0:	strbmi	r2, [r0], -r0, lsl #22
    62f4:			; <UNDEFINED> instruction: 0xf04f44f9
    62f8:	svclt	0x000c0b01
    62fc:	tstcs	r1, r2, lsl #2
    6300:	mrrc2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    6304:	cmpcs	r6, r8, lsr #16
    6308:	bl	fff442fc <__assert_fail@plt+0xfff4258c>
    630c:			; <UNDEFINED> instruction: 0xf7fb6828
    6310:			; <UNDEFINED> instruction: 0xf8d9eb70
    6314:	bcs	e31c <__assert_fail@plt+0xc5ac>
    6318:	uadd16mi	fp, sl, r4
    631c:	strmi	r2, [r3], -r0, lsl #4
    6320:			; <UNDEFINED> instruction: 0xf0402a00
    6324:	ldmdacs	fp, {r1, r2, r5, r6, r8, pc}
    6328:	mrshi	pc, (UNDEF: 113)	; <UNPREDICTABLE>
    632c:	vqdmulh.s<illegal width 8>	d17, d0, d1[0]
    6330:	mcrrne	0, 12, r8, r2, cr1
    6334:	vpmin.s8	d2, d0, d12
    6338:	strhge	r8, [r2, -sp]
    633c:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    6340:	smladmi	r8, r1, r4, r4
    6344:			; <UNDEFINED> instruction: 0xffffffc9
    6348:	andeq	r0, r0, r1, ror r1
    634c:	andeq	r0, r0, r1, ror r1
    6350:	andeq	r0, r0, r1, ror r1
    6354:	andeq	r0, r0, r1, ror r1
    6358:	andeq	r0, r0, r1, ror r1
    635c:	andeq	r0, r0, r9, ror r0
    6360:	andeq	r0, r0, r1, ror r1
    6364:	andeq	r0, r0, r1, ror r1
    6368:	andeq	r0, r0, r1, ror r1
    636c:	muleq	r0, sp, r1
    6370:	andeq	r0, r0, r1, ror r1
    6374:	andeq	r0, r0, r1, ror r1
    6378:	andeq	r0, r0, r1, ror r1
    637c:	andeq	r0, r0, pc, ror r1
    6380:	andeq	r0, r0, r1, ror r1
    6384:	andeq	r0, r0, r1, ror r1
    6388:	andeq	r0, r0, r1, ror r1
    638c:	andeq	r0, r0, r1, ror r1
    6390:	andeq	r0, r0, r1, ror r1
    6394:	andeq	r0, r0, r1, ror r1
    6398:	andeq	r0, r0, r1, ror r1
    639c:	andeq	r0, r0, r1, ror r1
    63a0:	andeq	r0, r0, r1, ror r1
    63a4:	andeq	r0, r0, r1, ror r1
    63a8:	andeq	r0, r0, r1, ror r1
    63ac:	andeq	r0, r0, r1, ror r1
    63b0:	andeq	r0, r0, r1, ror r1
    63b4:	andeq	r0, r0, r5, ror r0
    63b8:	str	r2, [r7, r1, lsl #14]!
    63bc:	streq	pc, [r1, -pc, rrx]
    63c0:			; <UNDEFINED> instruction: 0xb1239b00
    63c4:	tstcs	r0, r2, lsr #20
    63c8:	ldmibvs	r2, {r3, r4, r8, r9, fp, ip, pc}^
    63cc:	ldrdcs	r5, [r1], -r1
    63d0:	blx	ff1443d6 <__assert_fail@plt+0xff142666>
    63d4:	stc	7, cr15, [lr], #1004	; 0x3ec
    63d8:	tstlt	r3, sl, lsl #22
    63dc:			; <UNDEFINED> instruction: 0xf7fb4618
    63e0:	stcls	12, cr14, [r1, #-72]	; 0xffffffb8
    63e4:			; <UNDEFINED> instruction: 0x4629b135
    63e8:			; <UNDEFINED> instruction: 0xf7fb2000
    63ec:			; <UNDEFINED> instruction: 0x4628ec30
    63f0:	b	fe1443e4 <__assert_fail@plt+0xfe142674>
    63f4:	tstlt	r3, r6, lsl #22
    63f8:			; <UNDEFINED> instruction: 0xf7fb4618
    63fc:	tstlt	r6, r6, lsl ip
    6400:			; <UNDEFINED> instruction: 0xf7fb4630
    6404:	ldmdals	fp, {r1, r4, sl, fp, sp, lr, pc}
    6408:	b	1e443fc <__assert_fail@plt+0x1e4268c>
    640c:	tstlt	r8, lr, lsl r8
    6410:	b	1d44404 <__assert_fail@plt+0x1d42694>
    6414:	tstlt	r8, r1, lsr #16
    6418:	b	1c4440c <__assert_fail@plt+0x1c4269c>
    641c:	blcs	2d024 <__assert_fail@plt+0x2b2b4>
    6420:	sbcshi	pc, sl, r0
    6424:	stmibvs	r1!, {r0, r9, sp}^
    6428:	strtvs	r6, [r2], r0, lsr #23
    642c:	ldc2l	7, cr15, [ip, #1008]!	; 0x3f0
    6430:	orrlt	r4, r0, r5, lsl #12
    6434:	bl	1fc4428 <__assert_fail@plt+0x1fc26b8>
    6438:	strtmi	r4, [r0], -r1, lsl #12
    643c:			; <UNDEFINED> instruction: 0xf7fd3101
    6440:	stmibvs	r0!, {r0, r1, r2, r4, r6, r8, fp, ip, sp, lr, pc}^
    6444:			; <UNDEFINED> instruction: 0x4629b110
    6448:	b	ffac443c <__assert_fail@plt+0xffac26cc>
    644c:			; <UNDEFINED> instruction: 0xf0004628
    6450:	movwcs	pc, #4003	; 0xfa3	; <UNPREDICTABLE>
    6454:	ldcne	6, cr6, [fp], #652	; 0x28c
    6458:	strhi	pc, [r6, #-0]!
    645c:	svclt	0x00a82f00
    6460:	vmov.f32	d25, #3	; 0x40400000
    6464:	cfstr64vs	mvdx8, [r1, #140]!	; 0x8c
    6468:	stmdavc	fp, {r0, r5, r7, r8, ip, sp, pc}
    646c:	bge	4b2ac0 <__assert_fail@plt+0x4b0d50>
    6470:			; <UNDEFINED> instruction: 0xf7fb2003
    6474:			; <UNDEFINED> instruction: 0xb118eab8
    6478:	andcs	lr, r1, ip
    647c:	b	1a44470 <__assert_fail@plt+0x1a42700>
    6480:			; <UNDEFINED> instruction: 0xf7fb2000
    6484:	blls	8c0df4 <__assert_fail@plt+0x8bf084>
    6488:	smlalsle	r4, r6, r8, r2
    648c:	smlattcs	r0, r0, sp, r6
    6490:	bl	ffbc4484 <__assert_fail@plt+0xffbc2714>
    6494:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6498:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
    649c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    64a0:	subsmi	r9, sl, fp, asr #22
    64a4:	ldrhi	pc, [r1, #-64]!	; 0xffffffc0
    64a8:	sublt	r4, sp, r8, lsr r6
    64ac:	blhi	c17a8 <__assert_fail@plt+0xbfa38>
    64b0:	svchi	0x00f0e8bd
    64b4:	bcs	6cd04 <__assert_fail@plt+0x6af94>
    64b8:	adchi	pc, r2, r0
    64bc:	ldrtmi	r2, [fp], r0, lsl #14
    64c0:	blls	4c0158 <__assert_fail@plt+0x4be3e8>
    64c4:	blcs	d50d0 <__assert_fail@plt+0xd3360>
    64c8:			; <UNDEFINED> instruction: 0xf8dfd8f8
    64cc:	ldrbtmi	r2, [sl], #-1044	; 0xfffffbec
    64d0:	orreq	lr, r3, #2048	; 0x800
    64d4:	svccs	0x0000695f
    64d8:	svcge	0x0072f47f
    64dc:			; <UNDEFINED> instruction: 0xe71546bb
    64e0:	blcc	6d130 <__assert_fail@plt+0x6b3c0>
    64e4:	stmiale	r9!, {r0, r1, r8, r9, fp, sp}^
    64e8:			; <UNDEFINED> instruction: 0xf003e8df
    64ec:	ldrcs	r1, [pc], -sp, lsl #8
    64f0:	andne	pc, r5, #64, 4
    64f4:			; <UNDEFINED> instruction: 0xd1dd4290
    64f8:	blcs	ad148 <__assert_fail@plt+0xab3d8>
    64fc:	blcs	fa52c <__assert_fail@plt+0xf87bc>
    6500:	blcs	7a554 <__assert_fail@plt+0x787e4>
    6504:	ldrdcs	sp, [r2, -sl]
    6508:	strcs	r4, [r0, -r0, asr #12]
    650c:	blx	1544512 <__assert_fail@plt+0x15427a2>
    6510:			; <UNDEFINED> instruction: 0xe6fb46bb
    6514:	svccs	0x00009f21
    6518:	sbcshi	pc, fp, r0
    651c:	strbmi	r2, [r0], -r3, lsl #2
    6520:			; <UNDEFINED> instruction: 0xf7ff2700
    6524:	ldrtmi	pc, [fp], r9, asr #22	; <UNPREDICTABLE>
    6528:	strdcs	lr, [r4, -r0]
    652c:	strcs	r4, [r0, -r0, asr #12]
    6530:	blx	10c4536 <__assert_fail@plt+0x10c27c6>
    6534:			; <UNDEFINED> instruction: 0xe6e946bb
    6538:	blcs	2d140 <__assert_fail@plt+0x2b3d0>
    653c:	smlattcs	r1, r3, r0, sp
    6540:	strcs	r4, [r0, -r0, asr #12]
    6544:	blx	e4454a <__assert_fail@plt+0xe427da>
    6548:			; <UNDEFINED> instruction: 0xe6df46bb
    654c:	bl	144540 <__assert_fail@plt+0x1427d0>
    6550:	addlt	fp, r0, #16, 2
    6554:	adcvs	pc, r0, r0, asr #32
    6558:	blmi	ff8acd60 <__assert_fail@plt+0xff8aaff0>
    655c:	ldrbtmi	r1, [fp], #-3607	; 0xfffff1e9
    6560:	tsteq	fp, #196, 18	; 0x310000
    6564:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    6568:			; <UNDEFINED> instruction: 0xe77c427f
    656c:	bl	344560 <__assert_fail@plt+0x3427f0>
    6570:	andvs	r2, r3, r9, lsl r3
    6574:	b	ffc44568 <__assert_fail@plt+0xffc427f8>
    6578:	addlt	fp, r0, #16, 2
    657c:	strvs	pc, [r0, #64]!	; 0x40
    6580:	blmi	ff66cd88 <__assert_fail@plt+0xff66b018>
    6584:	ldrbtmi	r1, [fp], #-3607	; 0xfffff1e9
    6588:	tstpl	fp, #196, 18	; 0x310000
    658c:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    6590:			; <UNDEFINED> instruction: 0xe768427f
    6594:	strt	r9, [r6], -r5, lsl #20
    6598:	movwls	r9, #19202	; 0x4b02
    659c:			; <UNDEFINED> instruction: 0xf1b8e638
    65a0:			; <UNDEFINED> instruction: 0xf47f0f00
    65a4:	ldmibmi	r1, {r0, r1, r2, r3, r4, r5, r7, sl, fp, sp, pc}^
    65a8:	ldrbtmi	r6, [r9], #-2976	; 0xfffff460
    65ac:			; <UNDEFINED> instruction: 0xf5b0e4f1
    65b0:	ldcle	15, cr7, [sp], {130}	; 0x82
    65b4:	svcvc	0x0081f5b0
    65b8:	blls	4bdc34 <__assert_fail@plt+0x4bbec4>
    65bc:	adcle	r2, r2, r3, lsl #22
    65c0:	andsle	r2, r2, r4, lsl #22
    65c4:			; <UNDEFINED> instruction: 0xf47f2b02
    65c8:	blls	323b4 <__assert_fail@plt+0x30644>
    65cc:			; <UNDEFINED> instruction: 0xd1b62b00
    65d0:	ldrdlt	pc, [r0], -sp
    65d4:			; <UNDEFINED> instruction: 0xe699465f
    65d8:	b	1bcd8c8 <__assert_fail@plt+0x1bcbb58>
    65dc:	b	13c8200 <__assert_fail@plt+0x13c6490>
    65e0:	svclt	0x000477d7
    65e4:	strbtvs	r2, [r3], -r1, lsl #6
    65e8:	blls	8802e4 <__assert_fail@plt+0x87e574>
    65ec:	orrsle	r2, r5, r0, lsl #22
    65f0:	teqcs	lr, #35913728	; 0x2240000
    65f4:	streq	pc, [r1, -pc, rrx]
    65f8:	movwpl	pc, #704	; 0x2c0	; <UNPREDICTABLE>
    65fc:	ldrb	r6, [pc], r3, ror #13
    6600:	ldrdgt	pc, [r8], sp
    6604:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    6608:			; <UNDEFINED> instruction: 0x001cf8dc
    660c:			; <UNDEFINED> instruction: 0xf0002800
    6610:	vshl.s8	d24, d10, d16
    6614:	addsmi	r1, r3, #1879048192	; 0x70000000
    6618:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    661c:	streq	pc, [r1, -r7]
    6620:	blcs	5f4dc4 <__assert_fail@plt+0x5f3054>
    6624:	rschi	pc, r9, #0, 6
    6628:	vqrdmulh.s<illegal width 8>	d18, d0, d7
    662c:			; <UNDEFINED> instruction: 0xf1a383bc
    6630:	bcs	3c6e58 <__assert_fail@plt+0x3c50e8>
    6634:			; <UNDEFINED> instruction: 0x83b7f200
    6638:			; <UNDEFINED> instruction: 0xf012e8df
    663c:			; <UNDEFINED> instruction: 0x03b502e4
    6640:			; <UNDEFINED> instruction: 0x03b503b5
    6644:			; <UNDEFINED> instruction: 0x03b503d2
    6648:			; <UNDEFINED> instruction: 0x03b503b5
    664c:			; <UNDEFINED> instruction: 0x03b503b5
    6650:			; <UNDEFINED> instruction: 0x03b503b5
    6654:	biceq	r0, r3, #-738197502	; 0xd4000002
    6658:			; <UNDEFINED> instruction: 0x001003b5
    665c:	ldrsbgt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    6660:	bls	617fd4 <__assert_fail@plt+0x616264>
    6664:	and	r1, sl, r1, lsl #17
    6668:	stcvc	8, cr15, [r1, #-68]	; 0xffffffbc
    666c:	tstle	r8, r0, lsr #30
    6670:	bcc	5527c <__assert_fail@plt+0x5350c>
    6674:	tstls	r6, #0, 22
    6678:	vmov.i32	d25, #2048	; 0x00000800
    667c:	bcs	27408 <__assert_fail@plt+0x25698>
    6680:	stmne	r1, {r1, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    6684:			; <UNDEFINED> instruction: 0xf811e00a
    6688:	svccs	0x00207d01
    668c:	blcc	7a6b4 <__assert_fail@plt+0x78944>
    6690:	blcs	14e9c <__assert_fail@plt+0x1312c>
    6694:	andsls	r9, r8, #1476395008	; 0x58000000
    6698:	cmphi	r9, #192, 4	; <UNPREDICTABLE>
    669c:	vldmiale	r2!, {s5-s4}
    66a0:	ldmib	sp, {r3, r5, fp, sp, lr}^
    66a4:	ldrmi	r1, [fp, #531]	; 0x213
    66a8:	sbchi	pc, sp, #192, 4
    66ac:	vqshl.u8	d4, d10, d0
    66b0:			; <UNDEFINED> instruction: 0x270083bc
    66b4:	stmia	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66b8:			; <UNDEFINED> instruction: 0xe62746bb
    66bc:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66c0:	bllt	fed046c4 <__assert_fail@plt+0xfed02954>
    66c4:			; <UNDEFINED> instruction: 0xf47f2f00
    66c8:	stmibmi	r9, {r0, r1, r5, r6, r7, r8, r9, fp, sp, pc}
    66cc:	ldrbtmi	r6, [r9], #-2976	; 0xfffff460
    66d0:	tstcs	r4, r3, lsl r4
    66d4:	ldrtmi	r4, [fp], r0, asr #12
    66d8:	blx	1bc46dc <__assert_fail@plt+0x1bc296c>
    66dc:	bmi	fe17ff3c <__assert_fail@plt+0xfe17e1cc>
    66e0:	msrne	CPSR_fsxc, #64, 4
    66e4:	vmlal.s8	<illegal reg q12.5>, d0, d9
    66e8:	vcgt.s8	d21, d0, d0
    66ec:	vaddw.s8	<illegal reg q8.5>, q0, d29
    66f0:	ldrbtmi	r5, [sl], #-256	; 0xffffff00
    66f4:			; <UNDEFINED> instruction: 0x0320ea13
    66f8:			; <UNDEFINED> instruction: 0x460bbf38
    66fc:	stmib	r4, {r0, r8, r9, sl, sp}^
    6700:	ldrb	r3, [sp, #539]	; 0x21b
    6704:			; <UNDEFINED> instruction: 0xf04f9b09
    6708:	svcls	0x000c0a00
    670c:	ldrmi	r6, [sl], -r1, lsr #20
    6710:	stmdavs	r8!, {r0, r1, r3, r8, r9, fp, ip, pc}
    6714:	stmdbeq	r3, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    6718:	tstls	r7, r8, lsl #20
    671c:	bl	24d66c <__assert_fail@plt+0x24b8fc>
    6720:	blls	124e8c <__assert_fail@plt+0x12311c>
    6724:	sbcsvc	lr, r2, #2048	; 0x800
    6728:	stmdbeq	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    672c:			; <UNDEFINED> instruction: 0xf8cd3302
    6730:	b	13ee858 <__assert_fail@plt+0x13ecae8>
    6734:	movwls	r0, #60258	; 0xeb62
    6738:	tsteq	fp, r7, lsl #22
    673c:	ldrbmi	r9, [sl], -pc, lsl #2
    6740:	subsge	pc, r8, sp, asr #17
    6744:	strbmi	r4, [r9], -pc, lsl #12
    6748:			; <UNDEFINED> instruction: 0xf8cd3f01
    674c:	strls	sl, [sp, -r0, rrx]
    6750:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6754:			; <UNDEFINED> instruction: 0xf1094a68
    6758:	stmdbls	r3, {r0, r8, r9, sl}
    675c:	stmpl	fp, {r3, r5, fp, sp, lr}
    6760:	asrsne	pc, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    6764:			; <UNDEFINED> instruction: 0xf7fb9309
    6768:	blls	3c1260 <__assert_fail@plt+0x3bf4f0>
    676c:	stmdavs	r8!, {r0, r4, r6, r9, sl, lr}
    6770:			; <UNDEFINED> instruction: 0xf7fb461a
    6774:	vldr	s28, [sp, #600]	; 0x258
    6778:	strbmi	r8, [r9], -sp, lsl #20
    677c:	cdp	8, 1, cr6, cr8, cr8, {1}
    6780:			; <UNDEFINED> instruction: 0xf7fb2a10
    6784:	stmdbls	r9, {r5, r6, fp, sp, lr, pc}
    6788:			; <UNDEFINED> instruction: 0xf8d16828
    678c:			; <UNDEFINED> instruction: 0xf7fb11ac
    6790:	vnmls.f32	s28, s17, s17
    6794:			; <UNDEFINED> instruction: 0x46392a10
    6798:			; <UNDEFINED> instruction: 0xf7fb6828
    679c:			; <UNDEFINED> instruction: 0x4642e854
    67a0:	stmdavs	r8!, {r0, r4, r6, r9, sl, lr}
    67a4:	stmib	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    67a8:	ldrbmi	r9, [sl], -fp, lsl #22
    67ac:	ldrmi	r6, [r9], #2088	; 0x828
    67b0:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    67b4:			; <UNDEFINED> instruction: 0xf7fb4649
    67b8:	blls	2808d8 <__assert_fail@plt+0x27eb68>
    67bc:			; <UNDEFINED> instruction: 0xf8d36828
    67c0:			; <UNDEFINED> instruction: 0xf7fb11b4
    67c4:	blls	3c1204 <__assert_fail@plt+0x3bf494>
    67c8:	stmdavs	r8!, {r0, r4, r6, r9, sl, lr}
    67cc:			; <UNDEFINED> instruction: 0xf7fb461a
    67d0:	vnmla.f32	s28, s16, s17
    67d4:			; <UNDEFINED> instruction: 0x46492a10
    67d8:			; <UNDEFINED> instruction: 0xf7fb6828
    67dc:	stmdbls	r9, {r2, r4, r5, fp, sp, lr, pc}
    67e0:			; <UNDEFINED> instruction: 0xf8d16828
    67e4:			; <UNDEFINED> instruction: 0xf7fb11a8
    67e8:	blls	c11e0 <__assert_fail@plt+0xbf470>
    67ec:			; <UNDEFINED> instruction: 0xf0002b00
    67f0:	bls	226a40 <__assert_fail@plt+0x224cd0>
    67f4:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    67f8:	stmdavs	r8!, {r4, r8, r9, ip, pc}
    67fc:			; <UNDEFINED> instruction: 0xf8dd1f13
    6800:			; <UNDEFINED> instruction: 0xf8cd8024
    6804:			; <UNDEFINED> instruction: 0xf10da044
    6808:	strls	r0, [r8], -r4, asr #20
    680c:	strls	r4, [fp], #-1566	; 0xfffff9e2
    6810:			; <UNDEFINED> instruction: 0x4639465a
    6814:	ldmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6818:	ldrdne	pc, [r0, #136]!	; 0x88
    681c:			; <UNDEFINED> instruction: 0xf7fb6828
    6820:			; <UNDEFINED> instruction: 0x2120ea60
    6824:			; <UNDEFINED> instruction: 0xf7fb6828
    6828:			; <UNDEFINED> instruction: 0x4652ea5c
    682c:	ldrtmi	r4, [r0], -r9, asr #12
    6830:			; <UNDEFINED> instruction: 0xf8def7ff
    6834:	bcs	6d080 <__assert_fail@plt+0x6b310>
    6838:	strcs	sp, [r0], #-3340	; 0xfffff2f4
    683c:	andcs	r9, r1, #16, 18	; 0x40000
    6840:	bl	608e8 <__assert_fail@plt+0x5eb78>
    6844:	ldrmi	r0, [r4], #-388	; 0xfffffe7c
    6848:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    684c:			; <UNDEFINED> instruction: 0x1e539a11
    6850:	blle	ffcd72c8 <__assert_fail@plt+0xffcd5558>
    6854:			; <UNDEFINED> instruction: 0xf1029910
    6858:	blcc	57660 <__assert_fail@plt+0x558f0>
    685c:	bl	60904 <__assert_fail@plt+0x5eb94>
    6860:			; <UNDEFINED> instruction: 0xf8510c83
    6864:	blcs	128f8 <__assert_fail@plt+0x10b88>
    6868:	blcs	2b64d0 <__assert_fail@plt+0x2b4760>
    686c:			; <UNDEFINED> instruction: 0xf102d10a
    6870:			; <UNDEFINED> instruction: 0xf1074280
    6874:	bcc	49880 <__assert_fail@plt+0x47b10>
    6878:	eorcc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    687c:	eorsle	r2, sp, r0, lsl #22
    6880:	strb	r4, [r5, r7, ror #12]
    6884:	andcs	r4, r1, #101711872	; 0x6100000
    6888:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    688c:	stmdavs	r8!, {r4, r8, fp, ip, pc}
    6890:			; <UNDEFINED> instruction: 0xe7ec9a11
    6894:	andeq	r3, r1, r8, lsl #1
    6898:	andeq	r0, r0, r8, ror #3
    689c:	ldrdeq	r3, [r1], -r6
    68a0:	andeq	r3, r1, lr, rrx
    68a4:	andeq	r1, r0, r8, lsl #21
    68a8:	andeq	r2, r0, r4, ror #15
    68ac:	strdeq	r0, [r0], -ip
    68b0:	andeq	r2, r0, r0, asr #15
    68b4:			; <UNDEFINED> instruction: 0x000027b6
    68b8:	andeq	r3, r1, r0, lsr r1
    68bc:	andeq	r0, r0, r8, lsl #4
    68c0:	andeq	r0, r0, r0, lsl r2
    68c4:			; <UNDEFINED> instruction: 0xfffff96f
    68c8:	andeq	r2, r0, r4, asr r6
    68cc:	andeq	r0, r0, ip, ror #3
    68d0:	andeq	r2, r0, ip, lsr #11
    68d4:	andeq	r2, r0, lr, ror #6
    68d8:	andeq	r2, r1, r4, asr #28
    68dc:	andeq	r2, r1, r6, asr #18
    68e0:			; <UNDEFINED> instruction: 0x000021b2
    68e4:	andeq	r2, r0, sl, lsr r0
    68e8:	andeq	r2, r0, lr, lsr r0
    68ec:	andeq	r1, r0, r2, ror #31
    68f0:			; <UNDEFINED> instruction: 0x00001eb6
    68f4:	andeq	r1, r0, lr, lsr #30
    68f8:	strdeq	r0, [r0], -r4
    68fc:	ldrbmi	r4, [sl], -r1, ror #12
    6900:	strcc	r9, [r2, -r8, lsl #28]
    6904:			; <UNDEFINED> instruction: 0xf7fa9c0b
    6908:	blls	282788 <__assert_fail@plt+0x280a18>
    690c:			; <UNDEFINED> instruction: 0xf8d36828
    6910:			; <UNDEFINED> instruction: 0xf7fb11e0
    6914:	stmibvs	r3!, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}^
    6918:			; <UNDEFINED> instruction: 0xf0002b00
    691c:	bls	166d58 <__assert_fail@plt+0x164fe8>
    6920:			; <UNDEFINED> instruction: 0xf0002a00
    6924:	ldmdavs	r3, {r0, r2, r3, r5, r7, pc}
    6928:			; <UNDEFINED> instruction: 0xf0002b00
    692c:			; <UNDEFINED> instruction: 0x4690809d
    6930:	bvc	fe043a74 <__assert_fail@plt+0xfe041d04>
    6934:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    6938:	beq	843440 <__assert_fail@plt+0x8416d0>
    693c:	msreq	CPSR_, #192, 4
    6940:	movwls	r9, #34315	; 0x860b
    6944:			; <UNDEFINED> instruction: 0x9603e9dd
    6948:	andge	pc, ip, sp, asr #17
    694c:			; <UNDEFINED> instruction: 0x4639465a
    6950:			; <UNDEFINED> instruction: 0xf7fa6828
    6954:	blls	28273c <__assert_fail@plt+0x2809cc>
    6958:			; <UNDEFINED> instruction: 0xf8d36828
    695c:			; <UNDEFINED> instruction: 0xf7fb11e0
    6960:	smlawtcs	r0, r0, r9, lr
    6964:			; <UNDEFINED> instruction: 0xf7fb6828
    6968:			; <UNDEFINED> instruction: 0xf7fae9bc
    696c:	stmdacs	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6970:	subhi	pc, r5, #0
    6974:			; <UNDEFINED> instruction: 0x360cf8df
    6978:			; <UNDEFINED> instruction: 0xf8596828
    697c:	ldmdavs	fp, {r0, r1, ip, sp}
    6980:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    6984:			; <UNDEFINED> instruction: 0xf8d4823d
    6988:	blcs	12c10 <__assert_fail@plt+0x10ea0>
    698c:	eorshi	pc, r8, #0
    6990:			; <UNDEFINED> instruction: 0x3098f8d4
    6994:	addsmi	r2, r3, #0, 4
    6998:	svclt	0x000c9b03
    699c:	orrvc	pc, r0, pc, asr #8
    69a0:			; <UNDEFINED> instruction: 0xf7fb4619
    69a4:			; <UNDEFINED> instruction: 0xf8d4e972
    69a8:	andcs	r3, r0, #164	; 0xa4
    69ac:	addsmi	r6, r3, #40, 16	; 0x280000
    69b0:	svclt	0x000c9b08
    69b4:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    69b8:			; <UNDEFINED> instruction: 0xf7fa4619
    69bc:			; <UNDEFINED> instruction: 0xf8d8ef74
    69c0:	blcs	2929c8 <__assert_fail@plt+0x290c58>
    69c4:	blcs	3662c <__assert_fail@plt+0x348bc>
    69c8:			; <UNDEFINED> instruction: 0xf04fbf18
    69cc:	tstle	r6, r0, lsl #20
    69d0:			; <UNDEFINED> instruction: 0xf858e013
    69d4:	blcs	165ec <__assert_fail@plt+0x1487c>
    69d8:	blcs	2b6640 <__assert_fail@plt+0x2b48d0>
    69dc:	ldrbmi	sp, [r6, #-13]
    69e0:	andcs	sp, r1, #15808	; 0x3dc0
    69e4:	stmdavs	r8!, {r0, r6, r9, sl, lr}
    69e8:			; <UNDEFINED> instruction: 0xf7fa4492
    69ec:			; <UNDEFINED> instruction: 0xf858efea
    69f0:	blcs	16608 <__assert_fail@plt+0x14898>
    69f4:	blcs	2b665c <__assert_fail@plt+0x2b48ec>
    69f8:			; <UNDEFINED> instruction: 0xf7fad1f1
    69fc:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    6a00:	andhi	pc, r3, #0
    6a04:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6a08:			; <UNDEFINED> instruction: 0xf8596828
    6a0c:	ldmdavs	fp, {r0, r1, ip, sp}
    6a10:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    6a14:			; <UNDEFINED> instruction: 0xf8d481fb
    6a18:	blcs	12ca0 <__assert_fail@plt+0x10f30>
    6a1c:	mvnshi	pc, r0
    6a20:	ldrdcc	pc, [r4], r4	; <UNPREDICTABLE>
    6a24:	addsmi	r2, r3, #0, 4
    6a28:	svclt	0x000c9b08
    6a2c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    6a30:			; <UNDEFINED> instruction: 0xf7fb4619
    6a34:			; <UNDEFINED> instruction: 0xf8d4e92a
    6a38:	andcs	r3, r0, #152	; 0x98
    6a3c:	addsmi	r6, r3, #40, 16	; 0x280000
    6a40:	svclt	0x000c9b03
    6a44:	orrvc	pc, r0, pc, asr #8
    6a48:			; <UNDEFINED> instruction: 0xf7fa4619
    6a4c:			; <UNDEFINED> instruction: 0xf8d8ef2c
    6a50:	strcc	r3, [r1, -r0]
    6a54:	svclt	0x00042b0a
    6a58:	ldrdcc	pc, [r4], -r8
    6a5c:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    6a60:			; <UNDEFINED> instruction: 0xf47f2b00
    6a64:	mcrls	15, 0, sl, cr11, cr3, {3}
    6a68:	stmdavs	r8!, {r0, r3, r4, r5, r9, sl, lr}
    6a6c:	smlsdcc	r1, sl, r6, r4
    6a70:	mcr	7, 7, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    6a74:	stmdavs	r8!, {r0, r3, r8, r9, fp, ip, pc}
    6a78:	ldrdne	pc, [r0, #131]!	; 0x83
    6a7c:	ldmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a80:			; <UNDEFINED> instruction: 0x4639465a
    6a84:			; <UNDEFINED> instruction: 0xf10b6828
    6a88:			; <UNDEFINED> instruction: 0xf7fa0802
    6a8c:	blls	282604 <__assert_fail@plt+0x280894>
    6a90:			; <UNDEFINED> instruction: 0xf8d36828
    6a94:			; <UNDEFINED> instruction: 0xf7fb11e0
    6a98:	stmdavs	r8!, {r2, r5, r8, fp, sp, lr, pc}
    6a9c:			; <UNDEFINED> instruction: 0xf7fb2120
    6aa0:	bls	140f28 <__assert_fail@plt+0x13f1b8>
    6aa4:	ldrls	r9, [r3, -r7, lsl #16]
    6aa8:	andshi	lr, r4, #3358720	; 0x334000
    6aac:			; <UNDEFINED> instruction: 0xf0002800
    6ab0:			; <UNDEFINED> instruction: 0xf7fb81f1
    6ab4:	bls	140e1c <__assert_fail@plt+0x13f0ac>
    6ab8:	msreq	CPSR_sxc, #-2147483608	; 0x80000028
    6abc:	svclt	0x00b64298
    6ac0:	bls	10dbd4 <__assert_fail@plt+0x10be64>
    6ac4:	strbmi	r1, [r3], #-2770	; 0xfffff52e
    6ac8:			; <UNDEFINED> instruction: 0xf1a2bfa4
    6acc:	eorcs	r0, r7, #40	; 0x28
    6ad0:			; <UNDEFINED> instruction: 0xf1002800
    6ad4:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}^
    6ad8:	svclt	0x00c83214
    6adc:			; <UNDEFINED> instruction: 0x901cf8dd
    6ae0:	strbmi	sp, [r9], -fp, lsl #26
    6ae4:			; <UNDEFINED> instruction: 0xf1086828
    6ae8:	andcs	r3, r1, #16711680	; 0xff0000
    6aec:	svc	0x0068f7fa
    6af0:	svccc	0x00fff1b8
    6af4:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    6af8:	stmdavs	r8!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    6afc:			; <UNDEFINED> instruction: 0xf7fb2120
    6b00:	blls	580ec8 <__assert_fail@plt+0x57f158>
    6b04:	svclt	0x00c82b00
    6b08:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6b0c:	stmdavs	r8!, {r3, r8, sl, fp, ip, lr, pc}
    6b10:			; <UNDEFINED> instruction: 0xf7fb215f
    6b14:	blls	580eb4 <__assert_fail@plt+0x57f144>
    6b18:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6b1c:	blle	ffd98184 <__assert_fail@plt+0xffd96414>
    6b20:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, fp, ip}
    6b24:	smlsdcc	r2, sl, r6, r4
    6b28:	mcr	7, 4, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6b2c:	stmdavs	r8!, {r0, r3, r8, r9, fp, ip, pc}
    6b30:	ldrdne	pc, [r0, #131]!	; 0x83
    6b34:	ldm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b38:			; <UNDEFINED> instruction: 0x4639465a
    6b3c:			; <UNDEFINED> instruction: 0xf7fa6828
    6b40:	blls	282550 <__assert_fail@plt+0x2807e0>
    6b44:			; <UNDEFINED> instruction: 0xf8d36828
    6b48:			; <UNDEFINED> instruction: 0xf7fb11e0
    6b4c:	blls	7c0e7c <__assert_fail@plt+0x7bf10c>
    6b50:			; <UNDEFINED> instruction: 0xf0002b00
    6b54:	ldmdals	fp, {r1, r2, r8, pc}
    6b58:	ldrdls	pc, [r0], -r5
    6b5c:	vqdmulh.s<illegal width 8>	d25, d5, d4
    6b60:	vmov.i16	<illegal reg q10.5>, #86	; 0x0056
    6b64:			; <UNDEFINED> instruction: 0x97195855
    6b68:	blx	fe2183da <__assert_fail@plt+0xfe21666a>
    6b6c:	bl	fea10b7c <__assert_fail@plt+0xfea0ee0c>
    6b70:			; <UNDEFINED> instruction: 0xf7fa78e3
    6b74:			; <UNDEFINED> instruction: 0xf10befe0
    6b78:	ldrtmi	r0, [r9], -r2, lsl #4
    6b7c:	movweq	lr, #2984	; 0xba8
    6b80:	bl	984a8 <__assert_fail@plt+0x96738>
    6b84:	andsls	r0, sl, #805306373	; 0x30000005
    6b88:	mrc	7, 2, APSR_nzcv, cr12, cr10, {7}
    6b8c:	stmdavs	r8!, {r0, r1, r3, r4, r8, fp, ip, pc}
    6b90:	rscscc	pc, pc, #79	; 0x4f
    6b94:	mrc	7, 5, APSR_nzcv, cr8, cr10, {7}
    6b98:	blcs	2132c <__assert_fail@plt+0x1f5bc>
    6b9c:	cmphi	r8, r0	; <UNPREDICTABLE>
    6ba0:	stmdacs	r0, {r1, r2, r3, r4, fp, ip, pc}
    6ba4:	teqhi	r9, r0	; <UNPREDICTABLE>
    6ba8:			; <UNDEFINED> instruction: 0xf7fa971c
    6bac:	blls	402ac4 <__assert_fail@plt+0x400d54>
    6bb0:	smladxcs	r0, r9, r6, r4
    6bb4:	strmi	r1, [r0], #3738	; 0xe9a
    6bb8:	bl	fe8a0c60 <__assert_fail@plt+0xfe89eef0>
    6bbc:	andsls	r0, sp, #88, 4	; 0x80000005
    6bc0:	mcr	7, 2, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    6bc4:	stmdavs	r8!, {r1, r2, r3, r4, r8, fp, ip, pc}
    6bc8:	rscscc	pc, pc, #79	; 0x4f
    6bcc:	mrc	7, 4, APSR_nzcv, cr12, cr10, {7}
    6bd0:	bllt	1dc4bd4 <__assert_fail@plt+0x1dc2e64>
    6bd4:	strmi	r1, [r2], -r3, asr #24
    6bd8:	stmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bdc:			; <UNDEFINED> instruction: 0xf04f9f02
    6be0:			; <UNDEFINED> instruction: 0xf7ff0801
    6be4:			; <UNDEFINED> instruction: 0xf04fbadd
    6be8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    6bec:			; <UNDEFINED> instruction: 0xf7ff3308
    6bf0:			; <UNDEFINED> instruction: 0xf7fabaa8
    6bf4:			; <UNDEFINED> instruction: 0xf7ffef8e
    6bf8:	blcs	1ff5060 <__assert_fail@plt+0x1ff32f0>
    6bfc:	addsmi	sp, r3, #2
    6c00:	sbcshi	pc, r1, r0, asr #32
    6c04:	stmdavs	r8!, {r3, r4, r8, r9, sl, fp, ip, pc}
    6c08:	vpmax.f32	d18, d0, d0
    6c0c:			; <UNDEFINED> instruction: 0xf10b80f3
    6c10:	svccc	0x000133ff
    6c14:			; <UNDEFINED> instruction: 0xf283fab3
    6c18:	tstls	r6, #24, 14	; 0x600000
    6c1c:	svccs	0x00000952
    6c20:	andcs	fp, r0, #8, 30
    6c24:			; <UNDEFINED> instruction: 0xf43f2a00
    6c28:	blls	572120 <__assert_fail@plt+0x5703b0>
    6c2c:	tstls	r6, #5120	; 0x1400
    6c30:			; <UNDEFINED> instruction: 0xf6bf429f
    6c34:	ldmib	sp, {r1, r2, r4, r5, r8, sl, fp, sp, pc}^
    6c38:	svccs	0x00011213
    6c3c:	svclt	0x00089716
    6c40:			; <UNDEFINED> instruction: 0xf43f3201
    6c44:	ldrbmi	sl, [sl], #-3382	; 0xfffff2ca
    6c48:	ldcl	7, cr15, [ip, #1000]!	; 0x3e8
    6c4c:	ldrbmi	r9, [fp, #-2838]	; 0xfffff4ea
    6c50:	stmdavs	r8!, {r3, r8, sl, fp, ip, lr, pc}
    6c54:			; <UNDEFINED> instruction: 0xf7fb212a
    6c58:	blls	5c0d70 <__assert_fail@plt+0x5bf000>
    6c5c:	bleq	83090 <__assert_fail@plt+0x81320>
    6c60:	cfldr64le	mvdx4, [r6], #364	; 0x16c
    6c64:	stmdavs	r8!, {r2, r4, r9, fp, ip, pc}
    6c68:	ldrmi	r9, [sl], #-2323	; 0xfffff6ed
    6c6c:	blmi	ff1c00f8 <__assert_fail@plt+0xff1be388>
    6c70:	adccs	r4, r6, #2063597568	; 0x7b000000
    6c74:	vabdl.s8	q9, d0, d1
    6c78:	strvs	r5, [r3, -r0, lsl #4]!
    6c7c:			; <UNDEFINED> instruction: 0xf7ff66e2
    6c80:			; <UNDEFINED> instruction: 0xf7fabb1f
    6c84:	strmi	lr, [r5], -r2, lsl #31
    6c88:	stmdavs	pc!, {r1, r2, fp, ip, pc}	; <UNPREDICTABLE>
    6c8c:	svc	0x00ccf7fa
    6c90:			; <UNDEFINED> instruction: 0xf7fa602f
    6c94:	tstlt	r0, r2, ror #30
    6c98:			; <UNDEFINED> instruction: 0xf046b286
    6c9c:	bls	20724 <__assert_fail@plt+0x1e9b4>
    6ca0:	vmovne.s16	r4, d23[0]
    6ca4:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6ca8:	svclt	0x0018631b
    6cac:	rsbsmi	r2, pc, #262144	; 0x40000
    6cb0:	bllt	ff684cb4 <__assert_fail@plt+0xff682f44>
    6cb4:	teqcs	lr, r2, lsl #4
    6cb8:	movwcs	r5, #1217	; 0x4c1
    6cbc:	strpl	r4, [r3], #1537	; 0x601
    6cc0:			; <UNDEFINED> instruction: 0xf7fc6ba0
    6cc4:	eorls	pc, r1, r5, ror #17
    6cc8:			; <UNDEFINED> instruction: 0xf47f2800
    6ccc:	blmi	fec31584 <__assert_fail@plt+0xfec2f814>
    6cd0:			; <UNDEFINED> instruction: 0xe7ce447b
    6cd4:	adccs	r4, r6, #179200	; 0x2bc00
    6cd8:	andpl	pc, r0, #192, 4
    6cdc:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6ce0:			; <UNDEFINED> instruction: 0xf7fb231b
    6ce4:	blls	2c0d8c <__assert_fail@plt+0x2bf01c>
    6ce8:	stmdals	sl, {r0, r1, r4, r8, ip, sp, pc}
    6cec:	svc	0x008af7fa
    6cf0:	teqlt	r5, r1, lsl #26
    6cf4:	andcs	r4, r0, r9, lsr #12
    6cf8:	svc	0x00a8f7fa
    6cfc:			; <UNDEFINED> instruction: 0xf7fa4628
    6d00:	blls	1c2500 <__assert_fail@plt+0x1c0790>
    6d04:			; <UNDEFINED> instruction: 0x4618b113
    6d08:	svc	0x008ef7fa
    6d0c:	streq	pc, [r1, -pc, rrx]
    6d10:			; <UNDEFINED> instruction: 0xf43f2e00
    6d14:	ldrtmi	sl, [r0], -r8, lsr #23
    6d18:	streq	pc, [r1, -pc, rrx]
    6d1c:	svc	0x0084f7fa
    6d20:	bllt	fe884d24 <__assert_fail@plt+0xfe882fb4>
    6d24:	adccs	r4, r6, #156, 22	; 0x27000
    6d28:	andpl	pc, r0, #192, 4
    6d2c:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6d30:	blls	8f9a4 <__assert_fail@plt+0x8dc34>
    6d34:	sbcsle	r2, r4, r0, lsl #22
    6d38:			; <UNDEFINED> instruction: 0xf7fa4618
    6d3c:	ldrb	lr, [r0, r0, ror #27]
    6d40:	tstls	r6, #1660944384	; 0x63000000
    6d44:	svclt	0x00bc429a
    6d48:			; <UNDEFINED> instruction: 0x46139216
    6d4c:	strbtmi	lr, [r3], #-1162	; 0xfffffb76
    6d50:	addsmi	r9, sl, #1476395008	; 0x58000000
    6d54:	andsls	fp, r6, #188, 30	; 0x2f0
    6d58:	ldr	r4, [r2], #1555	; 0x613
    6d5c:	ldrbtmi	r4, [fp], #-2959	; 0xfffff471
    6d60:	blls	880b84 <__assert_fail@plt+0x87ee14>
    6d64:			; <UNDEFINED> instruction: 0xf8d5981b
    6d68:	blcs	2ad70 <__assert_fail@plt+0x29000>
    6d6c:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {3}
    6d70:	ldrls	r9, [r9, -r3, lsl #6]
    6d74:	mrc	7, 6, APSR_nzcv, cr14, cr10, {7}
    6d78:	ldrtmi	r9, [r9], -ip, lsl #22
    6d7c:	fldmiaxvc	r3, {d30}	;@ Deprecated
    6d80:	ldrmi	r9, [pc], -r3, lsl #22
    6d84:	cmneq	ip, #11264	; 0x2c00
    6d88:	strbmi	r4, [r8], -r2, lsl #12
    6d8c:	subseq	lr, r2, #166912	; 0x28c00
    6d90:			; <UNDEFINED> instruction: 0xf7fa921a
    6d94:	ldmdbls	fp, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    6d98:			; <UNDEFINED> instruction: 0xf04f6828
    6d9c:			; <UNDEFINED> instruction: 0xf7fa32ff
    6da0:			; <UNDEFINED> instruction: 0xf7ffedb4
    6da4:	vnmlsne.f32	s23, s21, s26
    6da8:	stmdale	r4, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}
    6dac:			; <UNDEFINED> instruction: 0x2117e9dd
    6db0:	vrshr.s64	d20, d1, #64
    6db4:	blls	526fc4 <__assert_fail@plt+0x525254>
    6db8:	ldmdbls	r3, {r3, r5, fp, sp, lr}
    6dbc:	andeq	lr, r3, #11264	; 0x2c00
    6dc0:	blls	63ffa4 <__assert_fail@plt+0x63e234>
    6dc4:	andsne	lr, r3, #3620864	; 0x374000
    6dc8:	stmdavs	r8!, {r8, r9, fp, sp}
    6dcc:	ldrbmi	fp, [sl], #-4056	; 0xfffff028
    6dd0:	stclge	7, cr15, [pc], #-508	; 6bdc <__assert_fail@plt+0x4e6c>
    6dd4:			; <UNDEFINED> instruction: 0xf8cd2300
    6dd8:			; <UNDEFINED> instruction: 0xf8cda060
    6ddc:	strbt	sl, [r2], #-88	; 0xffffffa8
    6de0:	svc	0x00a8f7fa
    6de4:			; <UNDEFINED> instruction: 0xf7fa6828
    6de8:	blls	5c26a8 <__assert_fail@plt+0x5c0938>
    6dec:	ldmib	sp, {r3, r5, fp, sp, lr}^
    6df0:	ldrb	r1, [r8], #-531	; 0xfffffded
    6df4:	tstne	r3, #3620864	; 0x374000
    6df8:	andeq	lr, r3, #11264	; 0x2c00
    6dfc:	stmdavs	r8!, {r0, r3, r4, r6, sl, sp, lr, pc}
    6e00:	orrcc	pc, r0, pc, asr #8
    6e04:	svc	0x00aef7fa
    6e08:	stmdavs	r8!, {r0, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    6e0c:			; <UNDEFINED> instruction: 0xf7fa2100
    6e10:	ldr	lr, [ip], -sl, lsr #31
    6e14:			; <UNDEFINED> instruction: 0xf7ff2028
    6e18:			; <UNDEFINED> instruction: 0x4607ba11
    6e1c:	blt	1444e20 <__assert_fail@plt+0x14430b0>
    6e20:			; <UNDEFINED> instruction: 0xf10c4663
    6e24:			; <UNDEFINED> instruction: 0xf7ff0c01
    6e28:			; <UNDEFINED> instruction: 0xf7fab8ae
    6e2c:	blls	5c2264 <__assert_fail@plt+0x5c04f4>
    6e30:			; <UNDEFINED> instruction: 0xf77f459b
    6e34:	stmdavs	r8!, {r0, r1, r2, r4, r8, r9, sl, fp, sp, pc}
    6e38:			; <UNDEFINED> instruction: 0xf7fa215f
    6e3c:	blls	5c2b8c <__assert_fail@plt+0x5c0e1c>
    6e40:	blcc	3274 <__assert_fail@plt+0x1504>
    6e44:	blle	ffd983b8 <__assert_fail@plt+0xffd96648>
    6e48:	blmi	1580a80 <__assert_fail@plt+0x157ed10>
    6e4c:			; <UNDEFINED> instruction: 0xe710447b
    6e50:	stmdacs	r0, {r0, r5, fp, ip, pc}
    6e54:	mcrge	4, 5, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    6e58:			; <UNDEFINED> instruction: 0xf7fa971f
    6e5c:	blls	342814 <__assert_fail@plt+0x340aa4>
    6e60:	bl	d874c <__assert_fail@plt+0xd69dc>
    6e64:	bl	2e3db8 <__assert_fail@plt+0x2e2048>
    6e68:	strmi	r0, [r2], -r3, ror #6
    6e6c:	bl	fe8e0f14 <__assert_fail@plt+0xfe8df1a4>
    6e70:	eorls	r0, r0, #536870917	; 0x20000005
    6e74:	stcl	7, cr15, [r6], #1000	; 0x3e8
    6e78:	stmdavs	r8!, {r0, r5, r8, fp, ip, pc}
    6e7c:	rscscc	pc, pc, #79	; 0x4f
    6e80:	stcl	7, cr15, [r2, #-1000]	; 0xfffffc18
    6e84:	movwcs	lr, #9868	; 0x268c
    6e88:			; <UNDEFINED> instruction: 0xf7ff2201
    6e8c:			; <UNDEFINED> instruction: 0x4613b831
    6e90:	ldr	r3, [r0, -r1, lsl #4]
    6e94:	ldrt	r9, [r5], -r4, lsl #22
    6e98:			; <UNDEFINED> instruction: 0xf7ff461a
    6e9c:			; <UNDEFINED> instruction: 0xf04fb9a2
    6ea0:	movwcs	r0, #7170	; 0x1c02
    6ea4:	stmdalt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6ea8:	strbtvs	r2, [r3], -r1, lsl #6
    6eac:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    6eb0:	blt	ff684eb4 <__assert_fail@plt+0xff683144>
    6eb4:	movwcs	r2, #4610	; 0x1202
    6eb8:	strdcc	lr, [r2, -sp]
    6ebc:	movwls	r4, #9824	; 0x2660
    6ec0:	ldc2	7, cr15, [r6], {252}	; 0xfc
    6ec4:	stmdacs	r0, {r1, r8, r9, fp, ip, pc}
    6ec8:	stmdbls	r2!, {r2, r6, ip, lr, pc}
    6ecc:	stmibvs	r9, {r3, r4, r9, fp, ip, pc}^
    6ed0:	blls	59c104 <__assert_fail@plt+0x59a394>
    6ed4:	movwcc	r9, #6677	; 0x1a15
    6ed8:	addsmi	r9, r3, #24, 18	; 0x60000
    6edc:			; <UNDEFINED> instruction: 0xf1019316
    6ee0:	andsls	r0, r8, r1
    6ee4:	blge	ff7440e8 <__assert_fail@plt+0xff742378>
    6ee8:	addsmi	r9, r0, #94208	; 0x17000
    6eec:	blge	ff6449f0 <__assert_fail@plt+0xff642c80>
    6ef0:	smlsdcs	r5, r2, sl, r1
    6ef4:			; <UNDEFINED> instruction: 0x97161a9b
    6ef8:	stmdavs	r8!, {r0, r1, r3, r4, r5, r7, r9, lr}
    6efc:	andsne	lr, r3, #3620864	; 0x374000
    6f00:			; <UNDEFINED> instruction: 0x463bbfd4
    6f04:			; <UNDEFINED> instruction: 0xf7ff9316
    6f08:			; <UNDEFINED> instruction: 0xf7fabbce
    6f0c:			; <UNDEFINED> instruction: 0xf7faed42
    6f10:	tstlt	r8, r4, lsr #28
    6f14:	andpl	pc, r0, r0, asr #5
    6f18:	strcs	r4, [r1, -r2, lsr #22]
    6f1c:	ldrbtmi	r6, [fp], #-1760	; 0xfffff920
    6f20:			; <UNDEFINED> instruction: 0xf7ff6723
    6f24:	blmi	835660 <__assert_fail@plt+0x8338f0>
    6f28:	sbccs	pc, r3, #64, 4
    6f2c:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, fp, lr}
    6f30:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6f34:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    6f38:	svc	0x001af7fa
    6f3c:	mcr	7, 0, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6f40:	vaddw.s8	<illegal reg q13.5>, q0, d8
    6f44:	blmi	6daf4c <__assert_fail@plt+0x6d91dc>
    6f48:	strbtvs	r2, [r0], r1, lsl #14
    6f4c:			; <UNDEFINED> instruction: 0x6723447b
    6f50:	ldmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f54:	vpadd.i8	d20, d0, d8
    6f58:	ldmdbmi	r8, {r0, r1, r4, r9, ip, sp}
    6f5c:	ldrbtmi	r4, [fp], #-2072	; 0xfffff7e8
    6f60:			; <UNDEFINED> instruction: 0x33244479
    6f64:			; <UNDEFINED> instruction: 0xf7fa4478
    6f68:			; <UNDEFINED> instruction: 0xf7faef04
    6f6c:	strdlt	lr, [r8, -r6]
    6f70:	andpl	pc, r0, r0, asr #5
    6f74:	smladcs	r1, r3, fp, r4
    6f78:	ldrbtmi	r6, [fp], #-1760	; 0xfffff920
    6f7c:			; <UNDEFINED> instruction: 0xf7ff6723
    6f80:	svclt	0x0000b99f
    6f84:	andeq	r0, r0, ip, ror #3
    6f88:	muleq	r0, r8, r9
    6f8c:	andeq	r1, r0, ip, lsl #18
    6f90:	andeq	r1, r0, r8, lsr r9
    6f94:	andeq	r1, r0, r0, lsl #18
    6f98:			; <UNDEFINED> instruction: 0x000018b0
    6f9c:	andeq	r1, r0, lr, ror r8
    6fa0:			; <UNDEFINED> instruction: 0x000017bc
    6fa4:	ldrdeq	r1, [r0], -r2
    6fa8:	andeq	r1, r0, r0, asr r7
    6fac:	strdeq	r1, [r0], -lr
    6fb0:	andeq	r1, r0, lr, lsl r7
    6fb4:	andeq	r1, r0, r4, lsr #13
    6fb8:	andeq	r1, r0, r2, lsr #14
    6fbc:	ldrdeq	r1, [r0], -r0
    6fc0:	andeq	r1, r0, r4, lsl #14
    6fc4:	andeq	r1, r0, r6, ror r6
    6fc8:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    6fcc:	ldcmi	0, cr11, [r1], {130}	; 0x82
    6fd0:	ldmdbmi	r1, {r2, r8, r9, fp, sp, pc}
    6fd4:	ldmdami	r1, {r2, r3, r4, r5, r6, sl, lr}
    6fd8:	blcs	14512c <__assert_fail@plt+0x1433bc>
    6fdc:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    6fe0:	stmdavs	r9, {r0, r1, r2, r3, sl, fp, lr}
    6fe4:			; <UNDEFINED> instruction: 0xf04f9101
    6fe8:	movwls	r0, #256	; 0x100
    6fec:	stmdbpl	r0, {r0, r8, sp}
    6ff0:			; <UNDEFINED> instruction: 0xf7fa6800
    6ff4:	bmi	30255c <__assert_fail@plt+0x3007ec>
    6ff8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6ffc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7000:	subsmi	r9, sl, r1, lsl #22
    7004:	andlt	sp, r2, r4, lsl #2
    7008:			; <UNDEFINED> instruction: 0x4010e8bd
    700c:	ldrbmi	fp, [r0, -r4]!
    7010:	ldc	7, cr15, [lr], #1000	; 0x3e8
    7014:	andeq	r1, r1, ip, lsl #28
    7018:	andeq	r0, r0, r8, ror #3
    701c:	andeq	r1, r1, r2, lsl #28
    7020:	strdeq	r0, [r0], -r8
    7024:	andeq	r1, r1, r6, ror #27
    7028:	strlt	r4, [pc], #-3084	; 7030 <__assert_fail@plt+0x52c0>
    702c:	stmdbmi	ip, {r2, r3, r4, r5, r6, sl, lr}
    7030:	addlt	fp, r3, r0, lsl #10
    7034:	stmdapl	r1!, {r2, r8, r9, fp, sp, pc}^
    7038:			; <UNDEFINED> instruction: 0xf853480a
    703c:	stmdavs	r9, {r2, r8, r9, fp, sp}
    7040:			; <UNDEFINED> instruction: 0xf04f9101
    7044:	stfmis	f0, [r8], {-0}
    7048:	tstcs	r1, r8, ror r4
    704c:	stmdbpl	r0, {r8, r9, ip, pc}
    7050:			; <UNDEFINED> instruction: 0xf7fa6800
    7054:	andcs	lr, r1, r8, lsr #26
    7058:	stcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    705c:			; <UNDEFINED> instruction: 0x00011db4
    7060:	andeq	r0, r0, r8, ror #3
    7064:	muleq	r1, r8, sp
    7068:	strdeq	r0, [r0], -r8
    706c:			; <UNDEFINED> instruction: 0xf0004a0d
    7070:			; <UNDEFINED> instruction: 0xf0000102
    7074:	ldrbtmi	r0, [sl], #-1
    7078:	subsvs	r6, r0, r3, lsl r8
    707c:	andsvs	r3, r1, r0, lsl #22
    7080:	movwcs	fp, #7960	; 0x1f18
    7084:	svclt	0x00182900
    7088:	stmdblt	r3, {r8, r9, sp}
    708c:	ldmvs	r3, {r4, r5, r6, r8, r9, sl, lr}
    7090:	rscsle	r2, fp, r0, lsl #22
    7094:	addsvs	r2, r3, r0, lsl #6
    7098:	mvnsle	r2, r0, lsl #16
    709c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    70a0:	svclt	0x0092f7ff
    70a4:	andeq	r2, r1, lr, asr #1
    70a8:	andeq	r1, r0, r6, lsl r6
    70ac:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    70b0:	ldrdcs	lr, [r0], -r3
    70b4:	svclt	0x00183800
    70b8:	tstlt	sl, r1
    70bc:	andeq	pc, r2, r0, asr #32
    70c0:	svclt	0x00004770
    70c4:	muleq	r1, r6, r0
    70c8:	addlt	fp, r2, r0, ror r5
    70cc:	subsle	r2, r3, r0, lsl #16
    70d0:	ldrbtmi	r4, [sp], #-3424	; 0xfffff2a0
    70d4:	blcs	21588 <__assert_fail@plt+0x1f818>
    70d8:	stmiavs	fp!, {r0, r1, r2, r6, r8, ip, lr, pc}^
    70dc:	svcmi	0x0080f5b0
    70e0:			; <UNDEFINED> instruction: 0xf44fbf38
    70e4:	cmnvs	r8, r0, lsl #1
    70e8:			; <UNDEFINED> instruction: 0xf0402b00
    70ec:			; <UNDEFINED> instruction: 0xf600809e
    70f0:	movwls	r7, #5375	; 0x14ff
    70f4:	ldrbtvs	pc, [pc], #-1060	; 70fc <__assert_fail@plt+0x538c>	; <UNPREDICTABLE>
    70f8:			; <UNDEFINED> instruction: 0xf0244618
    70fc:			; <UNDEFINED> instruction: 0x2322040f
    7100:	rscscc	pc, pc, #79	; 0x4f
    7104:	strtmi	r9, [r1], -r0, lsl #4
    7108:	cmnvs	ip, r3, lsl #4
    710c:	ldc	7, cr15, [r8, #-1000]	; 0xfffffc18
    7110:	andcc	r6, r1, r8, lsr #3
    7114:	movwcs	fp, #7966	; 0x1f1e
    7118:			; <UNDEFINED> instruction: 0x612b61eb
    711c:	stclmi	0, cr13, [lr, #-456]	; 0xfffffe38
    7120:	stmdbvs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    7124:	suble	r2, r1, r0, lsl #22
    7128:			; <UNDEFINED> instruction: 0xf7fa69ae
    712c:			; <UNDEFINED> instruction: 0x4621ebdc
    7130:	ldrtmi	r4, [r0], -r5, lsl #12
    7134:	stcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    7138:	stmdacs	r0, {r2, r9, sl, lr}
    713c:			; <UNDEFINED> instruction: 0xf7fad040
    7140:	stmdavs	r3, {r2, r5, r8, sl, fp, sp, lr, pc}
    7144:	subsle	r2, r3, r0, lsl #22
    7148:	stccs	6, cr4, [r0, #-104]	; 0xffffff98
    714c:	bcs	7b6f0 <__assert_fail@plt+0x79980>
    7150:	bcs	2f6db8 <__assert_fail@plt+0x2f5048>
    7154:	blmi	107b74c <__assert_fail@plt+0x10799dc>
    7158:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    715c:	blmi	101f3cc <__assert_fail@plt+0x101d65c>
    7160:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    7164:	andlt	r6, r2, sl, lsl r2
    7168:	ldmdami	lr!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    716c:	andlt	r4, r2, r8, ror r4
    7170:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7174:	svclt	0x0028f7ff
    7178:	andcs	r4, r1, #60416	; 0xec00
    717c:	sbcsvs	r4, sl, fp, ror r4
    7180:	bl	fec45170 <__assert_fail@plt+0xfec43400>
    7184:			; <UNDEFINED> instruction: 0xf7fa4604
    7188:	adcmi	lr, r0, #8704	; 0x2200
    718c:	strtmi	sp, [r0], -fp, ror #1
    7190:	stc	7, cr15, [r0, #1000]	; 0x3e8
    7194:			; <UNDEFINED> instruction: 0xf7fab930
    7198:	strmi	lr, [r4], -r6, lsr #23
    719c:	ldc	7, cr15, [r6], {250}	; 0xfa
    71a0:	rscle	r4, r0, r4, lsl #5
    71a4:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    71a8:			; <UNDEFINED> instruction: 0xff3ef7ff
    71ac:			; <UNDEFINED> instruction: 0xf7fa4620
    71b0:	strmi	lr, [r6], -r2, ror #24
    71b4:	stmdacs	r0, {r3, r5, r7, r8, sp, lr}
    71b8:	movwcs	sp, #4155	; 0x103b
    71bc:	ldr	r6, [r4, fp, lsr #2]!
    71c0:	sbcle	r2, ip, r0, lsl #26
    71c4:	stc	7, cr15, [r2], {250}	; 0xfa
    71c8:	bicle	r2, r8, r0, lsl #16
    71cc:			; <UNDEFINED> instruction: 0xf7fa4628
    71d0:	bllt	fe642760 <__assert_fail@plt+0xfe6409f0>
    71d4:	bl	fe1c51c4 <__assert_fail@plt+0xfe1c3454>
    71d8:			; <UNDEFINED> instruction: 0xf7fa4605
    71dc:	addmi	lr, r5, #248, 22	; 0x3e000
    71e0:	stfcsd	f5, [r0], {44}	; 0x2c
    71e4:			; <UNDEFINED> instruction: 0xf7fad0bb
    71e8:			; <UNDEFINED> instruction: 0x4623ecd0
    71ec:	str	r6, [lr, r2, lsl #16]!
    71f0:			; <UNDEFINED> instruction: 0x4620b9b5
    71f4:	mrrc	7, 15, pc, r0, cr10	; <UNPREDICTABLE>
    71f8:	ldmdami	sp, {r0, r9, sl, lr}
    71fc:			; <UNDEFINED> instruction: 0xf7ff4478
    7200:	str	pc, [r8, r3, ror #29]!
    7204:	stcl	7, cr15, [r0], {250}	; 0xfa
    7208:			; <UNDEFINED> instruction: 0xf7fa6800
    720c:	strtmi	lr, [r1], -r6, asr #24
    7210:	ldmdami	r8, {r1, r9, sl, lr}
    7214:			; <UNDEFINED> instruction: 0xf7ff4478
    7218:	stmdbvs	ip!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    721c:			; <UNDEFINED> instruction: 0x461ce77f
    7220:	bl	ff545210 <__assert_fail@plt+0xff5434a0>
    7224:	bicsle	r2, lr, r0, lsl #16
    7228:	ldmdami	r3, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    722c:			; <UNDEFINED> instruction: 0xf7ff4478
    7230:	ldmdami	r2, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7234:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    7238:	mrc2	7, 7, pc, cr6, cr15, {7}
    723c:	stc	7, cr15, [r4], #1000	; 0x3e8
    7240:			; <UNDEFINED> instruction: 0xf7fa6800
    7244:	strmi	lr, [r1], -sl, lsr #24
    7248:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    724c:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    7250:	bfi	r4, ip, #12, #3
    7254:	andeq	r2, r1, r2, ror r0
    7258:	andeq	r2, r1, r4, lsr #32
    725c:	andeq	r1, r1, sl, ror #31
    7260:	andeq	r1, r1, r2, ror #31
    7264:	andeq	r1, r0, ip, lsr #12
    7268:	andeq	r1, r1, r8, asr #31
    726c:	andeq	r1, r0, r2, lsr r5
    7270:	andeq	r1, r0, r4, lsl #11
    7274:	strdeq	r1, [r0], -r8
    7278:	andeq	r1, r0, r4, asr #9
    727c:	andeq	r1, r0, r6, lsl #10
    7280:	andeq	r1, r0, sl, lsl r5
    7284:	blmi	ef4a6c <__assert_fail@plt+0xef2cfc>
    7288:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    728c:	rsble	r2, r5, r0, lsl #20
    7290:			; <UNDEFINED> instruction: 0x4604689a
    7294:	teqle	r5, r0, lsl #20
    7298:			; <UNDEFINED> instruction: 0xf1044b37
    729c:			; <UNDEFINED> instruction: 0xf022022f
    72a0:	ldrbtmi	r0, [fp], #-543	; 0xfffffde1
    72a4:	strpl	lr, [r8], #-2515	; 0xfffff62d
    72a8:			; <UNDEFINED> instruction: 0xc014f8d3
    72ac:	stccs	8, cr1, [r0], {175}	; 0xaf
    72b0:	strtmi	sp, [r3], -r8, asr #32
    72b4:	and	r2, r3, r0, lsl #12
    72b8:	stmdbcs	r0, {r1, r2, r3, r4, r9, sl, lr}
    72bc:	strmi	sp, [fp], -lr, lsr #32
    72c0:	ldmvs	r9, {r3, r4, fp, sp, lr}
    72c4:	ldmle	r7!, {r1, r7, r9, lr}^
    72c8:	eorsle	r2, r7, r0, lsl #28
    72cc:	stmdbmi	fp!, {r0, r4, r5, r7, sp, lr}
    72d0:	ldrbtmi	r3, [r9], #-2568	; 0xfffff5f8
    72d4:	strvs	lr, [sl], #-2513	; 0xfffff62f
    72d8:	ldrtmi	r6, [r0], #-2829	; 0xfffff4f3
    72dc:	adcmi	r3, r8, #16777216	; 0x1000000
    72e0:	streq	lr, [sl], #-2497	; 0xfffff63f
    72e4:	movwvs	fp, #36744	; 0x8f88
    72e8:	streq	pc, [r8, #-259]	; 0xfffffefd
    72ec:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    72f0:	addmi	r6, r4, #72, 22	; 0x12000
    72f4:	svclt	0x00884628
    72f8:	tstcs	r0, ip, asr #6
    72fc:	mrrc	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    7300:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    7304:	bcs	21374 <__assert_fail@plt+0x1f604>
    7308:	ldmdavs	r9, {r1, r2, r6, r7, r8, ip, lr, pc}^
    730c:	stmdbcs	r0, {r1, r3, r4, r7, sp, lr}
    7310:	ldmdami	ip, {r1, r6, r7, r8, ip, lr, pc}
    7314:			; <UNDEFINED> instruction: 0xf7ff4478
    7318:	sbfx	pc, r7, #28, #30
    731c:	stmdale	r4, {r0, r1, r2, r5, r6, r8, sl, lr}
    7320:			; <UNDEFINED> instruction: 0x4621e014
    7324:	rscle	r2, fp, r0, lsl #26
    7328:	stmdavs	r0!, {r2, r3, r5, r9, sl, lr}
    732c:	addsmi	r6, r0, #10813440	; 0xa50000
    7330:			; <UNDEFINED> instruction: 0x460ed3f7
    7334:	strtmi	r4, [r9], -r3, lsr #12
    7338:	bicle	r2, r7, r0, lsl #28
    733c:	ldrbtmi	r4, [ip], #-3090	; 0xfffff3ee
    7340:	strb	r6, [r4, r1, ror #4]
    7344:	svclt	0x00884567
    7348:	ldmle	r9, {r0, r2, r5, r9, sl, lr}^
    734c:	ldrmi	r4, [r0], -pc, lsl #22
    7350:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    7354:	stmdbne	fp, {r0, r1, r2, r3, r4, r9, sp, lr}^
    7358:	ldr	r5, [r8, sl, asr #2]!
    735c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    7360:	mrc2	7, 1, pc, cr2, cr15, {7}
    7364:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    7368:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    736c:			; <UNDEFINED> instruction: 0xf7fa2002
    7370:	svclt	0x0000ebbe
    7374:			; <UNDEFINED> instruction: 0x00011ebc
    7378:	andeq	r1, r1, r2, lsr #29
    737c:	andeq	r1, r1, r2, ror lr
    7380:	andeq	r1, r1, r6, asr lr
    7384:	andeq	r1, r0, r0, lsr #7
    7388:	andeq	r1, r1, r6, lsl #28
    738c:	strdeq	r1, [r1], -r4
    7390:	andeq	r1, r0, sl, ror #8
    7394:	andeq	r1, r0, r2, lsr #9
    7398:	ldrbtlt	fp, [r0], #-888	; 0xfffffc88
    739c:	streq	pc, [r8], #-416	; 0xfffffe60
    73a0:	stcpl	8, cr15, [r8], {80}	; 0x50
    73a4:			; <UNDEFINED> instruction: 0xf1a5b1d5
    73a8:	strtmi	r0, [r2], -r8, lsl #6
    73ac:	mvnscs	r4, r3, lsl #8
    73b0:	blne	853c0 <__assert_fail@plt+0x83650>
    73b4:			; <UNDEFINED> instruction: 0xd1fb429a
    73b8:			; <UNDEFINED> instruction: 0x21aa4622
    73bc:	blne	853cc <__assert_fail@plt+0x8365c>
    73c0:			; <UNDEFINED> instruction: 0xd1fb429a
    73c4:	cmpcs	r5, r2, lsr #12
    73c8:	blne	853d8 <__assert_fail@plt+0x83668>
    73cc:			; <UNDEFINED> instruction: 0xd1fb429a
    73d0:	tstcs	r0, r2, lsr #12
    73d4:	blne	853e4 <__assert_fail@plt+0x83674>
    73d8:			; <UNDEFINED> instruction: 0xd1fb429a
    73dc:			; <UNDEFINED> instruction: 0xf8404b07
    73e0:	ldrbtmi	r5, [fp], #-3080	; 0xfffff3f8
    73e4:	bvs	ff661d64 <__assert_fail@plt+0xff65fff4>
    73e8:	stmdbcc	r1, {r1, r3, r4, r7, r9, fp, sp, lr}
    73ec:	blne	155fd64 <__assert_fail@plt+0x155dff4>
    73f0:	addsvs	r6, sp, #6
    73f4:	lfmlt	f6, 2, [r0], #-868	; 0xfffffc9c
    73f8:			; <UNDEFINED> instruction: 0x47704770
    73fc:	andeq	r1, r1, r2, ror #26
    7400:			; <UNDEFINED> instruction: 0x460db5f8
    7404:			; <UNDEFINED> instruction: 0xf850b1d0
    7408:	strmi	r7, [r4], -r8, lsl #24
    740c:	svclt	0x0088428f
    7410:	stmdble	r1, {r1, r2, r9, sl, lr}
    7414:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    7418:			; <UNDEFINED> instruction: 0xf7ff4608
    741c:	shasxmi	pc, sl, r3	; <UNPREDICTABLE>
    7420:	strmi	r4, [r6], -r1, lsr #12
    7424:	b	1f45414 <__assert_fail@plt+0x1f436a4>
    7428:	smlattcs	r0, sl, fp, r1
    742c:			; <UNDEFINED> instruction: 0xf7fa19f0
    7430:	strtmi	lr, [r0], -r6, asr #23
    7434:			; <UNDEFINED> instruction: 0xffb0f7ff
    7438:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    743c:	ldrhtmi	lr, [r8], #141	; 0x8d
    7440:			; <UNDEFINED> instruction: 0xf7ff4608
    7444:	svclt	0x0000bf1f
    7448:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    744c:	addmi	r6, r3, #2408448	; 0x24c000
    7450:	ldmdbvs	r2, {r1, r2, fp, ip, lr, pc}^
    7454:	addsmi	r4, r8, #318767104	; 0x13000000
    7458:	andcs	fp, r0, ip, lsr #30
    745c:	ldrbmi	r2, [r0, -r1]!
    7460:	ldrbmi	r2, [r0, -r0]!
    7464:	strdeq	r1, [r1], -sl
    7468:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    746c:	cmnlt	r2, #425984	; 0x68000
    7470:	ldrdne	lr, [r5], -r3
    7474:	biclt	fp, r1, r0, lsl r5
    7478:	strmi	r1, [r2], -r3, asr #16
    747c:			; <UNDEFINED> instruction: 0xf80224ff
    7480:	addsmi	r4, sl, #1024	; 0x400
    7484:			; <UNDEFINED> instruction: 0x4602d1fb
    7488:			; <UNDEFINED> instruction: 0xf80224aa
    748c:	addsmi	r4, sl, #1024	; 0x400
    7490:			; <UNDEFINED> instruction: 0x4602d1fb
    7494:			; <UNDEFINED> instruction: 0xf8022455
    7498:	addsmi	r4, sl, #1024	; 0x400
    749c:			; <UNDEFINED> instruction: 0x4602d1fb
    74a0:			; <UNDEFINED> instruction: 0xf8022400
    74a4:	addsmi	r4, sl, #1024	; 0x400
    74a8:	blmi	27bc9c <__assert_fail@plt+0x279f2c>
    74ac:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    74b0:	blmi	2359c4 <__assert_fail@plt+0x233c54>
    74b4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    74b8:			; <UNDEFINED> instruction: 0x611a619a
    74bc:	stmib	r3, {r1, r3, r4, r6, r8, sp, lr}^
    74c0:	lfmlt	f2, 4, [r0, #-32]	; 0xffffffe0
    74c4:	bl	fedc54b4 <__assert_fail@plt+0xfedc3744>
    74c8:			; <UNDEFINED> instruction: 0x4770e7f3
    74cc:	ldrdeq	r1, [r1], -sl
    74d0:	muleq	r1, r8, ip
    74d4:	andeq	r1, r1, lr, lsl #25
    74d8:	stmdami	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
    74dc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    74e0:	ldrdlt	r6, [r3, -r3]
    74e4:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    74e8:	ldmdbvs	r5, {r1, r2, r7, ip, sp, pc}^
    74ec:	stfmis	f2, [fp], {1}
    74f0:	bvs	5a1f44 <__assert_fail@plt+0x5a01d4>
    74f4:	strls	r5, [r4, #-2304]	; 0xfffff700
    74f8:	ldmib	r2, {r0, r2, r4, r6, r8, r9, fp, sp, lr}^
    74fc:	stmdavs	r0, {r0, r1, r3, r9, lr}
    7500:	strpl	lr, [r2], -sp, asr #19
    7504:	strcs	lr, [r0], #-2509	; 0xfffff633
    7508:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    750c:	bl	fe0454fc <__assert_fail@plt+0xfe04378c>
    7510:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    7514:	andeq	r1, r1, r8, ror #24
    7518:	andeq	r1, r1, r2, lsl #18
    751c:	strdeq	r0, [r0], -r8
    7520:	andeq	r1, r0, r6, lsr r3
    7524:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    7528:			; <UNDEFINED> instruction: 0x47706958
    752c:	andeq	r1, r1, lr, lsl ip
    7530:			; <UNDEFINED> instruction: 0x4607b5f8
    7534:	ldrmi	r4, [r5], -lr, lsl #12
    7538:	ands	fp, r3, sl, lsr #18
    753c:	bl	94552c <__assert_fail@plt+0x9437bc>
    7540:	blcs	121554 <__assert_fail@plt+0x11f7e4>
    7544:	strtmi	sp, [sl], -ip, lsl #2
    7548:			; <UNDEFINED> instruction: 0x46384631
    754c:	bl	10c553c <__assert_fail@plt+0x10c37cc>
    7550:	strmi	r1, [r4], -r3, asr #24
    7554:	stmdacs	r0, {r1, r4, r5, r6, r7, ip, lr, pc}
    7558:	blle	58578 <__assert_fail@plt+0x56808>
    755c:	mvnsle	r1, sp, lsr #20
    7560:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    7564:			; <UNDEFINED> instruction: 0xe7fb4614
    7568:	cfldr32mi	mvfx11, [r1], {56}	; 0x38
    756c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    7570:	ldmib	r4, {r0, r1, r3, r5, r6, r8, ip, sp, pc}^
    7574:	addmi	r5, r5, #1
    7578:	ldfltd	f5, [r8, #-0]
    757c:			; <UNDEFINED> instruction: 0xf7fa4628
    7580:	stmdacs	r0, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
    7584:	blmi	2fe1c0 <__assert_fail@plt+0x2fc450>
    7588:	addsvs	r4, sp, fp, ror r4
    758c:			; <UNDEFINED> instruction: 0xf7fabd38
    7590:	strmi	lr, [r5], -sl, lsr #19
    7594:			; <UNDEFINED> instruction: 0xf7fa6060
    7598:	movwcs	lr, #6682	; 0x1a1a
    759c:	adcvs	r6, r0, r3, lsr #32
    75a0:	stmdami	r5, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    75a4:			; <UNDEFINED> instruction: 0xf7fa4478
    75a8:	andcs	lr, r1, r8, lsl sl
    75ac:	b	fe7c559c <__assert_fail@plt+0xfe7c382c>
    75b0:	andeq	r1, r1, r0, lsl ip
    75b4:	strdeq	r1, [r1], -r4
    75b8:	ldrdeq	r1, [r0], -r8
    75bc:	mvnsmi	lr, #737280	; 0xb4000
    75c0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    75c4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    75c8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    75cc:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75d0:	blne	1d987cc <__assert_fail@plt+0x1d96a5c>
    75d4:	strhle	r1, [sl], -r6
    75d8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    75dc:	svccc	0x0004f855
    75e0:	strbmi	r3, [sl], -r1, lsl #8
    75e4:	ldrtmi	r4, [r8], -r1, asr #12
    75e8:	adcmi	r4, r6, #152, 14	; 0x2600000
    75ec:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    75f0:	svclt	0x000083f8
    75f4:	andeq	r1, r1, sl, lsl #12
    75f8:	andeq	r1, r1, r0, lsl #12
    75fc:	svclt	0x00004770
    7600:	tstcs	r0, r2, lsl #22
    7604:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    7608:	blt	ff2c55f8 <__assert_fail@plt+0xff2c3888>
    760c:	strdeq	r1, [r1], -ip

Disassembly of section .fini:

00007610 <.fini>:
    7610:	push	{r3, lr}
    7614:	pop	{r3, pc}
