/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [25:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[38] & in_data[10]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z & in_data[25]);
  assign celloutsig_1_18z = ~(celloutsig_1_5z & in_data[161]);
  assign celloutsig_0_7z = ~celloutsig_0_1z[13];
  assign celloutsig_1_19z = { in_data[102:100], celloutsig_1_5z } + { celloutsig_1_1z[8:7], celloutsig_1_16z, celloutsig_1_18z };
  assign celloutsig_0_1z = in_data[47:22] + in_data[34:9];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_3z[6:2], celloutsig_0_20z };
  assign celloutsig_1_1z = in_data[157:149] / { 1'h1, in_data[177:170] };
  assign celloutsig_0_9z = { celloutsig_0_2z[1:0], celloutsig_0_4z } / { 1'h1, celloutsig_0_8z[8:7] };
  assign celloutsig_0_5z = in_data[67:56] == { celloutsig_0_1z[12:2], celloutsig_0_4z };
  assign celloutsig_1_5z = in_data[155:151] === { celloutsig_1_0z[6:5], celloutsig_1_2z };
  assign celloutsig_0_30z = { celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_5z } > celloutsig_0_3z[6:1];
  assign celloutsig_0_11z = { celloutsig_0_3z[4:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z } <= { in_data[29:19], celloutsig_0_6z };
  assign celloutsig_0_19z = in_data[60:48] && { celloutsig_0_17z[2:1], celloutsig_0_8z };
  assign celloutsig_0_15z = ! { celloutsig_0_2z[3:0], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_17z = celloutsig_0_10z % { 1'h1, celloutsig_0_12z[3:2] };
  assign celloutsig_0_2z = celloutsig_0_1z[22:16] % { 1'h1, in_data[23:18] };
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_1z[15:9] : celloutsig_0_2z;
  assign celloutsig_1_3z = celloutsig_1_1z[7] ? celloutsig_1_0z[4:2] : celloutsig_1_0z[12:10];
  assign celloutsig_0_24z = | { celloutsig_0_3z[5:0], celloutsig_0_12z };
  assign celloutsig_0_20z = | { celloutsig_0_12z[4:3], celloutsig_0_12z[1], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_6z = { celloutsig_0_1z[18:14], celloutsig_0_4z } << celloutsig_0_2z[5:0];
  assign celloutsig_1_2z = in_data[110:108] >>> celloutsig_1_1z[2:0];
  assign celloutsig_0_8z = { celloutsig_0_1z[11], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z } >>> { celloutsig_0_1z[10:7], celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_3z[1:0], celloutsig_0_7z } ~^ celloutsig_0_9z;
  assign celloutsig_0_29z = { celloutsig_0_17z[1], celloutsig_0_20z, celloutsig_0_20z } ~^ _00_[5:3];
  assign celloutsig_1_0z = in_data[168:156] ~^ in_data[181:169];
  assign celloutsig_0_12z = celloutsig_0_8z[8:4] ^ celloutsig_0_2z[5:1];
  assign celloutsig_1_16z = ~((in_data[97] & celloutsig_1_2z[0]) | (celloutsig_1_0z[1] & celloutsig_1_3z[1]));
  assign { out_data[128], out_data[99:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
