# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../Components/NBitAnd.vhd"
vhdl xil_defaultlib  "../../../../../Simulations/NBitAnd_tb.vhd"

# Do not sort compile order
nosort
