<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<!-- 2020-10-08 Thu 17:40 -->
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>GCC Inline ASM</title>
<meta name="generator" content="Org mode" />
<meta name="author" content="yannik" />
<style type="text/css">
 <!--/*--><![CDATA[/*><!--*/
  .title  { text-align: center;
             margin-bottom: .2em; }
  .subtitle { text-align: center;
              font-size: medium;
              font-weight: bold;
              margin-top:0; }
  .todo   { font-family: monospace; color: red; }
  .done   { font-family: monospace; color: green; }
  .priority { font-family: monospace; color: orange; }
  .tag    { background-color: #eee; font-family: monospace;
            padding: 2px; font-size: 80%; font-weight: normal; }
  .timestamp { color: #bebebe; }
  .timestamp-kwd { color: #5f9ea0; }
  .org-right  { margin-left: auto; margin-right: 0px;  text-align: right; }
  .org-left   { margin-left: 0px;  margin-right: auto; text-align: left; }
  .org-center { margin-left: auto; margin-right: auto; text-align: center; }
  .underline { text-decoration: underline; }
  #postamble p, #preamble p { font-size: 90%; margin: .2em; }
  p.verse { margin-left: 3%; }
  pre {
    border: 1px solid #ccc;
    box-shadow: 3px 3px 3px #eee;
    padding: 8pt;
    font-family: monospace;
    overflow: auto;
    margin: 1.2em;
  }
  pre.src {
    position: relative;
    overflow: visible;
    padding-top: 1.2em;
  }
  pre.src:before {
    display: none;
    position: absolute;
    background-color: white;
    top: -10px;
    right: 10px;
    padding: 3px;
    border: 1px solid black;
  }
  pre.src:hover:before { display: inline;}
  /* Languages per Org manual */
  pre.src-asymptote:before { content: 'Asymptote'; }
  pre.src-awk:before { content: 'Awk'; }
  pre.src-C:before { content: 'C'; }
  /* pre.src-C++ doesn't work in CSS */
  pre.src-clojure:before { content: 'Clojure'; }
  pre.src-css:before { content: 'CSS'; }
  pre.src-D:before { content: 'D'; }
  pre.src-ditaa:before { content: 'ditaa'; }
  pre.src-dot:before { content: 'Graphviz'; }
  pre.src-calc:before { content: 'Emacs Calc'; }
  pre.src-emacs-lisp:before { content: 'Emacs Lisp'; }
  pre.src-fortran:before { content: 'Fortran'; }
  pre.src-gnuplot:before { content: 'gnuplot'; }
  pre.src-haskell:before { content: 'Haskell'; }
  pre.src-hledger:before { content: 'hledger'; }
  pre.src-java:before { content: 'Java'; }
  pre.src-js:before { content: 'Javascript'; }
  pre.src-latex:before { content: 'LaTeX'; }
  pre.src-ledger:before { content: 'Ledger'; }
  pre.src-lisp:before { content: 'Lisp'; }
  pre.src-lilypond:before { content: 'Lilypond'; }
  pre.src-lua:before { content: 'Lua'; }
  pre.src-matlab:before { content: 'MATLAB'; }
  pre.src-mscgen:before { content: 'Mscgen'; }
  pre.src-ocaml:before { content: 'Objective Caml'; }
  pre.src-octave:before { content: 'Octave'; }
  pre.src-org:before { content: 'Org mode'; }
  pre.src-oz:before { content: 'OZ'; }
  pre.src-plantuml:before { content: 'Plantuml'; }
  pre.src-processing:before { content: 'Processing.js'; }
  pre.src-python:before { content: 'Python'; }
  pre.src-R:before { content: 'R'; }
  pre.src-ruby:before { content: 'Ruby'; }
  pre.src-sass:before { content: 'Sass'; }
  pre.src-scheme:before { content: 'Scheme'; }
  pre.src-screen:before { content: 'Gnu Screen'; }
  pre.src-sed:before { content: 'Sed'; }
  pre.src-sh:before { content: 'shell'; }
  pre.src-sql:before { content: 'SQL'; }
  pre.src-sqlite:before { content: 'SQLite'; }
  /* additional languages in org.el's org-babel-load-languages alist */
  pre.src-forth:before { content: 'Forth'; }
  pre.src-io:before { content: 'IO'; }
  pre.src-J:before { content: 'J'; }
  pre.src-makefile:before { content: 'Makefile'; }
  pre.src-maxima:before { content: 'Maxima'; }
  pre.src-perl:before { content: 'Perl'; }
  pre.src-picolisp:before { content: 'Pico Lisp'; }
  pre.src-scala:before { content: 'Scala'; }
  pre.src-shell:before { content: 'Shell Script'; }
  pre.src-ebnf2ps:before { content: 'ebfn2ps'; }
  /* additional language identifiers per "defun org-babel-execute"
       in ob-*.el */
  pre.src-cpp:before  { content: 'C++'; }
  pre.src-abc:before  { content: 'ABC'; }
  pre.src-coq:before  { content: 'Coq'; }
  pre.src-groovy:before  { content: 'Groovy'; }
  /* additional language identifiers from org-babel-shell-names in
     ob-shell.el: ob-shell is the only babel language using a lambda to put
     the execution function name together. */
  pre.src-bash:before  { content: 'bash'; }
  pre.src-csh:before  { content: 'csh'; }
  pre.src-ash:before  { content: 'ash'; }
  pre.src-dash:before  { content: 'dash'; }
  pre.src-ksh:before  { content: 'ksh'; }
  pre.src-mksh:before  { content: 'mksh'; }
  pre.src-posh:before  { content: 'posh'; }
  /* Additional Emacs modes also supported by the LaTeX listings package */
  pre.src-ada:before { content: 'Ada'; }
  pre.src-asm:before { content: 'Assembler'; }
  pre.src-caml:before { content: 'Caml'; }
  pre.src-delphi:before { content: 'Delphi'; }
  pre.src-html:before { content: 'HTML'; }
  pre.src-idl:before { content: 'IDL'; }
  pre.src-mercury:before { content: 'Mercury'; }
  pre.src-metapost:before { content: 'MetaPost'; }
  pre.src-modula-2:before { content: 'Modula-2'; }
  pre.src-pascal:before { content: 'Pascal'; }
  pre.src-ps:before { content: 'PostScript'; }
  pre.src-prolog:before { content: 'Prolog'; }
  pre.src-simula:before { content: 'Simula'; }
  pre.src-tcl:before { content: 'tcl'; }
  pre.src-tex:before { content: 'TeX'; }
  pre.src-plain-tex:before { content: 'Plain TeX'; }
  pre.src-verilog:before { content: 'Verilog'; }
  pre.src-vhdl:before { content: 'VHDL'; }
  pre.src-xml:before { content: 'XML'; }
  pre.src-nxml:before { content: 'XML'; }
  /* add a generic configuration mode; LaTeX export needs an additional
     (add-to-list 'org-latex-listings-langs '(conf " ")) in .emacs */
  pre.src-conf:before { content: 'Configuration File'; }

  table { border-collapse:collapse; }
  caption.t-above { caption-side: top; }
  caption.t-bottom { caption-side: bottom; }
  td, th { vertical-align:top;  }
  th.org-right  { text-align: center;  }
  th.org-left   { text-align: center;   }
  th.org-center { text-align: center; }
  td.org-right  { text-align: right;  }
  td.org-left   { text-align: left;   }
  td.org-center { text-align: center; }
  dt { font-weight: bold; }
  .footpara { display: inline; }
  .footdef  { margin-bottom: 1em; }
  .figure { padding: 1em; }
  .figure p { text-align: center; }
  .equation-container {
    display: table;
    text-align: center;
    width: 100%;
  }
  .equation {
    vertical-align: middle;
  }
  .equation-label {
    display: table-cell;
    text-align: right;
    vertical-align: middle;
  }
  .inlinetask {
    padding: 10px;
    border: 2px solid gray;
    margin: 10px;
    background: #ffffcc;
  }
  #org-div-home-and-up
   { text-align: right; font-size: 70%; white-space: nowrap; }
  textarea { overflow-x: auto; }
  .linenr { font-size: smaller }
  .code-highlighted { background-color: #ffff00; }
  .org-info-js_info-navigation { border-style: none; }
  #org-info-js_console-label
    { font-size: 10px; font-weight: bold; white-space: nowrap; }
  .org-info-js_search-highlight
    { background-color: #ffff00; color: #000000; font-weight: bold; }
  .org-svg { width: 90%; }
  /*]]>*/-->
</style>
<link rel="stylesheet" type="text/css" href="./style.css" />
<script type="text/javascript">
/*
@licstart  The following is the entire license notice for the
JavaScript code in this tag.

Copyright (C) 2012-2020 Free Software Foundation, Inc.

The JavaScript code in this tag is free software: you can
redistribute it and/or modify it under the terms of the GNU
General Public License (GNU GPL) as published by the Free Software
Foundation, either version 3 of the License, or (at your option)
any later version.  The code is distributed WITHOUT ANY WARRANTY;
without even the implied warranty of MERCHANTABILITY or FITNESS
FOR A PARTICULAR PURPOSE.  See the GNU GPL for more details.

As additional permission under GNU GPL version 3 section 7, you
may distribute non-source (e.g., minimized or compacted) forms of
that code without the copy of the GNU GPL normally required by
section 4, provided you include this license notice and a URL
through which recipients can access the Corresponding Source.


@licend  The above is the entire license notice
for the JavaScript code in this tag.
*/
<!--/*--><![CDATA[/*><!--*/
 function CodeHighlightOn(elem, id)
 {
   var target = document.getElementById(id);
   if(null != target) {
     elem.cacheClassElem = elem.className;
     elem.cacheClassTarget = target.className;
     target.className = "code-highlighted";
     elem.className   = "code-highlighted";
   }
 }
 function CodeHighlightOff(elem, id)
 {
   var target = document.getElementById(id);
   if(elem.cacheClassElem)
     elem.className = elem.cacheClassElem;
   if(elem.cacheClassTarget)
     target.className = elem.cacheClassTarget;
 }
/*]]>*///-->
</script>
<script type="text/x-mathjax-config">
    MathJax.Hub.Config({
        displayAlign: "center",
        displayIndent: "0em",

        "HTML-CSS": { scale: 100,
                        linebreaks: { automatic: "false" },
                        webFont: "TeX"
                       },
        SVG: {scale: 100,
              linebreaks: { automatic: "false" },
              font: "TeX"},
        NativeMML: {scale: 100},
        TeX: { equationNumbers: {autoNumber: "AMS"},
               MultLineWidth: "85%",
               TagSide: "right",
               TagIndent: ".8em"
             }
});
</script>
<script type="text/javascript"
        src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-AMS_HTML"></script>
</head>
<body>
<div id="content">
<h1 class="title">GCC Inline ASM</h1>
<div id="table-of-contents">
<h2>Table of Contents</h2>
<div id="text-table-of-contents">
<ul>
<li><a href="#org10c8479">1. Basic Inline</a></li>
<li><a href="#org6e8cd5a">2. Extended Asm.</a>
<ul>
<li><a href="#org5d085c4">2.1. Assembler Template</a>
<ul>
<li><a href="#org014dae8">2.1.1. Special format strings</a></li>
</ul>
</li>
<li><a href="#orgf39d089">2.2. Output Operands</a>
<ul>
<li><a href="#orgbac00fc">2.2.1. asmSymbolicName</a></li>
<li><a href="#org7d7b81e">2.2.2. constrint</a></li>
<li><a href="#orgf7039e1">2.2.3. cvariablename</a></li>
</ul>
</li>
<li><a href="#org0f15613">2.3. Input Operands</a>
<ul>
<li><a href="#org757d9e9">2.3.1. asmSymbolicName</a></li>
<li><a href="#org5577098">2.3.2. constraint</a></li>
<li><a href="#orgc6c8004">2.3.3. cexpression</a></li>
</ul>
</li>
<li><a href="#org6bf2701">2.4. Clobbers and Scratch Registers</a></li>
</ul>
</li>
<li><a href="#org992fac4">3. More Recipes</a>
<ul>
<li><a href="#orgb21acee">3.1. Inline assembler as preprocessor macor</a></li>
<li><a href="#org865d0b4">3.2. C stub functions</a></li>
<li><a href="#org13b37dc">3.3. Forcing usage of specific registers</a></li>
<li><a href="#org6b2b118">3.4. Using constants</a></li>
</ul>
</li>
<li><a href="#org4d91960">4. References:</a></li>
</ul>
</div>
</div>

<div id="outline-container-org10c8479" class="outline-2">
<h2 id="org10c8479"><span class="section-number-2">1</span> Basic Inline</h2>
<div class="outline-text-2" id="text-1">
<p>
The format of basic inline assembly is very much straight forward, the format is as following:
asm("assembly code");
Example:
</p>
<div class="org-src-container">
<pre class="src src-asm">asm("nop");
</pre>
</div>
</div>
</div>

<div id="outline-container-org6e8cd5a" class="outline-2">
<h2 id="org6e8cd5a"><span class="section-number-2">2</span> Extended Asm.</h2>
<div class="outline-text-2" id="text-2">
<p>
The extended assembly code format is:
</p>
<div class="org-src-container">
<pre class="src src-asm">asm(assembler template 
    : output operands /* optional */
    : input operands /* optional */
    : list of clobbered registers /* optional */);
</pre>
</div>
</div>

<div id="outline-container-org5d085c4" class="outline-3">
<h3 id="org5d085c4"><span class="section-number-3">2.1</span> Assembler Template</h3>
<div class="outline-text-3" id="text-2-1">
<p>
The assembler template contains the set of assembly instructions that gets inserted inside the C program. 
each instruction should be enclosed withing double quotes, or the entire group of instructions should be within double quotes. 
Each instruction should also end with a delimiter. The valid delimiters are newline(\n) and semicolon(;). '\n' may be followed by a tab(\t).
</p>

<p>
Example:
</p>
<div class="org-src-container">
<pre class="src src-asm">#include &lt;stdint.h&gt;
#include &lt;stdio.h&gt;
#include &lt;stdlib.h&gt;

static inline void dbg(const void *str)
{
	__asm__ __volatile__(
		"push {lr}\n"
		"mov r0, %0\n"
		"bl printf\n"
		"pop {lr}"
		:: "p" (str));
}

int main(void)
{
    dbg("debug string\n");

    return 0;
}
</pre>
</div>
</div>

<div id="outline-container-org014dae8" class="outline-4">
<h4 id="org014dae8"><span class="section-number-4">2.1.1</span> Special format strings</h4>
<div class="outline-text-4" id="text-2-1-1">
<p>
In addition to the tokens described by the input, output, and goto operands, these tokens have special 
meanings in the assembler template:
</p>

<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="org-left">Token</th>
<th scope="col" class="org-left">Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td class="org-left">'%%'</td>
<td class="org-left">Outputs a single '%' into the assembler code.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'%='</td>
<td class="org-left">Outputs a number that is unique to each instance of the asm</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">statement in the entire compilation. This option is useful</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">when creating local labels and referring to them multiple</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">times in a single template that generates multiple assembler</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">instructions.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'%{'</td>
<td class="org-left">Outputs '{', and '}' characters (respectively) into the assembler</td>
</tr>

<tr>
<td class="org-left">'%}'</td>
<td class="org-left">code.</td>
</tr>
</tbody>
</table>

<p>
'%|' outputs '|' character into the assembler code.
</p>
</div>
</div>
</div>

<div id="outline-container-orgf39d089" class="outline-3">
<h3 id="orgf39d089"><span class="section-number-3">2.2</span> Output Operands</h3>
<div class="outline-text-3" id="text-2-2">
<p>
C expressions serve as operands for the assembly instructions inside "asm". 
Each operand is written as first an operand constraint in double quotes. For output
operands, there'll be a constraint modifier also within the quotes and then follows
the C expression which stands for the operand. ie, "constraint" (C expression) is the
general form. For output operands an additional modifier will be there. Constraints are 
primarily used to decide the addressing modes for operands. They are also used in specifying the 
registers to be used.
</p>

<p>
If we use more than one operand, they are separated by comma. Each operand has this format:
</p>

<p>
[ [asmSbolicName] ] constraint (cvariablename)
</p>
</div>

<div id="outline-container-orgbac00fc" class="outline-4">
<h4 id="orgbac00fc"><span class="section-number-4">2.2.1</span> asmSymbolicName</h4>
<div class="outline-text-4" id="text-2-2-1">
<p>
Specifies a symbolic name for the operand. Reference the name in the assembler template by enclosing
it in square brackets(i.e. '%[Value]'). The scope of the name is the asm statement that contains the definition. Any valid C 
variable name is acceptable, including names already in the surrounding code. No two operands within the same asm statement can use the same symbolic name.
</p>

<p>
When not using an asmSymbolicName, use the (zero-based) position of the operand in the list of operands in the assembler template. 
For example if there are three output operands, use '%0' in the template to refer to the first, '%1' for the second, and '%2' for the third.
</p>
</div>
</div>

<div id="outline-container-org7d7b81e" class="outline-4">
<h4 id="org7d7b81e"><span class="section-number-4">2.2.2</span> constrint</h4>
<div class="outline-text-4" id="text-2-2-2">
<p>
A string constant specifying constraints on the placement of the operand; Output constraints must begin ith either '<code>' (a variable overwriting an existing value) or '+' (when reading and writing). When using '</code>', do not 
assume the location contains the existing value on entry to the asm, except when the operand is tied to an input; After the prefix, there must be one or more additional constraints that describe where the value resides. 
Common constraints include 'r' for register and 'm' for memory. When you list more than one possible location (for example, "=rm"), the compiler chooses the mode efficient on based on the current context. If you list as many 
alternates as the asm statement allows, ou permit the optimizers to produce the best possible code. If you ust use a specific register, but your Machine Constraints do not provide sufficient control to select the specific register 
you want, local register variables may provide a solution.
</p>
</div>

<ol class="org-ol">
<li><a id="org5c40dc2"></a>Simple Constraints<br />
<div class="outline-text-5" id="text-2-2-2-1">
<p>
The simplest kind of constraint is a string full of letters, each of which describes one kind of operand that is permitted. Here are the letters that are allowed:
</p>

<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="org-left">Constraint</th>
<th scope="col" class="org-left">Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td class="org-left">whitespace</td>
<td class="org-left">Whitespace characters are ignored and can be inserted at any position except the first.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">This enables each alternative for different operands to be visually aligned in the machine</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">description even if they have different number of constraints and modifiers.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'m'</td>
<td class="org-left">A memory operand is allowed, with any kind of address that the machine supports in general.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">Note that the letter used ofr the general memory constraint can be re-defied by a back end using</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">the TARGET<sub>MEM</sub><sub>CONSTRAINT</sub> macro.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'o'</td>
<td class="org-left">A memory operand is allowed, but only if the address is offsetable. This means that adding a small</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">integer (actually, the width in bytes of the operand, as determined by its machine mode) may be added</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">to the address and the result is also a valid memory address.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">For example, an address which is constant is offsettable; so is an address that is the sumo of a register</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">and a constant (as long as a slightly larger constant is also within the range of address-offsets supported</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">by the machine); but an autoincrement or autodescrement address is not offsettable. More complicated</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">indirect/indexed addresses may or may not be offsetable depending on the other addressing modes that the</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">machine supports.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">Note that in an output operand which can be matched by another operand, the constraint letter 'o' is valid</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">only when accompanied by both '&lt;' (if the target machine has predecrement addressing) and '&gt;' (if the target</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">machine has preincrement addressing).</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'V'</td>
<td class="org-left">A memory operand that is not offsetable. In other words, anything that would fit the 'm' constraint but not</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">the 'o' constraint.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'&lt;'</td>
<td class="org-left">A memory operand with autodecrement addressing (either predecrement or postdescrement) is allowed. In inline</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">asm this constraint is only allowed if the operand is used exactly once in an instruction that can handle the</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">side effects. Not using an operand with '&lt;' in constraint string in the inline asm pattern at all or using it</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">in multiple instructions isn't valid, because the side effects wouldn't be performed or would be performed more</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">than once.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">Furthermore, on some targets the operand with '&lt;' in constraint string must be accompanied by special instruction</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">suffixes like %U0 instruction suffix on PowerPC or %P0 on IA-64.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'&gt;'</td>
<td class="org-left">A memory perand with autoincrement addressing (either preincrement or postincrement) is allowed. In inline asm the</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">same restrictions as for '&lt;' apply.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'r'</td>
<td class="org-left">A register operand is allowed provided that it is in a general register.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'i'</td>
<td class="org-left">An immediate integer operand (one with constant value) is allowed. This includes symbolic constants whose values will</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">be known only at assembly time or later.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'n'</td>
<td class="org-left">An immediate integer operand with a known numeric value is allowed. Many systems cannot support assembly-time constants</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">for opernds less than a word wide. Constraints for these operads should use 'n' rather than 'i'.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'I','J','K',</td>
<td class="org-left">Other letters in the range 'I' througth 'P' may be defined in a machine-dependent fashion to permit immediate integer</td>
</tr>

<tr>
<td class="org-left">&#x2026; 'P'</td>
<td class="org-left">operands with explict integer values in specified ranges. For example, on the 68000, 'I' is defined to stand for the</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">range of values 1 to 8. This is the range permitted as a shift count in the sift instructions.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'E'</td>
<td class="org-left">An immediate floating operand (expression code const<sub>double</sub>) is allowed, but only if the target floating point format is</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">the same as that of the host machine (on which the compiler is running).</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'F'</td>
<td class="org-left">An immediate floating operand (expression code const<sub>double</sub> or const<sub>vector</sub>) is allowed.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'G', 'H'</td>
<td class="org-left">'G' and 'H' may be defined in a machine-depedent fashion to permit immediate floating operands in particular ranges of</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">values.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'s'</td>
<td class="org-left">An immediate integer operand whose value is not an explicit integer is allowed.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'g'</td>
<td class="org-left">Any register, memory or immediate integer operand is allowed, except for registers that are not general registers.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'X'</td>
<td class="org-left">Any operand whatsoever is allowed.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'0', '1', '2',</td>
<td class="org-left">An operand that matches the specified operand number is allowed. If a digit is used together with letters within the same</td>
</tr>

<tr>
<td class="org-left">&#x2026; '9'</td>
<td class="org-left">alternative, the digit should come last.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">This is called a matching constraint and what it really means is that the assembler has only a single operand that fills</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">two roles which asm distinguishes. For example, an add instruction uses two input operands and an output operand, but on</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">most CISC machines an add instruction really has only two operands, one of them an input-output operand.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'p'</td>
<td class="org-left">An operand that is a valid memory address is allowed. This is for "load address" and "push address" instructions.</td>
</tr>
</tbody>
</table>
</div>
</li>

<li><a id="orgd63c804"></a>Constraints for Particular Machines<br />
<div class="outline-text-5" id="text-2-2-2-2">
<p>
Whenever possible, you should use the general-purpose constraint letters in asm arguments, since they will convey meaning more readily to people
reading your code. Failing that, use the constraint letters that usually have very similar meanings across architectures. The most commonly used 
constraints are 'm' and 'r' (for memory and general-purpose registers respectively), and 'I', usually the letter indicating the most common 
immediate-constant format.
</p>

<p>
Each architecture define additional constraints. These constraints are used by the compiler itself for instruction generation, as well as for asm 
statements; therefore, some of the constraints are not particularly useful for asm. Here is a summary of some of the machine-dependent constraints 
available on some particular machines; it includes both constraints that are useful for asm and constraints that aren't. The compiler source file mentioned 
in the table heading for each architecture is the definitive reference for the meanings of that architecure's constraints.
</p>

<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">
<caption class="t-above"><span class="table-number">Table 1:</span> AArch64 family</caption>

<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="org-left">Constraint</th>
<th scope="col" class="org-left">Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td class="org-left">k</td>
<td class="org-left">The stack pointer register (SP)</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">w</td>
<td class="org-left">Floating point register, Advanced SIMD vector register or SVE vector register</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">x</td>
<td class="org-left">Like w, but restricted to registers 0 to 15 inclusive.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">y</td>
<td class="org-left">Like w, but restricted to registers 0 to 7 inclusive.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Upl</td>
<td class="org-left">One of the low eight SVE predicate registers (P0 to P7)</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Upa</td>
<td class="org-left">Any of the SVE predicate registers (P0 to P15)</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">I</td>
<td class="org-left">Integer constant that is valid as an immediate operand in an ADD instruction</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">J</td>
<td class="org-left">Integer constant that is valid as an immediate operand in a SUB instruction (once negated)</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">K</td>
<td class="org-left">Integer constant that can be used with a 32-bit logical instruction</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">L</td>
<td class="org-left">Integer constant that can be used with a 64-bit logical instruction</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">M</td>
<td class="org-left">Integer constant that is valid as an immediate operand in a 32-bit MOV pseudo instruction.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">The MOV may be assembled to one of several different machine instructions depending on the</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">value.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">N</td>
<td class="org-left">Integer constant that is valid as an immediate operant in a 64-bit MOV pseudo instruction</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">S</td>
<td class="org-left">An absolute symbolic address or a label reference</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Y</td>
<td class="org-left">Floating point constant zero</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Z</td>
<td class="org-left">Integer constant zero</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Ush</td>
<td class="org-left">The high part (bits 12 and upwards) of the pc-relative address of a symbol within 4GB of</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">the istruction</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Q</td>
<td class="org-left">A memory address which uses a single base register with no offset</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Ump</td>
<td class="org-left">A memory address suitable for a load/store pair instruction in SI, DI, SF and DF modes</td>
</tr>
</tbody>
</table>



<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">
<caption class="t-above"><span class="table-number">Table 2:</span> ARM family</caption>

<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="org-left">Constraint</th>
<th scope="col" class="org-left">Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td class="org-left">h</td>
<td class="org-left">In Thumb state, the core registers r8-r15</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">k</td>
<td class="org-left">The stack pointer register</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">l</td>
<td class="org-left">In Thumb State the core registers r0-r7. In ARM state this is an alias for the r constraint</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">t</td>
<td class="org-left">VFP floating-point registers s0-s31. Used for 32 bit values.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">w</td>
<td class="org-left">VFP floting-point registers d0-d31 and the appropriate subset d0-d15 based on command line</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">options. Used for 64 bit values only. Not valid for Thumb1.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">y</td>
<td class="org-left">The iWMMX co-processor registers.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">z</td>
<td class="org-left">The iWMMX RG registers.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">G</td>
<td class="org-left">The floating-point constant 0.0</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">I</td>
<td class="org-left">Integer that is valid as an immediate operand in a data processing instruction. That is, an</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">integer in the range 0 to 255 rotated by a multiple of 2</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">J</td>
<td class="org-left">Integer in the range -4095 to 4095</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">K</td>
<td class="org-left">Integer that satisfies constraint 'I' when inverted (ones complement)</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">L</td>
<td class="org-left">Interger that satisfies constraint 'I' when negated (twos complement)</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">M</td>
<td class="org-left">Integer in the range 0 to 32</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Q</td>
<td class="org-left">A memory reference where the exact address is in a single register ("m" is preferable for</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">asm statements)</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">R</td>
<td class="org-left">An item in the constant pool</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">S</td>
<td class="org-left">A symbol in the text segment of the current file</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Uv</td>
<td class="org-left">A memory reference suitable for VFP load/store insns (reg+constant offset)</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Uy</td>
<td class="org-left">A memory reference suitable for iWMMXt load/store instructions.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">Uq</td>
<td class="org-left">A memory reference suitable for the ARMv4 ldrsb instruction.</td>
</tr>
</tbody>
</table>
</div>
</li>

<li><a id="org1220724"></a>Constraint Modifier Characters<br />
<div class="outline-text-5" id="text-2-2-2-3">
<p>
Here are constraint modifier characters.
</p>
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="org-left">Modifier</th>
<th scope="col" class="org-left">Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td class="org-left">'='</td>
<td class="org-left">Means that this operand is written to by this instruction: the previous value is discarded and</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">replaced by new data.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">Write-only operand, usuall used for all output operands.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'+'</td>
<td class="org-left">Means that this operand is both read and written by the instruction.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">When the compiler fixes up the operands to satify the constraints, it needs to know which</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">operands are read by the instruction and which are written by it. '=' identifies an operand</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">which is only written; '+' identifies an operand that is both read and written; all other</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">operands are assumed to only be read.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">If you specify '=' or '+' in a constraint, you put it in the first character of the constraint</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">string.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">Read-Write operand, must be listed as an output operand.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'&amp;'</td>
<td class="org-left">Means (in a particular alternative) that this operand is an earlyclobber operand, which is written</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">before the instruction is finished using the input operands. Therefore, this operand may not lie in</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">a register that is read by the instruction or as part of any memory address.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">'&amp;' applies only to the alternative in which it is written. In constraints with multiple alternatives,</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">sometimes one alternative requires '&amp;' while others do not.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">A register that should be used for output only.</td>
</tr>
</tbody>
<tbody>
<tr>
<td class="org-left">'%'</td>
<td class="org-left">Declares the instruction to be comutative for this operand and the following operand. This means that</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">the compiler may interchange the two operands if that is the cheapest way to make all operands fit the</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">constraints. '%' applies to all alternatives and must appear as the first character int the constraint.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">Only read-only operands can use '%'.</td>
</tr>
</tbody>
</table>
</div>
</li>
</ol>
</div>


<div id="outline-container-orgf7039e1" class="outline-4">
<h4 id="orgf7039e1"><span class="section-number-4">2.2.3</span> cvariablename</h4>
<div class="outline-text-4" id="text-2-2-3">
<p>
Specifies a C lvalue expression to hold the output, typically a variable name. The enclosing parentheses are a required part of the syntax.
</p>

<p>
When the compiler selects the registers to use to represent the output operands it does not use any of the clobbered registers.
</p>

<p>
Output operand expressions must be lvalues. The compiler cannot check whether the operands have data types that are reasonable for the instruction being executed. For output expressions that are not directly addressable(for example a bit-field), 
the constraint must allow a register. In that case, GCC uses the register as the output of the asm, and then stores that register into the output.
</p>

<p>
Operands using the '+' constraint modifier count as two operands (that is, both as input and output) towards the total maximum of 30 operands per asm satement.
</p>

<p>
Use the '&amp;' constraint modifier on all output operands that must not overlap an input. Otherwise, GCC may allocate the output operand in the same register as an unrelated input operand, on the assumption that the assembler code consumes its inputs before producing outputs. This 
assumption may be false if the assembler code actually consists of more than one instruction.
</p>

<p>
Example:
</p>

<div class="org-src-container">
<pre class="src src-asm">#include &lt;stdint.h&gt;
#include &lt;stdio.h&gt;
#include &lt;stdlib.h&gt;

static inline uint32_t read_register(uint32_t *reg)
{
	uint32_t value;

	__asm__ __volatile__(
		"mov %0, %1\n"
		: "=rm" (value)
		: "rm" (*reg)
		);

	return value;
}

int main(void)
{
    uint32_t reg = 0x80;
    printf("register value: %lx\n", read_register(&amp;reg));

    return 0;
}
</pre>
</div>

<p>
This code makes no use of the optional asmSymbolicName. Therefore it references the first output operand as %0, 
and the first input operand as %1.
</p>

<p>
Here, value may either be in a register or in memory. Since the compiler might already have the current value of the uint32<sub>t</sub> location pointed to by reg in a 
register, you can enable it to choose the best location for value by specifying both constraints.
</p>

<div class="org-src-container">
<pre class="src src-asm">#include &lt;stdint.h&gt;
#include &lt;stdio.h&gt;
#include &lt;stdlib.h&gt;

static inline uint32_t read_register(uint32_t *reg)
{
	uint32_t value;

	__asm__ __volatile__(
		"mov %[val], %[reg]\n"
		: [val] "=rm" (value)
		: [reg] "rm" (*reg)
		);

	return value;
}

int main(void)
{
    uint32_t reg = 0x80;
    printf("register value: %lx\n", read_register(&amp;reg));

    return 0;
}
</pre>
</div>

<p>
Here use asmSymbolicName instead of digital index.
</p>
</div>
</div>
</div>

<div id="outline-container-org0f15613" class="outline-3">
<h3 id="org0f15613"><span class="section-number-3">2.3</span> Input Operands</h3>
<div class="outline-text-3" id="text-2-3">
<p>
Input operands make values form C variables and expressions avaliable to the assembly code.
</p>

<p>
Operands are separated by commas. Each operand has this format:
</p>

<p>
[ [asmSymbolicName] ] constraint (cxepression)
</p>
</div>

<div id="outline-container-org757d9e9" class="outline-4">
<h4 id="org757d9e9"><span class="section-number-4">2.3.1</span> asmSymbolicName</h4>
<div class="outline-text-4" id="text-2-3-1">
<p>
Specifies a symbolic name for the operand. Reference the name in the assembler template by enclosing it in square brackets (i.e. '%[Value]'). The 
scope of the name is the asm statement that contains the definition. Any valid C variable name is acceptable, including names already defined in the surrounding code.
No two operands within the same asm statement can use the same symbolic name.
</p>

<p>
When not using an asmSymbolicName, use the (zero-based) position of the operand in the list of operands in the assembler template.
For example if there are two output operands and three inputs, use '%2' in the template to refer to the first input operand, '%3' for the second, and '%4' for the third.
</p>
</div>
</div>

<div id="outline-container-org5577098" class="outline-4">
<h4 id="org5577098"><span class="section-number-4">2.3.2</span> constraint</h4>
<div class="outline-text-4" id="text-2-3-2">
<p>
A string constant specifying constrints on the placement of the operand.
</p>

<p>
Input constraint strings may not begin with either '=' or '+'. When you list more than one possible location (for example, 'irm'), the compiler chooses the most efficient
one based on the current context. If you must use a specific register, but your Machine Constraints do not privide sufficient control to select the specific register you
want, local register variables may provide a solution.
</p>

<p>
Input constraints can also be digits (for example, "0"). This indicates that the specified input must be in the same place as the output constraint at the (zero-based) index
in the output constraint list. When using asmSymbolicName syntax for the output operands, you may use these names (enclosed in brackets '[]' instead of digits).
</p>
</div>
</div>

<div id="outline-container-orgc6c8004" class="outline-4">
<h4 id="orgc6c8004"><span class="section-number-4">2.3.3</span> cexpression</h4>
<div class="outline-text-4" id="text-2-3-3">
<p>
This is the C varialbe or expression being passed to the asm statement as input. The enclosing parentheses are a required part of the syntax.
When the compiler selects the registers to use to represent the input operands, it does not use any of the clobbered registers.
</p>

<p>
If there are no output operands but there are input operands, place two consecutive colons where the output operands would go:
</p>

<div class="org-src-container">
<pre class="src src-asm">__asm__ __volatile__("some instructions"
		     : /* No outputs. */
		     : "r" (Offset / 8));
</pre>
</div>
</div>
</div>
</div>


<div id="outline-container-org6bf2701" class="outline-3">
<h3 id="org6bf2701"><span class="section-number-3">2.4</span> Clobbers and Scratch Registers</h3>
<div class="outline-text-3" id="text-2-4">
<p>
While the compiler is aware of changes to entries listed in the output operands the inline asm code may modify more than
just the outputs. For example, calculations may require additional registers, or the processor may overwrite a register 
as a side effect of a particular assembler instruction. In order to inform the compiler of these changes, list them in the 
clobber list. Clobber list items are either register names or the special clobbers (listed below). Each clobber list item
is a string constant enclosed in double quotes and separated by commas.
</p>

<p>
Clobber descriptions may not in any way overlap with an input or output operand. For example, you may not have an operand 
describing a register class with one member when listing that registerin the clobber list. Varialbes declared to live in 
specific registers and used as asm input or otput operands must have no part mentioned in the clobber description. In particular,
there is no way to specify that input operands get modified without also specifying them as output operands.
</p>

<p>
When the compiler selects which registers to use to represent input and output operands, it doses not use any of the clobbered registers.
As a result, clobbered registers are available for any use in the assembler code.
</p>

<p>
Another restriction is that the clobber list should not contain the stack pointer regiset. This is because the compiler requires the value
of the stack pointer to be the same after an asm statement as it was on entry to the statement. However, previous versions of GCC did not enforce
this rule and allowed the stack pointer to appear in the list, with unclear semantics. This behavior is deprecated and listing the stack pointer may become
an error in future versions of GCC.
</p>

<p>
Here is an example for showing the use of clobbered registers:
</p>

<div class="org-src-container">
<pre class="src src-asm">#define BIT_OP(op, c_op, asm_op)					\
static inline void op##_bit(unsigned long nr, volatile unsigned long *m)\
{									\
	m += nr &gt;&gt; 5;							\
									\
	nr = (1UL &lt;&lt; (nr &amp; 0x1f));					\
	if (asm_op == CTOP_INST_AAND_DI_R2_R2_R3)			\
		nr = ~nr;						\
									\
	__asm__ __volatile__(						\
	"	mov r2, %0\n"						\
	"	mov r3, %1\n"						\
	"	.word %2\n"						\
	:								\
	: "r"(nr), "r"(m), "i"(asm_op)					\
	: "r2", "r3", "memory");					\
}
</pre>
</div>

<p>
Also, there are two special clobber arguments:
</p>

<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="org-left">&#xa0;</th>
<th scope="col" class="org-left">&#xa0;</th>
</tr>

<tr>
<th scope="col" class="org-left">"cc"</th>
<th scope="col" class="org-left">The "cc" clobber indicates that the assmebler code modifies the flags register.</th>
</tr>

<tr>
<th scope="col" class="org-left">&#xa0;</th>
<th scope="col" class="org-left">On some machines, GCC represents the condition codes as a specific hareware register;</th>
</tr>

<tr>
<th scope="col" class="org-left">&#xa0;</th>
<th scope="col" class="org-left">"cc" serves to name this register. On other machines, condition code handling is different,</th>
</tr>

<tr>
<th scope="col" class="org-left">&#xa0;</th>
<th scope="col" class="org-left">and specifying "cc" has no effect. But it is valid no matter what the target.</th>
</tr>
</thead>
<tbody>
<tr>
<td class="org-left">"memory"</td>
<td class="org-left">The "memory" clobber tells the compiler that the assembly code performs memory reads or writes</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">to items other than those listed in the input and output operands (for example, accessing the memory</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">pointed to by one of the input parameters). To ensure memory contains correct values, GCC may need to</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">flush specific register values to memory before executing the asm. Further, the compiler dose not assume</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">that any values read from memory before an asm remain unchanged after that asm; it reloads them as needed.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">Using the "memory" clobber effectively forms a read/write memory barrier for the compiler.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">Note that this clobber does not prevent the processor from doing speculative reads past the asm statement.</td>
</tr>

<tr>
<td class="org-left">&#xa0;</td>
<td class="org-left">To prevent that, you need processor-specific fence instructions.</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>

<div id="outline-container-org992fac4" class="outline-2">
<h2 id="org992fac4"><span class="section-number-2">3</span> More Recipes</h2>
<div class="outline-text-2" id="text-3">
</div>
<div id="outline-container-orgb21acee" class="outline-3">
<h3 id="orgb21acee"><span class="section-number-3">3.1</span> Inline assembler as preprocessor macor</h3>
<div class="outline-text-3" id="text-3-1">
<p>
In order to resue your assembler language parts, it is useful to define them as macros and put them into incude files.
Using such files may produce compiler warnings, if they are used in modules, which are compiled in strict ANSI mode.
To avoid that, you can write <span class="underline"><span class="underline">asm</span></span> instead of asm and <span class="underline"><span class="underline">volatile</span></span> instead of volatile. These are equivalent aliases.
Here is a macro which will convert a long value little endian to big endian or vice versa:
</p>

<div class="org-src-container">
<pre class="src src-asm">#include &lt;stdint.h&gt;
#include &lt;stdio.h&gt;
#include &lt;stdlib.h&gt;

#define BYTESWAP(val) \
    __asm__ __volatile__ ( \
	"eor     r3, %1, %1, ror #16\n" \
	"bic     r3, r3, #0x00FF0000\n" \
	"mov     %0, %1, ror #8\n" \
	"eor     %0, %0, r3, lsr #8" \
	: "=r" (val) \
	: "0" (val) \
	: "r3", "cc" \
    );

int main(void)
{
    uint32_t value = 0xa3a2a1a0;
    BYTESWAP(value);
    printf("value after swaped: %lx\n", value);

    return 0;
}
</pre>
</div>

<p>
Build and execute above code, it will output "value after swaped: a0a1a2a3" on console.
</p>
</div>
</div>


<div id="outline-container-org865d0b4" class="outline-3">
<h3 id="org865d0b4"><span class="section-number-3">3.2</span> C stub functions</h3>
<div class="outline-text-3" id="text-3-2">
<p>
Macro definitions will include the same assembler code whenever they are referenced. This may not be acceptable for large routines.
In this case you may define a C stub function. Here is the byte swap procedure again, this time implemented as a C function.
</p>

<div class="org-src-container">
<pre class="src src-asm">#include &lt;stdint.h&gt;
#include &lt;stdio.h&gt;
#include &lt;stdlib.h&gt;

uint32_t ByteSwap(uint32_t val)
{
    asm volatile (
	"eor     r3, %1, %1, ror #16\n"
	"bic     r3, r3, #0x00FF0000\n"
	"mov     %0, %1, ror #8\n"
	"eor     %0, %0, r3, lsr #8"
	: "=r" (val)
	: "0" (val)
	: "r3", "cc"
    );

    return val;
}

int main(void)
{
    uint32_t value = 0xa3a2a1a0;
    value = ByteSwap(value);
    printf("value after swaped: %lx\n", value);

    return 0;
}
</pre>
</div>
</div>
</div>

<div id="outline-container-org13b37dc" class="outline-3">
<h3 id="org13b37dc"><span class="section-number-3">3.3</span> Forcing usage of specific registers</h3>
<div class="outline-text-3" id="text-3-3">
<p>
A local variable may be held in a register. You can instruct the inline assembler to use a specific register for it.
</p>

<div class="org-src-container">
<pre class="src src-asm">#include &lt;stdint.h&gt;
#include &lt;stdio.h&gt;
#include &lt;stdlib.h&gt;



static inline void count(void)
{
	register uint32_t count asm("r3") = 0;
	asm volatile(
		"add r3, r3, #1\n"
		: "=r" (count)
		: "0" (count));

	printf("count = %ld\n", count);
}

int main(void)
{
    count();

    return 0;
}
</pre>
</div>

<p>
Be warned, that this sample is bad in most situations, because it interferes with the compiler's optimizer. 
Furthermore, GCC will not completely reserve the specified register. If the optimizer recognizes that the variable will not
be referenced any longer, the register may be re-used. But the compiler is not able to check whether this register
usage conflicts with any predefined register. If you reserve too many registers in this way, the compiler may even run out of
registers during code generation.
</p>
</div>
</div>

<div id="outline-container-org6b2b118" class="outline-3">
<h3 id="org6b2b118"><span class="section-number-3">3.4</span> Using constants</h3>
<div class="outline-text-3" id="text-3-4">
<p>
You can use the mov instruction to load an immediate constant value into a register:
</p>

<div class="org-src-container">
<pre class="src src-asm">#include &lt;stdint.h&gt;
#include &lt;stdio.h&gt;
#include &lt;stdlib.h&gt;

static inline void using_constant(void)
{
	uint32_t flag = 0;
	asm volatile(
		"mov %0, %1\n"
		: "=r" (flag)
		: "I" (0x80));

	printf("flag = %ld\n", flag);
}

int main(void)
{
    using_constant();

    return 0;
}
</pre>
</div>
</div>
</div>
</div>

<div id="outline-container-org4d91960" class="outline-2">
<h2 id="org4d91960"><span class="section-number-2">4</span> References:</h2>
<div class="outline-text-2" id="text-4">
<ol class="org-ol">
<li><a href="http://www.ethernut.de/en/documents/arm-inline-asm.html">http://www.ethernut.de/en/documents/arm-inline-asm.html</a></li>
<li><a href="https://gcc.gnu.org/onlinedocs/gcc/Extended-Asm.html">https://gcc.gnu.org/onlinedocs/gcc/Extended-Asm.html</a></li>
</ol>
</div>
</div>
</div>
<div id="postamble" class="status">
<p class="date">Date: 2020-10-07 Wed 00:00</p>
<p class="author">Author: yannik</p>
<p class="date">Created: 2020-10-08 Thu 17:40</p>
<p class="validation"><a href="http://validator.w3.org/check?uri=referer">Validate</a></p>
</div>
</body>
</html>
