// *********************************************************************
//    Copyright (c) 1989-2002  Warren Furlow
//
// This program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public License
// as published by the Free Software Foundation; either version 2
// of the License, or (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
// *********************************************************************


// *********************************************************************
// HP41.cpp : implementation file
// *********************************************************************

#include <math.h>
#include <QDebug>

#include "hp41Cpu.h"
#include "hpnutd.h"
#include "pcxxxx.h"
#include "hp41.h"
#include "Lcdc.h"
#include "ui/cregsz80widget.h"
#include "Debug.h"

// Class 0 Type A Parameter, Zenrom Pg 83
//            0 1 2  3 4 5  6 7 8 9 a  b c  d e f
word TypeA[]={3,4,5,10,8,6,11,0,2,9,7,13,1,12,0,0};



/****************************/
// Constructor
/****************************/
Chp41cpu::Chp41cpu(CPObject *parent):CCPU(parent)
{

    hp41 = (Chp41*)pPC;

    r = new NUTregs;



    // ram registers
    //pRAM=(RAM_REG*)malloc(sizeof(RAM_REG)*MAX_RAM);
   // instruction delay
    //  QueryPerformanceFrequency(&PCPerf);
    memset(PCCount,0,sizeof(PCCount));
    InstrNSec=0;

    fBreakPtsEnable=false;
    fBreak=false;
    nBreakPts=0;
    pDEBUG = new Cdebug_hpnut(this);
    regwidget = (CregCPU*) new Cregsz80Widget(0,this);
}


/****************************/
// destructor
/****************************/
Chp41cpu::~Chp41cpu()
{
    //  if (GetTrace())
    //    StopTrace();


}

bool Chp41cpu::init()
{
    pRAM = (RAM_REG*) (pPC->mem);

    Reset();
    return true;
}

bool Chp41cpu::exit()
{
    return true;
}

void Chp41cpu::step()
{
    Execute();
}

void Chp41cpu::Reset()
{
    memset(pRAM,0,sizeof(RAM_REG)*MAX_RAM);

    // CPU registers
    memset(r->A_REG,0,sizeof(r->A_REG));
    memset(r->B_REG,0,sizeof(r->B_REG));
    memset(r->C_REG,0,sizeof(r->C_REG));
    memset(r->M_REG,0,sizeof(r->M_REG));
    memset(r->N_REG,0,sizeof(r->N_REG));
    r->G_REG=0;
    r->F_REG=0;
    r->ST_REG=0;
    r->Q_REG=0;
    r->P_REG=0;
    PT_REG=&r->P_REG;
    r->PT_PREV=0;
    r->KEY_REG=0;
    r->XST_REG=0;
    r->FI_REG=0;
    r->CARRY=0;
    r->KEYDOWN=0;
    r->BATTERY=0;
    hp41->PC_LAST=0;
    hp41->PC_TRACE=0;
    r->PC_REG=0;
    r->RET_STK0=0;
    r->RET_STK1=0;
    r->RET_STK2=0;
    r->RET_STK3=0;
    r->BASE=16;

    // CPU variables
    eSleepMode=eDeepSleep;
    perph_in_control=0;
    perph_selected=0;
    ram_selected=0;
    control_perph=0;
    TytePrev=0;
    Tyte1=0;
    Modifier=0;
    FirstTEF=0;
    LastTEF=0;

    hp41->MemoryLost();
}


void Chp41cpu::Load_Internal(QXmlStreamReader *xmlIn)
{
    qWarning()<<"Load internal hp41cpu";
    if (xmlIn->readNextStartElement()) {
        if ( (xmlIn->name()=="cpu") &&
             (xmlIn->attributes().value("model").toString() == "hp41cpu")) {
            QByteArray ba_reg = QByteArray::fromBase64(xmlIn->attributes().value("registers").toString().toLatin1());
            memcpy((char *) &r[0],ba_reg.data(),sizeof(NUTregs));
            //            QByteArray ba_mem = QByteArray::fromBase64(xmlIn->attributes().value("memory").toString().toLatin1());
            //            if (!ba_mem.isEmpty()) memcpy((char *) pRAM,ba_mem.data(),sizeof(RAM_REG)*MAX_RAM);
            qWarning()<<"regs read hp41cpu";

            QString _pt = xmlIn->attributes().value("pt_reg").toString();
            if (_pt=="P") PT_REG = &r->P_REG;
            if (_pt=="Q") PT_REG = &r->Q_REG;
        }
        xmlIn->skipCurrentElement();
    }
}

void Chp41cpu::save_internal(QXmlStreamWriter *xmlOut)
{
    xmlOut->writeStartElement("cpu");
    xmlOut->writeAttribute("model","hp41cpu");
    QByteArray ba_reg((char*)&r[0],sizeof(NUTregs));
    xmlOut->writeAttribute("registers",ba_reg.toBase64());
    if (PT_REG == &r->P_REG) xmlOut->writeAttribute("pt_reg","P");
    if (PT_REG == &r->Q_REG) xmlOut->writeAttribute("pt_reg","Q");
    xmlOut->writeEndElement();
}

/*****************************/
// wakeup if everything is ready
/*****************************/
void Chp41cpu::Wakeup()
{
    //  if ((hp41->hp41->PageMatrix[0][0]==NULL)||(eKeyboard==eKeyboardNone))     // not fully initialized yet
    //    return;
    if (hp41->pCurPage==NULL)
        hp41->MemoryLost();

    eSleepMode=eAwake;
}


/*****************************/
// puts the processor to sleep if it is awake
/*****************************/
void Chp41cpu::Sleep(int eNewMode)      // pass either Light or Deep sleep
{
    if (eSleepMode==eAwake)
        eSleepMode=eNewMode;
}


/*****************************/
// returns 0 if awake, nonzero if sleeping
/*****************************/
int Chp41cpu::IsSleeping()
{
    return(eSleepMode);
}

/****************************/




/****************************/
void Chp41cpu::error_message(short num)
{
    return;
    switch (num)
    {
    case 1:
    {
        LOG("HPIL Termination");
        break;
    }
    case 2:
    {
        LOG("HPIL Error");
        break;
    }
    case 30:
    {
        LOG("ERROR (M30): Unknown result");
        break;
    }
    case 31:
    {
        LOG("ERROR (M31): Unknown Peripheral");
        break;
    }
    case 33:
    {
        LOG("ERROR (M33): Card reader not implemented");
        break;
    }
    case 34:
    {
        LOG("ERROR (M34): Printer not implemented");
        break;
    }
    case 35:
    {
        LOG("ERROR: (M35) Instruction is not used");
        break;
    }
    default:
    {
        LOG("ERROR: Unknown");
        break;
    }
    }
}


/****************************/
// executes one instruction
/****************************/
void Chp41cpu::Execute()
{
    if (hp41->GetTrace()) hp41->TraceOut();
    hp41->PC_LAST=r->PC_REG;
    r->PT_PREV=*(PT_REG);

    TytePrev=Tyte1;
    Tyte1=GetNextTyte();

    if (perph_in_control)
    {
        pPC->out(control_perph,0);

        perph_in_control=!(Tyte1&0x001);
    }
    else              /* execute mcode */
    {
        switch(Tyte1&3)
        {
        case 0 :     /* misc */
            Class0();
            break;
        case 1 :    /* long jumps */
            Class1();
            break;
        case 2 :   /* TEF */
            Class2();
            break;
        case 3 :   /* short jumps */
            Class3();
            break;
        }
    }
    // detect breakpoint
    if (fBreakPtsEnable)
        for (int i=0;i<nBreakPts;i++)
            if (r->PC_REG==BreakPts[i])
                fBreak=true;
}


/* ------------------------------------------------------------------------ */
/*                 CLASS 0 INSTRUCTIONS                                     */
/* ------------------------------------------------------------------------ */

/****************************/
/* execute class 0 into subclasses */
/****************************/
void Chp41cpu::Class0()
{
    Modifier=(Tyte1&0x03c0)>>6;
    switch ((Tyte1&0x003c)>>2)
    {
    case 0:
        Subclass0();      /*  reads Modifier and writes to inst_str */
        break;
    case 1:
        Subclass1();
        break;
    case 2:
        Subclass2();
        break;
    case 3:
        Subclass3();
        break;
    case 4:
        Subclass4();
        break;
    case 5:
        Subclass5();
        break;
    case 6:
        Subclass6();
        break;
    case 7:
        Subclass7();
        break;
    case 8:
        Subclass8();
        break;
    case 9:
        Subclass9();
        break;
    case 10:
        SubclassA();
        break;
    case 11:
        SubclassB();
        break;
    case 12:
        SubclassC();
        break;
    case 13:
        SubclassD();
        break;
    case 14:
        SubclassE();
        break;
    case 15:
        SubclassF();
        break;
    }
}


/****************************/
void Chp41cpu::Subclass0()
{
    switch(Modifier)
    {
    case 0:  /* NOP */
        break;
    case 1:  /* WMLDL */
    {
        word page=r->C_REG[6];
        ModulePage *pPage=hp41->PageMatrix[page][hp41->active_bank[page]-1];
        if (pPage==NULL || !pPage->fRAM || pPage->fWriteProtect)
            break;
        word addr=(r->C_REG[5]<<8) | (r->C_REG[4]<<4) | (r->C_REG[3]);
        word Tyte=((r->C_REG[2]&0x03)<<8) | (r->C_REG[1]<<4) | (r->C_REG[0]);
        pPage->Image[addr]=Tyte;
        pPage->pModule->Original=0;
        break;
    }
    case 4:  /* ENBANK1 */
        Enbank(1);
        break;
    case 6:  /* ENBANK2  */
        Enbank(2);
        break;
    case 5:  /* ENBANK3  */
        Enbank(3);
        break;
    case 7:  /* ENBANK4  */
        Enbank(4);
        break;
    case 2:  /* NOT USED */
    case 3:
        /* Not Used */
        break;
    default:  /* HPIL=C 0-7 */
        // HP-IL WR
        /* HPIL=C n */
        //      par -=8;
        //      hpil_wr(par,(regC[1]<<4)+regC[0]);
        //      Carry=0;
        break;
    }
    r->CARRY=0;
}

/****************************/
// for absolute changes - always leaves page variables valid
/****************************/
void Chp41cpu::set_PC(UINT32 addr)
{
    ModulePage *pPage;
    UINT32  page;

    page = (addr&0xf000) >> 12;
    pPage = hp41->PageMatrix[page][hp41->active_bank[page]-1];
    if (pPage==NULL)       // there is no page there
    {
        hp41->CurPage=(get_PC()&0xf000)>>12;
        hp41->pCurPage=hp41->PageMatrix[hp41->CurPage][hp41->active_bank[hp41->CurPage]-1];
        return;
    }
    r->PC_REG = addr;
    hp41->CurPage=page;
    hp41->pCurPage=pPage;
}

UINT32 Chp41cpu::get_PC(void) {
    return r->PC_REG;
}

/****************************/
void Chp41cpu::Enbank(int BankSet)
{
    uint page,bank;
    if (hp41->pCurPage==NULL || hp41->pCurPage->ActualBankGroup==0)
        return;
    // search for banks that match ActualBankGroup
    for (page=0;page<=0xf;page++)
    {
        for (bank=1;bank<=4;bank++)
        {
            if (hp41->PageMatrix[page][bank-1]!=NULL &&
                    hp41->PageMatrix[page][BankSet-1]!=NULL &&
                    hp41->PageMatrix[page][bank-1]->ActualBankGroup==hp41->pCurPage->ActualBankGroup)
            {
                hp41->active_bank[page]=BankSet;
            }
        }
    }
    set_PC(r->PC_REG);
}


/****************************/
void Chp41cpu::Subclass1()
{
    if (Modifier==7)
    {
        /* Not Used */
    }
    else if (Modifier==15)            /* ST=0 */
    {
        r->ST_REG=0;
    }
    else                             /* CF 0-13 */
    {
        word nFlag=TypeA[Modifier];
        if (nFlag<=7)
            r->ST_REG &= ~(1<<nFlag);
        else
            r->XST_REG &= ~(1<<(nFlag-8));
    }
    r->CARRY = 0;
}


/****************************/
void Chp41cpu::Subclass2()
{
    if (Modifier==7)
    {
        /* Not Used */
    }
    else if (Modifier==15)             /* CLRKEY */
    {
        //        if (hp41->MinCLRKEY)
        //            hp41->MinCLRKEY--;
        //        if (hp41->fEnableCLRKEY && (hp41->MinCLRKEY==0))   // dont 0 key until enabled and this minimum number of CLRKEY instructions has passed
        {
            r->KEYDOWN=0;
            r->KEY_REG=0;
        }
    }
    else                               /* SF 0-13 */
    {
        word nFlag=TypeA[Modifier];
        if (nFlag<=7)
            r->ST_REG|=(1<<nFlag);
        else
            r->XST_REG|=1<<(nFlag-8);
    }
    r->CARRY=0;
}


/****************************/
void Chp41cpu::Subclass3()
{
    if (Modifier==7)
    {
        /* Not Used */
        r->CARRY=0;
    }
    else if (Modifier==15)                   /* ?KEY */
    {
        r->CARRY=r->KEYDOWN;
    }
    else                                     /* ?FS 0-13 */
    {
        word nFlag=TypeA[Modifier];
        if (nFlag<=7)
            r->CARRY=(r->ST_REG&(1<<nFlag))?1:0;
        else
            r->CARRY=(r->XST_REG&(1<<(nFlag-8)))?1:0;
    }
}


/****************************/
void Chp41cpu::Subclass4()     /* LC 0-15 (HP) OR LC 0-9,A-F (OTHERS) */
{
    r->C_REG[*PT_REG]=(My_byte)Modifier;
    if (*PT_REG==0)
        *PT_REG=13;
    else
        (*PT_REG)--;
    r->CARRY=0;
}


/****************************/
void Chp41cpu::Subclass5()
{
    if (Modifier==7)
    {
        /* Not Used */
        r->CARRY=0;
    }
    else if (Modifier==15)                   /* -PT */
    {
        if (*PT_REG==0)
            *PT_REG=13;
        else
            (*PT_REG)--;
        r->CARRY=0;
    }
    else                                    /* ?PT 0-15 */
    {
        r->CARRY=(*PT_REG==TypeA[Modifier]);
    }
}


/****************************/
void Chp41cpu::Subclass6()
{
    switch(Modifier)
    {
    case 1:  /* G=C */
    {
        // 2 special cases: David Assembler pg 59,60 and NEWT Microprocessor Tech Manual pg 84
        if (*PT_REG==13)
        {
            if (TytePrev!=0x2d4 && TytePrev!=0x3d4 && TytePrev!=0x3dc)       // case 1c: PT is 13 and last inst was not: PT=13, -PT, +PT
            {
                r->G_REG=(r->C_REG[13]<<4)|(r->C_REG[0]);
            }
            else                                                             // case 2c: PT is 13 and last inst was: PT=13, -PT, +PT
            {
                r->G_REG=(r->C_REG[13]<<4)|((r->G_REG&0xf0)>>4);
            }
        }
        else                                                               // normal case
        {
            r->G_REG=(r->C_REG[*PT_REG+1]<<4)|(r->C_REG[*PT_REG]);
        }
        break;
    }
    case 2:  /* C=G */
    {
        // 3 special cases: David Assembler pg 59,60 and NEWT Microprocessor Tech Manual pg 58,59
        if (*PT_REG==13)
        {
            if (TytePrev!=0x2d4 && TytePrev!=0x3d4 && TytePrev!=0x3dc)       // case 1b: PT is 13 and last inst was not: PT=13, -PT, +PT
            {
                r->C_REG[13]=(My_byte)((r->G_REG&0xf0)>>4);
                r->C_REG[0]=(My_byte)(r->G_REG&0x0f);
            }
            else                                                             // case 2b: PT is 13 and last inst was: PT=13, -PT, +PT
            {
                r->C_REG[13]=(My_byte)(r->G_REG&0x0f);
                r->G_REG=((r->G_REG&0x0f)<<4)|((r->G_REG&0xf0)>>4);
            }
        }
        else if (r->PT_PREV==13 && (TytePrev==0x3d4 ||                       // case 3b: PT was 13 but last inst was -PT or PT=1..12
                                    TytePrev&0x01c || TytePrev&0x05c || TytePrev&0x09c ||
                                    TytePrev&0x0dc || TytePrev&0x11c || TytePrev&0x15c ||
                                    TytePrev&0x19c || TytePrev&0x21c || TytePrev&0x25c ||
                                    TytePrev&0x29c || TytePrev&0x31c || TytePrev&0x35c || TytePrev&0x39c))
        {    // this case was incompletely described in David Assm.
            //  Newt describes it as an additional case but the end result is same
            r->G_REG=(((r->G_REG&0x0f)<<4)|((r->G_REG&0xf0)>>4));
            r->C_REG[*PT_REG+1]=(My_byte)((r->G_REG&0xf0)>>4);
            r->C_REG[*PT_REG]=(My_byte)(r->G_REG&0x0f);
            r->C_REG[0]=r->C_REG[*PT_REG+1];
        }
        else  // normal case
        {
            r->C_REG[*PT_REG+1]=(My_byte)((r->G_REG&0xf0)>>4);
            r->C_REG[*PT_REG]=(My_byte)(r->G_REG&0x0f);
        }
        break;
    }
    case 3:  /* C<>G */
    {
        word TMP_REG;
        // 3 special cases: David Assembler pg 59,60 and NEWT Microprocessor Tech Manual pg 66,67
        if (*PT_REG==13)
        {
            if (TytePrev!=0x2d4 && TytePrev!=0x3d4 && TytePrev!=0x3dc)
            { // case 1a: PT is 13 and last inst was not: PT=13, -PT, +PT
                TMP_REG=r->G_REG;
                r->G_REG=((r->C_REG[13]<<4)|r->C_REG[0]);
                r->C_REG[13]=(My_byte)((TMP_REG&0xf0)>>4);
                r->C_REG[0]=(My_byte)(TMP_REG&0x0f);
            }
            else
            {  // case 2a: PT is 13 and last inst was: PT=13, -PT, +PT
                TMP_REG=r->G_REG;
                r->G_REG=((r->C_REG[13]<<4)|((r->G_REG&0xf0)>>4));
                r->C_REG[13]=(My_byte)(TMP_REG&0x0f);
            }
        }
        else if (r->PT_PREV==13 && (TytePrev==0x3d4 ||                       // case 3a: PT was 13 but last inst was -PT or PT=1..12
                                    TytePrev&0x01c || TytePrev&0x05c || TytePrev&0x09c ||
                                    TytePrev&0x0dc || TytePrev&0x11c || TytePrev&0x15c ||
                                    TytePrev&0x19c || TytePrev&0x21c || TytePrev&0x25c ||
                                    TytePrev&0x29c || TytePrev&0x31c || TytePrev&0x35c ||
                                    TytePrev&0x39c))
        {                                                               // this case was incompletely described in David Assm. Newt describes it as an additional case but the end result is same
            TMP_REG=r->G_REG;
            r->G_REG=((r->C_REG[*PT_REG+1]<<4)|r->C_REG[*PT_REG]);
            r->C_REG[*PT_REG+1]=r->C_REG[0];
            r->C_REG[*PT_REG]=(My_byte)((TMP_REG&0xf0)>>4);
            r->C_REG[0]=(My_byte)(TMP_REG&0x0f);
        }
        else                                                              // normal case
        {
            TMP_REG=r->G_REG;
            r->G_REG=((r->C_REG[*PT_REG+1]<<4)|r->C_REG[*PT_REG]);
            r->C_REG[*PT_REG+1]=(My_byte)((TMP_REG&0xf0)>>4);
            r->C_REG[*PT_REG]=(My_byte)(TMP_REG&0x0f);
        }
        break;
    }
    case 5:  /* M=C */
    {
        memcpy(r->M_REG,r->C_REG,14);
        break;
    }
    case 6:  /* C=M */
    {
        memcpy(r->C_REG,r->M_REG,14);
        break;
    }
    case 7:  /* C<>M */
    {
        My_byte _tmp_reg[14];
        memcpy(_tmp_reg,r->M_REG,14);
        memcpy(r->M_REG,r->C_REG,14);
        memcpy(r->C_REG,_tmp_reg,14);
        break;
    }
    case 9:  /* F=ST */
    {
        r->F_REG=r->ST_REG;
        //      if (SoundMode==eSoundSpeaker)
        //        Speaker(F_REG,1);
//        pPC->fillSoundBuffer((quint8)r->F_REG);
        break;
    }
    case 10:  /* ST=F */
    {
        r->ST_REG=r->F_REG;
        break;
    }
    case 11:  /* ST<>F */
    {
        // this is used to create tones.  Normally FF and 00 are switched back and forth.
        // one machine cycle is about 158 microseconds.
        // frequency = 1/((number of FFh cycles + number of 00h cycles)x 158 10E-6
        // Hepax Vol II pg 111,131, Zenrom Manual pg. 81, HP41 Schematic
        word TMP_REG;
        TMP_REG=r->F_REG;
        r->F_REG=r->ST_REG;
        r->ST_REG=TMP_REG;
        //      if (SoundMode==eSoundSpeaker)
        //        Speaker(F_REG,1);
//        pPC->fillSoundBuffer((quint8)r->F_REG);
        break;
    }
    case 13:  /* ST=C */
    {
        r->ST_REG=(r->C_REG[1]<<4)|(r->C_REG[0]);
        break;
    }
    case 14:  /* C=ST */
    {
        r->C_REG[1]=(My_byte)((r->ST_REG&0xf0)>>4);
        r->C_REG[0]=(My_byte)(r->ST_REG&0x0f);
        break;
    }
    case 15:  /* C<>ST */
    {
        word tmp1=r->C_REG[1];
        word tmp0=r->C_REG[0];
        r->C_REG[1]=(My_byte)((r->ST_REG&0xf0)>>4);
        r->C_REG[0]=(My_byte)(r->ST_REG&0x0f);
        r->ST_REG=(tmp1<<4)|tmp0;
        break;
    }
    default :  /* NOT USED */
    {
        /* Not Used */
        break;
    }
    }
    r->CARRY=0;
}


/****************************/
void Chp41cpu::Subclass7()
{
    if (Modifier==7)
    {
        /* Not Used */
    }
    else if (Modifier==15)                   /* +PT */
    {
        if (*PT_REG==13)
            *(PT_REG)=0;
        else
            (*PT_REG)++;
    }
    else                                    /* PT 0-15 */
    {
        *PT_REG=TypeA[Modifier];
    }
    r->CARRY=0;
}


/****************************/
/* MISC */
/****************************/
void Chp41cpu::Subclass8()
{
    switch(Modifier)
    {
    case 0:  /* CLRRTN */
    {
        PopReturn();
        r->CARRY=0;
        break;
    }
    case 1:  /* POWOFF */
    {
        for (int page=0;page<=0xf;page++)      // thanks to Antonio Lagana for this which fixed a problem with Hepax
            hp41->active_bank[page]=1;
        set_PC(0);
        if (hp41->DisplayOn)              // display is on, go into light sleep
        {
            r->CARRY=0;
            Sleep(eLightSleep);
        }
        else                        // display is off, go into deep sleep
        {
            r->CARRY=1;
            Sleep(eDeepSleep);        // deep sleep
        }
        break;
    }
    case 2:  /* PT=P */
    {
        PT_REG=&r->P_REG;
        r->CARRY=0;
        break;
    }
    case 3:  /* PT=Q */
    {
        PT_REG=&r->Q_REG;
        r->CARRY=0;
        break;
    }
    case 4:  /* ?P=Q */
    {
        r->CARRY=(r->P_REG==r->Q_REG);
        break;
    }
    case 5:  /* ?BAT */
    {
        r->CARRY=r->BATTERY;
        break;
    }
    case 6:  /* ABC=0 */
    {
        memset(r->A_REG,0,14);
        memset(r->B_REG,0,14);
        memset(r->C_REG,0,14);
        r->CARRY=0;
        break;
    }
    case 7:  /* GTOC */
    {
        set_PC((r->C_REG[6]<<12)|(r->C_REG[5]<<8)|(r->C_REG[4]<<4)|(r->C_REG[3]));
        r->CARRY=0;
        break;
    }
    case 8:   /* C=KEY */
    {
        r->C_REG[4]=(My_byte)((r->KEY_REG&0x00f0)>>4);
        r->C_REG[3]=(My_byte)(r->KEY_REG&0x000f);
        r->CARRY=0;
        break;
    }
    case 9:  /* SETHEX */
    {
        r->BASE=16;
        r->CARRY=0;
        break;
    }
    case 10:  /* SETDEC */
    {
        r->BASE=10;
        r->CARRY=0;
        break;
    }
    case 11:  /* DISOFF */
    {
        hp41->DisplayOn=0;
        //      UpdateDisplay=1;
        hp41->pLCDC->updated=true;
        Boost=DISPLAY_BOOST;
        //      UpdateAnnun=1;
        r->CARRY=0;
        break;
    }
    case 12:  /* DISTOG */
    {
        hp41->DisplayOn^=1;
        hp41->UpdateDisplay=1;
        hp41->pLCDC->updated=true;
        //      UpdateAnnun=1;
        r->CARRY=0;
        break;
    }
    case 13:   /* CRTN */
    {
        if (r->CARRY)
            set_PC(PopReturn());
        r->CARRY=0;
        break;
    }
    case 14:  /* NCRTN */
    {
        if (!r->CARRY)
            set_PC(PopReturn());
        r->CARRY=0;
        break;
    }
    case 15:  /* RTN */
    {
        set_PC(PopReturn());
        r->CARRY=0;
        break;
    }
    }
}


/****************************/
void Chp41cpu::Subclass9()
{
    r->CARRY=0;
    if (Modifier!=9)
    {
        error_message(30);
    }
    else          /* 0-15 (HP) OR PERTCT 0-9,A-F (OTHERS) */
    {
        //    if (hp41->PageMatrix[6][0]==NULL)  // is printer ROM loaded
        //      return;
//        qWarning()<<"Subclass9:"<<Modifier;
        perph_in_control=1;
        control_perph=Modifier;
    }
}


/****************************/
void Chp41cpu::SubclassA()
{
    if (perph_selected==0 || ram_selected<=0x00F || ram_selected>=0x020)
    {
        ram_selected=(ram_selected&0x3f0)|Modifier;
        wdata();
    }
    else {

        switch(perph_selected)
        {
        case 0:      /* REG=C - already wrote to ram */
            break;
        case 0x10:   /* halfnut display */
        {
            hp41->HalfnutWrite();
            break;
        }
        case 0xfb:   /* timer write */
        {
            if (hp41->fTimer)
                hp41->TimerWrite();
            break;
        }
        case 0xfc:   /* card reader */
        {
            error_message(30);
            break;
        }
        case 0xfd:   /* lcd display */
        {
            hp41->DisplayWrite();
        break;
        }
        case 0xfe:   /* wand */
        {
            error_message(30);
            break;
        }
        default:
        {
            error_message(31);
            break;
        }
        }
    }
    r->CARRY=0;
}


/****************************/
void Chp41cpu::SubclassB()
{
    if ((Modifier==7) || (Modifier==15))    // Not Used
        r->CARRY=0;
    else                                    // ?PF 0-13
        //RB++
        // since we currently support only one device (the timer) feeding FI, we can do it this way...
        // if we use other peripherals, we have to catch all the flag 13s from each device AND there own flags
        // (here 12 for TIMER) ONLY IF DEVICE IS SELECTED. Should be done at a central location like ::Execute()
        // it should be done like this:
        //
        // FI_REG = 0;
        // for( n = 0; n < peripheralcount; n++ )
        // {
        //   if (perph_selected==PERFID[n])        // peripheral is selected, take all FO_BITS
        //     FI_REG |= FO_REG[n];                // each peripheral has its own FO_REG
        //   else                                  // peripheral is not selected, take only FO_REG bit 13
        //     FI_REG |= (FO_REG[n]&(1<<13));      // each peripheral has its own FO_REG
        // }
        r->CARRY=(r->FI_REG&(1<<TypeA[Modifier]))?1:0;
    //RB--
}


/****************************/
void Chp41cpu::SubclassC()
{
    switch(Modifier)
    {
    case 0:
    {
        // ROMBLK - Eramco pg. 125
        // Moves Hepax ROM to page specified in C[0]- only known to work with HEPAX module
        // HEPAX may be on top of a RAM page and when it moves the RAM (alternate) becomes visible
        word dest=r->C_REG[0],src,bank;
        for (src=5;src<0xf;src++)       // find hepax
        {
            for (bank=1;bank<=4;bank++)
            {
                if (hp41->PageMatrix[src][bank-1]==NULL || !hp41->PageMatrix[src][bank-1]->fHEPAX || hp41->PageMatrix[src][bank-1]->fRAM)    // only move hepax ROM and not RAM
                    continue;
                ModulePage *pDestAltPage=hp41->PageMatrix[dest][bank-1];          // if there is something at the dest page, save it as the dest alt page (does not normally happen)
                hp41->PageMatrix[dest][bank-1]=hp41->PageMatrix[src][bank-1];
                hp41->PageMatrix[src][bank-1]=hp41->PageMatrix[src][bank-1]->pAltPage;  // move src alt page to primary now that hepax is moved off it
                hp41->PageMatrix[dest][bank-1]->pAltPage=pDestAltPage;
                hp41->PageMatrix[dest][bank-1]->ActualPage=(My_byte)dest;
            }
        }
        break;
    }
    case 1:  /* N=C */
    {
        memcpy(r->N_REG,r->C_REG,14);
        break;
    }
    case 2:  /* C=N */
    {
        memcpy(r->C_REG,r->N_REG,14);
        break;
    }
    case 3:  /* C<>N */
    {
        My_byte TMP_REG[14];
        memcpy(TMP_REG,r->N_REG,14);
        memcpy(r->N_REG,r->C_REG,14);
        memcpy(r->C_REG,TMP_REG,14);
        break;
    }
    case 4:  /* LDI */
    {
        Tyte2=GetNextTyte();
        r->C_REG[2]=(My_byte)((Tyte2&0x0300)>>8);
        r->C_REG[1]=(My_byte)((Tyte2&0x00f0)>>4);
        r->C_REG[0]=(My_byte)(Tyte2&0x000f);
        break;
    }
    case 5:  /* STK=C */
    {
        PushReturn((r->C_REG[6]<<12)|(r->C_REG[5]<<8)|(r->C_REG[4]<<4)|(r->C_REG[3]));
        break;
    }
    case 6:  /* C=STK */
    {
        word addr=PopReturn();
        r->C_REG[6]=(My_byte)((addr&0xf000)>>12);
        r->C_REG[5]=(My_byte)((addr&0x0f00)>>8);
        r->C_REG[4]=(My_byte)((addr&0x00f0)>>4);
        r->C_REG[3]=(My_byte)(addr&0x000f);
        break;
    }
    case 7:   /* WPTOG - Toggles write protection on HEPAX RAM at page C[0] */
    {
        word page=r->C_REG[0];
        if (hp41->PageMatrix[page][0]==NULL || !hp41->PageMatrix[page][0]->fHEPAX || !hp41->PageMatrix[page][0]->fRAM )
            break;
        hp41->PageMatrix[page][0]->fWriteProtect=!hp41->PageMatrix[page][0]->fWriteProtect;
        break;
    }
    case 8:  /* GTOKEY */
    {
        set_PC((r->PC_REG&0xff00)|r->KEY_REG);
        break;
    }
    case 9:  /* RAMSLCT */
    {
        ram_selected=((r->C_REG[2]&0x03)<<8) | (r->C_REG[1]<<4) | (r->C_REG[0]);
        break;
    }
    case 10:   /* NOT USED  */
    {
        break;
    }
    case 11:  /* WDATA */
    {
        switch(perph_selected)
        {
        case 0:       // RAM
            wdata();
            break;
        case 0xfd:    // Display
            hp41->AnnunWrite();
            break;
        case 0xfb:    // Timer
            wdata();
            break;
        default:
            error_message(30);
            break;
        }
        break;
    }
    case 12:  /* RDROM */
    {
        word page=r->C_REG[6];
        word addr=(r->C_REG[5]<<8) | (r->C_REG[4]<<4) | (r->C_REG[3]);
        ModulePage *pPage=hp41->PageMatrix[page][hp41->active_bank[page]-1];
        word Tyte;
        if (pPage==NULL) // read 0 from nonexistant location
            Tyte=0;
        else
            Tyte=pPage->Image[addr];
        r->C_REG[2]=(My_byte)((Tyte&0x0300)>>8);
        r->C_REG[1]=(My_byte)((Tyte&0x00f0)>>4);
        r->C_REG[0]=(My_byte)(Tyte&0x000f);
        break;
    }
    case 13:  /* C=CORA */
    {
        My_byte *C_REGpt=r->C_REG;
        My_byte *A_REGpt=r->A_REG;
        while (C_REGpt < r->C_REG+14)
        {
            *C_REGpt|=*A_REGpt;
            C_REGpt++;
            A_REGpt++;
        }

        // David Assembler pg 60 CPU errors
        // Not sure if Case 5 is included.  Strict reading of description does not include it.
        if (ArithCarry(TytePrev))                         // if previous instruction was arithmetic inst. that could set a carry
        {
            word Modifier=(Tyte1&0x001c)>>2;                 // TEF Modifier
            if ( (Modifier==3) ||                            // Case 1 - ALL
                 (Modifier==7) ||                               // Case 2 - S
                 (Modifier==0 && *PT_REG==13) ||                // Case 3 - PT and PT=13
                 (Modifier==4 && r->P_REG<=r->Q_REG && r->Q_REG==13) ||  // Case 4 - PQ and Q=13 [Q:P]
                 //(Modifier==4 && P_REG>Q_REG) ||              // Case 5 - PQ and P>Q [13:P]
                 (Modifier==2 && *PT_REG==13) )                 // Case 6 - WPT and PT=13
            {
                r->C_REG[13]=r->C_REG[0];
                r->A_REG[13]=r->C_REG[0];
            }
        }
        break;
    }
    case 14:  /* C=CANDA */
    {
        My_byte *C_REGpt=r->C_REG;
        My_byte *A_REGpt=r->A_REG;
        while (C_REGpt<r->C_REG+14)
        {
            *C_REGpt&=*A_REGpt;
            C_REGpt++;
            A_REGpt++;
        }
        // David Assembler pg 60 CPU errors
        // Not sure if Case 5 is included.  Strict reading of description does not include it.
        if (ArithCarry(TytePrev))                         // if previous instruction was arithmetic inst. that could set a carry
        {
            word Modifier=(Tyte1&0x001c)>>2;                 // TEF Modifier
            if ( (Modifier==3) ||                            // Case 1 - ALL
                 (Modifier==7) ||                               // Case 2 - S
                 (Modifier==0 && *PT_REG==13) ||                // Case 3 - PT and PT=13
                 (Modifier==4 && r->P_REG<=r->Q_REG && r->Q_REG==13) ||  // Case 4 - PQ and Q=13 [Q:P]
                 //(Modifier==4 && P_REG>Q_REG) ||              // Case 5 - PQ and P>Q [13:P]
                 (Modifier==2 && *PT_REG==13) )                 // Case 6 - WPT and PT=13
            {
                r->C_REG[13]=r->C_REG[0];
                r->A_REG[13]=r->C_REG[0];
            }
        }
        break;
    }
    case 15:  /* PERSLCT */
    {
        perph_selected=(r->C_REG[1]<<4) | (r->C_REG[0]);
        break;
    }
    }
    r->CARRY=0;
}


/****************************/
void Chp41cpu::SubclassD()
{
    /* Not Used */
    r->CARRY=0;
}


/****************************/
void Chp41cpu::SubclassE()
{
    if (perph_selected==0 || ram_selected<=0x00F || ram_selected>=0x020)
    {
        if (Modifier)  /* C=REG */
            ram_selected=(ram_selected&0x3f0)|Modifier;
        rdata();
    }
    else {
        memset(r->C_REG,0,14);
        switch(perph_selected)
        {
        case 0:     /* RDATA/C=REG - already took care of ram read*/
            break;
        case 0x10:  /* halfnut display - only known to work for contrast */
        {
            hp41->HalfnutRead();
            break;
        }
        case 0xfb:   /* timer */
        {
            if (hp41->fTimer)
                hp41->TimerRead();
            break;
        }
        case 0xfc:  /* card reader */
        {
            error_message(30);
            break;
        }
        case 0xfd: /* lcd display */
        {
            hp41->DisplayRead();
            break;
        }
        case 0xfe:   /* wand */
        {
            error_message(30);
            break;
        }
        default:
        {
            error_message(31);
            break;
        }
        }
    }

    r->CARRY=0;
}


/****************************/
void Chp41cpu::SubclassF()
{
    if (Modifier==7)
    {
        /* Not Used */
    }
    else if (Modifier==15)
    {
        /* LCD Compensation instruction: Display Driver Spec Pg 5 */
    }
    else                                   /* RCR 0-13 */
    {
        int i;
        int num;
        My_byte _tmp_reg[14];
        memcpy(_tmp_reg,r->C_REG,14);
        num=TypeA[Modifier];
        for (i=0;i<14;i++)
        {
            if (i+num>13)
                r->C_REG[i]=_tmp_reg[num+i-14];
            else
                r->C_REG[i]=r->C_REG[num+i];
        }
    }
    r->CARRY=0;
}


/****************************/
/* WDATA */
/****************************/
void Chp41cpu::wdata()
{
    if (hp41->RamExist(ram_selected))
    {
        int i,j;
        for (i=0,j=0;i<7;i++,j+=2)
            pRAM[ram_selected].Reg[i]=(r->C_REG[j+1]<<4) | (r->C_REG[j]);
    }
}

/****************************/
/* RDATA */
/****************************/
void Chp41cpu::rdata()
{
    if (hp41->RamExist(ram_selected))
    {
        int i,j;
        for (i=0,j=0;i<7;i++,j+=2)
        {
            r->C_REG[j]=(pRAM[ram_selected].Reg[i])&0x0f;
            r->C_REG[j+1]=((pRAM[ram_selected].Reg[i])&0xf0)>>4;
        }
    }
    else
    {
        memset(r->C_REG,0,14);
    }
}

/****************************/
word Chp41cpu::GetNextTyte()
{
    return(hp41->pCurPage->Image[r->PC_REG++&0xfff]);
}

/* ------------------------------------------------------------------------ */
/*                           CLASS 1 INSTRUCTIONS                           */
/* ------------------------------------------------------------------------ */


/****************************/
/* execute class 1 into long jumps */
/****************************/
void Chp41cpu::Class1()
{
    Tyte2=GetNextTyte();
    word addr=((Tyte2&0x03fc)<<6|(Tyte1&0x03fc)>>2);
    switch (Tyte2&0x0003)
    {
    case 0:              /* NCXQ */
    {
        if (!r->CARRY)
            LongJump(addr,true);
        break;
    }
    case 1:              /* CQX */
    {
        if (r->CARRY)
            LongJump(addr,true);
        break;
    }
    case 2:              /* NCGO */
    {
        if (!r->CARRY)
            LongJump(addr,false);
        break;
    }
    case 3:              /* CGO */
    {
        if (r->CARRY)
            LongJump(addr,false);
        break;
    }
    }
    r->CARRY=0;
}


/****************************/
void Chp41cpu::LongJump(word addr,flag fPush)
{
    word page=(addr&0xf000)>>12;
    ModulePage *pPage=hp41->PageMatrix[page][hp41->active_bank[page]-1];
    if (pPage==NULL)                       // there is no page there
        return;
    if (pPage->Image[addr&0x0fff]==0)      // long jumps dont jump to NOP
        return;
    if (fPush)
        PushReturn(r->PC_REG);
    r->PC_REG=addr;
    hp41->CurPage=page;
    hp41->pCurPage=pPage;
}


/****************************/
void Chp41cpu::PushReturn(word addr)
{
    r->RET_STK3=r->RET_STK2;
    r->RET_STK2=r->RET_STK1;
    r->RET_STK1=r->RET_STK0;
    r->RET_STK0=addr;
}

/****************************/
word Chp41cpu::PopReturn()
{
    word addr=r->RET_STK0;
    r->RET_STK0=r->RET_STK1;
    r->RET_STK1=r->RET_STK2;
    r->RET_STK2=r->RET_STK3;
    r->RET_STK3=0;
    return(addr);
}


/* ------------------------------------------------------------------------ */
/*                           CLASS 2 INSTRUCTIONS                           */
/* ------------------------------------------------------------------------ */


/****************************/
/* execute class 2 into subclasses */
/****************************/
void Chp41cpu::Class2(void)
{
    r->CARRY=0;
    Modifier = (Tyte1>>2) & 0x07;
    ConvertTEF();
    switch (( Tyte1 & 0x03e0)>>5)
    {
    case 0:              // A=0
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->A_REG[i]=0;
        break;
    }
    case 1:             // B=0
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->B_REG[i]=0;
        break;
    }
    case 2:             // C=0
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=0;
        break;
    }
    case 3:            // A<>B
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
        {
            My_byte _tmp_reg=r->A_REG[i];
            r->A_REG[i]=r->B_REG[i];
            r->B_REG[i]=_tmp_reg;
        }
        break;
    }
    case 4:            // B=A
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->B_REG[i]=r->A_REG[i];
        break;
    }
    case 5:            // A<>C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
        {
            My_byte _tmp_reg=r->A_REG[i];
            r->A_REG[i]=r->C_REG[i];
            r->C_REG[i]=_tmp_reg;
        }
        break;
    }
    case 6:            // C=B
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=r->B_REG[i];
        break;
    }
    case 7:            // B<>C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
        {
            My_byte _tmp_reg=r->B_REG[i];
            r->B_REG[i]=r->C_REG[i];
            r->C_REG[i]=_tmp_reg;
        }
        break;
    }
    case 8:            // A=C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->A_REG[i]=r->C_REG[i];
        break;
    }
    case 9:            // A=A+B
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->A_REG[i] = Adder(r->A_REG[i],r->B_REG[i]);
        break;
    }
    case 10:           // A=A+C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->A_REG[i]=Adder(r->A_REG[i],r->C_REG[i]);
        break;
    }
    case 11:           // A=A+1
    {
        r->CARRY=1;
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->A_REG[i]=Adder(r->A_REG[i],0);
        break;
    }
    case 12:           // A=A-B
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->A_REG[i]=Subtractor(r->A_REG[i],r->B_REG[i]);
        break;
    }
    case 13:           // A=A-1
    {
        r->CARRY=1;
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->A_REG[i]=Subtractor(r->A_REG[i],0);
        break;
    }
    case 14:           // A=A-C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->A_REG[i]=Subtractor(r->A_REG[i],r->C_REG[i]);
        break;
    }
    case 15:           // C=C+C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=Adder(r->C_REG[i],r->C_REG[i]);
        break;
    }
    case 16:           // C=A+C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=Adder(r->A_REG[i],r->C_REG[i]);
        break;
    }
    case 17:           // C=C+1
    {
        r->CARRY=1;
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=Adder(r->C_REG[i],0);
        break;
    }
    case 18:           // C=A-C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=Subtractor(r->A_REG[i],r->C_REG[i]);
        break;
    }
    case 19:           // C=C-1
    {
        r->CARRY=1;
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=Subtractor(r->C_REG[i],0);
        break;
    }
    case 20:           // C=-C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=Subtractor(0,r->C_REG[i]);
        break;
    }
    case 21:           // C=-C-1
    {
        r->CARRY=1;
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=Subtractor(0,r->C_REG[i]);
        break;
    }
    case 22:           // ?B#0
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
        {
            if (r->B_REG[i])
            {
                r->CARRY=1;
                break;
            }
        }
        break;
    }
    case 23:           // ?C#0
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
        {
            if (r->C_REG[i])
            {
                r->CARRY=1;
                break;
            }
        }
        break;
    }
    case 24:           // ?A<C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            Subtractor(r->A_REG[i],r->C_REG[i]);
        break;
    }
    case 25:           // ?A<B
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            Subtractor(r->A_REG[i],r->B_REG[i]);
        break;
    }
    case 26:           // ?A#0
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
        {
            if (r->A_REG[i])
            {
                r->CARRY=1;
                break;
            }
        }
        break;
    }
    case 27:           // ?A#C
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
        {
            if (r->A_REG[i]!=r->C_REG[i])
            {
                r->CARRY=1;
                break;
            }
        }
        break;
    }
    case 28:           // ASR
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->A_REG[i]=(i==LastTEF)?0:r->A_REG[i+1];
        break;
    }
    case 29:           // BSR
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->B_REG[i]=(i==LastTEF)?0:r->B_REG[i+1];
        break;
    }
    case 30:           // CSR
    {
        for (int i=FirstTEF;i<=LastTEF;i++)
            r->C_REG[i]=(i==LastTEF)?0:r->C_REG[i+1];
        break;
    }
    case 31:           // ASL
    {
        for (int i=LastTEF;i>=(int)FirstTEF;i--)
            r->A_REG[i]=(i==FirstTEF)?0:r->A_REG[i-1];
        break;
    }
    }
}


/****************************/
// returns 1 if this is an arithmetic instruction that can set a carry
/****************************/
int Chp41cpu::ArithCarry(unsigned short Tyte)
{
    if ((Tyte&3)!=2)  // if not a class 2 TEF inst
        return(0);
    switch ((Tyte&0x03e0)>>5)
    {
    case 0:     // A=0
    case 1:     // B=0
    case 2:     // C=0
    case 3:     // A<>B
    case 4:     // B=A
    case 5:     // A<>C
    case 6:     // C=B
    case 7:     // B<>C
    case 8:     // A=C
        return(0);
    case 9:     // A=A+B
    case 10:    // A=A+C
    case 11:    // A=A+1
    case 12:    // A=A-B
    case 13:    // A=A-1
    case 14:    // A=A-C
    case 15:    // C=C+C
    case 16:    // C=A+C
    case 17:    // C=C+1
    case 18:    // C=A-C
    case 19:    // C=C-1
    case 20:    // C=-1
    case 21:    // C=-C-1
    case 22:    // ?B#0
    case 23:    // ?C#0
    case 24:    // ?A<C
    case 25:    // ?A<B
    case 26:    // ?A#0
    case 27:    // ?A#C
        return(1);
    case 28:    // ASR
    case 29:    // BSR
    case 30:    // CSR
    case 31:    // ASL
        return(0);
    }
    return(0);
}

/****************************/
/* convert tef bits to start and end nybbles */
/* starting from the least significant digit - FirstTEF is to the right of LastTEF */
/****************************/
void Chp41cpu::ConvertTEF()
{
    switch(Modifier)
    {
    case 0:   /* PT */
    {
        FirstTEF = *PT_REG;
        LastTEF  = *PT_REG;
        break;
    }
    case 1:   /* X */
    {
        FirstTEF=0;
        LastTEF=2;
        break;
    }
    case 2:   /* WPT */
    {
        FirstTEF=0;
        LastTEF=*PT_REG;
        break;
    }
    case 3:   /* ALL */
    {
        FirstTEF=0;
        LastTEF=13;
        break;
    }
    case 4:  /* PQ */
    {
        FirstTEF=r->P_REG;
        if (r->P_REG<=r->Q_REG)
            LastTEF=r->Q_REG;
        else
            LastTEF=13;
        break;
    }
    case 5:   /* XS */
    {
        FirstTEF=2;
        LastTEF=2;
        break;
    }
    case 6:   /* M */
    {
        FirstTEF=3;
        LastTEF=12;
        break;
    }
    case 7:   /* S */
    {
        FirstTEF=13;
        LastTEF=13;
        break;
    }
    }
}


/****************************/
// digit Adder
/****************************/
My_byte Chp41cpu::Adder(My_byte nib1,My_byte nib2) {
    My_byte result = nib1 + nib2 + r->CARRY;
    if (result >= r->BASE)
    {
        result -= r->BASE;
        r->CARRY = 1;
    }
    else {
        r->CARRY = 0;
    }
    return(result &= 0x0f);
}


/****************************/
// digit subtractor
/****************************/
My_byte Chp41cpu::Subtractor( My_byte nib1, My_byte nib2) {
    char result = nib1 - nib2 - r->CARRY;
    if (result < 0) {
        result += r->BASE;
        r->CARRY = 1;
    }
    else {
        r->CARRY = 0;
    }
    return(result & 0x0f);
}


/* ------------------------------------------------------------------------ */
/*                           CLASS 3 INSTRUCTIONS                           */
/* ------------------------------------------------------------------------ */

/****************************/
void Chp41cpu::Class3()
{
    short displacement;
    if (Tyte1&0x0200) displacement=((Tyte1>>3)&0x03f)-64;
    else              displacement=(Tyte1>>3)&0x03f;

    if (displacement==0) displacement=1;

    if (((Tyte1>>2)&1)==r->CARRY)               // if carry bit == CARRY flag, then jump
        set_PC(r->PC_REG+displacement-1);          // carry bit==1 for GOC/JC, ==0 for GONC/JNC

    r->CARRY=0;
}




