

================================================================
== Vivado HLS Report for 'Conv1DMac_new416'
================================================================
* Date:           Wed May 10 08:52:02 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048581|  1048581|  1048581|  1048581|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  1048579|  1048579|         5|          1|          1|  1048576|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     647|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      68|
|Memory           |       21|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     370|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       21|      0|     370|     958|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-------+---+----+
    |               Instance              |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------------+--------------------------------+---------+-------+---+----+
    |computeS3_mux_646yd2_U144            |computeS3_mux_646yd2            |        0|      0|  0|  17|
    |computeS3_mux_646yd2_U145            |computeS3_mux_646yd2            |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_U146  |computeS3_mux_646yd2_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_U147  |computeS3_mux_646yd2_x_x_x_x_x  |        0|      0|  0|  17|
    +-------------------------------------+--------------------------------+---------+-------+---+----+
    |Total                                |                                |        0|      0|  0|  68|
    +-------------------------------------+--------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights16_m_weights_3_U  |Conv1DMac_new416_VhK  |        5|  0|   0|  16384|    5|     1|        81920|
    |weights16_m_weights_2_U  |Conv1DMac_new416_WhU  |        5|  0|   0|  16384|    5|     1|        81920|
    |weights16_m_weights_1_U  |Conv1DMac_new416_Xh4  |        5|  0|   0|  16384|    5|     1|        81920|
    |weights16_m_weights_s_U  |Conv1DMac_new416_Yie  |        6|  0|   0|  16384|    6|     1|        98304|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       21|  0|   0|  65536|   21|     4|       344064|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_636_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_2_fu_725_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_3_fu_472_p2                |     *    |      0|  0|  41|           8|           6|
    |p_Val2_s_fu_547_p2                |     *    |      0|  0|  41|           8|           5|
    |indvar_flatten_next7_fu_311_p2    |     +    |      0|  0|  28|           1|          21|
    |indvar_flatten_op_fu_443_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_851_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_1_V_fu_860_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_2_V_fu_869_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_3_V_fu_828_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_365_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_21_1_fu_1162_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_2_fu_1301_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_3_fu_1440_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_9_fu_1023_p2               |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_437_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_627_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp2_fu_716_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp3_fu_805_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp4_fu_822_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_115_fu_425_p2                 |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_706_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_795_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_814_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_617_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_117_mid_fu_359_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten7_fu_305_p2       |   icmp   |      0|  0|  18|          21|          22|
    |exitcond_flatten_fu_317_p2        |   icmp   |      0|  0|  13|          16|          15|
    |tmp_121_fu_611_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_135_fu_431_p2                 |   icmp   |      0|  0|  13|           9|           8|
    |tmp_255_1_fu_700_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_2_fu_789_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_3_fu_532_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_883_fu_353_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_118_fu_587_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_124_fu_676_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_128_fu_765_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_132_fu_508_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_855_fu_371_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_449_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_413_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_323_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_405_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_339_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_377_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_116_mid2_fu_397_p3            |  select  |      0|  0|  14|           1|          14|
    |tmp_116_mid_fu_331_p3             |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_347_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 647|         271|         268|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten7_reg_229    |   9|          2|   21|         42|
    |indvar_flatten_reg_240     |   9|          2|   16|         32|
    |macRegisters_0_V_3_fu_148  |   9|          2|    8|         16|
    |macRegisters_1_V_3_fu_152  |   9|          2|    8|         16|
    |macRegisters_2_V_3_fu_156  |   9|          2|    8|         16|
    |macRegisters_3_V_3_fu_160  |   9|          2|    8|         16|
    |nm_reg_251                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_262                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   92|        186|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |exitcond_flatten7_reg_1486      |   1|   0|    1|          0|
    |indvar_flatten7_reg_229         |  21|   0|   21|          0|
    |indvar_flatten_reg_240          |  16|   0|   16|          0|
    |macRegisters_0_V_3_fu_148       |   8|   0|    8|          0|
    |macRegisters_1_V_3_fu_152       |   8|   0|    8|          0|
    |macRegisters_2_V_3_fu_156       |   8|   0|    8|          0|
    |macRegisters_3_V_3_fu_160       |   8|   0|    8|          0|
    |macRegisters_3_V_reg_1597       |   8|   0|    8|          0|
    |nm_reg_251                      |   7|   0|    7|          0|
    |nm_t_mid2_reg_1495              |   6|   0|    6|          0|
    |sf_reg_262                      |   9|   0|    9|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp1_reg_1582                   |   7|   0|    7|          0|
    |tmp2_reg_1587                   |   7|   0|    7|          0|
    |tmp3_reg_1592                   |   7|   0|    7|          0|
    |tmp_115_reg_1508                |  14|   0|   14|          0|
    |tmp_135_reg_1513                |   1|   0|    1|          0|
    |tmp_255_3_reg_1577              |   1|   0|    1|          0|
    |tmp_90_reg_1567                 |   7|   0|    7|          0|
    |tmp_950_reg_1572                |   1|   0|    1|          0|
    |tmp_V_reg_1547                  |   8|   0|    8|          0|
    |weights16_m_weights_5_reg_1552  |   5|   0|    5|          0|
    |weights16_m_weights_7_reg_1557  |   5|   0|    5|          0|
    |weights16_m_weights_9_reg_1562  |   5|   0|    5|          0|
    |exitcond_flatten7_reg_1486      |  64|  32|    1|          0|
    |nm_t_mid2_reg_1495              |  64|  32|    6|          0|
    |tmp_135_reg_1513                |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 370|  96|  186|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

