# ğŸ“˜ Week0 â€” RISC-V SoC Tapeout (VSD)

## ğŸ“Œ Overview  
This folder contains my completed work for **Week0** of the RISC-V SoC Tapeout Program.  
It covers two major tasks:  

1. [Task 1 - Documentation of Digital VLSI SoC Design and Planning](./Task%201%20-%20Documentation%20of%20Digital%20VLSI%20SoC%20Design%20and%20Planning.md)
2. [Task 2 - Tools Installation and Setup Guide](./Task%202%20-%20Tools%20Installation%20and%20Setup%20Guide.md)

---

## âœ… Completed Tasks  

### ğŸ“ Task 1: Digital VLSI SoC Design & Planning Summary  
- Summarized the complete SoC design flow â€” from **initial chip modeling** to **final integration**.  
- Topics covered include:  
  - Chip Specifications (C model & C testbench)  
  - RTL Architecture (Processor + Peripherals)  
  - RTL-to-GDSII Flow (Synthesis â†’ Netlist â†’ Floorplanning â†’ Placement â†’ Routing)  
  - Physical Verification (DRC & LVS)  
  - SoC Applications in real-world scenarios  
- ğŸ“„ Document: [Task1-Digital VLSI SoC Design & Planning Documentation](./Week_0/Task 1 - Documentation of Digital VLSI SoC Design and Planning.md)  

---

### ğŸ› ï¸ Task 2: Tool Setup & Environment Installation  
- Successfully installed and verified all required tools for SoC design flow.  
- Environment tested for RTL design, synthesis, simulation, and physical design.  
- **Tools configured:**  
  - ğŸ§  **Yosys** â€“ RTL synthesis  
  - ğŸ“Ÿ **Icarus Verilog (Iverilog)** â€“ Verilog simulation  
  - ğŸ“Š **GTKWave** â€“ Waveform visualization  
  - âš¡ **NGSpice** â€“ Circuit-level simulation  
  - ğŸ¨ **Magic VLSI** â€“ Layout design & analysis  
  - ğŸ—ï¸ **OpenLANE** â€“ Complete RTL-to-GDSII flow for ASIC design  
  - ğŸ› ï¸ Verified system essentials: Git, Docker, Python3, pip, Make  
- ğŸ“„ Document: [Task2-Tool Setup & Environment Installation Guide](./Week_0/Task 2 - Tools Installation and Setup Guide.md)  

---

## âœ¨ Status  
All Week0 activities are **successfully completed and documented**.  
The setup is now complete, providing a fully functional environment ready for advanced RISC-V SoC design and tapeout tasks in the following weeks.
---

âœï¸ *Prepared by:<br>
RAGUL T â€” RISC-V SoC Tapeout (VSD)*

