QuestaSim-64 qrun 2024.3_1 Utility 2024.10 Oct 17 2024
Start time: 03:54:26 on Sep 27,2025
qrun -batch -access=rw+/. -uvmhome uvm-1.2 -timescale 1ns/1ns "+UVM_TESTNAME=my_test_cb" -mfcu design.sv testbench.sv -voptargs="+acc=npr" "+UVM_TESTNAME=my_test_cb" "+UVM_VERBOSITY=UVM_HIGH" -do " run -all; exit" 
Creating library 'qrun.out/work'.
Mapping library 'mtiUvm' to 'qrun.out/work'.
QuestaSim-64 vlog 2024.3_1 Compiler 2024.10 Oct 17 2024
Start time: 03:54:27 on Sep 27,2025
vlog -timescale 1ns/1ns -mfcu -ccflags "-Wno-missing-declarations" -ccflags "-Wno-maybe-uninitialized" -ccflags "-Wno-return-type" -ccflags "-DQUESTA" /usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc /usr/share/questa/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv /usr/share/questa/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv design.sv testbench.sv -work qrun.out/work "+incdir+/usr/share/questa/questasim/verilog_src/uvm-1.2/src" -statslog qrun.out/stats_log -writesessionid "+qrun.out/top_dus" -csession=incr 
-- Compiling package uvm_pkg (uvm-1.2 Built-in)
-- Compiling package questa_uvm_pkg
-- Importing package uvm_pkg (uvm-1.2 Built-in)
-- Compiling interface dut_if
-- Compiling module dut
-- Compiling package my_testbench_pkg
-- Compiling module top
-- Importing package my_testbench_pkg

Top level modules:
	top
-- Compiling DPI/PLI C++ file /usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc

In file included from /usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl.c:27,
                 from /usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc:37:
/usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_is_vhdl_path(char*)':
/usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:90:12: warning: 'char* strncpy(char*, const char*, size_t)' specified bound depends on the length of the source argument [-Wstringop-overflow=]
   90 |     strncpy(path_copy, path, path_len);
      |     ~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
/usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:72:20: note: length computed here
   72 |   path_len = strlen(path);
      |              ~~~~~~^~~~~~

End time: 03:54:29 on Sep 27,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
QuestaSim-64 vopt 2024.3_1 Compiler 2024.10 Oct 17 2024
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
Start time: 03:54:29 on Sep 27,2025
vopt -access=rw+/. -timescale 1ns/1ns -mfcu "+acc=npr" -findtoplevels qrun.out/work+1+ -work qrun.out/work -statslog qrun.out/stats_log -csession=incr -o qrun_opt -csessionid=2 

Top level modules:
	top

Analyzing design...
-- Loading module top
-- Importing package uvm_pkg (uvm-1.2 Built-in)
-- Importing package my_testbench_pkg
-- Loading package questa_uvm_pkg
-- Loading interface dut_if
-- Loading module dut
Optimizing 7 design-units (inlining 0/3 module instances):
-- Optimizing package uvm_pkg (uvm-1.2 Built-in)(fast)
-- Optimizing package questa_uvm_pkg(fast)
-- Optimizing package my_testbench_pkg(fast)
-- Optimizing module dut(fast)
-- Optimizing module top(fast)
-- Optimizing interface dut_if(fast__2)
-- Optimizing interface dut_if(fast)
Optimized design name is qrun_opt
End time: 03:54:36 on Sep 27,2025, Elapsed time: 0:00:07
Errors: 0, Warnings: 1
# vsim -batch "+UVM_TESTNAME=my_test_cb" "+UVM_TESTNAME=my_test_cb" "+UVM_VERBOSITY=UVM_HIGH" -lib qrun.out/work -do " run -all; exit" -statslog qrun.out/stats_log qrun_opt -appendlog -l qrun.log 
# Start time: 03:54:36 on Sep 27,2025
# Loading /tmp/unknown@cf0ca4064abf_dpi_51/linux_x86_64_gcc-10.3.0/export_tramp.so
# //  Questa Sim-64
# //  Version 2024.3_1 linux_x86_64 Oct 17 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.dut_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.my_testbench_pkg(fast)
# Loading work.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.dut_if(fast__2)
# Loading work.dut(fast)
# ** Warning: (vsim-8441) Clocking block output dut_vif.cb.wdata is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /my_testbench_pkg::my_driver File: my_driver.svh Line: 56
# Compiling /tmp/unknown@cf0ca4064abf_dpi_51/linux_x86_64_gcc-10.3.0/exportwrapper.c
# Loading /tmp/unknown@cf0ca4064abf_dpi_51/linux_x86_64_gcc-10.3.0/vsim_auto_compile.so
# 
# run -all
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /usr/share/questa/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO /usr/share/questa/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_WARNING @ 0: reporter [MULTTST] Multiple (2) +UVM_TESTNAME arguments provided on the command line.  'my_test_cb' will be used.  Provided list: my_test_cb, my_test_cb.
# UVM_INFO @ 0: reporter [RNTST] Running test my_test_cb...
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------
# Name          Type        Size  Value
# -------------------------------------
# uvm_test_top  my_test_cb  -     @366 
#   reg_env     my_reg_env  -     @378 
# -------------------------------------
# 
# UVM_WARNING /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_field.svh(957) @ 0: reporter [RegModel] Register 'reg_model.cr2' containing field 'CR2_CONTENT' is mapped in map 'reg_model.reg_map' with unknown access right 'Rw'
# UVM_INFO /usr/share/questa/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(339) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------
# Name                       Type                                 Size  Value
# ---------------------------------------------------------------------------
# uvm_test_top               my_test_cb                           -     @366 
#   reg_env                  my_reg_env                           -     @378 
#     agent                  my_agent                             -     @388 
#       driver               my_driver                            -     @465 
#         rsp_port           uvm_analysis_port                    -     @482 
#         seq_item_port      uvm_seq_item_pull_port               -     @473 
#       monitor              my_monitor                           -     @491 
#         mon_ap             uvm_analysis_port                    -     @624 
#       sequencer            my_sequencer                         -     @499 
#         rsp_export         uvm_analysis_export                  -     @507 
#         seq_item_export    uvm_seq_item_pull_imp                -     @613 
#         arbitration_queue  array                                0     -    
#         lock_queue         array                                0     -    
#         num_last_reqs      integral                             32    'd1  
#         num_last_rsps      integral                             32    'd1  
#     predictor              uvm_reg_predictor #(my_transaction)  -     @399 
#       bus_in               uvm_analysis_imp                     -     @407 
#       reg_ap               uvm_analysis_port                    -     @416 
# ---------------------------------------------------------------------------
# 
# UVM_INFO my_driver.svh(22) @ 0: uvm_test_top.reg_env.agent.driver [Reset] Runing Reset seq...
# UVM_INFO my_driver.svh(38) @ 45: uvm_test_top.reg_env.agent.driver [DRIVER] port connected to 1 export
# UVM_INFO my_reg_cb_seq.svh(37) @ 45: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB RDR, AFTER WRITE 32'h000000AA] 
# UVM_INFO my_adapter.svh(21) @ 45: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c24, data=aa
# UVM_INFO my_monitor.svh(46) @ 55: uvm_test_top.reg_env.agent.monitor [monitor] cmd: x, addr: xxxxxxxx, data: xxxxxxxx, wdata xxxxxxxx rdata :xxxxxxxx
# 
# UVM_INFO my_adapter.svh(31) @ 55: reporter [ADAPTER- reg2bus] cmd=x, addr=x, data=x
# UVM_INFO my_adapter.svh(39) @ 55: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000000000000, data 0000000000000000, kind 00000000
# UVM_INFO my_driver.svh(56) @ 75: uvm_test_top.reg_env.agent.driver [driver] cmd: 1, addr: 40004c24, data: 000000aa, wdata 000000aa rdata :xxxxxxxx
# 
# UVM_INFO my_monitor.svh(46) @ 75: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c24, data: 000000aa, wdata 000000aa rdata :xxxxxxxx
# 
# UVM_INFO my_adapter.svh(31) @ 75: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c24, data=aa
# UVM_INFO my_adapter.svh(39) @ 75: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c24, data 00000000000000aa, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 75: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.rdr: value='haa : updated value = 'haa
# UVM_INFO my_adapter.svh(31) @ 75: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c24, data=aa
# UVM_INFO my_adapter.svh(39) @ 75: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c24, data 00000000000000aa, kind 00000001
# UVM_INFO my_usart_callback.svh(46) @ 75: reporter [CALL BACK] RQR WRITE, Bit 3 (RXFQR) = 1, CLEARING RXNE 
# UVM_INFO @ 75: reporter [RegModel] Wrote register via map reg_model.reg_map: reg_model.rdr=0xaa
# UVM_INFO my_reg_cb_seq.svh(41) @ 75: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB ISR, WRITE 1 TO TC AND RXNE BITS(BIT 6 AND BIT 5)] 
# UVM_INFO my_adapter.svh(21) @ 75: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_monitor.svh(46) @ 95: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :xxxxxxxx
# 
# UVM_INFO my_adapter.svh(31) @ 95: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 95: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 95: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_driver.svh(56) @ 105: uvm_test_top.reg_env.agent.driver [driver] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :xxxxxxxx
# 
# UVM_INFO my_adapter.svh(31) @ 105: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 105: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO @ 105: reporter [RegModel] Wrote register via map reg_model.reg_map: reg_model.isr=0x60
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh(2867) @ 105: reporter [RegModel] Peeked register "reg_model.isr": 'h0000000000000060
# UVM_INFO my_reg_cb_seq.svh(45) @ 105: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, AFTER WRITE] real value of ISR: 00000060
# UVM_INFO my_monitor.svh(46) @ 115: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :xxxxxxxx
# 
# UVM_INFO my_adapter.svh(31) @ 115: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 115: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 115: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_adapter.svh(21) @ 135: reporter [ADAPTER- reg2bus] cmd=0, addr=40004c24, data=x
# UVM_INFO my_monitor.svh(46) @ 135: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :xxxxxxxx
# 
# UVM_INFO my_adapter.svh(31) @ 135: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 135: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 135: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO design.sv(210) @ 155: reporter [DUT-read] DUT register read successful!
# UVM_INFO my_monitor.svh(46) @ 155: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 0, addr: 40004c24, data: xxxxxxxx, wdata 00000060 rdata :xxxxxxxx
# 
# UVM_INFO my_adapter.svh(31) @ 155: reporter [ADAPTER- reg2bus] cmd=0, addr=40004c24, data=x
# UVM_INFO my_adapter.svh(39) @ 155: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c24, data 0000000000000000, kind 00000000
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 155: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed READ transaction to register reg_model.rdr: value='h0
# UVM_INFO design.sv(210) @ 165: reporter [DUT-read] DUT register read successful!
# UVM_INFO my_driver.svh(56) @ 165: uvm_test_top.reg_env.agent.driver [driver] cmd: 0, addr: 40004c24, data: 000000aa, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 165: reporter [ADAPTER- reg2bus] cmd=0, addr=40004c24, data=aa
# UVM_INFO my_adapter.svh(39) @ 165: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c24, data 00000000000000aa, kind 00000000
# UVM_INFO my_usart_callback.svh(27) @ 165: reporter [CALL BACK] RDR READ CLEARING RXNE
# UVM_INFO @ 165: reporter [RegModel] Read  register via map reg_model.reg_map: reg_model.rdr=aa
# UVM_INFO my_reg_cb_seq.svh(50) @ 165: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, RDR, RDR READ] read value of RDR: 000000aa
# UVM_INFO my_reg_cb_seq.svh(53) @ 165: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, DESIRED VALUE AFTER READING RDR] desired value of ISR: 0000000000000040
# UVM_INFO my_reg_cb_seq.svh(56) @ 165: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, MIRRORED VALUE AFTER READING RDR] mirrored value of ISR: 0000000000000040
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh(2867) @ 165: reporter [RegModel] Peeked register "reg_model.isr": 'h0000000000000040
# UVM_INFO my_reg_cb_seq.svh(60) @ 165: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, AFTER READING RDR] real value of ISR: 00000040
# UVM_INFO design.sv(210) @ 175: reporter [DUT-read] DUT register read successful!
# UVM_INFO my_monitor.svh(46) @ 175: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 0, addr: 40004c24, data: 000000aa, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 175: reporter [ADAPTER- reg2bus] cmd=0, addr=40004c24, data=aa
# UVM_INFO my_adapter.svh(39) @ 175: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c24, data 00000000000000aa, kind 00000000
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 175: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed READ transaction to register reg_model.rdr: value='haa
# UVM_INFO design.sv(210) @ 185: reporter [DUT-read] DUT register read successful!
# UVM_INFO my_reg_cb_seq.svh(64) @ 195: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB ISR, WRITE 1 TO TC AND RXNE BITS(BIT 6 AND BIT 5)] 
# UVM_INFO my_adapter.svh(21) @ 195: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO design.sv(210) @ 195: reporter [DUT-read] DUT register read successful!
# UVM_INFO my_monitor.svh(46) @ 195: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 0, addr: 40004c24, data: 000000aa, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 195: reporter [ADAPTER- reg2bus] cmd=0, addr=40004c24, data=aa
# UVM_INFO my_adapter.svh(39) @ 195: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c24, data 00000000000000aa, kind 00000000
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 195: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed READ transaction to register reg_model.rdr: value='haa
# UVM_INFO design.sv(210) @ 205: reporter [DUT-read] DUT register read successful!
# UVM_INFO my_monitor.svh(46) @ 215: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 215: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 215: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 215: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_driver.svh(56) @ 225: uvm_test_top.reg_env.agent.driver [driver] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 225: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 225: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO @ 225: reporter [RegModel] Wrote register via map reg_model.reg_map: reg_model.isr=0x60
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh(2867) @ 225: reporter [RegModel] Peeked register "reg_model.isr": 'h0000000000000060
# UVM_INFO my_reg_cb_seq.svh(68) @ 225: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, AFTER WRITE] real value of CR1: 00000060
# UVM_INFO my_monitor.svh(46) @ 235: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 235: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 235: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 235: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_reg_cb_seq.svh(73) @ 255: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB RQR, WRITE 1 TO RXFRQ BIT(BIT 3)] 
# UVM_INFO my_adapter.svh(21) @ 255: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c18, data=8
# UVM_INFO my_monitor.svh(46) @ 255: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 255: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 255: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 255: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_monitor.svh(46) @ 275: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c18, data: 00000008, wdata 00000008 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 275: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c18, data=8
# UVM_INFO my_adapter.svh(39) @ 275: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c18, data 0000000000000008, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 275: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.rqr: value='h8 : updated value = 'h8
# UVM_INFO my_driver.svh(56) @ 285: uvm_test_top.reg_env.agent.driver [driver] cmd: 1, addr: 40004c18, data: 00000008, wdata 00000008 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 285: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c18, data=8
# UVM_INFO my_adapter.svh(39) @ 285: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c18, data 0000000000000008, kind 00000001
# UVM_INFO my_usart_callback.svh(46) @ 285: reporter [CALL BACK] RQR WRITE, Bit 3 (RXFQR) = 1, CLEARING RXNE 
# UVM_INFO @ 285: reporter [RegModel] Wrote register via map reg_model.reg_map: reg_model.rqr=0x8
# UVM_INFO my_reg_cb_seq.svh(78) @ 285: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, DESIRED VALUE AFTER WRITING 1 TO RXFRQ BIT OF RQR] desired value of ISR: 0000000000000040
# UVM_INFO my_reg_cb_seq.svh(81) @ 285: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, MIRRORED VALUE AFTER WRITING 1 TO RXFRQ BIT OF RQR] mirrored value of ISR: 0000000000000040
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh(2867) @ 285: reporter [RegModel] Peeked register "reg_model.isr": 'h0000000000000040
# UVM_INFO my_reg_cb_seq.svh(84) @ 285: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, PEEK, AFTER WRITING 1 TO RXFRQ BIT OF RQR] real value of ISR: 00000040
# UVM_INFO my_monitor.svh(46) @ 295: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c18, data: 00000008, wdata 00000008 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 295: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c18, data=8
# UVM_INFO my_adapter.svh(39) @ 295: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c18, data 0000000000000008, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 295: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.rqr: value='h8 : updated value = 'h8
# UVM_INFO my_reg_cb_seq.svh(197) @ 315: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB ISR, WRITE 1 TO TC AND RXNE BITS(BIT 6 AND BIT 5)] 
# UVM_INFO my_adapter.svh(21) @ 315: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_monitor.svh(46) @ 315: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c18, data: 00000008, wdata 00000008 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 315: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c18, data=8
# UVM_INFO my_adapter.svh(39) @ 315: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c18, data 0000000000000008, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 315: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.rqr: value='h8 : updated value = 'h8
# UVM_INFO my_monitor.svh(46) @ 335: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 335: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 335: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 335: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_driver.svh(56) @ 345: uvm_test_top.reg_env.agent.driver [driver] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 345: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 345: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO @ 345: reporter [RegModel] Wrote register via map reg_model.reg_map: reg_model.isr=0x60
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh(2867) @ 345: reporter [RegModel] Peeked register "reg_model.isr": 'h0000000000000060
# UVM_INFO my_reg_cb_seq.svh(201) @ 345: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, AFTER WRITE] real value of ISR: 00000060
# UVM_INFO my_monitor.svh(46) @ 355: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 355: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 355: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 355: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_adapter.svh(21) @ 375: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c28, data=aa
# UVM_INFO my_monitor.svh(46) @ 375: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 375: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 375: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 375: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_monitor.svh(46) @ 395: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c28, data: 000000aa, wdata 000000aa rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 395: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c28, data=aa
# UVM_INFO my_adapter.svh(39) @ 395: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c28, data 00000000000000aa, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 395: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.tdr: value='haa : updated value = 'haa
# UVM_INFO my_driver.svh(56) @ 405: uvm_test_top.reg_env.agent.driver [driver] cmd: 1, addr: 40004c28, data: 000000aa, wdata 000000aa rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 405: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c28, data=aa
# UVM_INFO my_adapter.svh(39) @ 405: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c28, data 00000000000000aa, kind 00000001
# UVM_INFO my_usart_callback.svh(46) @ 405: reporter [CALL BACK] RQR WRITE, Bit 3 (RXFQR) = 1, CLEARING RXNE 
# UVM_INFO @ 405: reporter [RegModel] Wrote register via map reg_model.reg_map: reg_model.tdr=0xaa
# UVM_INFO my_reg_cb_seq.svh(206) @ 405: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, TDR, TDR WRITE] write value of TDR: 000000aa
# UVM_INFO my_reg_cb_seq.svh(209) @ 405: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, DESIRED VALUE AFTER WRITING TDR] desired value of ISR: 0000000000000040
# UVM_INFO my_reg_cb_seq.svh(212) @ 405: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, MIRRORED VALUE AFTER WRITING TDR] mirrored value of ISR: 0000000000000040
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh(2867) @ 405: reporter [RegModel] Peeked register "reg_model.isr": 'h0000000000000020
# UVM_INFO my_reg_cb_seq.svh(216) @ 405: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, AFTER WRITING TDR] real value of ISR: 00000020
# UVM_INFO my_monitor.svh(46) @ 415: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c28, data: 000000aa, wdata 000000aa rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 415: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c28, data=aa
# UVM_INFO my_adapter.svh(39) @ 415: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c28, data 00000000000000aa, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 415: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.tdr: value='haa : updated value = 'haa
# UVM_INFO my_reg_cb_seq.svh(221) @ 435: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB ISR, WRITE 1 TO TC AND RXNE BITS(BIT 6 AND BIT 5)] 
# UVM_INFO my_adapter.svh(21) @ 435: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_monitor.svh(46) @ 435: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c28, data: 000000aa, wdata 000000aa rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 435: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c28, data=aa
# UVM_INFO my_adapter.svh(39) @ 435: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c28, data 00000000000000aa, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 435: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.tdr: value='haa : updated value = 'haa
# UVM_INFO my_monitor.svh(46) @ 455: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 455: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 455: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 455: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_driver.svh(56) @ 465: uvm_test_top.reg_env.agent.driver [driver] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 465: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 465: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO @ 465: reporter [RegModel] Wrote register via map reg_model.reg_map: reg_model.isr=0x60
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh(2867) @ 465: reporter [RegModel] Peeked register "reg_model.isr": 'h0000000000000060
# UVM_INFO my_reg_cb_seq.svh(225) @ 465: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, AFTER WRITE] real value of CR1: 00000060
# UVM_INFO my_monitor.svh(46) @ 475: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 475: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 475: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 475: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_reg_cb_seq.svh(230) @ 495: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB ICR, WRITE 1 TO TCCF BIT(BIT 6)] 
# UVM_INFO my_adapter.svh(21) @ 495: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c20, data=40
# UVM_INFO my_monitor.svh(46) @ 495: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c1c, data: 00000060, wdata 00000060 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 495: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c1c, data=60
# UVM_INFO my_adapter.svh(39) @ 495: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c1c, data 0000000000000060, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 495: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.isr: value='h60 : updated value = 'h60
# UVM_INFO my_monitor.svh(46) @ 515: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c20, data: 00000040, wdata 00000040 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 515: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c20, data=40
# UVM_INFO my_adapter.svh(39) @ 515: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c20, data 0000000000000040, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 515: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.icr: value='h40 : updated value = 'h40
# UVM_INFO my_driver.svh(56) @ 525: uvm_test_top.reg_env.agent.driver [driver] cmd: 1, addr: 40004c20, data: 00000040, wdata 00000040 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 525: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c20, data=40
# UVM_INFO my_adapter.svh(39) @ 525: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c20, data 0000000000000040, kind 00000001
# UVM_INFO @ 525: reporter [RegModel] Wrote register via map reg_model.reg_map: reg_model.icr=0x40
# UVM_INFO my_reg_cb_seq.svh(235) @ 525: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, DESIRED VALUE AFTER WRITING 1 TO TCCF BIT OF ICR] desired value of ISR: 0000000000000060
# UVM_INFO my_reg_cb_seq.svh(238) @ 525: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, ISR, MIRRORED VALUE AFTER WRITING 1 TO TCCF BIT OF ICR] mirrored value of ISR: 0000000000000060
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh(2867) @ 525: reporter [RegModel] Peeked register "reg_model.isr": 'h0000000000000020
# UVM_INFO my_reg_cb_seq.svh(241) @ 525: uvm_test_top.reg_env.agent.sequencer@@seq [REQ_SEQ_CB, PEEK, AFTER WRITING 1 TO TCCF BIT OF ICR] real value of ISR: 00000020
# UVM_INFO my_monitor.svh(46) @ 535: uvm_test_top.reg_env.agent.monitor [monitor] cmd: 1, addr: 40004c20, data: 00000040, wdata 00000040 rdata :000000aa
# 
# UVM_INFO my_adapter.svh(31) @ 535: reporter [ADAPTER- reg2bus] cmd=1, addr=40004c20, data=40
# UVM_INFO my_adapter.svh(39) @ 535: reporter [ADAPTER-bus2reg] bus2reg: addr 0000000040004c20, data 0000000000000040, kind 00000001
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 535: uvm_test_top.reg_env.predictor [REG_PREDICT] Observed WRITE transaction to register reg_model.icr: value='h40 : updated value = 'h40
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 545: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  196
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [ADAPTER- reg2bus]    43
# [ADAPTER-bus2reg]    34
# [CALL BACK]     4
# [DRIVER]     1
# [DUT-read]     6
# [MULTTST]     1
# [Questa UVM]     3
# [REG_PREDICT]    24
# [REQ_SEQ_CB ICR, WRITE 1 TO TCCF BIT(BIT 6)]     1
# [REQ_SEQ_CB ISR, WRITE 1 TO TC AND RXNE BITS(BIT 6 AND BIT 5)]     4
# [REQ_SEQ_CB RDR, AFTER WRITE 32'h000000AA]     1
# [REQ_SEQ_CB RQR, WRITE 1 TO RXFRQ BIT(BIT 3)]     1
# [REQ_SEQ_CB, ISR, AFTER READING RDR]     1
# [REQ_SEQ_CB, ISR, AFTER WRITE]     4
# [REQ_SEQ_CB, ISR, AFTER WRITING TDR]     1
# [REQ_SEQ_CB, ISR, DESIRED VALUE AFTER READING RDR]     1
# [REQ_SEQ_CB, ISR, DESIRED VALUE AFTER WRITING 1 TO RXFRQ BIT OF RQR]     1
# [REQ_SEQ_CB, ISR, DESIRED VALUE AFTER WRITING 1 TO TCCF BIT OF ICR]     1
# [REQ_SEQ_CB, ISR, DESIRED VALUE AFTER WRITING TDR]     1
# [REQ_SEQ_CB, ISR, MIRRORED VALUE AFTER READING RDR]     1
# [REQ_SEQ_CB, ISR, MIRRORED VALUE AFTER WRITING 1 TO RXFRQ BIT OF RQR]     1
# [REQ_SEQ_CB, ISR, MIRRORED VALUE AFTER WRITING 1 TO TCCF BIT OF ICR]     1
# [REQ_SEQ_CB, ISR, MIRRORED VALUE AFTER WRITING TDR]     1
# [REQ_SEQ_CB, PEEK, AFTER WRITING 1 TO RXFRQ BIT OF RQR]     1
# [REQ_SEQ_CB, PEEK, AFTER WRITING 1 TO TCCF BIT OF ICR]     1
# [REQ_SEQ_CB, RDR, RDR READ]     1
# [REQ_SEQ_CB, TDR, TDR WRITE]     1
# [RNTST]     1
# [RegModel]    18
# [Reset]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     2
# [driver]     9
# [monitor]    25
# 
# ** Note: $finish    : /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 545 ns  Iteration: 128  Instance: /top
# End time: 03:54:38 on Sep 27,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
End time: 03:54:38 on Sep 27,2025, Elapsed time: 0:00:12
*** Summary *********************************************
    qrun: Errors:   0, Warnings:   0
    vlog: Errors:   0, Warnings:   0
    vopt: Errors:   0, Warnings:   1
    vsim: Errors:   0, Warnings:   1
  Totals: Errors:   0, Warnings:   2
