Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Apr 19 01:34:42 2024
| Host         : P2-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WrapperBook_timing_summary_routed.rpt -pb WrapperBook_timing_summary_routed.pb -rpx WrapperBook_timing_summary_routed.rpx -warn_on_violation
| Design       : WrapperBook
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  13          
SYNTH-13   Warning           combinational multiplier                    4           
TIMING-16  Warning           Large setup violation                       142         
TIMING-18  Warning           Missing input or output delay               12          
TIMING-23  Warning           Combinational loop found                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1804)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5155)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (39)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1804)
---------------------------
 There are 1745 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: datarec/clock_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga2/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5155)
---------------------------------------------------
 There are 5155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (39)
----------------------
 There are 39 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.507    -1257.809                    142                  147        0.232        0.000                      0                  147        4.500        0.000                       0                    38  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.507    -1257.809                    142                  147        0.232        0.000                      0                  147        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          142  Failing Endpoints,  Worst Slack       -9.507ns,  Total Violation    -1257.809ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.507ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.687ns  (logic 13.986ns (74.843%)  route 4.701ns (25.157%))
  Logic Levels:           8  (DSP48E1=4 LUT2=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    22.324 r  vga2/address__1/P[17]
                         net (fo=9, routed)           0.813    23.136    vga2/Sprites/P[17]
    SLICE_X75Y86         LUT2 (Prop_lut2_I0_O)        0.124    23.260 r  vga2/Sprites/MemoryArray_reg_6_i_1/O
                         net (fo=2, routed)           0.928    24.188    vga2/Sprites/MemoryArray_reg_6_i_1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.551    14.973    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.682    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -24.188    
  -------------------------------------------------------------------
                         slack                                 -9.507    

Slack (VIOLATED) :        -9.478ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.654ns  (logic 13.986ns (74.974%)  route 4.668ns (25.026%))
  Logic Levels:           8  (DSP48E1=4 LUT2=1 LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    22.324 r  vga2/address__1/P[17]
                         net (fo=9, routed)           1.345    23.669    vga2/Sprites/P[17]
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124    23.793 r  vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.363    24.156    vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.547    14.969    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism              0.187    15.156    
                         clock uncertainty           -0.035    15.121    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.678    vga2/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -24.156    
  -------------------------------------------------------------------
                         slack                                 -9.478    

Slack (VIOLATED) :        -9.283ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.341ns  (logic 13.862ns (75.581%)  route 4.479ns (24.419%))
  Logic Levels:           7  (DSP48E1=4 LUT2=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    22.324 r  vga2/address__1/P[6]
                         net (fo=8, routed)           1.518    23.842    vga2/Sprites/P[6]
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.551    14.973    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.559    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -23.842    
  -------------------------------------------------------------------
                         slack                                 -9.283    

Slack (VIOLATED) :        -9.278ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 13.862ns (75.601%)  route 4.474ns (24.399%))
  Logic Levels:           7  (DSP48E1=4 LUT2=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    22.324 r  vga2/address__1/P[5]
                         net (fo=8, routed)           1.513    23.837    vga2/Sprites/P[5]
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.551    14.973    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.559    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -23.837    
  -------------------------------------------------------------------
                         slack                                 -9.278    

Slack (VIOLATED) :        -9.272ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.330ns  (logic 13.862ns (75.627%)  route 4.468ns (24.373%))
  Logic Levels:           7  (DSP48E1=4 LUT2=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.324 r  vga2/address__1/P[3]
                         net (fo=8, routed)           1.507    23.831    vga2/Sprites/P[3]
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.551    14.973    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.559    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                 -9.272    

Slack (VIOLATED) :        -9.272ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.329ns  (logic 13.862ns (75.628%)  route 4.467ns (24.372%))
  Logic Levels:           7  (DSP48E1=4 LUT2=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    22.324 r  vga2/address__1/P[7]
                         net (fo=8, routed)           1.507    23.830    vga2/Sprites/P[7]
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.551    14.973    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.559    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -23.830    
  -------------------------------------------------------------------
                         slack                                 -9.272    

Slack (VIOLATED) :        -9.259ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.317ns  (logic 13.862ns (75.678%)  route 4.455ns (24.322%))
  Logic Levels:           7  (DSP48E1=4 LUT2=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    22.324 r  vga2/address__1/P[10]
                         net (fo=8, routed)           1.495    23.818    vga2/Sprites/P[10]
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.551    14.973    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.559    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -23.818    
  -------------------------------------------------------------------
                         slack                                 -9.259    

Slack (VIOLATED) :        -9.245ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.303ns  (logic 13.862ns (75.737%)  route 4.441ns (24.263%))
  Logic Levels:           7  (DSP48E1=4 LUT2=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    22.324 r  vga2/address__1/P[14]
                         net (fo=8, routed)           1.480    23.804    vga2/Sprites/P[14]
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.551    14.973    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.559    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -23.804    
  -------------------------------------------------------------------
                         slack                                 -9.245    

Slack (VIOLATED) :        -9.231ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.289ns  (logic 13.862ns (75.796%)  route 4.427ns (24.204%))
  Logic Levels:           7  (DSP48E1=4 LUT2=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    22.324 r  vga2/address__1/P[8]
                         net (fo=8, routed)           1.466    23.790    vga2/Sprites/P[8]
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.551    14.973    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.559    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -23.790    
  -------------------------------------------------------------------
                         slack                                 -9.231    

Slack (VIOLATED) :        -9.226ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.284ns  (logic 13.862ns (75.815%)  route 4.422ns (24.185%))
  Logic Levels:           7  (DSP48E1=4 LUT2=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.899     5.501    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.373 r  vga2/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.438    vga2/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.863 r  vga2/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=3, routed)           1.352    10.215    vga2/ImageData/colorAddr[3]
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  vga2/ImageData/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.177    10.516    vga2/ImageData/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  vga2/ImageData/address1_i_4/O
                         net (fo=1, routed)           0.546    11.186    vga2/final_ascii[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    16.256 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.817    17.073    vga2/address1_n_89
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    19.089 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.091    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.804 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.806    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    22.324 r  vga2/address__1/P[13]
                         net (fo=8, routed)           1.462    23.785    vga2/Sprites/P[13]
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.551    14.973    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.559    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -23.785    
  -------------------------------------------------------------------
                         slack                                 -9.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.507    vga2/clk_IBUF_BUFG
    SLICE_X75Y79         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y79         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156     1.804    vga2/pixCounter_reg_n_0_[0]
    SLICE_X75Y79         LUT2 (Prop_lut2_I0_O)        0.042     1.846 r  vga2/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga2/pixCounter[1]_i_1_n_0
    SLICE_X75Y79         FDRE                                         r  vga2/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.024    vga2/clk_IBUF_BUFG
    SLICE_X75Y79         FDRE                                         r  vga2/pixCounter_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X75Y79         FDRE (Hold_fdre_C_D)         0.107     1.614    vga2/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.507    vga2/clk_IBUF_BUFG
    SLICE_X75Y79         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y79         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156     1.804    vga2/pixCounter_reg_n_0_[0]
    SLICE_X75Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  vga2/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga2/pixCounter[0]_i_1_n_0
    SLICE_X75Y79         FDRE                                         r  vga2/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.024    vga2/clk_IBUF_BUFG
    SLICE_X75Y79         FDRE                                         r  vga2/pixCounter_reg[0]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X75Y79         FDRE (Hold_fdre_C_D)         0.091     1.598    vga2/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clock_reg/Q
                         net (fo=5, routed)           0.199     1.822    clock
    SLICE_X52Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.867 r  clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    clock_i_1__0_n_0
    SLICE_X52Y92         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.091     1.573    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (45.030%)  route 0.225ns (54.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.225     1.848    counter_reg_n_0_[0]
    SLICE_X52Y92         LUT2 (Prop_lut2_I0_O)        0.043     1.891 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    counter[1]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.107     1.589    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.297%)  route 0.225ns (54.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.225     1.848    counter_reg_n_0_[0]
    SLICE_X52Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.893 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    counter[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.092     1.574    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.381%)  route 0.447ns (70.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X75Y92         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.295     1.951    vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_sig_1
    SLICE_X72Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.996 r  vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.152     2.148    vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X2Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.907     2.072    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.593    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.689    vga2/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.226ns (34.207%)  route 0.435ns (65.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X79Y85         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=1, routed)           0.283     1.927    vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_sig_3
    SLICE_X81Y86         LUT4 (Prop_lut4_I3_O)        0.098     2.025 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.151     2.176    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X3Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.914     2.079    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.479     1.600    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.696    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.226ns (32.702%)  route 0.465ns (67.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X81Y82         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/Q
                         net (fo=1, routed)           0.219     1.862    vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_sig_5
    SLICE_X79Y83         LUT4 (Prop_lut4_I3_O)        0.098     1.960 r  vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.246     2.206    vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X3Y15         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.904     2.069    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y15         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism             -0.501     1.568    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.664    vga2/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.227ns (23.851%)  route 0.725ns (76.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.512    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X75Y86         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         FDCE (Prop_fdce_C_Q)         0.128     1.640 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=1, routed)           0.553     2.193    vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_sig_7
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.099     2.292 r  vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.172     2.464    vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.039    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.656    vga2/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             2.981ns  (arrival time - required time)
  Source:                 vga2/ImageData/MemoryArray_reg_1_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 2.016ns (62.860%)  route 1.191ns (37.140%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.632     1.552    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y14         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_1_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.137 r  vga2/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           0.478     2.614    vga2/colorAddr[7]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_D[7]_P[17])
                                                      0.587     3.201 r  vga2/address1/P[17]
                         net (fo=1, routed)           0.376     3.577    vga2/address1_n_88
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      0.331     3.908 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002     3.910    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      0.267     4.177 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.179    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      0.246     4.425 r  vga2/address__1/P[14]
                         net (fo=8, routed)           0.334     4.759    vga2/Sprites/P[14]
    RAMB36_X3Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.909     2.074    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.778    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           4.759    
  -------------------------------------------------------------------
                         slack                                  2.981    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  vga2/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  vga2/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13  vga2/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  vga2/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  vga2/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y79  vga2/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y79  vga2/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y79  vga2/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y79  vga2/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y79  vga2/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y79  vga2/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y79  vga2/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y79  vga2/pixCounter_reg[1]/C



