{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574199258357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574199258357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 14:34:18 2019 " "Processing started: Tue Nov 19 14:34:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574199258357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574199258357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10Nano_System -c DE10Nano_System " "Command: quartus_sta DE10Nano_System -c DE10Nano_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574199258357 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574199258385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574199258781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574199258782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574199258818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574199258818 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Nano_System.sdc " "Reading SDC File: 'DE10Nano_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1574199259299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 6 FPGA_CLK1_50 port " "Ignored filter at DE10Nano_System.sdc(6): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK1_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259301 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 7 FPGA_CLK2_50 port " "Ignored filter at DE10Nano_System.sdc(7): FPGA_CLK2_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK2_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259302 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 8 FPGA_CLK3_50 port " "Ignored filter at DE10Nano_System.sdc(8): FPGA_CLK3_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK3_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259302 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 9 HPS_I2C1_SCLK port " "Ignored filter at DE10Nano_System.sdc(9): HPS_I2C1_SCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"400.0 kHz\" \[get_ports HPS_I2C1_SCLK\] " "create_clock -period \"400.0 kHz\" \[get_ports HPS_I2C1_SCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259302 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 12 HPS_ENET_RX_CLK port " "Ignored filter at DE10Nano_System.sdc(12): HPS_ENET_RX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_RX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_RX_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259302 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 13 HPS_ENET_TX_CLK port " "Ignored filter at DE10Nano_System.sdc(13): HPS_ENET_TX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259303 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 14 HPS_SD_CLK port " "Ignored filter at DE10Nano_System.sdc(14): HPS_SD_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports HPS_SD_CLK\] " "create_clock -period \"50.0 MHz\"  \[get_ports HPS_SD_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259303 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 19 AD1939_MCLK port " "Ignored filter at DE10Nano_System.sdc(19): AD1939_MCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_MCLK\] " "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_MCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259303 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 20 AD1939_ADC_ABCLK port " "Ignored filter at DE10Nano_System.sdc(20): AD1939_ADC_ABCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_ADC_ABCLK\]  " "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_ADC_ABCLK\] " {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259303 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 21 AD1939_ADC_ALRCLK port " "Ignored filter at DE10Nano_System.sdc(21): AD1939_ADC_ALRCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period  \"0.192 MHz\" \[get_ports AD1939_ADC_ALRCLK\] " "create_clock -period  \"0.192 MHz\" \[get_ports AD1939_ADC_ALRCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259304 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 31 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10Nano_System.sdc(31): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 31 Argument <targets> is not an object ID " "Ignored create_clock at DE10Nano_System.sdc(31): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259304 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 32 altera_reserved_tdi port " "Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tdi could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 32 altera_reserved_tck clock " "Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tck could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 32 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259305 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 32 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(32): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 33 altera_reserved_tms port " "Ignored filter at DE10Nano_System.sdc(33): altera_reserved_tms could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 33 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(33): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259305 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 33 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(33): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 34 altera_reserved_tdo port " "Ignored filter at DE10Nano_System.sdc(34): altera_reserved_tdo could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 34 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(34): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259305 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 34 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(34): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 \$PLL_internal_clock clock " "Ignored filter at DE10Nano_System.sdc(67): \$PLL_internal_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 \$data_plane_clock clock " "Ignored filter at DE10Nano_System.sdc(67): \$data_plane_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_MCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_MCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 virtual_data_input_clock clock " "Ignored filter at DE10Nano_System.sdc(67): virtual_data_input_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK2_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK2_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK3_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK3_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 altera_reserved_tck clock " "Ignored filter at DE10Nano_System.sdc(67): altera_reserved_tck could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 HPS_I2C1_SCLK clock " "Ignored filter at DE10Nano_System.sdc(67): HPS_I2C1_SCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \}  " "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \} " {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259306 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 110 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_System.sdc(110): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259306 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 110 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(110): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259306 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 111 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(111): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 112 AD1939_ADC_ASDATA2 port " "Ignored filter at DE10Nano_System.sdc(112): AD1939_ADC_ASDATA2 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259307 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 112 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(112): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259307 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 113 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(113): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 114 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(114): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259307 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 114 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(114): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259308 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 115 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(115): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 116 HPS_SPIM_MISO port " "Ignored filter at DE10Nano_System.sdc(116): HPS_SPIM_MISO could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 116 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out clock " "Ignored filter at DE10Nano_System.sdc(116): u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259308 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 116 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(116): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259308 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 117 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(117): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 118 AD1939_spi_COUT port " "Ignored filter at DE10Nano_System.sdc(118): AD1939_spi_COUT could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259308 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 118 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(118): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259309 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 119 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(119): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 120 Audio_Mini_SWITCHES\[*\] port " "Ignored filter at DE10Nano_System.sdc(120): Audio_Mini_SWITCHES\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 120 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_System.sdc(120): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259309 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 120 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(120): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259309 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 121 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(121): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 122 KEY\[1\] port " "Ignored filter at DE10Nano_System.sdc(122): KEY\[1\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259309 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 122 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(122): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259310 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 123 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(123): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 124 HPS_UART_RX port " "Ignored filter at DE10Nano_System.sdc(124): HPS_UART_RX could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259310 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 124 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(124): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259310 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 125 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(125): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 126 HPS_I2C1_SDAT port " "Ignored filter at DE10Nano_System.sdc(126): HPS_I2C1_SDAT could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 126 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk clock " "Ignored filter at DE10Nano_System.sdc(126): u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259310 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 126 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(126): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259311 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 127 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(127): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 128 TPA6130_i2c_SCL port " "Ignored filter at DE10Nano_System.sdc(128): TPA6130_i2c_SCL could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259311 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 128 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(128): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259311 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 129 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(129): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 130 TPA6130_i2c_SDA port " "Ignored filter at DE10Nano_System.sdc(130): TPA6130_i2c_SDA could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259311 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 130 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(130): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259311 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 131 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(131): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 132 HPS_ENET_MDIO port " "Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_MDIO could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 132 HPS_ENET_RX_CLK clock " "Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_RX_CLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259312 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 132 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(132): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259312 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 133 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(133): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 134 HPS_ENET_RX_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(134): HPS_ENET_RX_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259312 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 134 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(134): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259312 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 135 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(135): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 136 HPS_ENET_RX_DV port " "Ignored filter at DE10Nano_System.sdc(136): HPS_ENET_RX_DV could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259313 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 136 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(136): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259313 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 137 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(137): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 138 HPS_SD_CMD port " "Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CMD could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 138 HPS_SD_CLK clock " "Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259313 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 138 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(138): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259313 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 139 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(139): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 140 HPS_SD_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(140): HPS_SD_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259314 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 140 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(140): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259314 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 141 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(141): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 164 AD1939_DAC_DBCLK port " "Ignored filter at DE10Nano_System.sdc(164): AD1939_DAC_DBCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259314 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 164 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(164): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259315 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 165 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(165): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 166 AD1939_DAC_DSDATA1 port " "Ignored filter at DE10Nano_System.sdc(166): AD1939_DAC_DSDATA1 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259315 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 166 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(166): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259315 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 167 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(167): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 168 AD1939_DAC_DLRCLK port " "Ignored filter at DE10Nano_System.sdc(168): AD1939_DAC_DLRCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259315 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 168 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(168): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259316 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 169 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(169): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 170 AD1939_spi_CCLK port " "Ignored filter at DE10Nano_System.sdc(170): AD1939_spi_CCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259316 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 170 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(170): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259316 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 171 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(171): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 172 AD1939_spi_CIN port " "Ignored filter at DE10Nano_System.sdc(172): AD1939_spi_CIN could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259316 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 172 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(172): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259316 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 173 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(173): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 174 AD1939_spi_CLATCH_n port " "Ignored filter at DE10Nano_System.sdc(174): AD1939_spi_CLATCH_n could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259317 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 174 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(174): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259317 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 175 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(175): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 176 HPS_SPIM_MOSI port " "Ignored filter at DE10Nano_System.sdc(176): HPS_SPIM_MOSI could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259317 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 176 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(176): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259317 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 177 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(177): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 178 HPS_SPIM_SS port " "Ignored filter at DE10Nano_System.sdc(178): HPS_SPIM_SS could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259318 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 178 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(178): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 179 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259318 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 179 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(179): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 180 Audio_Mini_LEDs\[*\] port " "Ignored filter at DE10Nano_System.sdc(180): Audio_Mini_LEDs\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259318 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 180 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(180): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259318 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 181 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(181): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 182 HPS_UART_TX port " "Ignored filter at DE10Nano_System.sdc(182): HPS_UART_TX could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 182 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259319 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 182 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(182): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259319 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 183 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(183): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 184 HPS_ENET_GTX_CLK port " "Ignored filter at DE10Nano_System.sdc(184): HPS_ENET_GTX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259319 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 184 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(184): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259319 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 185 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(185): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 186 HPS_ENET_MDC port " "Ignored filter at DE10Nano_System.sdc(186): HPS_ENET_MDC could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 186 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259319 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 186 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(186): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 187 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259320 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 187 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(187): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 188 HPS_ENET_TX_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(188): HPS_ENET_TX_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259320 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 188 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(188): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259320 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 189 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(189): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 190 HPS_ENET_TX_EN port " "Ignored filter at DE10Nano_System.sdc(190): HPS_ENET_TX_EN could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 190 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259320 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 190 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(190): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 191 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259320 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 191 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(191): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 192 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259321 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 192 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(192): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 193 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259321 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 193 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(193): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259321 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 194 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(194): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259321 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 195 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(195): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 203 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(203): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 203 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259321 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 203 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 204 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(204): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 204 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259322 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 204 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 205 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791 clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(205): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 205 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259322 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 205 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 206 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(206): u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 206 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$maxdelays " "set_max_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259322 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 206 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 207 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791 clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(207): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 207 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259323 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 207 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 209 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259323 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 209 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 210 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259323 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 210 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 211 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259323 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 211 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 212 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$mindelays " "set_min_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259324 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 212 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 213 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259324 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 213 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 278 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(278): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 278 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(278): soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 278 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259324 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 278 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <to> is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 279 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259324 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 279 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <to> is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 291 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(291): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 291 u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10Nano_System.sdc(291): u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 291 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259325 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 291 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 292 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574199259325 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 292 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574199259325 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574199259327 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574199259327 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574199259327 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574199259328 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574199259328 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574199259328 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1574199259335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199259335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199259337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199259338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199259338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199259339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199259339 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1574199259349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574199259377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574199260951 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574199261085 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574199261085 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574199261085 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574199261085 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574199261085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199261086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199261087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199261091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199261092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199261093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199261093 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1574199261101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574199261291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574199262217 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574199262288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574199262288 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574199262289 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574199262289 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574199262289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262291 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1574199262299 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574199262427 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574199262427 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574199262427 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574199262427 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574199262427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574199262430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574199263584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574199263584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 260 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 260 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1319 " "Peak virtual memory: 1319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574199263618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 14:34:23 2019 " "Processing ended: Tue Nov 19 14:34:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574199263618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574199263618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574199263618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574199263618 ""}
