#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Nov 27 16:20:48 2016
# Process ID: 2444
# Log file: C:/Users/mos28/Documents/xilinx proj/lab7/planAhead_run_1/planAhead.log
# Journal file: C:/Users/mos28/Documents/xilinx proj/lab7/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/mos28/Documents/xilinx proj/lab7/pa.fromNetlist.tcl}
# create_project -name lab7 -dir "C:/Users/mos28/Documents/xilinx proj/lab7/planAhead_run_1" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/mos28/Documents/xilinx proj/lab7/rc5dup.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/mos28/Documents/xilinx proj/lab7} }
# set_property target_constrs_file "Nexys4DDR_Master.ucf" [current_fileset -constrset]
Adding file 'C:/Users/mos28/Documents/xilinx proj/lab7/Nexys4DDR_Master.ucf' to fileset 'constrs_1'
# add_files [list {Nexys4DDR_Master.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rc5dup.ngc ...
WARNING:NetListWriters:298 - No output is written to rc5dup.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus key_gen_comp/Maccum_sReg_lut[31 : 0] on
   block rc5dup is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file rc5dup.edif ...
ngc2edif: Total memory usage is 97124 kilobytes

Parsing EDIF File [./planAhead_run_1/lab7.data/cache/rc5dup_ngc_zx.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/mos28/Documents/xilinx proj/lab7\planAhead_pid2444.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Nov 27 16:21:08 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
