// Seed: 2427122450
module module_0 (
    input supply1 id_0,
    input tri id_1
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4
);
  and primCall (id_3, id_2, id_0, id_4, id_1);
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6 = id_3;
  supply0 id_7 = -1;
endmodule
module module_3 (
    output supply1 id_0
);
  reg id_2, id_3;
  reg id_4, id_5;
  wire id_6;
  wire id_7;
  reg id_8 = id_4, id_9 = 1 && 1;
  reg id_10, id_11;
  bit id_12, id_13 = id_5;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_6,
      id_7,
      id_7
  );
  always_latch id_10 = id_13;
  wire id_14;
  always id_5 <= 1;
  wire id_15;
  assign id_12 = id_9;
  reg id_16, id_17;
  tri0 id_18 = 1, id_19, id_20;
  assign id_12 = id_17;
endmodule
