<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">Pins<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT4 (4390X) Implementation Specific</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p >Definitions for the pinout for each supported device. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcyhal__pin__gci__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__pin__gci__mapping__t">cyhal_pin_gci_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__pin__gci__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and GCI register.  <a href="group__group__hal__impl__pin__package.html#structcyhal__pin__gci__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__pin__gci__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga18b74339b94db203b1aa03752039848d"><td class="memItemLeft" align="right" valign="top"><a id="ga18b74339b94db203b1aa03752039848d" name="ga18b74339b94db203b1aa03752039848d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GCI_DIRECT_CONNECT</b>&#160;&#160;&#160;(0x7F)</td></tr>
<tr class="memdesc:ga18b74339b94db203b1aa03752039848d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direct pin connection. <br /></td></tr>
<tr class="separator:ga18b74339b94db203b1aa03752039848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf56f06dffa7f3505bd0e697a734f9bd"><td class="memItemLeft" align="right" valign="top"><a id="gacf56f06dffa7f3505bd0e697a734f9bd" name="gacf56f06dffa7f3505bd0e697a734f9bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GCI_PIN_MASK_2BITS</b>&#160;&#160;&#160;(0x03UL)</td></tr>
<tr class="memdesc:gacf56f06dffa7f3505bd0e697a734f9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">2-bit mask for GCI CC register <br /></td></tr>
<tr class="separator:gacf56f06dffa7f3505bd0e697a734f9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeeeb9e5a1d1827e8263c3a1806291f"><td class="memItemLeft" align="right" valign="top"><a id="ga3aeeeb9e5a1d1827e8263c3a1806291f" name="ga3aeeeb9e5a1d1827e8263c3a1806291f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GCI_PIN_MASK_4BITS</b>&#160;&#160;&#160;(0x0FUL)</td></tr>
<tr class="memdesc:ga3aeeeb9e5a1d1827e8263c3a1806291f"><td class="mdescLeft">&#160;</td><td class="mdescRight">4-bit mask for GCI CC register <br /></td></tr>
<tr class="separator:ga3aeeeb9e5a1d1827e8263c3a1806291f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gadbe9168dec346c75fc33b7fedb4d57aa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package.html#gadbe9168dec346c75fc33b7fedb4d57aa">cyhal_gpio_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package.html#ggadbe9168dec346c75fc33b7fedb4d57aaa3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF
, <br />
&#160;&#160;<b>PIN_GPIO_0</b> = 0x00
, <br />
&#160;&#160;<b>PIN_GPIO_1</b> = 0x01
, <br />
&#160;&#160;<b>PIN_GPIO_2</b> = 0x02
, <br />
&#160;&#160;<b>PIN_GPIO_3</b> = 0x03
, <br />
&#160;&#160;<b>PIN_GPIO_4</b> = 0x04
, <br />
&#160;&#160;<b>PIN_GPIO_5</b> = 0x05
, <br />
&#160;&#160;<b>PIN_GPIO_6</b> = 0x06
, <br />
&#160;&#160;<b>PIN_GPIO_7</b> = 0x07
, <br />
&#160;&#160;<b>PIN_GPIO_8</b> = 0x08
, <br />
&#160;&#160;<b>PIN_GPIO_9</b> = 0x09
, <br />
&#160;&#160;<b>PIN_GPIO_10</b> = 0x0A
, <br />
&#160;&#160;<b>PIN_GPIO_11</b> = 0x0B
, <br />
&#160;&#160;<b>PIN_GPIO_12</b> = 0x0C
, <br />
&#160;&#160;<b>PIN_GPIO_13</b> = 0x0D
, <br />
&#160;&#160;<b>PIN_GPIO_14</b> = 0x0E
, <br />
&#160;&#160;<b>PIN_GPIO_15</b> = 0x0F
, <br />
&#160;&#160;<b>PIN_GPIO_16</b> = 0x10
, <br />
&#160;&#160;<b>PIN_SDIO_CLK</b> = 0x11
, <br />
&#160;&#160;<b>PIN_SDIO_CMD</b> = 0x12
, <br />
&#160;&#160;<b>PIN_SDIO_DATA_0</b> = 0x13
, <br />
&#160;&#160;<b>PIN_SDIO_DATA_1</b> = 0x14
, <br />
&#160;&#160;<b>PIN_SDIO_DATA_2</b> = 0x15
, <br />
&#160;&#160;<b>PIN_SDIO_DATA_3</b> = 0x16
, <br />
&#160;&#160;<b>PIN_UART0_CTS</b> = 0x17
, <br />
&#160;&#160;<b>PIN_UART0_RTS</b> = 0x18
, <br />
&#160;&#160;<b>PIN_UART0_RXD</b> = 0x19
, <br />
&#160;&#160;<b>PIN_UART0_TXD</b> = 0x1A
, <br />
&#160;&#160;<b>PIN_PWM_0</b> = 0x1B
, <br />
&#160;&#160;<b>PIN_PWM_1</b> = 0x1C
, <br />
&#160;&#160;<b>PIN_PWM_2</b> = 0x1D
, <br />
&#160;&#160;<b>PIN_PWM_3</b> = 0x1E
, <br />
&#160;&#160;<b>PIN_PWM_4</b> = 0x1F
, <br />
&#160;&#160;<b>PIN_PWM_5</b> = 0x20
, <br />
&#160;&#160;<b>PIN_RF_SW_CTRL_5</b> = 0x21
, <br />
&#160;&#160;<b>PIN_RF_SW_CTRL_6</b> = 0x22
, <br />
&#160;&#160;<b>PIN_RF_SW_CTRL_7</b> = 0x23
, <br />
&#160;&#160;<b>PIN_RF_SW_CTRL_8</b> = 0x24
, <br />
&#160;&#160;<b>PIN_RF_SW_CTRL_9</b> = 0x25
, <br />
&#160;&#160;<b>PIN_SPI_0_MISO</b> = 0x26
, <br />
&#160;&#160;<b>PIN_SPI_0_CLK</b> = 0x27
, <br />
&#160;&#160;<b>PIN_SPI_0_MOSI</b> = 0x28
, <br />
&#160;&#160;<b>PIN_SPI_0_CS</b> = 0x29
, <br />
&#160;&#160;<b>PIN_I2C0_SDATA</b> = 0x2A
, <br />
&#160;&#160;<b>PIN_I2C0_CLK</b> = 0x2B
, <br />
&#160;&#160;<b>PIN_I2S_MCLK0</b> = 0x2C
, <br />
&#160;&#160;<b>PIN_I2S_SCLK0</b> = 0x2D
, <br />
&#160;&#160;<b>PIN_I2S_LRCLK0</b> = 0x2E
, <br />
&#160;&#160;<b>PIN_I2S_SDATAI0</b> = 0x2F
, <br />
&#160;&#160;<b>PIN_I2S_SDATAO0</b> = 0x30
, <br />
&#160;&#160;<b>PIN_I2S_SDATAO1</b> = 0x31
, <br />
&#160;&#160;<b>PIN_I2S_SDATAI1</b> = 0x32
, <br />
&#160;&#160;<b>PIN_I2S_MCLK1</b> = 0x33
, <br />
&#160;&#160;<b>PIN_I2S_SCLK1</b> = 0x34
, <br />
&#160;&#160;<b>PIN_I2S_LRCLK1</b> = 0x35
, <br />
&#160;&#160;<b>PIN_SPI_1_CLK</b> = 0x36
, <br />
&#160;&#160;<b>PIN_SPI_1_MISO</b> = 0x37
, <br />
&#160;&#160;<b>PIN_SPI_1_MOSI</b> = 0x38
, <br />
&#160;&#160;<b>PIN_SPI_1_CS</b> = 0x39
, <br />
&#160;&#160;<b>PIN_I2C1_CLK</b> = 0x3A
, <br />
&#160;&#160;<b>PIN_I2C1_SDATA</b> = 0x3B
<br />
 }</td></tr>
<tr class="memdesc:gadbe9168dec346c75fc33b7fedb4d57aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the package for the 43907.  <a href="group__group__hal__impl__pin__package.html#gadbe9168dec346c75fc33b7fedb4d57aa">More...</a><br /></td></tr>
<tr class="separator:gadbe9168dec346c75fc33b7fedb4d57aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a37ff188d57f8b1c22944d34014b9db"><td class="memItemLeft" align="right" valign="top"><a id="ga5a37ff188d57f8b1c22944d34014b9db" name="ga5a37ff188d57f8b1c22944d34014b9db"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package.html#ga5a37ff188d57f8b1c22944d34014b9db">cyhal_mux_sel_t</a> { <br />
&#160;&#160;<b>PIN_MUX_SEL_0</b> = 0
, <br />
&#160;&#160;<b>PIN_MUX_SEL_1</b> = 1
, <br />
&#160;&#160;<b>PIN_MUX_SEL_2</b> = 2
, <br />
&#160;&#160;<b>PIN_MUX_SEL_3</b> = 3
, <br />
&#160;&#160;<b>PIN_MUX_SEL_4</b> = 4
, <br />
&#160;&#160;<b>PIN_MUX_SEL_5</b> = 5
, <br />
&#160;&#160;<b>PIN_MUX_SEL_6</b> = 6
, <br />
&#160;&#160;<b>PIN_MUX_SEL_7</b> = 7
, <br />
&#160;&#160;<b>PIN_MUX_SEL_8</b> = 8
, <br />
&#160;&#160;<b>PIN_MUX_SEL_9</b> = 9
, <br />
&#160;&#160;<b>PIN_MUX_SEL_10</b> = 10
, <br />
&#160;&#160;<b>PIN_MUX_SEL_11</b> = 11
, <br />
&#160;&#160;<b>PIN_MUX_SEL_NA</b> = 12
<br />
 }</td></tr>
<tr class="memdesc:ga5a37ff188d57f8b1c22944d34014b9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for valid pin mux selection. <br /></td></tr>
<tr class="separator:ga5a37ff188d57f8b1c22944d34014b9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga44f5c6df37ff64aa44b9e3741afce662"><td class="memItemLeft" align="right" valign="top"><a id="ga44f5c6df37ff64aa44b9e3741afce662" name="ga44f5c6df37ff64aa44b9e3741afce662"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__pin__gci__mapping__t">cyhal_pin_gci_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_gci_map</b> [60]</td></tr>
<tr class="memdesc:ga44f5c6df37ff64aa44b9e3741afce662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin to GCI map LUT. <br /></td></tr>
<tr class="separator:ga44f5c6df37ff64aa44b9e3741afce662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d741f4e36f7797304be26786f84824"><td class="memItemLeft" align="right" valign="top"><a id="ga46d741f4e36f7797304be26786f84824" name="ga46d741f4e36f7797304be26786f84824"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_i2c_scl</b> [7]</td></tr>
<tr class="memdesc:ga46d741f4e36f7797304be26786f84824"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C_SCL pin map. <br /></td></tr>
<tr class="separator:ga46d741f4e36f7797304be26786f84824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f489b0b1134bc19ff76021565aa49a"><td class="memItemLeft" align="right" valign="top"><a id="ga27f489b0b1134bc19ff76021565aa49a" name="ga27f489b0b1134bc19ff76021565aa49a"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_i2c_sda</b> [7]</td></tr>
<tr class="memdesc:ga27f489b0b1134bc19ff76021565aa49a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C_SDA pin map. <br /></td></tr>
<tr class="separator:ga27f489b0b1134bc19ff76021565aa49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b26ebe82fcbc2d2ba7c9ee8a327410"><td class="memItemLeft" align="right" valign="top"><a id="gaa6b26ebe82fcbc2d2ba7c9ee8a327410" name="gaa6b26ebe82fcbc2d2ba7c9ee8a327410"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_i2s_mclk</b> [2]</td></tr>
<tr class="memdesc:gaa6b26ebe82fcbc2d2ba7c9ee8a327410"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S_MCLK pin map. <br /></td></tr>
<tr class="separator:gaa6b26ebe82fcbc2d2ba7c9ee8a327410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b36a21b9f30771b8e5e10e4acca5a5"><td class="memItemLeft" align="right" valign="top"><a id="ga32b36a21b9f30771b8e5e10e4acca5a5" name="ga32b36a21b9f30771b8e5e10e4acca5a5"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_i2s_sclk</b> [2]</td></tr>
<tr class="memdesc:ga32b36a21b9f30771b8e5e10e4acca5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S_SCLK pin map. <br /></td></tr>
<tr class="separator:ga32b36a21b9f30771b8e5e10e4acca5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7c3ec2ace6a7332842d9455900b21b"><td class="memItemLeft" align="right" valign="top"><a id="ga0e7c3ec2ace6a7332842d9455900b21b" name="ga0e7c3ec2ace6a7332842d9455900b21b"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_i2s_lrclk</b> [2]</td></tr>
<tr class="memdesc:ga0e7c3ec2ace6a7332842d9455900b21b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S_LRCLK pin map. <br /></td></tr>
<tr class="separator:ga0e7c3ec2ace6a7332842d9455900b21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6dd9b75c1828ca9c5c3a669e728c9a"><td class="memItemLeft" align="right" valign="top"><a id="ga4f6dd9b75c1828ca9c5c3a669e728c9a" name="ga4f6dd9b75c1828ca9c5c3a669e728c9a"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_i2s_sdatai</b> [2]</td></tr>
<tr class="memdesc:ga4f6dd9b75c1828ca9c5c3a669e728c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S_SDATAI pin map. <br /></td></tr>
<tr class="separator:ga4f6dd9b75c1828ca9c5c3a669e728c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb83c3049b934af9637e2b70198ac662"><td class="memItemLeft" align="right" valign="top"><a id="gafb83c3049b934af9637e2b70198ac662" name="gafb83c3049b934af9637e2b70198ac662"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_i2s_sdatao</b> [2]</td></tr>
<tr class="memdesc:gafb83c3049b934af9637e2b70198ac662"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S_SDATAO pin map. <br /></td></tr>
<tr class="separator:gafb83c3049b934af9637e2b70198ac662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34004d43e8bab2d2155ce2bc4217d81"><td class="memItemLeft" align="right" valign="top"><a id="gab34004d43e8bab2d2155ce2bc4217d81" name="gab34004d43e8bab2d2155ce2bc4217d81"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_sdio_clk</b> [1]</td></tr>
<tr class="memdesc:gab34004d43e8bab2d2155ce2bc4217d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO_CLK pin map. <br /></td></tr>
<tr class="separator:gab34004d43e8bab2d2155ce2bc4217d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536d7bce404ae94291a18c94a73ae797"><td class="memItemLeft" align="right" valign="top"><a id="ga536d7bce404ae94291a18c94a73ae797" name="ga536d7bce404ae94291a18c94a73ae797"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_sdio_cmd</b> [1]</td></tr>
<tr class="memdesc:ga536d7bce404ae94291a18c94a73ae797"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO_CMD pin map. <br /></td></tr>
<tr class="separator:ga536d7bce404ae94291a18c94a73ae797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770ef2f374d466b365a44a3e60eee838"><td class="memItemLeft" align="right" valign="top"><a id="ga770ef2f374d466b365a44a3e60eee838" name="ga770ef2f374d466b365a44a3e60eee838"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_sdio_data0</b> [1]</td></tr>
<tr class="memdesc:ga770ef2f374d466b365a44a3e60eee838"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO_DATA0 pin map. <br /></td></tr>
<tr class="separator:ga770ef2f374d466b365a44a3e60eee838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ceca85a7bd033e3888cb00bc8f03be"><td class="memItemLeft" align="right" valign="top"><a id="ga82ceca85a7bd033e3888cb00bc8f03be" name="ga82ceca85a7bd033e3888cb00bc8f03be"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_sdio_data1</b> [1]</td></tr>
<tr class="memdesc:ga82ceca85a7bd033e3888cb00bc8f03be"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO_DATA1 pin map. <br /></td></tr>
<tr class="separator:ga82ceca85a7bd033e3888cb00bc8f03be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b475fc8c010ea6ab9a3387b82fc31c9"><td class="memItemLeft" align="right" valign="top"><a id="ga0b475fc8c010ea6ab9a3387b82fc31c9" name="ga0b475fc8c010ea6ab9a3387b82fc31c9"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_sdio_data2</b> [1]</td></tr>
<tr class="memdesc:ga0b475fc8c010ea6ab9a3387b82fc31c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO_DATA2 pin map. <br /></td></tr>
<tr class="separator:ga0b475fc8c010ea6ab9a3387b82fc31c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409edcdf933f5bc1fd1e6d6a609874ec"><td class="memItemLeft" align="right" valign="top"><a id="ga409edcdf933f5bc1fd1e6d6a609874ec" name="ga409edcdf933f5bc1fd1e6d6a609874ec"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_sdio_data3</b> [1]</td></tr>
<tr class="memdesc:ga409edcdf933f5bc1fd1e6d6a609874ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO_DATA3 pin map. <br /></td></tr>
<tr class="separator:ga409edcdf933f5bc1fd1e6d6a609874ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c800b82498eade37eccd3d870e7b3a1"><td class="memItemLeft" align="right" valign="top"><a id="ga4c800b82498eade37eccd3d870e7b3a1" name="ga4c800b82498eade37eccd3d870e7b3a1"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_sdio_sep_int</b> [2]</td></tr>
<tr class="memdesc:ga4c800b82498eade37eccd3d870e7b3a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO_SEP_INT pin map. <br /></td></tr>
<tr class="separator:ga4c800b82498eade37eccd3d870e7b3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ef57a3c4be1c4cd8e7999bf9e78f5e"><td class="memItemLeft" align="right" valign="top"><a id="ga63ef57a3c4be1c4cd8e7999bf9e78f5e" name="ga63ef57a3c4be1c4cd8e7999bf9e78f5e"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_spi_clk</b> [5]</td></tr>
<tr class="memdesc:ga63ef57a3c4be1c4cd8e7999bf9e78f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_CLK pin map. <br /></td></tr>
<tr class="separator:ga63ef57a3c4be1c4cd8e7999bf9e78f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff83c40d7540f108ed4faf7499cfe56"><td class="memItemLeft" align="right" valign="top"><a id="ga0ff83c40d7540f108ed4faf7499cfe56" name="ga0ff83c40d7540f108ed4faf7499cfe56"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_spi_miso</b> [5]</td></tr>
<tr class="memdesc:ga0ff83c40d7540f108ed4faf7499cfe56"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_MISO pin map. <br /></td></tr>
<tr class="separator:ga0ff83c40d7540f108ed4faf7499cfe56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e20fa3cdb0f18dda1776983ea63030"><td class="memItemLeft" align="right" valign="top"><a id="ga46e20fa3cdb0f18dda1776983ea63030" name="ga46e20fa3cdb0f18dda1776983ea63030"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_spi_mosi</b> [5]</td></tr>
<tr class="memdesc:ga46e20fa3cdb0f18dda1776983ea63030"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_MOSI pin map. <br /></td></tr>
<tr class="separator:ga46e20fa3cdb0f18dda1776983ea63030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad759a1588eed92459de2090135375756"><td class="memItemLeft" align="right" valign="top"><a id="gad759a1588eed92459de2090135375756" name="gad759a1588eed92459de2090135375756"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_spi_cs</b> [5]</td></tr>
<tr class="memdesc:gad759a1588eed92459de2090135375756"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI_CS pin map. <br /></td></tr>
<tr class="separator:gad759a1588eed92459de2090135375756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ecc108ed45528e419df5ca9bbd8608b"><td class="memItemLeft" align="right" valign="top"><a id="ga1ecc108ed45528e419df5ca9bbd8608b" name="ga1ecc108ed45528e419df5ca9bbd8608b"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pwm_line</b> [42]</td></tr>
<tr class="memdesc:ga1ecc108ed45528e419df5ca9bbd8608b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM_LINE pin map. <br /></td></tr>
<tr class="separator:ga1ecc108ed45528e419df5ca9bbd8608b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f3d25e3a8cb8fc1fe529012968b258"><td class="memItemLeft" align="right" valign="top"><a id="gaa6f3d25e3a8cb8fc1fe529012968b258" name="gaa6f3d25e3a8cb8fc1fe529012968b258"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_uart_cts</b> [3]</td></tr>
<tr class="memdesc:gaa6f3d25e3a8cb8fc1fe529012968b258"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_CTS pin map. <br /></td></tr>
<tr class="separator:gaa6f3d25e3a8cb8fc1fe529012968b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00ec84fab993eadeb820063b2f7dc63"><td class="memItemLeft" align="right" valign="top"><a id="gab00ec84fab993eadeb820063b2f7dc63" name="gab00ec84fab993eadeb820063b2f7dc63"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_uart_rts</b> [3]</td></tr>
<tr class="memdesc:gab00ec84fab993eadeb820063b2f7dc63"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_RTS pin map. <br /></td></tr>
<tr class="separator:gab00ec84fab993eadeb820063b2f7dc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae202bb14620fc9d322323b31f8fbf820"><td class="memItemLeft" align="right" valign="top"><a id="gae202bb14620fc9d322323b31f8fbf820" name="gae202bb14620fc9d322323b31f8fbf820"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_uart_rx</b> [7]</td></tr>
<tr class="memdesc:gae202bb14620fc9d322323b31f8fbf820"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_RX pin map. <br /></td></tr>
<tr class="separator:gae202bb14620fc9d322323b31f8fbf820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd24eca3fa3828ea24d5f2342eacd031"><td class="memItemLeft" align="right" valign="top"><a id="gadd24eca3fa3828ea24d5f2342eacd031" name="gadd24eca3fa3828ea24d5f2342eacd031"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_uart_tx</b> [7]</td></tr>
<tr class="memdesc:gadd24eca3fa3828ea24d5f2342eacd031"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_TX pin map. <br /></td></tr>
<tr class="separator:gadd24eca3fa3828ea24d5f2342eacd031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d446085e01ff7fc0a9fbd2841a95379"><td class="memItemLeft" align="right" valign="top"><a id="ga1d446085e01ff7fc0a9fbd2841a95379" name="ga1d446085e01ff7fc0a9fbd2841a95379"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_usbpd_afc_tx_data</b> [1]</td></tr>
<tr class="memdesc:ga1d446085e01ff7fc0a9fbd2841a95379"><td class="mdescLeft">&#160;</td><td class="mdescRight">USBPD_AFC_TX pin map. <br /></td></tr>
<tr class="separator:ga1d446085e01ff7fc0a9fbd2841a95379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef8d8fa31d95ff4a1cd8638c0669666"><td class="memItemLeft" align="right" valign="top"><a id="ga4ef8d8fa31d95ff4a1cd8638c0669666" name="ga4ef8d8fa31d95ff4a1cd8638c0669666"></a>
const <a class="el" href="group__group__hal__impl__pin__package.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_usbpd_afc_tx_data_en</b> [1]</td></tr>
<tr class="memdesc:ga4ef8d8fa31d95ff4a1cd8638c0669666"><td class="mdescLeft">&#160;</td><td class="mdescRight">USBPD_AFC_TX_DATA_EN pin map. <br /></td></tr>
<tr class="separator:ga4ef8d8fa31d95ff4a1cd8638c0669666"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91" name="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The associated resource block number. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b" name="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The associated resource block's channel number. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a" name="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package.html#gadbe9168dec346c75fc33b7fedb4d57aa">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin. </td></tr>
<tr><td class="fieldtype">
<a id="a6b4b69acd5e3e648e4b02117f4b771a6" name="a6b4b69acd5e3e648e4b02117f4b771a6"></a><a class="el" href="group__group__hal__impl__pin__package.html#ga5a37ff188d57f8b1c22944d34014b9db">cyhal_mux_sel_t</a></td>
<td class="fieldname">
function</td>
<td class="fielddoc">
The pin function index value. </td></tr>
</table>

</div>
</div>
<a name="structcyhal__pin__gci__mapping__t" id="structcyhal__pin__gci__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__pin__gci__mapping__t">&#9670;&nbsp;</a></span>cyhal_pin_gci_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_pin_gci_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a57a3096a76668081e94c38fb6ea0dac2" name="a57a3096a76668081e94c38fb6ea0dac2"></a>int8_t</td>
<td class="fieldname">
gci_chipcontrol_reg</td>
<td class="fielddoc">
The GCI ChipControl register. </td></tr>
<tr><td class="fieldtype">
<a id="ace900f3c94339d6fcf9c15000e234cbb" name="ace900f3c94339d6fcf9c15000e234cbb"></a>int8_t</td>
<td class="fieldname">
gci_chipcontrol_pos</td>
<td class="fielddoc">
The GCI ChipControl register shift. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gadbe9168dec346c75fc33b7fedb4d57aa" name="gadbe9168dec346c75fc33b7fedb4d57aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe9168dec346c75fc33b7fedb4d57aa">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package.html#gadbe9168dec346c75fc33b7fedb4d57aa">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the package for the 43907. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggadbe9168dec346c75fc33b7fedb4d57aaa3dbd1016ea99d087d747530418b89a01" name="ggadbe9168dec346c75fc33b7fedb4d57aaa3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p >No Connect/Invalid Pin. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
