Starting Command: write_vectors 

INFO (TDA-005): Command Line Invocation: 
            write_vectors -language verilog -inexperiment rca_atpg -testmode FULLSCAN -scanformat parallel -workdir /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts -stdout summary  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 20.12-s002_1, built Feb 26 2021 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/logs/log_write_vectors_FULLSCAN_rca_atpg_032724195047-935825000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Wednesday Mar 27 19:50:47 2024  IST
            Host machine is centos.localdomain, x86_64 running Linux 4.18.0-408.el8.x86_64.
            This job is process number 449358.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts
            -TESTMODE FULLSCAN

            -INEXPERIMENT rca_atpg
            -LOGFILE /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/logs/log_write_vectors_FULLSCAN_rca_atpg_032724195047-935825000
            -STDOUT summary
            -scanformat parallel
          + -language verilog
[end TDA_009]
INFO (TFW-117): Modus checked out a Modus_Test license.  [end TFW_117] 
INFO (TVE-001): Verilog write vectors started.   [end TVE_001] 
INFO (TVE-103): There was no specified TEST offset for this clock 'pin clk_i'.  A default clock offset of 8.000000 ns will be used.   [end TVE_103] 
INFO (TVE-103): There was no specified SCAN offset for this clock 'pin clk_i'.  A default clock offset of 16.000000 ns will be used.   [end TVE_103] 
INFO (TVE-004): Reading test section 1.1.  Test section type equals scan.   [end TVE_004] 
INFO (TVE-003): Verilog write vectors output file will be: /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/verilog/cycleMap.FULLSCAN.rca_atpg.   [end TVE_003] 
INFO (TVE-003): Verilog write vectors output file will be: /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/verilog/VER.FULLSCAN.rca_atpg.data.scan.ex1.ts1.verilog.   [end TVE_003] 
INFO (TVE-005): Created 14 total cycles, of which 4 are test cycles, 10 are scan cycles, 0 are dynamic timed cycles and 0 are dynamic cycles that are not timed.   [end TVE_005] 
INFO (TVE-008): Created 5 total measures, of which 0 are PO measures and 5 are SO (Scan Out) measures.  [end TVE_008] 
INFO (TVE-004): Reading test section 1.2.  Test section type equals logic.   [end TVE_004] 
INFO (TVE-003): Verilog write vectors output file will be: /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/verilog/VER.FULLSCAN.rca_atpg.data.logic.ex1.ts2.verilog.   [end TVE_003] 
INFO (TVE-005): Created 43 total cycles, of which 13 are test cycles, 30 are scan cycles, 0 are dynamic timed cycles and 0 are dynamic cycles that are not timed.   [end TVE_005] 
INFO (TVE-008): Created 55 total measures, of which 30 are PO measures and 25 are SO (Scan Out) measures.  [end TVE_008] 
INFO (TVE-003): Verilog write vectors output file will be: /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/verilog/VER.FULLSCAN.rca_atpg.mainsim.v.   [end TVE_003] 

INFO (TVE-050):         TEST SEQUENCE COVERAGE ESTIMATE REPORT  
    Test       | Global   | Global   | Global   | Global   | Global   | Global   | Sequence   | Overlapped | Total      | 
    Sequence   | Static   | Static   | Static   | Dynamic  | Dynamic  | Dynamic  | Cycle      | Cycle      | Cycle      | 
               | Total    | Delta    | Adjusted | Total    | Delta    | Adjusted | Count      | Count      | Count      | 
               | Coverage | Coverage | Total    | Coverage | Coverage | Total    |            |            |            | 
               |          |          | Coverage |          |          | Coverage |            |            |            | 
     1.1.1.1.1 |  0.00    |  0.00    |  0.00    |  0.00    |  0.00    |  0.00    |          1 |          0 |          1 |
     1.1.1.2.1 |  26.58   |  0.00    |  26.58   |  0.00    |  0.00    |  0.00    |         13 |          0 |         14 |
     1.2.1.1.1 |  26.58   |  0.00    |  26.58   |  0.00    |  0.00    |  0.00    |          1 |          0 |         15 |
     1.2.1.2.1 |  49.37   |  22.78   |  49.37   |  0.00    |  0.00    |  0.00    |         13 |          6 |         28 |
     1.2.1.2.2 |  86.71   |  37.34   |  86.71   |  0.00    |  0.00    |  0.00    |          7 |          6 |         35 |
     1.2.1.2.3 |  90.51   |  3.80    |  90.51   |  0.00    |  0.00    |  0.00    |          7 |          6 |         42 |
     1.2.1.2.4 |  97.47   |  6.96    |  97.47   |  0.00    |  0.00    |  0.00    |          7 |          6 |         49 |
     1.2.1.2.5 |  100.00   |  2.53    |  100.00   |  0.00    |  0.00    |  0.00    |          8 |          0 |         57 |
  [end TVE_050] 

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            5,865,280  bytes

                      CPU Time =    0:00:00.00
                  Elapsed Time =    0:00:00.53                    [end TDA_001]

     Date Ended:  Wednesday Mar 27 19:50:48 2024  IST

INFO (TVE-002): Verilog write vectors has completed.   [end TVE_002] 
INFO (TFW-119): Modus checked in a Modus_Test license.  [end TFW_119] 



-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TFW-117): Modus checked out a Modus_Test license.   
      1 INFO (TFW-119): Modus checked in a Modus_Test license.   
      1 INFO (TVE-001): Verilog write vectors started.    
      1 INFO (TVE-002): Verilog write vectors has completed.    
      4 INFO (TVE-003): Verilog write vectors output file will be: /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/verilog/cycleMap.FULLSCAN.rca_atpg.    
      2 INFO (TVE-004): Reading test section 1.1.  Test section type equals scan.    
      2 INFO (TVE-005): Created 14 total cycles, of which 4 are test cycles, 10 are scan cycles, 0 are dynamic timed cycles and 0 are dynamic cycles that are not timed.    
      2 INFO (TVE-008): Created 5 total measures, of which 0 are PO measures and 5 are SO (Scan Out) measures.   
      1 INFO (TVE-050):         TEST SEQUENCE COVERAGE ESTIMATE REPORT  
      2 INFO (TVE-103): There was no specified TEST offset for this clock 'pin clk_i'.  A default clock offset of 8.000000 ns will be used.    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
