Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/ --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.sopcinfo --report-file=html:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.html --report-file=sip:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/Nios2.sip --report-file=csv:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.csv --report-file=spd:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.spd --report-file=cmp:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.cmp --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C6 --system-info=DEVICE_SPEEDGRADE=6_H6 --component-file=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.qsys
Progress: Loading Lab1_DE10/Nios2.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding JUART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JUART
Progress: Adding PIO_LED [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIO_LED
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Nios2.JUART: Interrupt sender JUART.irq is not connected to an interrupt receiver
Info: Nios2: Generating Nios2 "Nios2" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 16 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 34 connections
Info: merlin_domain_transform: After transform: 22 modules, 88 connections
Info: merlin_router_transform: After transform: 28 modules, 106 connections
Info: reset_adaptation_transform: After transform: 29 modules, 108 connections
Info: merlin_network_to_switch_transform: After transform: 40 modules, 136 connections
Info: merlin_mm_transform: After transform: 40 modules, 136 connections
Info: merlin_interrupt_mapper_transform: After transform: 41 modules, 139 connections
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: CPU: Starting RTL generation for module 'Nios2_CPU'
Info: CPU:   Generation command is [exec K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I K:/quartusii/quartus/common/ip/altera/common/perl/5.8.3 -I K:/quartusii/quartus/sopc_builder/bin/europa -I K:/quartusii/quartus/sopc_builder/bin/perl_lib -I K:/quartusii/quartus/sopc_builder/bin -I K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2 -I K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2 -- K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios2_CPU --dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0001_CPU_gen/ --quartus_dir=K:/quartusii/quartus --vhdl --config=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0001_CPU_gen//Nios2_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0001_CPU_gen/    --bogus  ]
Info: CPU: # 2026.03.01 12:54:07 (*) Starting Nios II generation
Info: CPU: # 2026.03.01 12:54:07 (*)   Checking for plaintext license.
Info: CPU: # 2026.03.01 12:54:08 (*)   Couldn't query license setup in Quartus directory K:/quartusii/quartus
Info: CPU: # 2026.03.01 12:54:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2026.03.01 12:54:08 (*)   Plaintext license not found.
Info: CPU: # 2026.03.01 12:54:08 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2026.03.01 12:54:08 (*)   Elaborating CPU configuration settings
Info: CPU: # 2026.03.01 12:54:08 (*)   Creating all objects for CPU
Info: CPU: # 2026.03.01 12:54:09 (*)   Creating 'C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0001_CPU_gen//Nios2_CPU_nios2_waves.do'
Info: CPU: # 2026.03.01 12:54:09 (*)   Generating RTL from CPU objects
Info: CPU: # 2026.03.01 12:54:09 (*)   Creating plain-text RTL
Info: CPU: # 2026.03.01 12:54:12 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'Nios2_CPU'
Info: CPU: "Nios2" instantiated altera_nios2_qsys "CPU"
Info: RAM: Starting RTL generation for module 'Nios2_RAM'
Info: RAM:   Generation command is [exec K:/quartusii/quartus/bin/perl/bin/perl.exe -I K:/quartusii/quartus/common/ip/altera/common/perl/5.8.3 -I K:/quartusii/quartus/sopc_builder/bin/europa -I K:/quartusii/quartus/sopc_builder/bin/perl_lib -I K:/quartusii/quartus/sopc_builder/bin -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2_RAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0002_RAM_gen/ --quartus_dir=K:/quartusii/quartus --vhdl --config=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0002_RAM_gen//Nios2_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0002_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'Nios2_RAM'
Info: RAM: "Nios2" instantiated altera_avalon_onchip_memory2 "RAM"
Info: JUART: Starting RTL generation for module 'Nios2_JUART'
Info: JUART:   Generation command is [exec K:/quartusii/quartus/bin/perl/bin/perl.exe -I K:/quartusii/quartus/common/ip/altera/common/perl/5.8.3 -I K:/quartusii/quartus/sopc_builder/bin/europa -I K:/quartusii/quartus/sopc_builder/bin/perl_lib -I K:/quartusii/quartus/sopc_builder/bin -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_JUART --dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0003_JUART_gen/ --quartus_dir=K:/quartusii/quartus --vhdl --config=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0003_JUART_gen//Nios2_JUART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0003_JUART_gen/  ]
Info: JUART: Done RTL generation for module 'Nios2_JUART'
Info: JUART: "Nios2" instantiated altera_avalon_jtag_uart "JUART"
Info: PIO_LED: Starting RTL generation for module 'Nios2_PIO_LED'
Info: PIO_LED:   Generation command is [exec K:/quartusii/quartus/bin/perl/bin/perl.exe -I K:/quartusii/quartus/common/ip/altera/common/perl/5.8.3 -I K:/quartusii/quartus/sopc_builder/bin/europa -I K:/quartusii/quartus/sopc_builder/bin/perl_lib -I K:/quartusii/quartus/sopc_builder/bin -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_LED --dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0004_PIO_LED_gen/ --quartus_dir=K:/quartusii/quartus --vhdl --config=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0004_PIO_LED_gen//Nios2_PIO_LED_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0004_PIO_LED_gen/  ]
Info: PIO_LED: Done RTL generation for module 'Nios2_PIO_LED'
Info: PIO_LED: "Nios2" instantiated altera_avalon_pio "PIO_LED"
Info: CPU_instruction_master_translator: "Nios2" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "Nios2" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "Nios2" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Nios2" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model Nios2_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Nios2" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning: Parallel compilation is not licensed and has been disabled
Info: addr_router: "Nios2" instantiated altera_merlin_router "addr_router"
Warning: Parallel compilation is not licensed and has been disabled
Info: id_router: "Nios2" instantiated altera_merlin_router "id_router"
Info: rst_controller: "Nios2" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_demux: Generated simulation model Nios2_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "Nios2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_mux: Generated simulation model Nios2_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "Nios2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_demux: Generated simulation model Nios2_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "Nios2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_mux: Generated simulation model Nios2_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "Nios2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: irq_mapper: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: irq_mapper: Generated simulation model Nios2_irq_mapper.vho
Info: irq_mapper: "Nios2" instantiated altera_irq_mapper "irq_mapper"
Info: Nios2: Done Nios2" with 18 modules, 99 files, 4072731 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.spd --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.spd --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	12 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/ --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/ --report-file=bsf:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C6 --system-info=DEVICE_SPEEDGRADE=6_H6 --component-file=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.qsys
Progress: Loading Lab1_DE10/Nios2.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding JUART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JUART
Progress: Adding PIO_LED [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIO_LED
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Nios2.JUART: Interrupt sender JUART.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/ --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.sopcinfo --report-file=html:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.html --report-file=qip:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/synthesis/Nios2.qip --report-file=cmp:C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C6 --system-info=DEVICE_SPEEDGRADE=6_H6 --component-file=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2.qsys --language=VERILOG
Progress: Loading Lab1_DE10/Nios2.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding JUART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JUART
Progress: Adding PIO_LED [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIO_LED
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Nios2.JUART: Interrupt sender JUART.irq is not connected to an interrupt receiver
Info: Nios2: Generating Nios2 "Nios2" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 16 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 34 connections
Info: merlin_domain_transform: After transform: 22 modules, 88 connections
Info: merlin_router_transform: After transform: 28 modules, 106 connections
Info: reset_adaptation_transform: After transform: 29 modules, 108 connections
Info: merlin_network_to_switch_transform: After transform: 40 modules, 136 connections
Info: merlin_mm_transform: After transform: 40 modules, 136 connections
Info: merlin_interrupt_mapper_transform: After transform: 41 modules, 139 connections
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios2: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: CPU: Starting RTL generation for module 'Nios2_CPU'
Info: CPU:   Generation command is [exec K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I K:/quartusii/quartus/common/ip/altera/common/perl/5.8.3 -I K:/quartusii/quartus/sopc_builder/bin/europa -I K:/quartusii/quartus/sopc_builder/bin/perl_lib -I K:/quartusii/quartus/sopc_builder/bin -I K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2 -I K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2 -- K:/quartusii/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios2_CPU --dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0035_CPU_gen/ --quartus_dir=K:/quartusii/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0035_CPU_gen//Nios2_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2026.03.01 12:54:34 (*) Starting Nios II generation
Info: CPU: # 2026.03.01 12:54:34 (*)   Checking for plaintext license.
Info: CPU: # 2026.03.01 12:54:35 (*)   Couldn't query license setup in Quartus directory K:/quartusii/quartus
Info: CPU: # 2026.03.01 12:54:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2026.03.01 12:54:35 (*)   Plaintext license not found.
Info: CPU: # 2026.03.01 12:54:35 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2026.03.01 12:54:35 (*)   Elaborating CPU configuration settings
Info: CPU: # 2026.03.01 12:54:35 (*)   Creating all objects for CPU
Info: CPU: # 2026.03.01 12:54:36 (*)   Generating RTL from CPU objects
Info: CPU: # 2026.03.01 12:54:36 (*)   Creating plain-text RTL
Info: CPU: # 2026.03.01 12:54:38 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'Nios2_CPU'
Info: CPU: "Nios2" instantiated altera_nios2_qsys "CPU"
Info: RAM: Starting RTL generation for module 'Nios2_RAM'
Info: RAM:   Generation command is [exec K:/quartusii/quartus/bin/perl/bin/perl.exe -I K:/quartusii/quartus/common/ip/altera/common/perl/5.8.3 -I K:/quartusii/quartus/sopc_builder/bin/europa -I K:/quartusii/quartus/sopc_builder/bin/perl_lib -I K:/quartusii/quartus/sopc_builder/bin -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2_RAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0036_RAM_gen/ --quartus_dir=K:/quartusii/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0036_RAM_gen//Nios2_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'Nios2_RAM'
Info: RAM: "Nios2" instantiated altera_avalon_onchip_memory2 "RAM"
Info: JUART: Starting RTL generation for module 'Nios2_JUART'
Info: JUART:   Generation command is [exec K:/quartusii/quartus/bin/perl/bin/perl.exe -I K:/quartusii/quartus/common/ip/altera/common/perl/5.8.3 -I K:/quartusii/quartus/sopc_builder/bin/europa -I K:/quartusii/quartus/sopc_builder/bin/perl_lib -I K:/quartusii/quartus/sopc_builder/bin -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_JUART --dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0037_JUART_gen/ --quartus_dir=K:/quartusii/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0037_JUART_gen//Nios2_JUART_component_configuration.pl  --do_build_sim=0  ]
Info: JUART: Done RTL generation for module 'Nios2_JUART'
Info: JUART: "Nios2" instantiated altera_avalon_jtag_uart "JUART"
Info: PIO_LED: Starting RTL generation for module 'Nios2_PIO_LED'
Info: PIO_LED:   Generation command is [exec K:/quartusii/quartus/bin/perl/bin/perl.exe -I K:/quartusii/quartus/common/ip/altera/common/perl/5.8.3 -I K:/quartusii/quartus/sopc_builder/bin/europa -I K:/quartusii/quartus/sopc_builder/bin/perl_lib -I K:/quartusii/quartus/sopc_builder/bin -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartusii/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_LED --dir=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0038_PIO_LED_gen/ --quartus_dir=K:/quartusii/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_2715437256845529677.dir/0038_PIO_LED_gen//Nios2_PIO_LED_component_configuration.pl  --do_build_sim=0  ]
Info: PIO_LED: Done RTL generation for module 'Nios2_PIO_LED'
Info: PIO_LED: "Nios2" instantiated altera_avalon_pio "PIO_LED"
Info: CPU_instruction_master_translator: "Nios2" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "Nios2" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "Nios2" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Nios2" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Nios2" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Nios2" instantiated altera_merlin_router "addr_router"
Info: id_router: "Nios2" instantiated altera_merlin_router "id_router"
Info: rst_controller: "Nios2" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Nios2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "Nios2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "Nios2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "Nios2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "Nios2" instantiated altera_irq_mapper "irq_mapper"
Info: Nios2: Done Nios2" with 18 modules, 62 files, 1332313 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
