

================================================================
== Vitis HLS Report for 'LinearContrastStretching'
================================================================
* Date:           Sat Apr  6 10:44:01 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        image_linear_contrast
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_LinearContrastStretching_Pipeline_VITIS_LOOP_27_1_fu_145  |LinearContrastStretching_Pipeline_VITIS_LOOP_27_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    156|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    6|   11059|   7861|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    224|    -|
|Register         |        -|    -|     397|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    6|   11456|   8241|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    2|      10|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |grp_LinearContrastStretching_Pipeline_VITIS_LOOP_27_1_fu_145  |LinearContrastStretching_Pipeline_VITIS_LOOP_27_1  |        0|   6|  9059|  5841|    0|
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|   340|   552|    0|
    |image_in_m_axi_U                                              |image_in_m_axi                                     |        4|   0|   830|   734|    0|
    |image_out_m_axi_U                                             |image_out_m_axi                                    |        4|   0|   830|   734|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                   |        8|   6| 11059|  7861|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |sub10_fu_214_p2  |         -|   0|  0|  39|          32|          32|
    |sub12_fu_219_p2  |         -|   0|  0|  39|          32|          32|
    |sub4_fu_204_p2   |         -|   0|  0|  39|          32|          32|
    |sub6_fu_209_p2   |         -|   0|  0|  39|          32|          32|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0| 156|         128|         128|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  81|         17|    1|         17|
    |image_in_ARADDR     |  14|          3|   32|         96|
    |image_in_ARLEN      |  14|          3|   32|         96|
    |image_in_ARVALID    |  14|          3|    1|          3|
    |image_in_RREADY     |   9|          2|    1|          2|
    |image_in_blk_n_AR   |   9|          2|    1|          2|
    |image_out_AWADDR    |  14|          3|   32|         96|
    |image_out_AWLEN     |  14|          3|   32|         96|
    |image_out_AWVALID   |  14|          3|    1|          3|
    |image_out_BREADY    |  14|          3|    1|          3|
    |image_out_WVALID    |   9|          2|    1|          2|
    |image_out_blk_n_AW  |   9|          2|    1|          2|
    |image_out_blk_n_B   |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 224|         48|  137|        420|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  16|   0|   16|          0|
    |grp_LinearContrastStretching_Pipeline_VITIS_LOOP_27_1_fu_145_ap_start_reg  |   1|   0|    1|          0|
    |high_new_threshold_read_reg_230                                            |  32|   0|   32|          0|
    |high_threshold_read_reg_243                                                |  32|   0|   32|          0|
    |image_length_read_reg_256                                                  |  32|   0|   32|          0|
    |low_new_threshold_read_reg_237                                             |  32|   0|   32|          0|
    |low_threshold_read_reg_250                                                 |  32|   0|   32|          0|
    |max_value_read_reg_224                                                     |  32|   0|   32|          0|
    |sub10_reg_295                                                              |  32|   0|   32|          0|
    |sub12_reg_300                                                              |  32|   0|   32|          0|
    |sub4_reg_285                                                               |  32|   0|   32|          0|
    |sub6_reg_290                                                               |  32|   0|   32|          0|
    |trunc_ln27_1_reg_269                                                       |  30|   0|   30|          0|
    |trunc_ln_reg_263                                                           |  30|   0|   30|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 397|   0|  397|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|s_axi_control_AWVALID     |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_AWREADY     |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_AWADDR      |   in|    7|       s_axi|                   control|        scalar|
|s_axi_control_WVALID      |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_WREADY      |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_WDATA       |   in|   32|       s_axi|                   control|        scalar|
|s_axi_control_WSTRB       |   in|    4|       s_axi|                   control|        scalar|
|s_axi_control_ARVALID     |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_ARREADY     |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_ARADDR      |   in|    7|       s_axi|                   control|        scalar|
|s_axi_control_RVALID      |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_RREADY      |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_RDATA       |  out|   32|       s_axi|                   control|        scalar|
|s_axi_control_RRESP       |  out|    2|       s_axi|                   control|        scalar|
|s_axi_control_BVALID      |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_BREADY      |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_BRESP       |  out|    2|       s_axi|                   control|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LinearContrastStretching|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_hs|  LinearContrastStretching|  return value|
|interrupt                 |  out|    1|  ap_ctrl_hs|  LinearContrastStretching|  return value|
|m_axi_image_out_AWVALID   |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWREADY   |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWADDR    |  out|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWID      |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWLEN     |  out|    8|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWSIZE    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWBURST   |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWLOCK    |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWCACHE   |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWPROT    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWQOS     |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWREGION  |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWUSER    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WVALID    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WREADY    |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WDATA     |  out|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WSTRB     |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WLAST     |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WID       |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WUSER     |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARVALID   |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARREADY   |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARADDR    |  out|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARID      |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARLEN     |  out|    8|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARSIZE    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARBURST   |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARLOCK    |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARCACHE   |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARPROT    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARQOS     |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARREGION  |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARUSER    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RVALID    |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RREADY    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RDATA     |   in|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RLAST     |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RID       |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RUSER     |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RRESP     |   in|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BVALID    |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BREADY    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BRESP     |   in|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BID       |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BUSER     |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_in_AWVALID    |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWREADY    |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWADDR     |  out|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWID       |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWLEN      |  out|    8|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWSIZE     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWBURST    |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWLOCK     |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWCACHE    |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWPROT     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWQOS      |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWREGION   |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWUSER     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WVALID     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WREADY     |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WDATA      |  out|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WSTRB      |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WLAST      |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WID        |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WUSER      |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARVALID    |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARREADY    |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARADDR     |  out|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARID       |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARLEN      |  out|    8|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARSIZE     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARBURST    |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARLOCK     |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARCACHE    |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARPROT     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARQOS      |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARREGION   |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARUSER     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RVALID     |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RREADY     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RDATA      |   in|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RLAST      |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RID        |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RUSER      |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RRESP      |   in|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BVALID     |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BREADY     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BRESP      |   in|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BID        |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BUSER      |   in|    1|       m_axi|                  image_in|       pointer|
+--------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%max_value_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %max_value" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 17 'read' 'max_value_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%high_new_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %high_new_threshold" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 18 'read' 'high_new_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%low_new_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %low_new_threshold" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 19 'read' 'low_new_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%high_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %high_threshold" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 20 'read' 'high_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%low_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %low_threshold" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 21 'read' 'low_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%image_length_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_length" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 22 'read' 'image_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_in_offset" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 23 'read' 'image_in_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%image_out_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_out_offset" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 24 'read' 'image_out_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %image_in_offset_read, i32 2, i32 31" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %image_out_offset_read, i32 2, i32 31" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 26 'partselect' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i30 %trunc_ln" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 27 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln27" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 28 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %image_in_addr, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %image_in_addr, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 31 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %image_in_addr, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 32 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %image_in_addr, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 33 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %image_in_addr, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 34 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %image_in_addr, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 35 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %image_in_addr, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 36 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %image_in_addr, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 36 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i30 %trunc_ln27_1" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 37 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i32 %sext_ln27_1" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 38 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (7.30ns)   --->   "%empty_24 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %image_out_addr, i32 %image_length_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 39 'writereq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.69>
ST_10 : Operation 40 [1/1] (2.55ns)   --->   "%sub4 = sub i32 %max_value_read, i32 %high_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 40 'sub' 'sub4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 41 [1/1] (2.55ns)   --->   "%sub6 = sub i32 %max_value_read, i32 %high_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 41 'sub' 'sub6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 42 [1/1] (2.55ns)   --->   "%sub10 = sub i32 %high_new_threshold_read, i32 %low_new_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 42 'sub' 'sub10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/1] (2.55ns)   --->   "%sub12 = sub i32 %high_threshold_read, i32 %low_threshold_read" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:4]   --->   Operation 43 'sub' 'sub12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 44 [2/2] (4.14ns)   --->   "%call_ln27 = call void @LinearContrastStretching_Pipeline_VITIS_LOOP_27_1, i32 %image_in, i32 %image_out, i30 %trunc_ln, i30 %trunc_ln27_1, i32 %image_length_read, i32 %low_new_threshold_read, i32 %low_threshold_read, i32 %high_threshold_read, i32 %sub4, i32 %sub6, i32 %high_new_threshold_read, i32 %sub10, i32 %sub12" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 44 'call' 'call_ln27' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln27 = call void @LinearContrastStretching_Pipeline_VITIS_LOOP_27_1, i32 %image_in, i32 %image_out, i30 %trunc_ln, i30 %trunc_ln27_1, i32 %image_length_read, i32 %low_new_threshold_read, i32 %low_threshold_read, i32 %high_threshold_read, i32 %sub4, i32 %sub6, i32 %high_new_threshold_read, i32 %sub10, i32 %sub12" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:27]   --->   Operation 45 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 46 [5/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %image_out_addr" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:46]   --->   Operation 46 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 47 [4/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %image_out_addr" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:46]   --->   Operation 47 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 48 [3/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %image_out_addr" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:46]   --->   Operation 48 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 49 [2/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %image_out_addr" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:46]   --->   Operation 49 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:3]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_out"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_0, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_15, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_length"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_length, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_16, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_length, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %low_threshold"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %low_threshold, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_17, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %low_threshold, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %high_threshold"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %high_threshold, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %high_threshold, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %low_new_threshold"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %low_new_threshold, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %low_new_threshold, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %high_new_threshold"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %high_new_threshold, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %high_new_threshold, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max_value"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_value, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_value, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %image_out_addr" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:46]   --->   Operation 78 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [image_linear_contrast/solution/code/LinearContrastStretching.cpp:46]   --->   Operation 79 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ low_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ high_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ low_new_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ high_new_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_value]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_value_read          (read         ) [ 00111111111000000]
high_new_threshold_read (read         ) [ 00111111111100000]
low_new_threshold_read  (read         ) [ 00111111111100000]
high_threshold_read     (read         ) [ 00111111111100000]
low_threshold_read      (read         ) [ 00111111111100000]
image_length_read       (read         ) [ 00111111111100000]
image_in_offset_read    (read         ) [ 00000000000000000]
image_out_offset_read   (read         ) [ 00000000000000000]
trunc_ln                (partselect   ) [ 00111111111100000]
trunc_ln27_1            (partselect   ) [ 00111111111100000]
sext_ln27               (sext         ) [ 00000000000000000]
image_in_addr           (getelementptr) [ 00011111110000000]
empty                   (readreq      ) [ 00000000000000000]
sext_ln27_1             (sext         ) [ 00000000000000000]
image_out_addr          (getelementptr) [ 00000000001111111]
empty_24                (writereq     ) [ 00000000000000000]
sub4                    (sub          ) [ 00000000000100000]
sub6                    (sub          ) [ 00000000000100000]
sub10                   (sub          ) [ 00000000000100000]
sub12                   (sub          ) [ 00000000000100000]
call_ln27               (call         ) [ 00000000000000000]
spectopmodule_ln3       (spectopmodule) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000]
empty_25                (writeresp    ) [ 00000000000000000]
ret_ln46                (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_out_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_in_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_length">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_length"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="low_threshold">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_threshold"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="high_threshold">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_threshold"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="low_new_threshold">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_new_threshold"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="high_new_threshold">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_new_threshold"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_value">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_value"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearContrastStretching_Pipeline_VITIS_LOOP_27_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="max_value_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_value_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="high_new_threshold_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_new_threshold_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="low_new_threshold_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_new_threshold_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="high_threshold_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_threshold_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="low_threshold_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_threshold_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="image_length_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_length_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="image_in_offset_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="image_out_offset_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_out_offset_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="1"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_writeresp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="8"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_24/9 empty_25/12 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_LinearContrastStretching_Pipeline_VITIS_LOOP_27_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="30" slack="9"/>
<pin id="150" dir="0" index="4" bw="30" slack="9"/>
<pin id="151" dir="0" index="5" bw="32" slack="9"/>
<pin id="152" dir="0" index="6" bw="32" slack="9"/>
<pin id="153" dir="0" index="7" bw="32" slack="9"/>
<pin id="154" dir="0" index="8" bw="32" slack="9"/>
<pin id="155" dir="0" index="9" bw="32" slack="0"/>
<pin id="156" dir="0" index="10" bw="32" slack="0"/>
<pin id="157" dir="0" index="11" bw="32" slack="9"/>
<pin id="158" dir="0" index="12" bw="32" slack="0"/>
<pin id="159" dir="0" index="13" bw="32" slack="0"/>
<pin id="160" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="30" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="0" index="3" bw="6" slack="0"/>
<pin id="169" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln27_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="30" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="30" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln27_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="30" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="image_in_addr_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln27_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="30" slack="8"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="image_out_addr_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="9"/>
<pin id="206" dir="0" index="1" bw="32" slack="9"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub4/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sub6_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="9"/>
<pin id="211" dir="0" index="1" bw="32" slack="9"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub6/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub10_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="9"/>
<pin id="216" dir="0" index="1" bw="32" slack="9"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub10/10 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sub12_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="9"/>
<pin id="221" dir="0" index="1" bw="32" slack="9"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub12/10 "/>
</bind>
</comp>

<comp id="224" class="1005" name="max_value_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="9"/>
<pin id="226" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="max_value_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="high_new_threshold_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="9"/>
<pin id="232" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="high_new_threshold_read "/>
</bind>
</comp>

<comp id="237" class="1005" name="low_new_threshold_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="9"/>
<pin id="239" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="low_new_threshold_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="high_threshold_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="9"/>
<pin id="245" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="high_threshold_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="low_threshold_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="9"/>
<pin id="252" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="low_threshold_read "/>
</bind>
</comp>

<comp id="256" class="1005" name="image_length_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_length_read "/>
</bind>
</comp>

<comp id="263" class="1005" name="trunc_ln_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="30" slack="1"/>
<pin id="265" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="269" class="1005" name="trunc_ln27_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="30" slack="8"/>
<pin id="271" dir="1" index="1" bw="30" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln27_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="image_in_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="280" class="1005" name="image_out_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="3"/>
<pin id="282" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="sub4_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub4 "/>
</bind>
</comp>

<comp id="290" class="1005" name="sub6_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="sub10_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub10 "/>
</bind>
</comp>

<comp id="300" class="1005" name="sub12_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="120" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="126" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="197" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="208"><net_src comp="204" pin="2"/><net_sink comp="145" pin=9"/></net>

<net id="213"><net_src comp="209" pin="2"/><net_sink comp="145" pin=10"/></net>

<net id="218"><net_src comp="214" pin="2"/><net_sink comp="145" pin=12"/></net>

<net id="223"><net_src comp="219" pin="2"/><net_sink comp="145" pin=13"/></net>

<net id="227"><net_src comp="84" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="233"><net_src comp="90" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="145" pin=11"/></net>

<net id="240"><net_src comp="96" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="145" pin=6"/></net>

<net id="246"><net_src comp="102" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="145" pin=8"/></net>

<net id="253"><net_src comp="108" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="145" pin=7"/></net>

<net id="259"><net_src comp="114" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="145" pin=5"/></net>

<net id="266"><net_src comp="164" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="272"><net_src comp="174" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="278"><net_src comp="187" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="283"><net_src comp="197" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="288"><net_src comp="204" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="145" pin=9"/></net>

<net id="293"><net_src comp="209" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="145" pin=10"/></net>

<net id="298"><net_src comp="214" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="145" pin=12"/></net>

<net id="303"><net_src comp="219" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="145" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: LinearContrastStretching : image_in | {2 3 4 5 6 7 8 9 10 11 }
	Port: LinearContrastStretching : image_out_offset | {1 }
	Port: LinearContrastStretching : image_in_offset | {1 }
	Port: LinearContrastStretching : image_length | {1 }
	Port: LinearContrastStretching : low_threshold | {1 }
	Port: LinearContrastStretching : high_threshold | {1 }
	Port: LinearContrastStretching : low_new_threshold | {1 }
	Port: LinearContrastStretching : high_new_threshold | {1 }
	Port: LinearContrastStretching : max_value | {1 }
  - Chain level:
	State 1
	State 2
		image_in_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		image_out_addr : 1
		empty_24 : 2
	State 10
		call_ln27 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_LinearContrastStretching_Pipeline_VITIS_LOOP_27_1_fu_145 |    6    |  3.176  |   7854  |   5644  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                          sub4_fu_204                         |    0    |    0    |    0    |    39   |
|    sub   |                          sub6_fu_209                         |    0    |    0    |    0    |    39   |
|          |                         sub10_fu_214                         |    0    |    0    |    0    |    39   |
|          |                         sub12_fu_219                         |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                   max_value_read_read_fu_84                  |    0    |    0    |    0    |    0    |
|          |              high_new_threshold_read_read_fu_90              |    0    |    0    |    0    |    0    |
|          |               low_new_threshold_read_read_fu_96              |    0    |    0    |    0    |    0    |
|   read   |                high_threshold_read_read_fu_102               |    0    |    0    |    0    |    0    |
|          |                low_threshold_read_read_fu_108                |    0    |    0    |    0    |    0    |
|          |                 image_length_read_read_fu_114                |    0    |    0    |    0    |    0    |
|          |               image_in_offset_read_read_fu_120               |    0    |    0    |    0    |    0    |
|          |               image_out_offset_read_read_fu_126              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                      grp_readreq_fu_132                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                     grp_writeresp_fu_138                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                        trunc_ln_fu_164                       |    0    |    0    |    0    |    0    |
|          |                      trunc_ln27_1_fu_174                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                       sext_ln27_fu_184                       |    0    |    0    |    0    |    0    |
|          |                      sext_ln27_1_fu_194                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    6    |  3.176  |   7854  |   5800  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|high_new_threshold_read_reg_230|   32   |
|  high_threshold_read_reg_243  |   32   |
|     image_in_addr_reg_275     |   32   |
|   image_length_read_reg_256   |   32   |
|     image_out_addr_reg_280    |   32   |
| low_new_threshold_read_reg_237|   32   |
|   low_threshold_read_reg_250  |   32   |
|     max_value_read_reg_224    |   32   |
|         sub10_reg_295         |   32   |
|         sub12_reg_300         |   32   |
|          sub4_reg_285         |   32   |
|          sub6_reg_290         |   32   |
|      trunc_ln27_1_reg_269     |   30   |
|        trunc_ln_reg_263       |   30   |
+-------------------------------+--------+
|             Total             |   444  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_readreq_fu_132                      |  p1  |   2  |  32  |   64   ||    9    |
|                     grp_writeresp_fu_138                     |  p0  |   2  |   1  |    2   |
|                     grp_writeresp_fu_138                     |  p1  |   2  |  32  |   64   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_27_1_fu_145 |  p9  |   2  |  32  |   64   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_27_1_fu_145 |  p10 |   2  |  32  |   64   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_27_1_fu_145 |  p12 |   2  |  32  |   64   ||    9    |
| grp_LinearContrastStretching_Pipeline_VITIS_LOOP_27_1_fu_145 |  p13 |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   386  ||  11.116 ||    54   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    3   |  7854  |  5800  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   54   |
|  Register |    -   |    -   |   444  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   14   |  8298  |  5854  |
+-----------+--------+--------+--------+--------+
