

================================================================
== Synthesis Summary Report of 'md_kernel'
================================================================
+ General Information: 
    * Date:           Wed Jul  9 04:03:10 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        KNN
    * Solution:       solution0 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |   Modules   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |   & Loops   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ md_kernel  |     -|  0.01|   262913|  2.103e+06|         -|   262914|     -|        no|     -|  33 (~0%)|  3195 (~0%)|  3143 (~0%)|    -|
    | o loop_i    |     -|  5.84|   262912|  2.103e+06|      1027|        -|   256|        no|     -|         -|           -|           -|    -|
    |  o loop_j   |     -|  5.84|     1024|  8.192e+03|        64|        -|    16|        no|     -|         -|           -|           -|    -|
    +-------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------+-----------+----------+
| Port                | Direction | Bitwidth |
+---------------------+-----------+----------+
| NL_address0         | out       | 12       |
| NL_q0               | in        | 32       |
| force_x_address0    | out       | 8        |
| force_x_d0          | out       | 64       |
| force_y_address0    | out       | 8        |
| force_y_d0          | out       | 64       |
| force_z_address0    | out       | 8        |
| force_z_d0          | out       | 64       |
| position_x_address0 | out       | 8        |
| position_x_q0       | in        | 64       |
| position_y_address0 | out       | 8        |
| position_y_q0       | in        | 64       |
| position_z_address0 | out       | 8        |
| position_z_q0       | in        | 64       |
+---------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------+
| Argument   | Direction | Datatype |
+------------+-----------+----------+
| force_x    | out       | double*  |
| force_y    | out       | double*  |
| force_z    | out       | double*  |
| position_x | in        | double*  |
| position_y | in        | double*  |
| position_z | in        | double*  |
| NL         | in        | int*     |
+------------+-----------+----------+

* SW-to-HW Mapping
+------------+---------------------+---------+----------+
| Argument   | HW Interface        | HW Type | HW Usage |
+------------+---------------------+---------+----------+
| force_x    | force_x_address0    | port    | offset   |
| force_x    | force_x_ce0         | port    |          |
| force_x    | force_x_we0         | port    |          |
| force_x    | force_x_d0          | port    |          |
| force_y    | force_y_address0    | port    | offset   |
| force_y    | force_y_ce0         | port    |          |
| force_y    | force_y_we0         | port    |          |
| force_y    | force_y_d0          | port    |          |
| force_z    | force_z_address0    | port    | offset   |
| force_z    | force_z_ce0         | port    |          |
| force_z    | force_z_we0         | port    |          |
| force_z    | force_z_d0          | port    |          |
| position_x | position_x_address0 | port    | offset   |
| position_x | position_x_ce0      | port    |          |
| position_x | position_x_q0       | port    |          |
| position_y | position_y_address0 | port    | offset   |
| position_y | position_y_ce0      | port    |          |
| position_y | position_y_q0       | port    |          |
| position_z | position_z_address0 | port    | offset   |
| position_z | position_z_ce0      | port    |          |
| position_z | position_z_q0       | port    |          |
| NL         | NL_address0         | port    | offset   |
| NL         | NL_ce0              | port    |          |
| NL         | NL_q0               | port    |          |
+------------+---------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-----------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable  | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+-----------+------+---------+---------+
| + md_kernel                             | 33  |        |           |      |         |         |
|   add_ln25_fu_309_p2                    |     |        | add_ln25  | add  | fabric  | 0       |
|   add_ln33_fu_351_p2                    |     |        | add_ln33  | add  | fabric  | 0       |
|   add_ln36_fu_361_p2                    |     |        | add_ln36  | add  | fabric  | 0       |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U1 | 3   |        | delx      | dsub | fulldsp | 3       |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U2 | 3   |        | dely      | dsub | fulldsp | 3       |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U3 | 3   |        | delz      | dsub | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4      | 8   |        | mul       | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U5      | 8   |        | mul1      | dmul | maxdsp  | 3       |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U1 | 3   |        | add       | dsub | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4      | 8   |        | mul2      | dmul | maxdsp  | 3       |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U1 | 3   |        | add1      | dsub | fulldsp | 3       |
|   ddiv_64ns_64ns_64_14_no_dsp_1_U7      |     |        | r2inv     | ddiv | fabric  | 13      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4      | 8   |        | mul3      | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4      | 8   |        | r6inv     | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4      | 8   |        | mul5      | dmul | maxdsp  | 3       |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U1 | 3   |        | sub       | dsub | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4      | 8   |        | potential | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4      | 8   |        | force     | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4      | 8   |        | mul8      | dmul | maxdsp  | 3       |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U1 | 3   |        | fx_1      | dsub | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U5      | 8   |        | mul9      | dmul | maxdsp  | 3       |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U2 | 3   |        | fy_1      | dsub | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U6      | 8   |        | mul4      | dmul | maxdsp  | 3       |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U3 | 3   |        | fz_1      | dsub | fulldsp | 3       |
+-----------------------------------------+-----+--------+-----------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+-------------------------+-------------------------------------------+
| Type           | Options                 | Location                                  |
+----------------+-------------------------+-------------------------------------------+
| loop_tripcount | min=256 max=256 avg=256 | data/benchmarks/knn/md.c:26 in md_kernel  |
| loop_tripcount | min=16 max=16 avg=16    | data/benchmarks/knn/md.c:34 in md_kernel  |
| loop_flatten   | off=true                | ../base_directives/knn.tcl:4 in md_kernel |
| pipeline       | off=true                | ../base_directives/knn.tcl:1 in md_kernel |
| pipeline       | off=true                | ../base_directives/knn.tcl:2 in md_kernel |
| pipeline       | off=true                | ../base_directives/knn.tcl:3 in md_kernel |
+----------------+-------------------------+-------------------------------------------+


