<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p75" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_75{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_75{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_75{left:644px;bottom:1141px;letter-spacing:-0.14px;}
#t4_75{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_75{left:152px;bottom:1083px;letter-spacing:0.15px;}
#t6_75{left:70px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t7_75{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_75{left:70px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_75{left:70px;bottom:1008px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#ta_75{left:70px;bottom:984px;letter-spacing:-0.18px;word-spacing:-0.65px;}
#tb_75{left:70px;bottom:967px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#tc_75{left:70px;bottom:950px;letter-spacing:-0.18px;word-spacing:-0.65px;}
#td_75{left:70px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_75{left:70px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_75{left:70px;bottom:892px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#tg_75{left:70px;bottom:875px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#th_75{left:70px;bottom:807px;letter-spacing:0.14px;}
#ti_75{left:151px;bottom:807px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tj_75{left:70px;bottom:782px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tk_75{left:70px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tl_75{left:70px;bottom:749px;letter-spacing:-0.14px;}
#tm_75{left:70px;bottom:724px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tn_75{left:70px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_75{left:70px;bottom:681px;}
#tp_75{left:96px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tq_75{left:96px;bottom:668px;letter-spacing:-0.13px;word-spacing:-1.31px;}
#tr_75{left:96px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_75{left:96px;bottom:634px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tt_75{left:70px;bottom:608px;}
#tu_75{left:96px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tv_75{left:96px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tw_75{left:96px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_75{left:96px;bottom:561px;letter-spacing:-0.16px;}
#ty_75{left:70px;bottom:534px;}
#tz_75{left:96px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_75{left:70px;bottom:511px;}
#t11_75{left:96px;bottom:515px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_75{left:70px;bottom:488px;}
#t13_75{left:96px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t14_75{left:70px;bottom:465px;}
#t15_75{left:96px;bottom:469px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t16_75{left:96px;bottom:452px;letter-spacing:-0.18px;}
#t17_75{left:70px;bottom:426px;}
#t18_75{left:96px;bottom:429px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t19_75{left:96px;bottom:412px;letter-spacing:-0.25px;word-spacing:-0.39px;}
#t1a_75{left:70px;bottom:386px;}
#t1b_75{left:96px;bottom:389px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1c_75{left:70px;bottom:365px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t1d_75{left:70px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t1e_75{left:70px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1f_75{left:70px;bottom:305px;}
#t1g_75{left:96px;bottom:309px;letter-spacing:-0.18px;}
#t1h_75{left:131px;bottom:309px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1i_75{left:70px;bottom:282px;}
#t1j_75{left:96px;bottom:286px;letter-spacing:-0.18px;}
#t1k_75{left:131px;bottom:286px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#t1l_75{left:70px;bottom:259px;}
#t1m_75{left:96px;bottom:263px;letter-spacing:-0.18px;}
#t1n_75{left:131px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_75{left:70px;bottom:236px;}
#t1p_75{left:96px;bottom:240px;letter-spacing:-0.18px;}
#t1q_75{left:131px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1r_75{left:96px;bottom:223px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#t1s_75{left:96px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1t_75{left:96px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1u_75{left:96px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_75{left:96px;bottom:148px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1w_75{left:96px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_75{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_75{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_75{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_75{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_75{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_75{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_75{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts75" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg75Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg75" style="-webkit-user-select: none;"><object width="935" height="1210" data="75/75.svg" type="image/svg+xml" id="pdf75" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_75" class="t s1_75">Vol. 3A </span><span id="t2_75" class="t s1_75">2-13 </span>
<span id="t3_75" class="t s2_75">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_75" class="t s3_75">2.4.4 </span><span id="t5_75" class="t s3_75">Task Register (TR) </span>
<span id="t6_75" class="t s4_75">The task register holds the 16-bit segment selector, base address (32 bits in protected mode; 64 bits in IA-32e </span>
<span id="t7_75" class="t s4_75">mode), segment limit, and descriptor attributes for the TSS of the current task. The selector references the TSS </span>
<span id="t8_75" class="t s4_75">descriptor in the GDT. The base address specifies the linear address of byte 0 of the TSS; the segment limit speci- </span>
<span id="t9_75" class="t s4_75">fies the number of bytes in the TSS. See also: Section 8.2.4, “Task Register.” </span>
<span id="ta_75" class="t s4_75">The LTR and STR instructions load and store the segment selector part of the task register, respectively. When the </span>
<span id="tb_75" class="t s4_75">LTR instruction loads a segment selector in the task register, the base address, limit, and descriptor attributes from </span>
<span id="tc_75" class="t s4_75">the TSS descriptor are automatically loaded into the task register. On power up or reset of the processor, the base </span>
<span id="td_75" class="t s4_75">address is set to the default value of 0 and the limit is set to 0FFFFH. </span>
<span id="te_75" class="t s4_75">When a task switch occurs, the task register is automatically loaded with the segment selector and descriptor for </span>
<span id="tf_75" class="t s4_75">the TSS for the new task. The contents of the task register are not automatically saved prior to writing the new TSS </span>
<span id="tg_75" class="t s4_75">information into the register. </span>
<span id="th_75" class="t s5_75">2.5 </span><span id="ti_75" class="t s5_75">CONTROL REGISTERS </span>
<span id="tj_75" class="t s4_75">Control registers (CR0, CR1, CR2, CR3, and CR4; see Figure 2-7) determine operating mode of the processor and </span>
<span id="tk_75" class="t s4_75">the characteristics of the currently executing task. These registers are 32 bits in all 32-bit modes and compatibility </span>
<span id="tl_75" class="t s4_75">mode. </span>
<span id="tm_75" class="t s4_75">In 64-bit mode, control registers are expanded to 64 bits. The MOV CRn instructions are used to manipulate the </span>
<span id="tn_75" class="t s4_75">register bits. Operand-size prefixes for these instructions are ignored. The following is also true: </span>
<span id="to_75" class="t s6_75">• </span><span id="tp_75" class="t s4_75">The control registers can be read and loaded (or modified) using the move-to-or-from-control-registers forms </span>
<span id="tq_75" class="t s4_75">of the MOV instruction. In protected mode, the MOV instructions allow the control registers to be read or loaded </span>
<span id="tr_75" class="t s4_75">(at privilege level 0 only). This restriction means that application programs or operating-system procedures </span>
<span id="ts_75" class="t s4_75">(running at privilege levels 1, 2, or 3) are prevented from reading or loading the control registers. </span>
<span id="tt_75" class="t s6_75">• </span><span id="tu_75" class="t s4_75">Some of the bits in CR0 and CR4 are reserved and must be written with zeros. Attempting to set any reserved </span>
<span id="tv_75" class="t s4_75">bits in CR0[31:0] is ignored. Attempting to set any reserved bits in CR0[63:32] results in a general-protection </span>
<span id="tw_75" class="t s4_75">exception, #GP(0). Attempting to set any reserved bits in CR4 results in a general-protection exception, </span>
<span id="tx_75" class="t s4_75">#GP(0). </span>
<span id="ty_75" class="t s6_75">• </span><span id="tz_75" class="t s4_75">All 64 bits of CR2 are writable by software. </span>
<span id="t10_75" class="t s6_75">• </span><span id="t11_75" class="t s4_75">Reserved bits in CR3[63:MAXPHYADDR] must be zero. Attempting to set any of them results in #GP(0). </span>
<span id="t12_75" class="t s6_75">• </span><span id="t13_75" class="t s4_75">The MOV CR2 instruction does not check that address written to CR2 is canonical. </span>
<span id="t14_75" class="t s6_75">• </span><span id="t15_75" class="t s4_75">A 64-bit capable processor will retain the upper 32 bits of each control register when transitioning out of IA-32e </span>
<span id="t16_75" class="t s4_75">mode. </span>
<span id="t17_75" class="t s6_75">• </span><span id="t18_75" class="t s4_75">On a 64-bit capable processor, an execution of MOV to CR outside of 64-bit mode zeros the upper 32 bits of the </span>
<span id="t19_75" class="t s4_75">control register. </span>
<span id="t1a_75" class="t s6_75">• </span><span id="t1b_75" class="t s4_75">Register CR8 is available in 64-bit mode only. </span>
<span id="t1c_75" class="t s4_75">The control registers are summarized below, and each architecturally defined control field in these control registers </span>
<span id="t1d_75" class="t s4_75">is described individually. In Figure 2-7, the width of the register in 64-bit mode is indicated in parenthesis (except </span>
<span id="t1e_75" class="t s4_75">for CR0). </span>
<span id="t1f_75" class="t s6_75">• </span><span id="t1g_75" class="t s7_75">CR0 </span><span id="t1h_75" class="t s4_75">— Contains system control flags that control operating mode and states of the processor. </span>
<span id="t1i_75" class="t s6_75">• </span><span id="t1j_75" class="t s7_75">CR1 </span><span id="t1k_75" class="t s4_75">— Reserved. </span>
<span id="t1l_75" class="t s6_75">• </span><span id="t1m_75" class="t s7_75">CR2 </span><span id="t1n_75" class="t s4_75">— Contains the page-fault linear address (the linear address that caused a page fault). </span>
<span id="t1o_75" class="t s6_75">• </span><span id="t1p_75" class="t s7_75">CR3 </span><span id="t1q_75" class="t s4_75">— Contains the physical address of the base of the paging-structure hierarchy and two flags (PCD and </span>
<span id="t1r_75" class="t s4_75">PWT). Only the most-significant bits (less the lower 12 bits) of the base address are specified; the lower 12 bits </span>
<span id="t1s_75" class="t s4_75">of the address are assumed to be 0. The first paging structure must thus be aligned to a page (4-KByte) </span>
<span id="t1t_75" class="t s4_75">boundary. The PCD and PWT flags control caching of that paging structure in the processor’s internal data </span>
<span id="t1u_75" class="t s4_75">caches (they do not control TLB caching of page-directory information). </span>
<span id="t1v_75" class="t s4_75">When using the physical address extension, the CR3 register contains the base address of the page-directory- </span>
<span id="t1w_75" class="t s4_75">pointer table. With 4-level paging and 5-level paging, the CR3 register contains the base address of the PML4 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
