===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3625 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3197 ( 18.8%)    0.3197 ( 23.5%)  FIR Parser
    1.1182 ( 65.7%)    0.7787 ( 57.2%)  'firrtl.circuit' Pipeline
    0.0370 (  2.2%)    0.0370 (  2.7%)    EmitMetadata
    0.1319 (  7.7%)    0.0715 (  5.2%)    'firrtl.module' Pipeline
    0.1141 (  6.7%)    0.0620 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0177 (  1.0%)    0.0095 (  0.7%)      LowerCHIRRTL
    0.0123 (  0.7%)    0.0123 (  0.9%)    InferWidths
    0.0516 (  3.0%)    0.0516 (  3.8%)    InferResets
    0.0018 (  0.1%)    0.0018 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0044 (  0.3%)    0.0044 (  0.3%)    PrefixModules
    0.0024 (  0.1%)    0.0024 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1300 (  7.6%)    0.1300 (  9.5%)    LowerFIRRTLTypes
    0.5959 ( 35.0%)    0.3168 ( 23.3%)    'firrtl.module' Pipeline
    0.0880 (  5.2%)    0.0490 (  3.6%)      ExpandWhens
    0.5078 ( 29.8%)    0.2678 ( 19.7%)      Canonicalizer
    0.0222 (  1.3%)    0.0222 (  1.6%)    Inliner
    0.0259 (  1.5%)    0.0259 (  1.9%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1068 (  6.3%)    0.1068 (  7.8%)    'firrtl.module' Pipeline
    0.1068 (  6.3%)    0.1068 (  7.8%)      Canonicalizer
    0.0875 (  5.1%)    0.0875 (  6.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0961 (  5.6%)    0.0961 (  7.0%)  'hw.module' Pipeline
    0.0013 (  0.1%)    0.0013 (  0.1%)    HWCleanup
    0.0308 (  1.8%)    0.0308 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0621 (  3.7%)    0.0621 (  4.6%)    Canonicalizer
    0.0018 (  0.1%)    0.0018 (  0.1%)    HWLegalizeModules
    0.0077 (  0.5%)    0.0077 (  0.6%)  HWLegalizeNames
    0.0175 (  1.0%)    0.0175 (  1.3%)  'hw.module' Pipeline
    0.0175 (  1.0%)    0.0175 (  1.3%)    PrettifyVerilog
    0.0540 (  3.2%)    0.0540 (  4.0%)  ExportVerilog emission
    0.0013 (  0.1%)    0.0013 (  0.1%)  Rest
    1.7020 (100.0%)    1.3625 (100.0%)  Total

{
  totalTime: 1.378,
  maxMemory: 71278592
}
