tegra_xusb_usb2_pad	,	V_106
XUSB_PADCTL_UPHY_PLL_CTL8_RCAL_OVRD	,	V_26
TEGRA_REVISION_A02	,	V_118
tegra_xusb_hsic_lane	,	V_158
XUSB_PADCTL_USB2_PAD_MUX_HSIC_PAD_TRK_XUSB	,	V_162
XUSB_PADCTL_USB2_OTG_PAD_CTL0_PD	,	V_123
XUSB_PADCTL_USB2_BIAS_PAD_CTL1_TRK_DONE_RESET_TIMER_VAL	,	V_150
padctl	,	V_3
supply	,	V_141
"no port found for USB2 lane %u\n"	,	L_2
dev	,	V_109
time_before	,	F_11
lanes	,	V_100
tegra210_usb2_lane_remove	,	F_39
tegra210_usb2_pad_remove	,	F_65
XUSB_PADCTL_HSIC_PAD_TRK_CTL_TRK_START_TIMER_MASK	,	V_185
XUSB_PADCTL_UPHY_PLL_CTL1_FREQ_NDIV_USB_VAL	,	V_38
FUSE_SKU_CALIB_HS_TERM_RANGE_ADJ_SHIFT	,	V_222
tegra210_pcie_lane_probe	,	F_78
rx_strobe_trim	,	V_173
ARRAY_SIZE	,	F_124
tegra210_pcie_lane_ops	,	V_196
tegra210_sata_lane_ops	,	V_199
tegra210_sata_phy_power_on	,	F_94
tegra210_xusb_padctl_disable	,	F_27
tegra_xusb_find_port	,	F_31
tegra210_pcie_lane_remove	,	F_79
XUSB_PADCTL_USB2_OTG_PAD_CTL0_HS_CURR_LEVEL_SHIFT	,	V_122
rpd_ctrl	,	V_137
tegra_xusb_padctl	,	V_2
tegra210_pcie_pad_probe	,	F_86
tegra210_usb3_port_disable	,	F_119
tegra210_xusb_pll_hw_sequence_start	,	F_14
tegra_xusb_padctl_soc	,	V_228
reset_control_deassert	,	F_6
tegra210_sata_pad_probe	,	F_97
XUSB_PADCTL_UPHY_MISC_PAD_CTL1_AUX_RX_IDLE_MODE_VAL	,	V_90
XUSB_PADCTL_USB2_BIAS_PAD_CTL0_HS_DISCON_LEVEL_SHIFT	,	V_114
XUSB_PADCTL_ELPG_PROGRAM1_SSPX_ELPG_CLAMP_EN_EARLY	,	F_117
GFP_KERNEL	,	V_96
to_pcie_lane	,	F_80
XUSB_PADCTL_USB2_PORT_CAP_PORTX_CAP_MASK	,	F_48
tegra210_hsic_pad_probe	,	F_76
XUSB_PADCTL_USB2_BIAS_PAD_CTL1_TRK_DONE_RESET_TIMER_SHIFT	,	V_148
to_usb3_port	,	F_107
device	,	V_227
tegra_xusb_pad_soc	,	V_153
tegra210_usb2_phy_init	,	F_41
XUSB_PADCTL_UPHY_PLL_CTL4_TXCLKREF_SEL_USB_VAL	,	V_32
usleep_range	,	F_9
tegra_xusb_pad	,	V_91
device_node	,	V_92
tegra210_usb2_phy_power_off	,	F_56
XUSB_PADCTL_HSIC_PAD_TRK_CTL_TRK_START_TIMER_VAL	,	V_189
XUSB_PADCTL_UPHY_PLL_CTL4_REFCLK_SEL_MASK	,	V_30
mutex_unlock	,	F_20
XUSB_PADCTL_USB2_BIAS_PAD_CTL1_TRK_START_TIMER_VAL	,	V_149
rst	,	V_12
tegra210_usb2_phy_exit	,	F_43
XUSB_PADCTL_UPHY_PLL_CTL4_TXCLKREF_EN	,	V_33
XUSB_PADCTL_UPHY_USB3_PAD_ECTL1_TX_TERM_CTRL_VAL	,	V_207
to_tegra210_xusb_padctl	,	F_1
XUSB_PADCTL_USB2_BIAS_PAD_CTL1_TRK_START_TIMER_MASK	,	V_145
tegra210_usb3_map	,	V_217
tegra210_usb2_port_map	,	F_101
tegra_xusb_sata_pad	,	V_56
tegra_xusb_pcie_lane	,	V_194
XUSB_PADCTL_UPHY_MISC_PAD_PX_CTL1	,	F_32
XUSB_PADCTL_HSIC_PAD_CTL0_PD_ZI_DATA1	,	V_179
tegra_xusb_port	,	V_78
XUSB_PADCTL_HSIC_PAD_CTL0_PD_ZI_DATA0	,	V_178
tegra210_xusb_read_fuse_calibration	,	F_122
XUSB_PADCTL_UPHY_PLL_CTL2_CAL_EN	,	V_43
XUSB_PADCTL_UPHY_PLL_CTL1_ENABLE	,	V_48
i	,	V_219
XUSB_PADCTL_UPHY_USB3_PAD_ECTL2_RX_CTLE_SHIFT	,	V_209
to_hsic_lane	,	F_68
XUSB_PADCTL_UPHY_PLL_CTL2_CAL_CTRL_MASK	,	V_15
tegra210_hsic_lane_remove	,	F_67
XUSB_PADCTL_UPHY_USB3_PAD_ECTL1_TX_TERM_CTRL_SHIFT	,	V_206
XUSB_PADCTL_UPHY_USB3_PAD_ECTL1_TX_TERM_CTRL_MASK	,	V_205
tegra210_xusb_padctl_probe	,	F_126
XUSB_PADCTL_UPHY_PLL_CTL5_DCO_CTRL_VAL	,	V_21
tegra210_xusb_padctl_remove	,	F_128
tegra210_usb3_set_lfps_detect	,	F_30
jiffies	,	V_44
mutex_lock	,	F_18
XUSB_PADCTL_HSIC_PAD_CTL0_RPU_STROBE	,	V_77
tegra210_sata_pad_remove	,	F_98
tegra210_hsic_port_enable	,	F_103
pcie	,	V_6
XUSB_PADCTL_USB2_PORT_CAP	,	V_120
XUSB_PADCTL_USB2_BIAS_PAD_CTL1	,	V_144
padctl_readl	,	F_7
XUSB_PADCTL_USB2_BIAS_PAD_CTL0	,	V_110
XUSB_PADCTL_USB2_BIAS_PAD_CTL0_HS_SQUELCH_LEVEL_MASK	,	V_111
disable_regulator	,	V_143
ERR_PTR	,	F_35
XUSB_PADCTL_UPHY_PLL_CTL1_LOCKDET_STATUS	,	V_49
"%s: failed to enable UPHY: %d\n"	,	L_12
XUSB_PADCTL_UPHY_USB3_PAD_ECTL3_RX_DFE_VAL	,	V_211
TEGRA_FUSE_SKU_CALIB_0	,	V_220
XUSB_PADCTL_ELPG_PROGRAM1	,	V_66
XUSB_PADCTL_UPHY_MISC_PAD_CTL1_AUX_RX_MODE_OVRD	,	V_89
INIT_LIST_HEAD	,	F_36
pad	,	V_84
to_sata_lane	,	F_91
XUSB_PADCTL_USB2_BIAS_PAD_CTL1_PD_TRK	,	V_152
XUSB_PADCTL_SS_PORT_MAP_PORTX_INTERNAL	,	F_108
XUSB_PADCTL_UPHY_USB3_PAD_ECTL2_RX_CTLE_VAL	,	V_210
XUSB_PADCTL_UPHY_USB3_PAD_ECTL6_RX_EQ_CTRL_H_VAL	,	V_215
XUSB_PADCTL_HSIC_PAD_CTL0_RPU_DATA0	,	V_72
XUSB_PADCTL_HSIC_PAD_CTL0_PD_TX_DATA1	,	V_182
XUSB_PADCTL_HSIC_PAD_CTL0_RPU_DATA1	,	V_73
priv	,	V_107
XUSB_PADCTL_HSIC_PAD_CTL0_PD_TX_DATA0	,	V_181
tegra_xusb_hsic_pad	,	V_163
reset_control_assert	,	F_15
tegra210_sata_phy_ops	,	V_200
to_usb2_lane	,	F_40
unlock	,	V_54
XUSB_PADCTL_ELPG_PROGRAM1_SSPX_ELPG_CLAMP_EN	,	F_118
tegra210_hsic_lane_probe	,	F_66
FUSE_SKU_CALIB_HS_TERM_RANGE_ADJ_MASK	,	V_223
XUSB_PADCTL_USB2_OTG_PAD_CTL1_PD_CHRP_OVRD	,	V_134
tegra210_usb2_lane_probe	,	F_33
tegra210_pcie_pad_remove	,	F_88
tegra_xusb_pcie_pad	,	V_5
list	,	V_98
XUSB_PADCTL_HSIC_PAD_TRK_CTL_TRK_DONE_RESET_TIMER_MASK	,	V_187
ETIMEDOUT	,	V_46
XUSB_PADCTL_ELPG_PROGRAM1_AUX_MUX_LP0_CLAMP_EN_EARLY	,	V_68
tegra210_sata_lane_remove	,	F_90
ops	,	V_154
to_pcie_pad	,	F_4
port	,	V_79
tegra210_pex_uphy_enable	,	F_3
XUSB_PADCTL_UPHY_PLL_CTL4_REFCLK_SEL_SHIFT	,	V_31
XUSB_PADCTL_HSIC_PAD_CTL2_RX_DATA_TRIM_MASK	,	V_171
XUSB_PADCTL_HSIC_PAD_CTL0_PD_RX_STROBE	,	V_177
tegra210_hsic_port_disable	,	F_104
FUSE_SKU_CALIB_HS_CURR_LEVEL_PADX_SHIFT	,	F_125
XUSB_PADCTL_USB2_OTG_PAD_CTL1_TERM_RANGE_ADJ_SHIFT	,	V_130
dev_set_drvdata	,	F_63
XUSB_PADCTL_UPHY_PLL_CTL1_FREQ_MDIV_MASK	,	V_34
tegra210_usb2_port_enable	,	F_99
tegra210_hsic_phy_init	,	F_69
XUSB_PADCTL_USB2_BIAS_PAD_CTL0_HS_SQUELCH_LEVEL_VAL	,	V_119
TEGRA_FUSE_USB_CALIB_EXT_0	,	V_224
tegra_xusb_lane_parse_dt	,	F_37
XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL	,	V_165
"usb3-ss"	,	L_13
timeout	,	V_7
XUSB_PADCTL_HSIC_PAD_CTL2_RX_STROBE_TRIM_SHIFT	,	V_170
dev_err	,	F_47
kzalloc	,	F_34
tegra210_xusb_padctl	,	V_1
XUSB_PADCTL_UPHY_PLL_CTL8_RCAL_DONE	,	V_52
XUSB_PADCTL_UPHY_PLL_CTL2_CAL_DONE	,	V_45
XUSB_PADCTL_UPHY_PLL_CTL1_IDDQ	,	V_39
XUSB_PADCTL_USB2_PAD_MUX	,	V_102
XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD_CTL1_VREG_LEV_MASK	,	V_138
XUSB_PADCTL_ELPG_PROGRAM1_AUX_MUX_LP0_VCORE_DOWN	,	V_69
devm_clk_get	,	F_59
XUSB_PADCTL_USB2_PAD_MUX_USB2_BIAS_PAD_XUSB	,	V_105
XUSB_PADCTL_UPHY_MISC_PAD_S0_CTL1	,	V_85
tegra_xusb_sata_lane	,	V_198
clk_disable_unprepare	,	F_16
tegra210_pcie_phy_power_off	,	F_85
XUSB_PADCTL_UPHY_USB3_PAD_ECTL4_RX_CDR_CTRL_MASK	,	V_212
tegra210_pcie_phy_ops	,	V_197
XUSB_PADCTL_HSIC_PAD_CTL1_TX_RTUNEP_SHIFT	,	V_167
XUSB_PADCTL_UPHY_PLL_CTL8_RCAL_CLK_EN	,	V_51
tegra210_hsic_phy_power_on	,	F_71
tegra210_hsic_phy_exit	,	F_70
XUSB_PADCTL_UPHY_MISC_PAD_CTL1_AUX_RX_TERM_EN	,	V_88
regulator_enable	,	F_53
XUSB_PADCTL_UPHY_PLL_CTL4_TXCLKREF_SEL_SATA_VAL	,	V_63
"failed to get SATA pad reset: %d\n"	,	L_9
tegra_xusb_usb2_lane	,	V_94
tegra_xusb_lane	,	V_80
base	,	V_4
ENOMEM	,	V_97
tegra210_pex_uphy_disable	,	F_17
XUSB_PADCTL_HSIC_PAD_TRK_CTL_TRK_DONE_RESET_TIMER_VAL	,	V_190
tegra210_sata_pll_hw_sequence_start	,	F_24
tegra210_pcie_phy_init	,	F_81
phy_get_drvdata	,	F_42
XUSB_PADCTL_USB2_OTG_PAD_CTL0_PD2	,	V_124
XUSB_PADCTL_UPHY_PLL_CTL1_PWR_OVRD	,	V_23
sata	,	V_57
XUSB_PADCTL_UPHY_PLL_CTL2_CAL_CTRL_SHIFT	,	V_16
XUSB_PADCTL_ELPG_PROGRAM1_AUX_MUX_LP0_CLAMP_EN	,	V_67
tegra210_sata_uphy_enable	,	F_21
XUSB_PADCTL_HSIC_PAD_TRK_CTL	,	V_184
tegra_xusb_pad_register	,	F_62
enable	,	V_10
usb2	,	V_95
tegra210_pcie_phy_exit	,	F_82
lock	,	V_53
usb3	,	V_202
to_usb2_pad	,	F_45
tegra210_sata_lane_probe	,	F_89
tegra_xusb_port_find_lane	,	F_121
XUSB_PADCTL_USB2_BIAS_PAD_CTL0_PD	,	V_151
XUSB_PADCTL_UPHY_PLL_CTL1_SLEEP_SHIFT	,	V_41
"trk"	,	L_3
clk	,	V_142
XUSB_PADCTL_USB2_OTG_PAD_CTL1_PD_DR	,	V_133
regulator_disable	,	F_55
XUSB_PADCTL_HSIC_PAD_CTL2_RX_STROBE_TRIM_MASK	,	V_169
tx_rtune_p	,	V_168
index	,	V_70
XUSB_PADCTL_HSIC_PADX_CTL0	,	F_29
XUSB_PADCTL_HSIC_PADX_CTL1	,	F_73
XUSB_PADCTL_HSIC_PADX_CTL2	,	F_74
XUSB_PADCTL_UPHY_MISC_PAD_CTL1_AUX_RX_IDLE_MODE_MASK	,	V_86
XUSB_PADCTL_HSIC_PAD_CTL0_PD_TX_STROBE	,	V_183
tegra210_pcie_phy_power_on	,	F_83
tegra210_sata_phy_power_off	,	F_96
XUSB_PADCTL_UPHY_PLL_CTL1_FREQ_NDIV_SATA_VAL	,	V_64
"failed to get PLL: %d\n"	,	L_6
__func__	,	V_216
XUSB_PADCTL_UPHY_PLL_CTL1_SLEEP_MASK	,	V_40
XUSB_PADCTL_HSIC_PAD_TRK_CTL_TRK_DONE_RESET_TIMER_SHIFT	,	V_188
tegra210_sata_phy_exit	,	F_93
reset	,	V_47
rx_data_trim	,	V_174
XUSB_PADCTL_USB2_OTG_PAD_CTL1_PD_DISC_OVRD	,	V_135
tegra_xusb_pad_init	,	F_58
XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD_CTL1_VREG_LEV_SHIFT	,	V_139
FUSE_USB_CALIB_EXT_RPD_CTRL_MASK	,	V_226
XUSB_PADCTL_UPHY_PLL_S0_CTL4	,	V_62
ENODEV	,	V_83
XUSB_PADCTL_UPHY_PLL_S0_CTL5	,	V_59
internal	,	V_204
kfree	,	F_38
XUSB_PADCTL_UPHY_PLL_S0_CTL1	,	V_60
XUSB_PADCTL_USB2_BIAS_PAD_CTL1_TRK_START_TIMER_SHIFT	,	V_146
XUSB_PADCTL_UPHY_PLL_S0_CTL2	,	V_58
"pll"	,	L_5
XUSB_PADCTL_UPHY_PLL_CTL1_FREQ_MDIV_SHIFT	,	V_35
out	,	V_65
fuse	,	V_126
tegra_xusb_find_lane	,	F_102
hsic	,	V_159
XUSB_PADCTL_SS_PORT_MAP_PORTX_MAP_MASK	,	F_109
XUSB_PADCTL_UPHY_USB3_PAD_ECTL4_RX_CDR_CTRL_VAL	,	V_214
"usb3"	,	L_1
XUSB_PADCTL_HSIC_PAD_CTL2_RX_DATA_TRIM_SHIFT	,	V_172
XUSB_PADCTL_USB3_PAD_MUX_SATA_IDDQ_DISABLE	,	F_95
hs_term_range_adj	,	V_136
tegra210_hsic_phy_ops	,	V_193
XUSB_PADCTL_USB2_OTG_PAD_CTL0_PD_ZI	,	V_125
clk_prepare_enable	,	F_5
tegra_xusb_usb2_port	,	V_108
err	,	V_9
to_sata_pad	,	F_22
XUSB_PADCTL_UPHY_PLL_CTL2_CAL_CTRL_VAL	,	V_17
tegra210_hsic_lane_ops	,	V_192
to_hsic_pad	,	F_72
XUSB_PADCTL_UPHY_PLL_CTL5_DCO_CTRL_SHIFT	,	V_20
XUSB_PADCTL_USB2_OTG_PAD_CTL1_RPD_CTRL_SHIFT	,	V_132
hs_curr_level	,	V_127
disable	,	V_13
tegra_fuse_readl	,	F_123
XUSB_PADCTL_UPHY_MISC_PAD_CTL1_AUX_RX_IDLE_MODE_SHIFT	,	V_87
udelay	,	F_54
"usb2"	,	L_10
XUSB_PADCTL_USB2_PORT_CAP_PORTX_CAP_HOST	,	F_49
XUSB_PADCTL_UPHY_PLL_S0_CTL8	,	V_61
tegra_xusb_find_usb2_port	,	F_46
phy	,	V_101
XUSB_PADCTL_SS_PORT_MAP	,	V_203
XUSB_PADCTL_HSIC_PAD_CTL0_PD_RX_DATA0	,	V_175
tegra210_sata_pll_hw_control_enable	,	F_23
XUSB_PADCTL_HSIC_PAD_CTL0_PD_RX_DATA1	,	V_176
XUSB_PADCTL_HSIC_PAD_CTL0_RPD_DATA1	,	V_76
usb	,	V_55
soc	,	V_99
XUSB_PADCTL_USB2_OTG_PAD_CTL0_HS_CURR_LEVEL_MASK	,	V_121
XUSB_PADCTL_HSIC_PAD_CTL0_RPD_DATA0	,	V_75
XUSB_PADCTL_USB3_PAD_MUX	,	V_195
XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPADX_CTL1	,	F_52
strobe_trim	,	V_164
"hsic"	,	L_11
XUSB_PADCTL_UPHY_USB3_PAD_ECTL2_RX_CTLE_MASK	,	V_208
XUSB_PADCTL_HSIC_PAD_CTL1_TX_RTUNEP_MASK	,	V_166
u32	,	T_1
XUSB_PADCTL_USB2_OTG_PADX_CTL1	,	F_51
tegra210_sata_uphy_disable	,	F_25
XUSB_PADCTL_USB2_OTG_PADX_CTL0	,	F_50
time_after_eq	,	F_12
XUSB_PADCTL_UPHY_PLL_CTL1_FREQ_NDIV_MASK	,	V_36
tegra210_xusb_padctl_enable	,	F_26
XUSB_PADCTL_HSIC_PAD_TRK_CTL_PD_TRK	,	V_191
tegra210_hsic_set_idle	,	F_28
FUSE_USB_CALIB_EXT_RPD_CTRL_SHIFT	,	V_225
offset	,	V_82
XUSB_PADCTL_USB2_BIAS_PAD_CTL0_HS_SQUELCH_LEVEL_SHIFT	,	V_112
tegra210_xusb_fuse_calibration	,	V_218
tegra210_xusb_pll_hw_control_enable	,	F_13
PTR_ERR	,	F_61
revision	,	V_117
XUSB_PADCTL_USB2_BIAS_PAD_CTL1_TRK_DONE_RESET_TIMER_MASK	,	V_147
XUSB_PADCTL_HSIC_PAD_CTL0_RPD_STROBE	,	V_74
tegra210_usb2_port_disable	,	F_100
XUSB_PADCTL_UPHY_USB3_PAD_ECTL4_RX_CDR_CTRL_SHIFT	,	V_213
device_unregister	,	F_64
XUSB_PADCTL_USB2_PAD_MUX_USB2_BIAS_PAD_SHIFT	,	V_104
XUSB_PADCTL_USB2_PAD_MUX_HSIC_PAD_TRK_SHIFT	,	V_161
padctl_writel	,	F_8
XUSB_PADCTL_USB2_OTG_PAD_CTL1_RPD_CTRL_MASK	,	V_131
XUSB_PADCTL_UPHY_PLL_CTL2_CAL_OVRD	,	V_24
XUSB_PADCTL_USB3_PAD_MUX_PCIE_IDDQ_DISABLE	,	F_84
XUSB_PADCTL_ELPG_PROGRAM1_SSPX_ELPG_VCORE_DOWN	,	F_116
devm_kzalloc	,	F_127
np	,	V_93
XUSB_PADCTL_UPHY_PLL_CTL5_DCO_CTRL_MASK	,	V_19
tegra210_sata_phy_init	,	F_92
tegra_xusb_usb3_port	,	V_201
"failed to get trk clock: %d\n"	,	L_4
tegra210_usb3_port_enable	,	F_106
devm_reset_control_get	,	F_87
XUSB_PADCTL_USB2_BIAS_PAD_CTL0_HS_DISCON_LEVEL_VAL	,	V_115
XUSB_PADCTL_UPHY_USB3_PADX_ECTL1	,	F_111
msecs_to_jiffies	,	F_10
XUSB_PADCTL_HSIC_PAD_CTL0_PD_ZI_STROBE	,	V_180
XUSB_PADCTL_UPHY_USB3_PADX_ECTL2	,	F_112
XUSB_PADCTL_SS_PORT_MAP_PORTX_MAP	,	F_110
XUSB_PADCTL_HSIC_PAD_TRK_CTL_TRK_START_TIMER_SHIFT	,	V_186
XUSB_PADCTL_UPHY_USB3_PADX_ECTL6	,	F_115
XUSB_PADCTL_UPHY_USB3_PADX_ECTL3	,	F_113
XUSB_PADCTL_UPHY_USB3_PADX_ECTL4	,	F_114
tegra210_usb2_lane_ops	,	V_155
value	,	V_8
XUSB_PADCTL_UPHY_PLL_CTL8_RCAL_EN	,	V_50
lane	,	V_81
XUSB_PADCTL_USB2_PAD_MUX_USB2_BIAS_PAD_MASK	,	V_103
XUSB_PADCTL_UPHY_PLL_CTL4_TXCLKREF_SEL_MASK	,	V_28
XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD_CTL1_VREG_FIX18	,	V_140
XUSB_PADCTL_USB2_BIAS_PAD_CTL0_HS_DISCON_LEVEL_MASK	,	V_113
XUSB_PADCTL_USB2_OTG_PAD_CTL1_TERM_RANGE_ADJ_MASK	,	V_129
idle	,	V_71
tegra210_usb2_pad_probe	,	F_57
unregister	,	V_156
WARN_ON	,	F_19
XUSB_PADCTL_USB2_PAD_MUX_HSIC_PAD_TRK_MASK	,	V_160
"failed to get PCIe pad reset: %d\n"	,	L_8
tegra210_hsic_port_map	,	F_105
tegra210_usb3_port_map	,	F_120
hs_curr_level_offset	,	V_128
tegra210_usb2_phy_ops	,	V_157
tegra210_usb2_phy_power_on	,	F_44
"phy"	,	L_7
pll	,	V_11
XUSB_PADCTL_UPHY_PLL_P0_CTL2	,	V_14
container_of	,	F_2
XUSB_PADCTL_UPHY_PLL_P0_CTL5	,	V_18
tegra210_hsic_pad_remove	,	F_77
XUSB_PADCTL_UPHY_PLL_P0_CTL4	,	V_27
XUSB_PADCTL_UPHY_PLL_CTL1_FREQ_NDIV_SHIFT	,	V_37
XUSB_PADCTL_UPHY_PLL_P0_CTL8	,	V_25
XUSB_PADCTL_UPHY_PLL_CTL4_REFCLKBUF_EN	,	V_42
XUSB_PADCTL_UPHY_PLL_CTL4_TXCLKREF_SEL_SHIFT	,	V_29
tegra210_hsic_phy_power_off	,	F_75
FUSE_SKU_CALIB_HS_CURR_LEVEL_PAD_MASK	,	V_221
tegra_sku_info	,	V_116
XUSB_PADCTL_UPHY_PLL_P0_CTL1	,	V_22
IS_ERR	,	F_60
