<stg><name>dpu_pack.4_Pipeline_VITIS_LOOP_709_12</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %this_5_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_5_11"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:3 %this_5_10_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_10

]]></Node>
<StgValue><ssdm name="this_5_10_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8192 %this_5_10_read, i8192 %this_5_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 0, i8 %i_25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc715

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc715:0 %i = load i8 %i_25

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc715:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc715:2 %icmp_ln709 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln709"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc715:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc715:4 %add_ln709 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln709"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc715:5 %br_ln709 = br i1 %icmp_ln709, void %for.inc715.split, void %for.inc721.exitStub

]]></Node>
<StgValue><ssdm name="br_ln709"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc715.split:2 %ptr_load = load i32 %ptr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32">
<![CDATA[
for.inc715.split:3 %trunc_ln711 = trunc i32 %ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln711"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
for.inc715.split:4 %zext_ln711 = zext i32 %ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln711"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc715.split:5 %sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln711

]]></Node>
<StgValue><ssdm name="sk_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:6 %sk_load = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc715.split:7 %add_ln711 = add i12 %trunc_ln711, i12 1

]]></Node>
<StgValue><ssdm name="add_ln711"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="12">
<![CDATA[
for.inc715.split:8 %zext_ln711_1 = zext i12 %add_ln711

]]></Node>
<StgValue><ssdm name="zext_ln711_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc715.split:9 %sk_addr_1 = getelementptr i8 %sk, i64 0, i64 %zext_ln711_1

]]></Node>
<StgValue><ssdm name="sk_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:10 %sk_load_1 = load i12 %sk_addr_1

]]></Node>
<StgValue><ssdm name="sk_load_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="8">
<![CDATA[
for.inc715.split:37 %trunc_ln713 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln713"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc715.split:56 %add_ln715 = add i32 %ptr_load, i32 5

]]></Node>
<StgValue><ssdm name="add_ln715"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc715.split:57 %store_ln715 = store i32 %add_ln715, i32 %ptr

]]></Node>
<StgValue><ssdm name="store_ln715"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc715.split:59 %store_ln709 = store i8 %add_ln709, i8 %i_25

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc721.exitStub:0 %this_5_11_load_1 = load i8192 %this_5_11

]]></Node>
<StgValue><ssdm name="this_5_11_load_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.inc721.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_5_11_out, i8192 %this_5_11_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
for.inc721.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:6 %sk_load = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:10 %sk_load_1 = load i12 %sk_addr_1

]]></Node>
<StgValue><ssdm name="sk_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc715.split:11 %add_ln711_1 = add i12 %trunc_ln711, i12 2

]]></Node>
<StgValue><ssdm name="add_ln711_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="12">
<![CDATA[
for.inc715.split:12 %zext_ln711_2 = zext i12 %add_ln711_1

]]></Node>
<StgValue><ssdm name="zext_ln711_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc715.split:13 %sk_addr_2 = getelementptr i8 %sk, i64 0, i64 %zext_ln711_2

]]></Node>
<StgValue><ssdm name="sk_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:14 %sk_load_2 = load i12 %sk_addr_2

]]></Node>
<StgValue><ssdm name="sk_load_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc715.split:20 %add_ln712 = add i12 %trunc_ln711, i12 3

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
for.inc715.split:21 %zext_ln712 = zext i12 %add_ln712

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc715.split:22 %sk_addr_3 = getelementptr i8 %sk, i64 0, i64 %zext_ln712

]]></Node>
<StgValue><ssdm name="sk_addr_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:23 %sk_load_3 = load i12 %sk_addr_3

]]></Node>
<StgValue><ssdm name="sk_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc715.split:0 %this_5_11_load = load i8192 %this_5_11

]]></Node>
<StgValue><ssdm name="this_5_11_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:14 %sk_load_2 = load i12 %sk_addr_2

]]></Node>
<StgValue><ssdm name="sk_load_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8">
<![CDATA[
for.inc715.split:15 %trunc_ln711_1 = trunc i8 %sk_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln711_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.inc715.split:16 %t = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i8.i8, i4 %trunc_ln711_1, i8 %sk_load_1, i8 %sk_load

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="20">
<![CDATA[
for.inc715.split:17 %zext_ln710 = zext i20 %t

]]></Node>
<StgValue><ssdm name="zext_ln710"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:23 %sk_load_3 = load i12 %sk_addr_3

]]></Node>
<StgValue><ssdm name="sk_load_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc715.split:25 %add_ln712_1 = add i12 %trunc_ln711, i12 4

]]></Node>
<StgValue><ssdm name="add_ln712_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
for.inc715.split:26 %zext_ln712_2 = zext i12 %add_ln712_1

]]></Node>
<StgValue><ssdm name="zext_ln712_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc715.split:27 %sk_addr_4 = getelementptr i8 %sk, i64 0, i64 %zext_ln712_2

]]></Node>
<StgValue><ssdm name="sk_addr_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:28 %sk_load_4 = load i12 %sk_addr_4

]]></Node>
<StgValue><ssdm name="sk_load_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc715.split:35 %sub_ln713 = sub i21 524288, i21 %zext_ln710

]]></Node>
<StgValue><ssdm name="sub_ln713"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="21">
<![CDATA[
for.inc715.split:36 %sext_ln713 = sext i21 %sub_ln713

]]></Node>
<StgValue><ssdm name="sext_ln713"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
for.inc715.split:38 %shl_ln6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln713, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8192" op_0_bw="13">
<![CDATA[
for.inc715.split:39 %zext_ln713 = zext i13 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln713"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:40 %shl_ln713 = shl i8192 4294967295, i8192 %zext_ln713

]]></Node>
<StgValue><ssdm name="shl_ln713"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:41 %xor_ln713 = xor i8192 %shl_ln713, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln713"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:42 %and_ln713 = and i8192 %this_5_11_load, i8192 %xor_ln713

]]></Node>
<StgValue><ssdm name="and_ln713"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8192" op_0_bw="32">
<![CDATA[
for.inc715.split:43 %zext_ln713_1 = zext i32 %sext_ln713

]]></Node>
<StgValue><ssdm name="zext_ln713_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:44 %shl_ln713_1 = shl i8192 %zext_ln713_1, i8192 %zext_ln713

]]></Node>
<StgValue><ssdm name="shl_ln713_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:45 %or_ln713 = or i8192 %and_ln713, i8192 %shl_ln713_1

]]></Node>
<StgValue><ssdm name="or_ln713"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc715.split:48 %or_ln714 = or i13 %shl_ln6, i13 32

]]></Node>
<StgValue><ssdm name="or_ln714"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8192" op_0_bw="13">
<![CDATA[
for.inc715.split:49 %zext_ln714 = zext i13 %or_ln714

]]></Node>
<StgValue><ssdm name="zext_ln714"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:50 %shl_ln714 = shl i8192 4294967295, i8192 %zext_ln714

]]></Node>
<StgValue><ssdm name="shl_ln714"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:51 %xor_ln714 = xor i8192 %shl_ln714, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln714"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:52 %and_ln714 = and i8192 %or_ln713, i8192 %xor_ln714

]]></Node>
<StgValue><ssdm name="and_ln714"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc715.split:1 %specloopname_ln709 = specloopname void @_ssdm_op_SpecLoopName, void @empty_64

]]></Node>
<StgValue><ssdm name="specloopname_ln709"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc715.split:18 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_2, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
for.inc715.split:19 %zext_ln712_1 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln712_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8">
<![CDATA[
for.inc715.split:24 %trunc_ln712 = trunc i8 %sk_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="12">
<![CDATA[
for.inc715.split:28 %sk_load_4 = load i12 %sk_addr_4

]]></Node>
<StgValue><ssdm name="sk_load_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc715.split:29 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln712_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc715.split:30 %tmp_1674 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln712, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1674"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc715.split:31 %or_ln712 = or i9 %tmp_1674, i9 %tmp

]]></Node>
<StgValue><ssdm name="or_ln712"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc715.split:32 %tmp_1675 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_3, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1675"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="3" op_3_bw="9">
<![CDATA[
for.inc715.split:33 %t_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i3.i9, i8 %sk_load_4, i3 %tmp_1675, i9 %or_ln712

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="20">
<![CDATA[
for.inc715.split:34 %zext_ln710_1 = zext i20 %t_1

]]></Node>
<StgValue><ssdm name="zext_ln710_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc715.split:46 %sub_ln714 = sub i21 524288, i21 %zext_ln710_1

]]></Node>
<StgValue><ssdm name="sub_ln714"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="21">
<![CDATA[
for.inc715.split:47 %sext_ln714 = sext i21 %sub_ln714

]]></Node>
<StgValue><ssdm name="sext_ln714"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8192" op_0_bw="32">
<![CDATA[
for.inc715.split:53 %zext_ln714_1 = zext i32 %sext_ln714

]]></Node>
<StgValue><ssdm name="zext_ln714_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:54 %shl_ln714_1 = shl i8192 %zext_ln714_1, i8192 %zext_ln714

]]></Node>
<StgValue><ssdm name="shl_ln714_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc715.split:55 %or_ln714_1 = or i8192 %and_ln714, i8192 %shl_ln714_1

]]></Node>
<StgValue><ssdm name="or_ln714_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc715.split:58 %store_ln709 = store i8192 %or_ln714_1, i8192 %this_5_11

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
for.inc715.split:60 %br_ln709 = br void %for.inc715

]]></Node>
<StgValue><ssdm name="br_ln709"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
