

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               1 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 183602, -- Miss = 148278, rate = 0.8076, -- PendHits = 34784, rate = 0.1895-- ResFail = 11232, rate = 0.0612
Error Per = 50 || Flushes = 2965 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36297, rate = 0.1975-- ResFail = 10206, rate = 0.0555
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35898, rate = 0.1953-- ResFail = 10509, rate = 0.0572
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 177008, -- Miss = 132756, rate = 0.7500, -- PendHits = 38502, rate = 0.2175-- ResFail = 9207, rate = 0.0520
Error Per = 50 || Flushes = 2655 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 179106, -- Miss = 143182, rate = 0.7994, -- PendHits = 35394, rate = 0.1976-- ResFail = 12097, rate = 0.0675
Error Per = 50 || Flushes = 2863 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 143728, rate = 0.7819, -- PendHits = 38661, rate = 0.2103-- ResFail = 11344, rate = 0.0617
Error Per = 50 || Flushes = 2874 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35389, rate = 0.1980-- ResFail = 8743, rate = 0.0489
Error Per = 50 || Flushes = 2842 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34376, rate = 0.1870-- ResFail = 10945, rate = 0.0595
Error Per = 50 || Flushes = 2969 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 10012, rate = 0.0550
Error Per = 50 || Flushes = 2948 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 170530, -- Miss = 143223, rate = 0.8399, -- PendHits = 26721, rate = 0.1567-- ResFail = 11014, rate = 0.0646
Error Per = 50 || Flushes = 2864 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35302, rate = 0.1921-- ResFail = 10017, rate = 0.0545
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 137046, rate = 0.7669, -- PendHits = 40226, rate = 0.2251-- ResFail = 11086, rate = 0.0620
Error Per = 50 || Flushes = 2740 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35178, rate = 0.1914-- ResFail = 9656, rate = 0.0525
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36116, rate = 0.1965-- ResFail = 11669, rate = 0.0635
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35179, rate = 0.1914-- ResFail = 10604, rate = 0.0577
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183602, -- Miss = 143546, rate = 0.7818, -- PendHits = 38910, rate = 0.2119-- ResFail = 9694, rate = 0.0528
Error Per = 50 || Flushes = 2870 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 9412, rate = 0.0512
Error Per = 50 || Flushes = 2976 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35000, rate = 0.1904-- ResFail = 9652, rate = 0.0525
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35905, rate = 0.1953-- ResFail = 9731, rate = 0.0529
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166852, -- Miss = 141906, rate = 0.8505, -- PendHits = 24467, rate = 0.1466-- ResFail = 10626, rate = 0.0637
Error Per = 50 || Flushes = 2838 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34860, rate = 0.1914-- ResFail = 12995, rate = 0.0714
Error Per = 50 || Flushes = 2934 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 9801, rate = 0.0533
Error Per = 50 || Flushes = 2969 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 147082, rate = 0.8076, -- PendHits = 34296, rate = 0.1883-- ResFail = 9059, rate = 0.0497
Error Per = 50 || Flushes = 2941 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35817, rate = 0.1949-- ResFail = 11184, rate = 0.0608
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 177008, -- Miss = 132028, rate = 0.7459, -- PendHits = 43545, rate = 0.2460-- ResFail = 9276, rate = 0.0524
Error Per = 50 || Flushes = 2640 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 10305, rate = 0.0561
Error Per = 50 || Flushes = 2976 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 178710, -- Miss = 144326, rate = 0.8076, -- PendHits = 33858, rate = 0.1895-- ResFail = 11879, rate = 0.0665
Error Per = 50 || Flushes = 2886 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 177008, -- Miss = 135304, rate = 0.7644, -- PendHits = 40537, rate = 0.2290-- ResFail = 8264, rate = 0.0467
Error Per = 50 || Flushes = 2706 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35883, rate = 0.2008-- ResFail = 11883, rate = 0.0665
Error Per = 50 || Flushes = 2842 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 172716, -- Miss = 143304, rate = 0.8297, -- PendHits = 28857, rate = 0.1671-- ResFail = 9877, rate = 0.0572
Error Per = 50 || Flushes = 2866 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 177008, -- Miss = 139308, rate = 0.7870, -- PendHits = 35778, rate = 0.2021-- ResFail = 9659, rate = 0.0546
Error Per = 50 || Flushes = 2786 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183744, -- Miss = 148024, rate = 0.8056, -- PendHits = 35066, rate = 0.1908-- ResFail = 9462, rate = 0.0515
Error Per = 50 || Flushes = 2960 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 178710, -- Miss = 141050, rate = 0.7893, -- PendHits = 35479, rate = 0.1985-- ResFail = 7671, rate = 0.0429
Error Per = 50 || Flushes = 2821 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 9152, rate = 0.0503
Error Per = 50 || Flushes = 2948 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 9664, rate = 0.0526
Error Per = 50 || Flushes = 2976 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36280, rate = 0.1974-- ResFail = 9179, rate = 0.0499
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36627, rate = 0.1993-- ResFail = 10146, rate = 0.0552
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35127, rate = 0.1966-- ResFail = 9358, rate = 0.0524
Error Per = 50 || Flushes = 2857 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 145548, rate = 0.7918, -- PendHits = 37177, rate = 0.2023-- ResFail = 10341, rate = 0.0563
Error Per = 50 || Flushes = 2910 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 170140, -- Miss = 141525, rate = 0.8318, -- PendHits = 28162, rate = 0.1655-- ResFail = 11122, rate = 0.0654
Error Per = 50 || Flushes = 2830 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34816, rate = 0.1894-- ResFail = 9651, rate = 0.0525
Error Per = 50 || Flushes = 2969 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180412, -- Miss = 145704, rate = 0.8076, -- PendHits = 34177, rate = 0.1894-- ResFail = 8754, rate = 0.0485
Error Per = 50 || Flushes = 2914 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 10280, rate = 0.0564
Error Per = 50 || Flushes = 2948 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35168, rate = 0.1913-- ResFail = 8908, rate = 0.0485
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 177008, -- Miss = 140036, rate = 0.7911, -- PendHits = 34550, rate = 0.1952-- ResFail = 10123, rate = 0.0572
Error Per = 50 || Flushes = 2800 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 177008, -- Miss = 141128, rate = 0.7973, -- PendHits = 35356, rate = 0.1997-- ResFail = 9344, rate = 0.0528
Error Per = 50 || Flushes = 2822 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 10678, rate = 0.0581
Error Per = 50 || Flushes = 2969 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34858, rate = 0.1914-- ResFail = 7614, rate = 0.0418
Error Per = 50 || Flushes = 2934 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 147082, rate = 0.8076, -- PendHits = 34496, rate = 0.1894-- ResFail = 10868, rate = 0.0597
Error Per = 50 || Flushes = 2941 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 171496, -- Miss = 144636, rate = 0.8434, -- PendHits = 26390, rate = 0.1539-- ResFail = 10431, rate = 0.0608
Error Per = 50 || Flushes = 2892 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35530, rate = 0.1933-- ResFail = 8646, rate = 0.0470
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 34887, rate = 0.1898-- ResFail = 10384, rate = 0.0565
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 178710, -- Miss = 143598, rate = 0.8035, -- PendHits = 34585, rate = 0.1935-- ResFail = 10845, rate = 0.0607
Error Per = 50 || Flushes = 2871 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36564, rate = 0.1989-- ResFail = 8480, rate = 0.0461
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35503, rate = 0.1931-- ResFail = 9452, rate = 0.0514
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35024, rate = 0.1905-- ResFail = 10794, rate = 0.0587
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 178710, -- Miss = 136682, rate = 0.7648, -- PendHits = 40357, rate = 0.2258-- ResFail = 8874, rate = 0.0497
Error Per = 50 || Flushes = 2733 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 177008, -- Miss = 141492, rate = 0.7994, -- PendHits = 34993, rate = 0.1977-- ResFail = 11270, rate = 0.0637
Error Per = 50 || Flushes = 2829 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 10831, rate = 0.0589
Error Per = 50 || Flushes = 2969 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 171496, -- Miss = 142530, rate = 0.8311, -- PendHits = 28540, rate = 0.1664-- ResFail = 12055, rate = 0.0703
Error Per = 50 || Flushes = 2850 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 182114, -- Miss = 147082, rate = 0.8076, -- PendHits = 34342, rate = 0.1886-- ResFail = 10617, rate = 0.0583
Error Per = 50 || Flushes = 2941 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35544, rate = 0.1934-- ResFail = 12373, rate = 0.0673
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 143806, rate = 0.7896, -- PendHits = 37095, rate = 0.2037-- ResFail = 8846, rate = 0.0486
Error Per = 50 || Flushes = 2876 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 177008, -- Miss = 139308, rate = 0.7870, -- PendHits = 36973, rate = 0.2089-- ResFail = 10498, rate = 0.0593
Error Per = 50 || Flushes = 2786 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 178710, -- Miss = 142506, rate = 0.7974, -- PendHits = 35330, rate = 0.1977-- ResFail = 10980, rate = 0.0614
Error Per = 50 || Flushes = 2850 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34860, rate = 0.1914-- ResFail = 9936, rate = 0.0546
Error Per = 50 || Flushes = 2934 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35789, rate = 0.1947-- ResFail = 9896, rate = 0.0538
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35542, rate = 0.1934-- ResFail = 9986, rate = 0.0543
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 10312, rate = 0.0561
Error Per = 50 || Flushes = 2976 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169106, -- Miss = 141576, rate = 0.8372, -- PendHits = 27040, rate = 0.1599-- ResFail = 10213, rate = 0.0604
Error Per = 50 || Flushes = 2831 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36419, rate = 0.1981-- ResFail = 9351, rate = 0.0509
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34855, rate = 0.1914-- ResFail = 9811, rate = 0.0539
Error Per = 50 || Flushes = 2934 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 178710, -- Miss = 143598, rate = 0.8035, -- PendHits = 34508, rate = 0.1931-- ResFail = 9003, rate = 0.0504
Error Per = 50 || Flushes = 2871 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180412, -- Miss = 143156, rate = 0.7935, -- PendHits = 36577, rate = 0.2027-- ResFail = 11277, rate = 0.0625
Error Per = 50 || Flushes = 2863 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35178, rate = 0.1914-- ResFail = 10205, rate = 0.0555
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 141336, rate = 0.7834, -- PendHits = 37787, rate = 0.2094-- ResFail = 10474, rate = 0.0581
Error Per = 50 || Flushes = 2826 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35068, rate = 0.1908-- ResFail = 11675, rate = 0.0635
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35549, rate = 0.1989-- ResFail = 10961, rate = 0.0613
Error Per = 50 || Flushes = 2842 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 145184, rate = 0.7898, -- PendHits = 37824, rate = 0.2058-- ResFail = 10963, rate = 0.0596
Error Per = 50 || Flushes = 2903 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 168747, -- Miss = 142659, rate = 0.8454, -- PendHits = 25628, rate = 0.1519-- ResFail = 10667, rate = 0.0632
Error Per = 50 || Flushes = 2853 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35493, rate = 0.1931-- ResFail = 9083, rate = 0.0494
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35542, rate = 0.1934-- ResFail = 10483, rate = 0.0570
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35799, rate = 0.1948-- ResFail = 9577, rate = 0.0521
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178710, -- Miss = 143962, rate = 0.8056, -- PendHits = 34086, rate = 0.1907-- ResFail = 10413, rate = 0.0583
Error Per = 50 || Flushes = 2879 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 180412, -- Miss = 140244, rate = 0.7774, -- PendHits = 37622, rate = 0.2085-- ResFail = 9240, rate = 0.0512
Error Per = 50 || Flushes = 2804 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 145340, rate = 0.8056, -- PendHits = 34540, rate = 0.1915-- ResFail = 10003, rate = 0.0554
Error Per = 50 || Flushes = 2906 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 177008, -- Miss = 140764, rate = 0.7952, -- PendHits = 35713, rate = 0.2018-- ResFail = 10322, rate = 0.0583
Error Per = 50 || Flushes = 2815 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35543, rate = 0.1934-- ResFail = 10684, rate = 0.0581
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35187, rate = 0.1969-- ResFail = 9726, rate = 0.0544
Error Per = 50 || Flushes = 2857 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 172852, -- Miss = 144237, rate = 0.8345, -- PendHits = 27858, rate = 0.1612-- ResFail = 12628, rate = 0.0731
Error Per = 50 || Flushes = 2884 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 34914, rate = 0.1899-- ResFail = 8150, rate = 0.0443
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35533, rate = 0.1933-- ResFail = 9026, rate = 0.0491
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35178, rate = 0.1914-- ResFail = 11601, rate = 0.0631
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182114, -- Miss = 144898, rate = 0.7956, -- PendHits = 36565, rate = 0.2008-- ResFail = 10049, rate = 0.0552
Error Per = 50 || Flushes = 2897 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 180412, -- Miss = 143520, rate = 0.7955, -- PendHits = 36104, rate = 0.2001-- ResFail = 9905, rate = 0.0549
Error Per = 50 || Flushes = 2870 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182510, -- Miss = 145574, rate = 0.7976, -- PendHits = 36114, rate = 0.1979-- ResFail = 10850, rate = 0.0594
Error Per = 50 || Flushes = 2911 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 180412, -- Miss = 144976, rate = 0.8036, -- PendHits = 34903, rate = 0.1935-- ResFail = 9576, rate = 0.0531
Error Per = 50 || Flushes = 2899 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 145912, rate = 0.7938, -- PendHits = 37263, rate = 0.2027-- ResFail = 10172, rate = 0.0553
Error Per = 50 || Flushes = 2918 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 141258, rate = 0.7757, -- PendHits = 39034, rate = 0.2143-- ResFail = 9120, rate = 0.0501
Error Per = 50 || Flushes = 2825 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166462, -- Miss = 138804, rate = 0.8338, -- PendHits = 27219, rate = 0.1635-- ResFail = 11756, rate = 0.0706
Error Per = 50 || Flushes = 2776 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 180412, -- Miss = 142792, rate = 0.7915, -- PendHits = 36946, rate = 0.2048-- ResFail = 9352, rate = 0.0518
Error Per = 50 || Flushes = 2855 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36312, rate = 0.1994-- ResFail = 10357, rate = 0.0569
Error Per = 50 || Flushes = 2905 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35251, rate = 0.1973-- ResFail = 10921, rate = 0.0611
Error Per = 50 || Flushes = 2857 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36998, rate = 0.2013-- ResFail = 10864, rate = 0.0591
Error Per = 50 || Flushes = 2925 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34860, rate = 0.1914-- ResFail = 10821, rate = 0.0594
Error Per = 50 || Flushes = 2934 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 145704, rate = 0.8076, -- PendHits = 34150, rate = 0.1893-- ResFail = 9539, rate = 0.0529
Error Per = 50 || Flushes = 2914 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183602, -- Miss = 146822, rate = 0.7997, -- PendHits = 36034, rate = 0.1963-- ResFail = 9921, rate = 0.0540
Error Per = 50 || Flushes = 2936 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 180412, -- Miss = 140608, rate = 0.7794, -- PendHits = 37230, rate = 0.2064-- ResFail = 10920, rate = 0.0605
Error Per = 50 || Flushes = 2812 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 143962, rate = 0.8056, -- PendHits = 34086, rate = 0.1907-- ResFail = 10641, rate = 0.0595
Error Per = 50 || Flushes = 2879 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 165818, -- Miss = 135639, rate = 0.8180, -- PendHits = 29072, rate = 0.1753-- ResFail = 10865, rate = 0.0655
Error Per = 50 || Flushes = 2712 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34816, rate = 0.1894-- ResFail = 9784, rate = 0.0532
Error Per = 50 || Flushes = 2969 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180808, -- Miss = 144560, rate = 0.7995, -- PendHits = 35529, rate = 0.1965-- ResFail = 10407, rate = 0.0576
Error Per = 50 || Flushes = 2891 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183744, -- Miss = 145476, rate = 0.7917, -- PendHits = 37648, rate = 0.2049-- ResFail = 9803, rate = 0.0534
Error Per = 50 || Flushes = 2909 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35081, rate = 0.1908-- ResFail = 9743, rate = 0.0530
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 10337, rate = 0.0562
Error Per = 50 || Flushes = 2976 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 143156, rate = 0.7935, -- PendHits = 36491, rate = 0.2023-- ResFail = 9031, rate = 0.0501
Error Per = 50 || Flushes = 2863 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35461, rate = 0.1929-- ResFail = 11403, rate = 0.0620
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36065, rate = 0.1962-- ResFail = 10396, rate = 0.0566
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 11314, rate = 0.0616
Error Per = 50 || Flushes = 2976 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169106, -- Miss = 140172, rate = 0.8289, -- PendHits = 28189, rate = 0.1667-- ResFail = 10065, rate = 0.0595
Error Per = 50 || Flushes = 2803 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 140452, rate = 0.7641, -- PendHits = 41566, rate = 0.2261-- ResFail = 8839, rate = 0.0481
Error Per = 50 || Flushes = 2809 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 145990, rate = 0.8016, -- PendHits = 35582, rate = 0.1954-- ResFail = 10039, rate = 0.0551
Error Per = 50 || Flushes = 2919 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 181900, -- Miss = 144716, rate = 0.7956, -- PendHits = 36645, rate = 0.2015-- ResFail = 9632, rate = 0.0530
Error Per = 50 || Flushes = 2894 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36249, rate = 0.1990-- ResFail = 10200, rate = 0.0560
Error Per = 50 || Flushes = 2905 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35905, rate = 0.1953-- ResFail = 8036, rate = 0.0437
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 145626, rate = 0.7996, -- PendHits = 35426, rate = 0.1945-- ResFail = 8310, rate = 0.0456
Error Per = 50 || Flushes = 2912 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 182042, -- Miss = 146646, rate = 0.8056, -- PendHits = 34805, rate = 0.1912-- ResFail = 9653, rate = 0.0530
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 145626, rate = 0.7996, -- PendHits = 35917, rate = 0.1972-- ResFail = 9604, rate = 0.0527
Error Per = 50 || Flushes = 2912 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 144092, rate = 0.7839, -- PendHits = 38339, rate = 0.2086-- ResFail = 10527, rate = 0.0573
Error Per = 50 || Flushes = 2881 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 172530, -- Miss = 145638, rate = 0.8441, -- PendHits = 26484, rate = 0.1535-- ResFail = 9845, rate = 0.0571
Error Per = 50 || Flushes = 2912 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 177008, -- Miss = 140036, rate = 0.7911, -- PendHits = 36060, rate = 0.2037-- ResFail = 9860, rate = 0.0557
Error Per = 50 || Flushes = 2800 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 144898, rate = 0.7956, -- PendHits = 36627, rate = 0.2011-- ResFail = 9677, rate = 0.0531
Error Per = 50 || Flushes = 2897 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35520, rate = 0.1932-- ResFail = 11196, rate = 0.0609
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 177008, -- Miss = 138944, rate = 0.7850, -- PendHits = 36618, rate = 0.2069-- ResFail = 10766, rate = 0.0608
Error Per = 50 || Flushes = 2778 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35105, rate = 0.1910-- ResFail = 10523, rate = 0.0572
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36327, rate = 0.1976-- ResFail = 9857, rate = 0.0536
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34787, rate = 0.1892-- ResFail = 8822, rate = 0.0480
Error Per = 50 || Flushes = 2969 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178710, -- Miss = 143598, rate = 0.8035, -- PendHits = 34579, rate = 0.1935-- ResFail = 9489, rate = 0.0531
Error Per = 50 || Flushes = 2871 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 180412, -- Miss = 144248, rate = 0.7995, -- PendHits = 35040, rate = 0.1942-- ResFail = 11457, rate = 0.0635
Error Per = 50 || Flushes = 2884 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 168140, -- Miss = 141216, rate = 0.8399, -- PendHits = 26351, rate = 0.1567-- ResFail = 11282, rate = 0.0671
Error Per = 50 || Flushes = 2824 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35179, rate = 0.1914-- ResFail = 9973, rate = 0.0543
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35233, rate = 0.1972-- ResFail = 9074, rate = 0.0508
Error Per = 50 || Flushes = 2857 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182510, -- Miss = 147030, rate = 0.8056, -- PendHits = 34934, rate = 0.1914-- ResFail = 10090, rate = 0.0553
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182510, -- Miss = 145938, rate = 0.7996, -- PendHits = 35853, rate = 0.1964-- ResFail = 8615, rate = 0.0472
Error Per = 50 || Flushes = 2918 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 178638, -- Miss = 138430, rate = 0.7749, -- PendHits = 38828, rate = 0.2174-- ResFail = 8469, rate = 0.0474
Error Per = 50 || Flushes = 2768 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36184, rate = 0.1987-- ResFail = 10784, rate = 0.0592
Error Per = 50 || Flushes = 2905 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36182, rate = 0.1987-- ResFail = 9352, rate = 0.0514
Error Per = 50 || Flushes = 2905 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 146354, rate = 0.8036, -- PendHits = 34891, rate = 0.1916-- ResFail = 8224, rate = 0.0452
Error Per = 50 || Flushes = 2927 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35706, rate = 0.1942-- ResFail = 8003, rate = 0.0435
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169106, -- Miss = 139821, rate = 0.8268, -- PendHits = 28722, rate = 0.1698-- ResFail = 10743, rate = 0.0635
Error Per = 50 || Flushes = 2796 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36341, rate = 0.1977-- ResFail = 10450, rate = 0.0569
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180412, -- Miss = 144976, rate = 0.8036, -- PendHits = 34624, rate = 0.1919-- ResFail = 11107, rate = 0.0616
Error Per = 50 || Flushes = 2899 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36526, rate = 0.1987-- ResFail = 10050, rate = 0.0547
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183602, -- Miss = 144274, rate = 0.7858, -- PendHits = 38275, rate = 0.2085-- ResFail = 9215, rate = 0.0502
Error Per = 50 || Flushes = 2885 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183602, -- Miss = 146822, rate = 0.7997, -- PendHits = 35992, rate = 0.1960-- ResFail = 9227, rate = 0.0503
Error Per = 50 || Flushes = 2936 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 178710, -- Miss = 144326, rate = 0.8076, -- PendHits = 33859, rate = 0.1895-- ResFail = 9956, rate = 0.0557
Error Per = 50 || Flushes = 2886 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 180412, -- Miss = 145340, rate = 0.8056, -- PendHits = 34521, rate = 0.1913-- ResFail = 10020, rate = 0.0555
Error Per = 50 || Flushes = 2906 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35157, rate = 0.1913-- ResFail = 11846, rate = 0.0644
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 147082, rate = 0.8076, -- PendHits = 34496, rate = 0.1894-- ResFail = 8969, rate = 0.0492
Error Per = 50 || Flushes = 2941 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166784, -- Miss = 138807, rate = 0.8323, -- PendHits = 27182, rate = 0.1630-- ResFail = 12060, rate = 0.0723
Error Per = 50 || Flushes = 2776 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 145184, rate = 0.7898, -- PendHits = 36957, rate = 0.2011-- ResFail = 9775, rate = 0.0532
Error Per = 50 || Flushes = 2903 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 139958, rate = 0.7832, -- PendHits = 37453, rate = 0.2096-- ResFail = 9232, rate = 0.0517
Error Per = 50 || Flushes = 2799 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35132, rate = 0.1911-- ResFail = 9630, rate = 0.0524
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35541, rate = 0.1934-- ResFail = 10698, rate = 0.0582
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 177008, -- Miss = 141128, rate = 0.7973, -- PendHits = 34926, rate = 0.1973-- ResFail = 9265, rate = 0.0523
Error Per = 50 || Flushes = 2822 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35785, rate = 0.1947-- ResFail = 11444, rate = 0.0623
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 182114, -- Miss = 141986, rate = 0.7797, -- PendHits = 38471, rate = 0.2112-- ResFail = 8014, rate = 0.0440
Error Per = 50 || Flushes = 2839 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36272, rate = 0.1973-- ResFail = 10109, rate = 0.0550
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 180412, -- Miss = 144976, rate = 0.8036, -- PendHits = 34905, rate = 0.1935-- ResFail = 10583, rate = 0.0587
Error Per = 50 || Flushes = 2899 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 167750, -- Miss = 141273, rate = 0.8422, -- PendHits = 26062, rate = 0.1554-- ResFail = 10328, rate = 0.0616
Error Per = 50 || Flushes = 2825 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 177008, -- Miss = 141856, rate = 0.8014, -- PendHits = 34565, rate = 0.1953-- ResFail = 8639, rate = 0.0488
Error Per = 50 || Flushes = 2837 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36524, rate = 0.1987-- ResFail = 12132, rate = 0.0660
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 177008, -- Miss = 142220, rate = 0.8035, -- PendHits = 34227, rate = 0.1934-- ResFail = 9085, rate = 0.0513
Error Per = 50 || Flushes = 2844 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180412, -- Miss = 144248, rate = 0.7995, -- PendHits = 35632, rate = 0.1975-- ResFail = 10145, rate = 0.0562
Error Per = 50 || Flushes = 2884 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 178710, -- Miss = 140686, rate = 0.7872, -- PendHits = 36504, rate = 0.2043-- ResFail = 8600, rate = 0.0481
Error Per = 50 || Flushes = 2813 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 145548, rate = 0.7918, -- PendHits = 37468, rate = 0.2038-- ResFail = 11162, rate = 0.0607
Error Per = 50 || Flushes = 2910 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 179106, -- Miss = 143182, rate = 0.7994, -- PendHits = 35394, rate = 0.1976-- ResFail = 8786, rate = 0.0491
Error Per = 50 || Flushes = 2863 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 145626, rate = 0.7996, -- PendHits = 35930, rate = 0.1973-- ResFail = 10361, rate = 0.0569
Error Per = 50 || Flushes = 2912 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35792, rate = 0.1947-- ResFail = 9178, rate = 0.0499
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 165818, -- Miss = 140553, rate = 0.8476, -- PendHits = 24744, rate = 0.1492-- ResFail = 9522, rate = 0.0574
Error Per = 50 || Flushes = 2811 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 178710, -- Miss = 139230, rate = 0.7791, -- PendHits = 37339, rate = 0.2089-- ResFail = 9873, rate = 0.0552
Error Per = 50 || Flushes = 2784 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 145990, rate = 0.8016, -- PendHits = 35541, rate = 0.1952-- ResFail = 9490, rate = 0.0521
Error Per = 50 || Flushes = 2919 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 10667, rate = 0.0586
Error Per = 50 || Flushes = 2948 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35471, rate = 0.1930-- ResFail = 10665, rate = 0.0580
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 8106, rate = 0.0441
Error Per = 50 || Flushes = 2969 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 143520, rate = 0.7955, -- PendHits = 36198, rate = 0.2006-- ResFail = 9255, rate = 0.0513
Error Per = 50 || Flushes = 2870 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 180412, -- Miss = 141700, rate = 0.7854, -- PendHits = 37770, rate = 0.2094-- ResFail = 8773, rate = 0.0486
Error Per = 50 || Flushes = 2834 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178496, -- Miss = 141232, rate = 0.7912, -- PendHits = 36028, rate = 0.2018-- ResFail = 7644, rate = 0.0428
Error Per = 50 || Flushes = 2824 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35178, rate = 0.1914-- ResFail = 11377, rate = 0.0619
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 167496, -- Miss = 142263, rate = 0.8494, -- PendHits = 24842, rate = 0.1483-- ResFail = 10135, rate = 0.0605
Error Per = 50 || Flushes = 2845 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35979, rate = 0.2013-- ResFail = 10754, rate = 0.0602
Error Per = 50 || Flushes = 2842 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36267, rate = 0.1973-- ResFail = 9293, rate = 0.0506
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 177008, -- Miss = 136032, rate = 0.7685, -- PendHits = 39928, rate = 0.2256-- ResFail = 10009, rate = 0.0565
Error Per = 50 || Flushes = 2720 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 144820, rate = 0.7879, -- PendHits = 38220, rate = 0.2079-- ResFail = 10276, rate = 0.0559
Error Per = 50 || Flushes = 2896 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 180412, -- Miss = 143520, rate = 0.7955, -- PendHits = 36094, rate = 0.2001-- ResFail = 7899, rate = 0.0438
Error Per = 50 || Flushes = 2870 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36218, rate = 0.1989-- ResFail = 9134, rate = 0.0502
Error Per = 50 || Flushes = 2905 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36826, rate = 0.2003-- ResFail = 12082, rate = 0.0657
Error Per = 50 || Flushes = 2925 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 143078, rate = 0.7857, -- PendHits = 37295, rate = 0.2048-- ResFail = 9560, rate = 0.0525
Error Per = 50 || Flushes = 2861 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 144456, rate = 0.7859, -- PendHits = 38623, rate = 0.2101-- ResFail = 9188, rate = 0.0500
Error Per = 50 || Flushes = 2889 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169496, -- Miss = 143976, rate = 0.8494, -- PendHits = 25120, rate = 0.1482-- ResFail = 9786, rate = 0.0577
Error Per = 50 || Flushes = 2879 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 178710, -- Miss = 138502, rate = 0.7750, -- PendHits = 39465, rate = 0.2208-- ResFail = 10859, rate = 0.0608
Error Per = 50 || Flushes = 2770 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 143234, rate = 0.8015, -- PendHits = 34891, rate = 0.1952-- ResFail = 9064, rate = 0.0507
Error Per = 50 || Flushes = 2864 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 35738, rate = 0.1944-- ResFail = 7923, rate = 0.0431
Error Per = 50 || Flushes = 2925 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178638, -- Miss = 140614, rate = 0.7871, -- PendHits = 37304, rate = 0.2088-- ResFail = 10946, rate = 0.0613
Error Per = 50 || Flushes = 2812 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 145548, rate = 0.7918, -- PendHits = 37479, rate = 0.2039-- ResFail = 10621, rate = 0.0578
Error Per = 50 || Flushes = 2910 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183744, -- Miss = 146568, rate = 0.7977, -- PendHits = 36632, rate = 0.1994-- ResFail = 9269, rate = 0.0504
Error Per = 50 || Flushes = 2931 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 178710, -- Miss = 142506, rate = 0.7974, -- PendHits = 35522, rate = 0.1988-- ResFail = 10134, rate = 0.0567
Error Per = 50 || Flushes = 2850 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 34746, rate = 0.1890-- ResFail = 12748, rate = 0.0694
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 180412, -- Miss = 143884, rate = 0.7975, -- PendHits = 35875, rate = 0.1989-- ResFail = 8805, rate = 0.0488
Error Per = 50 || Flushes = 2877 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 163564, -- Miss = 138075, rate = 0.8442, -- PendHits = 25042, rate = 0.1531-- ResFail = 10959, rate = 0.0670
Error Per = 50 || Flushes = 2761 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 177008, -- Miss = 140036, rate = 0.7911, -- PendHits = 36102, rate = 0.2040-- ResFail = 9996, rate = 0.0565
Error Per = 50 || Flushes = 2800 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35096, rate = 0.1909-- ResFail = 9913, rate = 0.0539
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35378, rate = 0.1925-- ResFail = 8765, rate = 0.0477
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180412, -- Miss = 144248, rate = 0.7995, -- PendHits = 35620, rate = 0.1974-- ResFail = 11372, rate = 0.0630
Error Per = 50 || Flushes = 2884 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 143364, rate = 0.7799, -- PendHits = 39660, rate = 0.2158-- ResFail = 8832, rate = 0.0480
Error Per = 50 || Flushes = 2867 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 144534, rate = 0.7936, -- PendHits = 36878, rate = 0.2025-- ResFail = 8832, rate = 0.0485
Error Per = 50 || Flushes = 2890 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35221, rate = 0.1916-- ResFail = 8373, rate = 0.0456
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36033, rate = 0.1960-- ResFail = 10452, rate = 0.0569
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 142506, rate = 0.7974, -- PendHits = 35539, rate = 0.1989-- ResFail = 9429, rate = 0.0528
Error Per = 50 || Flushes = 2850 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166276, -- Miss = 139032, rate = 0.8362, -- PendHits = 26877, rate = 0.1616-- ResFail = 11285, rate = 0.0679
Error Per = 50 || Flushes = 2780 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 182114, -- Miss = 144534, rate = 0.7936, -- PendHits = 37042, rate = 0.2034-- ResFail = 9460, rate = 0.0519
Error Per = 50 || Flushes = 2890 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180412, -- Miss = 144976, rate = 0.8036, -- PendHits = 34711, rate = 0.1924-- ResFail = 9991, rate = 0.0554
Error Per = 50 || Flushes = 2899 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 10443, rate = 0.0573
Error Per = 50 || Flushes = 2948 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 177008, -- Miss = 137124, rate = 0.7747, -- PendHits = 37598, rate = 0.2124-- ResFail = 11264, rate = 0.0636
Error Per = 50 || Flushes = 2742 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 182114, -- Miss = 144898, rate = 0.7956, -- PendHits = 36176, rate = 0.1986-- ResFail = 9316, rate = 0.0512
Error Per = 50 || Flushes = 2897 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 145340, rate = 0.8056, -- PendHits = 34504, rate = 0.1913-- ResFail = 9422, rate = 0.0522
Error Per = 50 || Flushes = 2906 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 142636, rate = 0.7760, -- PendHits = 39851, rate = 0.2168-- ResFail = 9562, rate = 0.0520
Error Per = 50 || Flushes = 2852 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182510, -- Miss = 147030, rate = 0.8056, -- PendHits = 34917, rate = 0.1913-- ResFail = 10422, rate = 0.0571
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36218, rate = 0.1970-- ResFail = 10969, rate = 0.0597
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 168784, -- Miss = 142626, rate = 0.8450, -- PendHits = 25748, rate = 0.1526-- ResFail = 11523, rate = 0.0683
Error Per = 50 || Flushes = 2852 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 182438, -- Miss = 147030, rate = 0.8059, -- PendHits = 34838, rate = 0.1910-- ResFail = 9657, rate = 0.0529
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 146354, rate = 0.8036, -- PendHits = 35083, rate = 0.1926-- ResFail = 11346, rate = 0.0623
Error Per = 50 || Flushes = 2927 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 177008, -- Miss = 137124, rate = 0.7747, -- PendHits = 38028, rate = 0.2148-- ResFail = 10123, rate = 0.0572
Error Per = 50 || Flushes = 2742 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36534, rate = 0.1988-- ResFail = 10211, rate = 0.0556
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 145912, rate = 0.7938, -- PendHits = 37240, rate = 0.2026-- ResFail = 8110, rate = 0.0441
Error Per = 50 || Flushes = 2918 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36536, rate = 0.1988-- ResFail = 9573, rate = 0.0521
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 177008, -- Miss = 140400, rate = 0.7932, -- PendHits = 35829, rate = 0.2024-- ResFail = 10488, rate = 0.0593
Error Per = 50 || Flushes = 2808 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 144456, rate = 0.7859, -- PendHits = 37663, rate = 0.2049-- ResFail = 9972, rate = 0.0542
Error Per = 50 || Flushes = 2889 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178820, -- Miss = 143728, rate = 0.8038, -- PendHits = 34248, rate = 0.1915-- ResFail = 10198, rate = 0.0570
Error Per = 50 || Flushes = 2874 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 163242, -- Miss = 138774, rate = 0.8501, -- PendHits = 24116, rate = 0.1477-- ResFail = 11686, rate = 0.0716
Error Per = 50 || Flushes = 2775 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35542, rate = 0.1934-- ResFail = 9171, rate = 0.0499
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183602, -- Miss = 147550, rate = 0.8036, -- PendHits = 35409, rate = 0.1929-- ResFail = 9213, rate = 0.0502
Error Per = 50 || Flushes = 2951 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36050, rate = 0.1961-- ResFail = 10802, rate = 0.0588
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 145184, rate = 0.7898, -- PendHits = 38088, rate = 0.2072-- ResFail = 10403, rate = 0.0566
Error Per = 50 || Flushes = 2903 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 180412, -- Miss = 143156, rate = 0.7935, -- PendHits = 35888, rate = 0.1989-- ResFail = 8988, rate = 0.0498
Error Per = 50 || Flushes = 2863 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 145184, rate = 0.7898, -- PendHits = 37957, rate = 0.2065-- ResFail = 10212, rate = 0.0556
Error Per = 50 || Flushes = 2903 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 9320, rate = 0.0507
Error Per = 50 || Flushes = 2976 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35134, rate = 0.1966-- ResFail = 9702, rate = 0.0543
Error Per = 50 || Flushes = 2857 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 180412, -- Miss = 142064, rate = 0.7874, -- PendHits = 37578, rate = 0.2083-- ResFail = 8385, rate = 0.0465
Error Per = 50 || Flushes = 2841 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 171281, -- Miss = 141294, rate = 0.8249, -- PendHits = 28715, rate = 0.1676-- ResFail = 11399, rate = 0.0666
Error Per = 50 || Flushes = 2825 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 178710, -- Miss = 141050, rate = 0.7893, -- PendHits = 36587, rate = 0.2047-- ResFail = 11741, rate = 0.0657
Error Per = 50 || Flushes = 2821 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36112, rate = 0.1965-- ResFail = 10251, rate = 0.0558
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 180412, -- Miss = 142792, rate = 0.7915, -- PendHits = 36888, rate = 0.2045-- ResFail = 11935, rate = 0.0662
Error Per = 50 || Flushes = 2855 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35362, rate = 0.1979-- ResFail = 11115, rate = 0.0622
Error Per = 50 || Flushes = 2842 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35471, rate = 0.1930-- ResFail = 8774, rate = 0.0477
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 143442, rate = 0.7876, -- PendHits = 36859, rate = 0.2024-- ResFail = 8737, rate = 0.0480
Error Per = 50 || Flushes = 2868 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35179, rate = 0.1914-- ResFail = 8288, rate = 0.0451
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35899, rate = 0.1953-- ResFail = 11563, rate = 0.0629
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 141050, rate = 0.7893, -- PendHits = 36110, rate = 0.2021-- ResFail = 10271, rate = 0.0575
Error Per = 50 || Flushes = 2821 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166140, -- Miss = 140556, rate = 0.8460, -- PendHits = 25183, rate = 0.1516-- ResFail = 11628, rate = 0.0700
Error Per = 50 || Flushes = 2811 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36114, rate = 0.1983-- ResFail = 9784, rate = 0.0537
Error Per = 50 || Flushes = 2905 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180412, -- Miss = 145340, rate = 0.8056, -- PendHits = 34542, rate = 0.1915-- ResFail = 10965, rate = 0.0608
Error Per = 50 || Flushes = 2906 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 145912, rate = 0.7938, -- PendHits = 37347, rate = 0.2032-- ResFail = 10085, rate = 0.0549
Error Per = 50 || Flushes = 2918 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36373, rate = 0.1979-- ResFail = 8047, rate = 0.0438
Error Per = 50 || Flushes = 2932 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35825, rate = 0.1949-- ResFail = 7821, rate = 0.0425
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 178710, -- Miss = 144326, rate = 0.8076, -- PendHits = 33859, rate = 0.1895-- ResFail = 10704, rate = 0.0599
Error Per = 50 || Flushes = 2886 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 182114, -- Miss = 144898, rate = 0.7956, -- PendHits = 36631, rate = 0.2011-- ResFail = 8949, rate = 0.0491
Error Per = 50 || Flushes = 2897 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 180412, -- Miss = 144248, rate = 0.7995, -- PendHits = 35536, rate = 0.1970-- ResFail = 10990, rate = 0.0609
Error Per = 50 || Flushes = 2884 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 145990, rate = 0.8016, -- PendHits = 35299, rate = 0.1938-- ResFail = 8708, rate = 0.0478
Error Per = 50 || Flushes = 2919 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 163564, -- Miss = 139479, rate = 0.8527, -- PendHits = 23466, rate = 0.1435-- ResFail = 11055, rate = 0.0676
Error Per = 50 || Flushes = 2789 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 143000, rate = 0.7780, -- PendHits = 39165, rate = 0.2131-- ResFail = 9389, rate = 0.0511
Error Per = 50 || Flushes = 2860 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 143728, rate = 0.7819, -- PendHits = 38420, rate = 0.2090-- ResFail = 7462, rate = 0.0406
Error Per = 50 || Flushes = 2874 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 144092, rate = 0.7839, -- PendHits = 37711, rate = 0.2052-- ResFail = 10622, rate = 0.0578
Error Per = 50 || Flushes = 2881 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 137904, rate = 0.7502, -- PendHits = 44616, rate = 0.2427-- ResFail = 11109, rate = 0.0604
Error Per = 50 || Flushes = 2758 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35064, rate = 0.1908-- ResFail = 10574, rate = 0.0575
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 178710, -- Miss = 139230, rate = 0.7791, -- PendHits = 38307, rate = 0.2144-- ResFail = 11470, rate = 0.0642
Error Per = 50 || Flushes = 2784 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 35682, rate = 0.1941-- ResFail = 8670, rate = 0.0472
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183744, -- Miss = 147296, rate = 0.8016, -- PendHits = 35905, rate = 0.1954-- ResFail = 10242, rate = 0.0557
Error Per = 50 || Flushes = 2945 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35031, rate = 0.1906-- ResFail = 8919, rate = 0.0485
Error Per = 50 || Flushes = 2961 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 172208, -- Miss = 146337, rate = 0.8498, -- PendHits = 25470, rate = 0.1479-- ResFail = 11672, rate = 0.0678
Error Per = 50 || Flushes = 2926 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 11670, rate = 0.0635
Error Per = 50 || Flushes = 2969 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 177008, -- Miss = 133120, rate = 0.7521, -- PendHits = 40228, rate = 0.2273-- ResFail = 10224, rate = 0.0578
Error Per = 50 || Flushes = 2662 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 145990, rate = 0.8016, -- PendHits = 35581, rate = 0.1954-- ResFail = 10607, rate = 0.0582
Error Per = 50 || Flushes = 2919 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36552, rate = 0.1989-- ResFail = 9098, rate = 0.0495
Error Per = 50 || Flushes = 2925 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 139724, rate = 0.7601, -- PendHits = 42884, rate = 0.2333-- ResFail = 10796, rate = 0.0587
Error Per = 50 || Flushes = 2794 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36954, rate = 0.2010-- ResFail = 10076, rate = 0.0548
Error Per = 50 || Flushes = 2925 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 180412, -- Miss = 145704, rate = 0.8076, -- PendHits = 33930, rate = 0.1881-- ResFail = 8639, rate = 0.0479
Error Per = 50 || Flushes = 2914 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 145912, rate = 0.7938, -- PendHits = 36000, rate = 0.1958-- ResFail = 9864, rate = 0.0537
Error Per = 50 || Flushes = 2918 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 177008, -- Miss = 137852, rate = 0.7788, -- PendHits = 36935, rate = 0.2087-- ResFail = 9308, rate = 0.0526
Error Per = 50 || Flushes = 2757 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 167886, -- Miss = 143259, rate = 0.8533, -- PendHits = 24098, rate = 0.1435-- ResFail = 9907, rate = 0.0590
Error Per = 50 || Flushes = 2865 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35403, rate = 0.1926-- ResFail = 9751, rate = 0.0530
Error Per = 50 || Flushes = 2954 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 144326, rate = 0.8076, -- PendHits = 33858, rate = 0.1895-- ResFail = 9990, rate = 0.0559
Error Per = 50 || Flushes = 2886 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 144170, rate = 0.7916, -- PendHits = 36212, rate = 0.1988-- ResFail = 8266, rate = 0.0454
Error Per = 50 || Flushes = 2883 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36710, rate = 0.1997-- ResFail = 8828, rate = 0.0480
Error Per = 50 || Flushes = 2925 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34858, rate = 0.1914-- ResFail = 9312, rate = 0.0511
Error Per = 50 || Flushes = 2934 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 178710, -- Miss = 142506, rate = 0.7974, -- PendHits = 35329, rate = 0.1977-- ResFail = 10918, rate = 0.0611
Error Per = 50 || Flushes = 2850 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35556, rate = 0.1934-- ResFail = 10648, rate = 0.0579
Error Per = 50 || Flushes = 2947 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 180412, -- Miss = 142428, rate = 0.7895, -- PendHits = 37220, rate = 0.2063-- ResFail = 10237, rate = 0.0567
Error Per = 50 || Flushes = 2848 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36249, rate = 0.1972-- ResFail = 9821, rate = 0.0534
Error Per = 50 || Flushes = 2940 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169818, -- Miss = 140118, rate = 0.8251, -- PendHits = 29080, rate = 0.1712-- ResFail = 10080, rate = 0.0594
Error Per = 50 || Flushes = 2802 || slicingInterval = 5000
6a9db41cf3f8496fb5b06301bea99cf4  /home/pars/Documents/expSetups/a5/PathFinder_500000_500_50_L1D_50
Extracting PTX file and ptxas options    1: PathFinder_500000_500_50_L1D_50.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a5/PathFinder_500000_500_50_L1D_50
self exe links to: /home/pars/Documents/expSetups/a5/PathFinder_500000_500_50_L1D_50
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a5/PathFinder_500000_500_50_L1D_50
Running md5sum using "md5sum /home/pars/Documents/expSetups/a5/PathFinder_500000_500_50_L1D_50 "
self exe links to: /home/pars/Documents/expSetups/a5/PathFinder_500000_500_50_L1D_50
Extracting specific PTX file named PathFinder_500000_500_50_L1D_50.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x5616ab3a6b8f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing PathFinder_500000_500_50_L1D_50.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file PathFinder_500000_500_50_L1D_50.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from PathFinder_500000_500_50_L1D_50.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=400
pyramidHeight: 50
gridSize: [500000]
border:[50]
blockSize: 256
blockGrid:[3206]
targetBlock:[156]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:58) @%p4 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:67) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:71) @%p5 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:112) @%p13 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:127) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x298 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:129) @%p14 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2a8 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:132) @%p15 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:138) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:143) @%p16 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x300 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:148) @%p17 bra $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (PathFinder_500000_500_50_L1D_50.1.sm_75.ptx:157) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 939364
gpu_sim_insn = 1188529317
gpu_ipc =    1265.2489
gpu_tot_sim_cycle = 939364
gpu_tot_sim_insn = 1188529317
gpu_tot_ipc =    1265.2489
gpu_tot_issued_cta = 3206
gpu_occupancy = 99.1498% 
gpu_tot_occupancy = 99.1498% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6437
partiton_level_parallism_total  =       4.6437
partiton_level_parallism_util =       4.7173
partiton_level_parallism_util_total  =       4.7173
L2_BW  =     202.8379 GB/Sec
L2_BW_total  =     202.8379 GB/Sec
gpu_total_sim_rate=81294

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 183602, Miss = 148278, Miss_rate = 0.808, Pending_hits = 34784, Reservation_fails = 11232
	L1D_cache_core[1]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35302, Reservation_fails = 10017
	L1D_cache_core[2]: Access = 182114, Miss = 146718, Miss_rate = 0.806, Pending_hits = 34860, Reservation_fails = 12995
	L1D_cache_core[3]: Access = 177008, Miss = 139308, Miss_rate = 0.787, Pending_hits = 35778, Reservation_fails = 9659
	L1D_cache_core[4]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34816, Reservation_fails = 9651
	L1D_cache_core[5]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35530, Reservation_fails = 8646
	L1D_cache_core[6]: Access = 182114, Miss = 147082, Miss_rate = 0.808, Pending_hits = 34342, Reservation_fails = 10617
	L1D_cache_core[7]: Access = 183816, Miss = 146640, Miss_rate = 0.798, Pending_hits = 36419, Reservation_fails = 9351
	L1D_cache_core[8]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35493, Reservation_fails = 9083
	L1D_cache_core[9]: Access = 183816, Miss = 148096, Miss_rate = 0.806, Pending_hits = 34914, Reservation_fails = 8150
	L1D_cache_core[10]: Access = 180412, Miss = 142792, Miss_rate = 0.791, Pending_hits = 36946, Reservation_fails = 9352
	L1D_cache_core[11]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34816, Reservation_fails = 9784
	L1D_cache_core[12]: Access = 183816, Miss = 140452, Miss_rate = 0.764, Pending_hits = 41566, Reservation_fails = 8839
	L1D_cache_core[13]: Access = 177008, Miss = 140036, Miss_rate = 0.791, Pending_hits = 36060, Reservation_fails = 9860
	L1D_cache_core[14]: Access = 183816, Miss = 148096, Miss_rate = 0.806, Pending_hits = 35179, Reservation_fails = 9973
	L1D_cache_core[15]: Access = 183816, Miss = 146640, Miss_rate = 0.798, Pending_hits = 36341, Reservation_fails = 10450
	L1D_cache_core[16]: Access = 183816, Miss = 145184, Miss_rate = 0.790, Pending_hits = 36957, Reservation_fails = 9775
	L1D_cache_core[17]: Access = 177008, Miss = 141856, Miss_rate = 0.801, Pending_hits = 34565, Reservation_fails = 8639
	L1D_cache_core[18]: Access = 178710, Miss = 139230, Miss_rate = 0.779, Pending_hits = 37339, Reservation_fails = 9873
	L1D_cache_core[19]: Access = 178710, Miss = 142142, Miss_rate = 0.795, Pending_hits = 35979, Reservation_fails = 10754
	L1D_cache_core[20]: Access = 178710, Miss = 138502, Miss_rate = 0.775, Pending_hits = 39465, Reservation_fails = 10859
	L1D_cache_core[21]: Access = 177008, Miss = 140036, Miss_rate = 0.791, Pending_hits = 36102, Reservation_fails = 9996
	L1D_cache_core[22]: Access = 182114, Miss = 144534, Miss_rate = 0.794, Pending_hits = 37042, Reservation_fails = 9460
	L1D_cache_core[23]: Access = 182438, Miss = 147030, Miss_rate = 0.806, Pending_hits = 34838, Reservation_fails = 9657
	L1D_cache_core[24]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35542, Reservation_fails = 9171
	L1D_cache_core[25]: Access = 178710, Miss = 141050, Miss_rate = 0.789, Pending_hits = 36587, Reservation_fails = 11741
	L1D_cache_core[26]: Access = 182114, Miss = 145262, Miss_rate = 0.798, Pending_hits = 36114, Reservation_fails = 9784
	L1D_cache_core[27]: Access = 183816, Miss = 143000, Miss_rate = 0.778, Pending_hits = 39165, Reservation_fails = 9389
	L1D_cache_core[28]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34815, Reservation_fails = 11670
	L1D_cache_core[29]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35403, Reservation_fails = 9751
	L1D_total_cache_accesses = 5455020
	L1D_total_cache_misses = 4346004
	L1D_total_cache_miss_rate = 0.7967
	L1D_total_cache_pending_hits = 1083059
	L1D_total_cache_reservation_fails = 298178
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.154
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1083059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1185612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 293583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3096406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1083059
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 45734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5374891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80129

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 293583
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4595
ctas_completed 3206, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
39012, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 
gpgpu_n_tot_thrd_icount = 1352052224
gpgpu_n_tot_w_icount = 42251632
gpgpu_n_stall_shd_mem = 923267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4282018
gpgpu_n_mem_write_global = 80129
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 33672285
gpgpu_n_store_insn = 500000
gpgpu_n_shmem_insn = 197431360
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5745152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 226
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 923041
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3521505	W0_Idle:42976	W0_Scoreboard:65690243	W1:83330	W2:83712	W3:83317	W4:83317	W5:83317	W6:83975	W7:83317	W8:83317	W9:83317	W10:83317	W11:83317	W12:83317	W13:83317	W14:186535	W15:166647	W16:166647	W17:166647	W18:166647	W19:166647	W20:166647	W21:166647	W22:166647	W23:166647	W24:166647	W25:166647	W26:166647	W27:166647	W28:166647	W29:166647	W30:166647	W31:166647	W32:38147911
single_issue_nums: WS0:10161954	WS1:10963862	WS2:10963862	WS3:10161954	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34256144 {8:4282018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3205160 {40:80129,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 171280720 {40:4282018,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 641032 {8:80129,}
maxmflatency = 651 
max_icnt2mem_latency = 242 
maxmrqlatency = 300 
max_icnt2sh_latency = 71 
averagemflatency = 345 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:1199063 	149814 	173808 	318190 	971455 	341796 	53822 	1170 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	583709 	3776765 	1673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4314005 	46490 	1652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3355022 	735232 	226455 	42639 	2789 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8306      8207      8289      8327      8234      8012      8326      8329      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8184      8200      8338      8325      8013      8022      8294      8291      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8058      8023      8328      8306      8175      8268      8296      8309      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8014      8102      8357      8374      7939      7939      8314      8304      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8117      8095      8417      8397      7922      7924      8301      8305      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8205      8177      8392      8538      7961      7964      8318      8319      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8170      8297      8587      8572      7987      7986      8330      8323      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8318      8322      8591      8604      7979      7970      8318      8313      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8324      8342      8489      8532      8452      8385      8320      8327      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8377      8486      8175      8171      8189      8342      8312      8311      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8510      8517      8233      8172      8320      8317      8307      8306      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8240      8247      8283      8273      8320      8409      8391      8317      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  6.080698  6.189789  6.081818  6.078154  6.036409  6.115413  6.206449  6.180510  6.094195  6.115018  6.226985  6.159410  6.119545  6.075747  6.201784  6.088654 
dram[1]:  6.133798  6.148897  6.099562  6.068941  6.073604  6.106856  6.146055  6.186184  6.087527  6.150018  6.223714  6.178452  6.052956  6.096821  6.073118  6.092701 
dram[2]:  6.196740  6.128985  6.016541  6.085818  6.170534  6.140659  6.147944  6.176254  6.110989  6.179259  6.236636  6.222222  6.144330  6.168514  6.102414  6.097953 
dram[3]:  6.103687  6.116313  6.064493  6.247480  6.113097  6.156503  6.118055  6.128524  6.144015  6.132720  6.189911  6.162911  6.195176  6.154810  6.020570  6.156088 
dram[4]:  6.205119  6.271091  6.073321  6.108799  6.204663  6.207114  6.168755  6.181617  6.151493  6.145066  6.114327  6.103511  6.152174  6.206845  6.161683  6.187176 
dram[5]:  6.218959  6.181079  6.147372  6.217844  6.100473  6.161338  6.273885  6.177729  6.148435  6.286629  6.104281  6.126331  6.167036  6.251217  6.171291  6.106843 
dram[6]:  6.170543  6.155801  6.168879  6.161017  6.118700  6.216988  6.176861  6.162500  6.133456  6.174251  6.225000  6.153024  6.155179  6.217877  5.974230  6.040550 
dram[7]:  6.172758  6.085485  6.133847  6.082545  6.147415  6.142962  6.261487  6.236695  6.205128  6.227154  6.108712  6.165866  6.235426  6.193093  6.098684  6.087591 
dram[8]:  6.047361  6.159794  6.036101  6.071896  6.106050  6.151671  6.164827  6.199408  6.218622  6.060958  6.139441  6.180370  6.226950  6.184883  6.126698  6.094560 
dram[9]:  6.104744  6.079578  6.075245  6.178928  6.023733  6.104956  6.203333  6.282552  6.135244  6.103474  6.118402  6.188056  6.120690  6.145120  6.144224  6.076783 
dram[10]:  6.065942  6.111436  6.206679  6.206603  6.077983  6.157721  6.243102  6.171397  6.154016  6.126973  6.216921  6.275395  6.061751  6.050055  6.200223  6.178452 
dram[11]:  6.057588  6.098032  6.165439  6.130769  6.077677  6.080218  6.168817  6.180945  6.145381  6.126559  6.221021  6.209665  6.026373  6.107614  6.076111  6.233470 
average row locality = 3209123/522282 = 6.144426
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16660     16663     16645     16641     16665     16664     16665     16663     16612     16614     16627     16612     16610     16607     16609     16609 
dram[1]:     16664     16656     16645     16646     16671     16665     16668     16666     16612     16605     16612     16608     16611     16610     16615     16614 
dram[2]:     16656     16657     16652     16656     16673     16684     16667     16670     16603     16604     16603     16608     16611     16615     16604     16604 
dram[3]:     16649     16653     16658     16657     16676     16678     16659     16657     16601     16601     16608     16603     16619     16621     16603     16603 
dram[4]:     16660     16656     16652     16652     16685     16673     16662     16666     16609     16610     16606     16607     16620     16607     16612     16613 
dram[5]:     16660     16657     16647     16646     16678     16685     16665     16674     16613     16611     16603     16602     16611     16621     16601     16610 
dram[6]:     16647     16644     16650     16641     16673     16681     16684     16682     16603     16609     16603     16607     16623     16619     16612     16604 
dram[7]:     16653     16660     16647     16647     16684     16678     16682     16678     16618     16615     16609     16611     16610     16602     16606     16600 
dram[8]:     16658     16661     16640     16642     16675     16671     16676     16677     16617     16624     16607     16607     16606     16617     16603     16613 
dram[9]:     16658     16662     16633     16634     16672     16672     16669     16663     16614     16613     16611     16603     16609     16608     16620     16619 
dram[10]:     16673     16658     16647     16653     16677     16669     16664     16663     16622     16616     16600     16600     16612     16604     16611     16608 
dram[11]:     16656     16664     16653     16657     16664     16671     16656     16658     16617     16621     16611     16624     16605     16610     16605     16607 
total dram reads = 3194113
bank skew: 16685/16600 = 1.01
chip skew: 266200/266146 = 1.00
number of total write accesses:
dram[0]:       272       272       320       320       320       320       320       320       320       320       320       320       312       308       320       320 
dram[1]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[2]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[3]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[4]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[5]:       276       276       320       320       320       320       320       320       320       320       320       320       308       304       320       320 
dram[6]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[7]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[8]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[9]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[10]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[11]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
total dram writes = 60040
bank skew: 320/272 = 1.18
chip skew: 5008/5000 = 1.00
average mf latency per bank:
dram[0]:        466       465       465       464       464       463       463       463       463       463       462       462       464       462       464       463
dram[1]:        465       466       465       466       463       464       462       463       463       464       462       463       462       463       461       461
dram[2]:        464       465       464       463       463       464       463       463       462       462       462       463       462       463       461       462
dram[3]:        465       465       464       463       463       461       464       462       464       463       464       463       462       461       463       462
dram[4]:        466       467       463       465       462       463       461       463       463       463       463       464       462       464       462       463
dram[5]:        464       464       464       464       463       465       462       462       461       463       462       462       463       463       462       463
dram[6]:        465       466       463       463       464       462       463       463       463       463       462       462       463       461       463       462
dram[7]:        465       465       463       465       463       464       462       462       463       464       463       464       462       464       463       463
dram[8]:        464       464       463       464       463       463       461       463       461       464       463       462       462       462       462       463
dram[9]:        464       465       464       463       464       462       464       463       464       464       461       462       463       462       463       463
dram[10]:        464       464       464       465       462       464       462       462       464       464       463       465       464       465       461       462
dram[11]:        464       464       463       463       463       463       462       463       461       462       463       461       464       464       462       463
maximum mf latency per bank:
dram[0]:        539       543       612       623       546       475       523       522       517       597       518       502       470       481       474       488
dram[1]:        536       544       629       630       511       520       485       485       493       505       541       533       518       482       565       548
dram[2]:        533       543       632       626       507       506       522       504       496       555       488       474       476       480       473       529
dram[3]:        544       538       615       623       505       493       500       475       486       619       482       523       651       562       499       534
dram[4]:        542       536       613       621       475       538       496       508       501       517       534       524       543       539       525       526
dram[5]:        548       537       625       629       500       543       495       513       493       496       479       479       486       494       508       473
dram[6]:        536       540       612       617       510       513       466       486       510       501       523       505       504       546       475       479
dram[7]:        534       542       604       624       507       516       532       521       498       486       506       496       543       580       486       481
dram[8]:        543       540       615       614       549       544       523       528       550       525       499       519       475       502       520       498
dram[9]:        549       548       610       608       498       511       491       485       565       561       541       496       500       520       514       497
dram[10]:        541       539       616       623       501       526       494       506       512       495       531       539       477       495       480       470
dram[11]:        536       550       618       617       492       471       528       542       513       481       492       507       478       562       468       479

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052423 n_act=43645 n_pre=43629 n_ref_event=4572360550251980812 n_req=267417 n_rd=266166 n_rd_L2_A=0 n_write=0 n_wr_bk=5004 bw_util=0.4503
n_activity=2105372 dram_eff=0.5152
bk0: 16660a 2156103i bk1: 16663a 2160340i bk2: 16645a 2153447i bk3: 16641a 2154147i bk4: 16665a 2153876i bk5: 16664a 2153695i bk6: 16665a 2158078i bk7: 16663a 2158546i bk8: 16612a 2157358i bk9: 16614a 2156101i bk10: 16627a 2158239i bk11: 16612a 2157320i bk12: 16610a 2156992i bk13: 16607a 2155991i bk14: 16609a 2159334i bk15: 16609a 2157769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836805
Row_Buffer_Locality_read = 0.838958
Row_Buffer_Locality_write = 0.378897
Bank_Level_Parallism = 2.325625
Bank_Level_Parallism_Col = 1.943361
Bank_Level_Parallism_Ready = 1.276651
write_to_read_ratio_blp_rw_average = 0.030051
GrpLevelPara = 1.739046 

BW Util details:
bwutil = 0.450267 
total_CMD = 2408968 
util_bw = 1084680 
Wasted_Col = 568029 
Wasted_Row = 232773 
Idle = 523486 

BW Util Bottlenecks: 
RCDc_limit = 562971 
RCDWRc_limit = 4873 
WTRc_limit = 26412 
RTWc_limit = 30628 
CCDLc_limit = 198834 
rwq = 0 
CCDLc_limit_alone = 195676 
WTRc_limit_alone = 25392 
RTWc_limit_alone = 28490 

Commands details: 
total_CMD = 2408968 
n_nop = 2052423 
Read = 266166 
Write = 0 
L2_Alloc = 0 
L2_WB = 5004 
n_act = 43645 
n_pre = 43629 
n_ref = 4572360550251980812 
n_req = 267417 
total_req = 271170 

Dual Bus Interface Util: 
issued_total_row = 87274 
issued_total_col = 271170 
Row_Bus_Util =  0.036229 
CoL_Bus_Util = 0.112567 
Either_Row_CoL_Bus_Util = 0.148007 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.005326 
queue_avg = 3.964905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.9649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052322 n_act=43703 n_pre=43687 n_ref_event=0 n_req=267420 n_rd=266168 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2113693 dram_eff=0.5132
bk0: 16664a 2157119i bk1: 16656a 2159195i bk2: 16645a 2156364i bk3: 16646a 2156118i bk4: 16671a 2154981i bk5: 16665a 2155371i bk6: 16668a 2155157i bk7: 16666a 2158061i bk8: 16612a 2155975i bk9: 16605a 2158714i bk10: 16612a 2158045i bk11: 16608a 2159987i bk12: 16611a 2156049i bk13: 16610a 2156827i bk14: 16615a 2155944i bk15: 16614a 2157678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836590
Row_Buffer_Locality_read = 0.838703
Row_Buffer_Locality_write = 0.387380
Bank_Level_Parallism = 2.312511
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.271218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450277 
total_CMD = 2408968 
util_bw = 1084704 
Wasted_Col = 572688 
Wasted_Row = 236554 
Idle = 515022 

BW Util Bottlenecks: 
RCDc_limit = 565978 
RCDWRc_limit = 4509 
WTRc_limit = 25925 
RTWc_limit = 31461 
CCDLc_limit = 198929 
rwq = 0 
CCDLc_limit_alone = 195761 
WTRc_limit_alone = 24985 
RTWc_limit_alone = 29233 

Commands details: 
total_CMD = 2408968 
n_nop = 2052322 
Read = 266168 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43703 
n_pre = 43687 
n_ref = 0 
n_req = 267420 
total_req = 271176 

Dual Bus Interface Util: 
issued_total_row = 87390 
issued_total_col = 271176 
Row_Bus_Util =  0.036277 
CoL_Bus_Util = 0.112569 
Either_Row_CoL_Bus_Util = 0.148049 
Issued_on_Two_Bus_Simul_Util = 0.000797 
issued_two_Eff = 0.005383 
queue_avg = 3.956618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.95662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052705 n_act=43523 n_pre=43507 n_ref_event=0 n_req=267419 n_rd=266167 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2113590 dram_eff=0.5132
bk0: 16656a 2160426i bk1: 16657a 2158429i bk2: 16652a 2153834i bk3: 16656a 2155928i bk4: 16673a 2157136i bk5: 16684a 2156001i bk6: 16667a 2154920i bk7: 16670a 2155347i bk8: 16603a 2155662i bk9: 16604a 2158026i bk10: 16603a 2159924i bk11: 16608a 2161048i bk12: 16611a 2158625i bk13: 16615a 2158305i bk14: 16604a 2156109i bk15: 16604a 2157499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837263
Row_Buffer_Locality_read = 0.839447
Row_Buffer_Locality_write = 0.373003
Bank_Level_Parallism = 2.310220
Bank_Level_Parallism_Col = 1.885912
Bank_Level_Parallism_Ready = 1.275693
write_to_read_ratio_blp_rw_average = 0.030458
GrpLevelPara = 1.728725 

BW Util details:
bwutil = 0.450276 
total_CMD = 2408968 
util_bw = 1084700 
Wasted_Col = 573592 
Wasted_Row = 235028 
Idle = 515648 

BW Util Bottlenecks: 
RCDc_limit = 565084 
RCDWRc_limit = 5116 
WTRc_limit = 26335 
RTWc_limit = 31076 
CCDLc_limit = 199543 
rwq = 0 
CCDLc_limit_alone = 195962 
WTRc_limit_alone = 25189 
RTWc_limit_alone = 28641 

Commands details: 
total_CMD = 2408968 
n_nop = 2052705 
Read = 266167 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43523 
n_pre = 43507 
n_ref = 0 
n_req = 267419 
total_req = 271175 

Dual Bus Interface Util: 
issued_total_row = 87030 
issued_total_col = 271175 
Row_Bus_Util =  0.036128 
CoL_Bus_Util = 0.112569 
Either_Row_CoL_Bus_Util = 0.147890 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.005451 
queue_avg = 3.999518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.99952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052597 n_act=43573 n_pre=43557 n_ref_event=0 n_req=267398 n_rd=266146 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4502
n_activity=2108207 dram_eff=0.5145
bk0: 16649a 2156329i bk1: 16653a 2157561i bk2: 16658a 2155008i bk3: 16657a 2158883i bk4: 16676a 2153824i bk5: 16678a 2154900i bk6: 16659a 2153644i bk7: 16657a 2156080i bk8: 16601a 2157019i bk9: 16601a 2156616i bk10: 16608a 2156460i bk11: 16603a 2156673i bk12: 16619a 2159758i bk13: 16621a 2157880i bk14: 16603a 2154508i bk15: 16603a 2158416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837063
Row_Buffer_Locality_read = 0.839295
Row_Buffer_Locality_write = 0.362620
Bank_Level_Parallism = 2.326159
Bank_Level_Parallism_Col = 1.897448
Bank_Level_Parallism_Ready = 1.276173
write_to_read_ratio_blp_rw_average = 0.030523
GrpLevelPara = 1.739877 

BW Util details:
bwutil = 0.450241 
total_CMD = 2408968 
util_bw = 1084616 
Wasted_Col = 568464 
Wasted_Row = 234223 
Idle = 521665 

BW Util Bottlenecks: 
RCDc_limit = 562318 
RCDWRc_limit = 4829 
WTRc_limit = 26501 
RTWc_limit = 31453 
CCDLc_limit = 197472 
rwq = 0 
CCDLc_limit_alone = 194244 
WTRc_limit_alone = 25442 
RTWc_limit_alone = 29284 

Commands details: 
total_CMD = 2408968 
n_nop = 2052597 
Read = 266146 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43573 
n_pre = 43557 
n_ref = 0 
n_req = 267398 
total_req = 271154 

Dual Bus Interface Util: 
issued_total_row = 87130 
issued_total_col = 271154 
Row_Bus_Util =  0.036169 
CoL_Bus_Util = 0.112560 
Either_Row_CoL_Bus_Util = 0.147935 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.005368 
queue_avg = 3.981848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.98185
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052877 n_act=43386 n_pre=43370 n_ref_event=0 n_req=267442 n_rd=266190 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2105518 dram_eff=0.5152
bk0: 16660a 2155780i bk1: 16656a 2156525i bk2: 16652a 2152608i bk3: 16652a 2155361i bk4: 16685a 2156460i bk5: 16673a 2157928i bk6: 16662a 2157317i bk7: 16666a 2158016i bk8: 16609a 2155608i bk9: 16610a 2155976i bk10: 16606a 2155091i bk11: 16607a 2156539i bk12: 16620a 2154609i bk13: 16607a 2158041i bk14: 16612a 2158665i bk15: 16613a 2159373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837789
Row_Buffer_Locality_read = 0.839975
Row_Buffer_Locality_write = 0.373003
Bank_Level_Parallism = 2.329649
Bank_Level_Parallism_Col = 1.905515
Bank_Level_Parallism_Ready = 1.285711
write_to_read_ratio_blp_rw_average = 0.029731
GrpLevelPara = 1.743343 

BW Util details:
bwutil = 0.450314 
total_CMD = 2408968 
util_bw = 1084792 
Wasted_Col = 565606 
Wasted_Row = 233928 
Idle = 524642 

BW Util Bottlenecks: 
RCDc_limit = 556619 
RCDWRc_limit = 4604 
WTRc_limit = 25701 
RTWc_limit = 31236 
CCDLc_limit = 196585 
rwq = 0 
CCDLc_limit_alone = 193341 
WTRc_limit_alone = 24592 
RTWc_limit_alone = 29101 

Commands details: 
total_CMD = 2408968 
n_nop = 2052877 
Read = 266190 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43386 
n_pre = 43370 
n_ref = 0 
n_req = 267442 
total_req = 271198 

Dual Bus Interface Util: 
issued_total_row = 86756 
issued_total_col = 271198 
Row_Bus_Util =  0.036014 
CoL_Bus_Util = 0.112578 
Either_Row_CoL_Bus_Util = 0.147819 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.005232 
queue_avg = 3.996535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.99654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2053054 n_act=43299 n_pre=43283 n_ref_event=0 n_req=267435 n_rd=266184 n_rd_L2_A=0 n_write=0 n_wr_bk=5004 bw_util=0.4503
n_activity=2105350 dram_eff=0.5152
bk0: 16660a 2157374i bk1: 16657a 2158109i bk2: 16647a 2155222i bk3: 16646a 2157830i bk4: 16678a 2154652i bk5: 16685a 2155826i bk6: 16665a 2160009i bk7: 16674a 2158847i bk8: 16613a 2157082i bk9: 16611a 2161999i bk10: 16603a 2156335i bk11: 16602a 2157564i bk12: 16611a 2155700i bk13: 16621a 2160587i bk14: 16601a 2158320i bk15: 16610a 2157166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838110
Row_Buffer_Locality_read = 0.840310
Row_Buffer_Locality_write = 0.370104
Bank_Level_Parallism = 2.317907
Bank_Level_Parallism_Col = 1.892694
Bank_Level_Parallism_Ready = 1.274403
write_to_read_ratio_blp_rw_average = 0.029934
GrpLevelPara = 1.736284 

BW Util details:
bwutil = 0.450297 
total_CMD = 2408968 
util_bw = 1084752 
Wasted_Col = 567827 
Wasted_Row = 232726 
Idle = 523663 

BW Util Bottlenecks: 
RCDc_limit = 561150 
RCDWRc_limit = 4772 
WTRc_limit = 27796 
RTWc_limit = 30999 
CCDLc_limit = 197649 
rwq = 0 
CCDLc_limit_alone = 194094 
WTRc_limit_alone = 26445 
RTWc_limit_alone = 28795 

Commands details: 
total_CMD = 2408968 
n_nop = 2053054 
Read = 266184 
Write = 0 
L2_Alloc = 0 
L2_WB = 5004 
n_act = 43299 
n_pre = 43283 
n_ref = 0 
n_req = 267435 
total_req = 271188 

Dual Bus Interface Util: 
issued_total_row = 86582 
issued_total_col = 271188 
Row_Bus_Util =  0.035942 
CoL_Bus_Util = 0.112574 
Either_Row_CoL_Bus_Util = 0.147745 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.005215 
queue_avg = 3.950787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.95079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052661 n_act=43491 n_pre=43475 n_ref_event=0 n_req=267432 n_rd=266182 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2110123 dram_eff=0.5141
bk0: 16647a 2157026i bk1: 16644a 2156906i bk2: 16650a 2157370i bk3: 16641a 2157253i bk4: 16673a 2155896i bk5: 16681a 2156613i bk6: 16684a 2158063i bk7: 16682a 2157476i bk8: 16603a 2156318i bk9: 16609a 2156174i bk10: 16603a 2158769i bk11: 16607a 2157778i bk12: 16623a 2158698i bk13: 16619a 2161874i bk14: 16612a 2152686i bk15: 16604a 2155583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837390
Row_Buffer_Locality_read = 0.839568
Row_Buffer_Locality_write = 0.373600
Bank_Level_Parallism = 2.317545
Bank_Level_Parallism_Col = 1.891246
Bank_Level_Parallism_Ready = 1.275913
write_to_read_ratio_blp_rw_average = 0.030940
GrpLevelPara = 1.736727 

BW Util details:
bwutil = 0.450287 
total_CMD = 2408968 
util_bw = 1084728 
Wasted_Col = 570760 
Wasted_Row = 234162 
Idle = 519318 

BW Util Bottlenecks: 
RCDc_limit = 563586 
RCDWRc_limit = 4802 
WTRc_limit = 24864 
RTWc_limit = 32187 
CCDLc_limit = 198028 
rwq = 0 
CCDLc_limit_alone = 194798 
WTRc_limit_alone = 23887 
RTWc_limit_alone = 29934 

Commands details: 
total_CMD = 2408968 
n_nop = 2052661 
Read = 266182 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43491 
n_pre = 43475 
n_ref = 0 
n_req = 267432 
total_req = 271182 

Dual Bus Interface Util: 
issued_total_row = 86966 
issued_total_col = 271182 
Row_Bus_Util =  0.036101 
CoL_Bus_Util = 0.112572 
Either_Row_CoL_Bus_Util = 0.147909 
Issued_on_Two_Bus_Simul_Util = 0.000764 
issued_two_Eff = 0.005167 
queue_avg = 3.970775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.97078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052788 n_act=43414 n_pre=43398 n_ref_event=0 n_req=267450 n_rd=266200 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105520 dram_eff=0.5152
bk0: 16653a 2157680i bk1: 16660a 2155458i bk2: 16647a 2155764i bk3: 16647a 2154437i bk4: 16684a 2154136i bk5: 16678a 2154606i bk6: 16682a 2157767i bk7: 16678a 2159457i bk8: 16618a 2158328i bk9: 16615a 2158459i bk10: 16609a 2154297i bk11: 16611a 2156540i bk12: 16610a 2158980i bk13: 16602a 2156727i bk14: 16606a 2155531i bk15: 16600a 2156418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837689
Row_Buffer_Locality_read = 0.839808
Row_Buffer_Locality_write = 0.386400
Bank_Level_Parallism = 2.328248
Bank_Level_Parallism_Col = 1.905003
Bank_Level_Parallism_Ready = 1.282030
write_to_read_ratio_blp_rw_average = 0.031304
GrpLevelPara = 1.743581 

BW Util details:
bwutil = 0.450317 
total_CMD = 2408968 
util_bw = 1084800 
Wasted_Col = 565867 
Wasted_Row = 234207 
Idle = 524094 

BW Util Bottlenecks: 
RCDc_limit = 558421 
RCDWRc_limit = 4592 
WTRc_limit = 26339 
RTWc_limit = 31687 
CCDLc_limit = 196532 
rwq = 0 
CCDLc_limit_alone = 193116 
WTRc_limit_alone = 25184 
RTWc_limit_alone = 29426 

Commands details: 
total_CMD = 2408968 
n_nop = 2052788 
Read = 266200 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43414 
n_pre = 43398 
n_ref = 0 
n_req = 267450 
total_req = 271200 

Dual Bus Interface Util: 
issued_total_row = 86812 
issued_total_col = 271200 
Row_Bus_Util =  0.036037 
CoL_Bus_Util = 0.112579 
Either_Row_CoL_Bus_Util = 0.147856 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005143 
queue_avg = 4.006261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=4.00626
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052570 n_act=43597 n_pre=43581 n_ref_event=0 n_req=267444 n_rd=266194 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105630 dram_eff=0.5152
bk0: 16658a 2154289i bk1: 16661a 2159648i bk2: 16640a 2153909i bk3: 16642a 2155825i bk4: 16675a 2152125i bk5: 16671a 2155898i bk6: 16676a 2156245i bk7: 16677a 2157192i bk8: 16617a 2157718i bk9: 16624a 2154772i bk10: 16607a 2153886i bk11: 16607a 2158052i bk12: 16606a 2160256i bk13: 16617a 2159589i bk14: 16603a 2155404i bk15: 16613a 2155169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837001
Row_Buffer_Locality_read = 0.839226
Row_Buffer_Locality_write = 0.363200
Bank_Level_Parallism = 2.328697
Bank_Level_Parallism_Col = 1.901330
Bank_Level_Parallism_Ready = 1.279826
write_to_read_ratio_blp_rw_average = 0.031302
GrpLevelPara = 1.740030 

BW Util details:
bwutil = 0.450307 
total_CMD = 2408968 
util_bw = 1084776 
Wasted_Col = 568287 
Wasted_Row = 233324 
Idle = 522581 

BW Util Bottlenecks: 
RCDc_limit = 562766 
RCDWRc_limit = 4802 
WTRc_limit = 27137 
RTWc_limit = 32324 
CCDLc_limit = 197977 
rwq = 0 
CCDLc_limit_alone = 194331 
WTRc_limit_alone = 25942 
RTWc_limit_alone = 29873 

Commands details: 
total_CMD = 2408968 
n_nop = 2052570 
Read = 266194 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43597 
n_pre = 43581 
n_ref = 0 
n_req = 267444 
total_req = 271194 

Dual Bus Interface Util: 
issued_total_row = 87178 
issued_total_col = 271194 
Row_Bus_Util =  0.036189 
CoL_Bus_Util = 0.112577 
Either_Row_CoL_Bus_Util = 0.147946 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.005539 
queue_avg = 3.988443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.98844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052441 n_act=43629 n_pre=43613 n_ref_event=0 n_req=267410 n_rd=266160 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2102770 dram_eff=0.5158
bk0: 16658a 2154189i bk1: 16662a 2154017i bk2: 16633a 2153064i bk3: 16634a 2155386i bk4: 16672a 2151741i bk5: 16672a 2155028i bk6: 16669a 2156869i bk7: 16663a 2159247i bk8: 16614a 2156285i bk9: 16613a 2156314i bk10: 16611a 2156398i bk11: 16603a 2157873i bk12: 16609a 2157203i bk13: 16608a 2159785i bk14: 16620a 2157863i bk15: 16619a 2155707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836861
Row_Buffer_Locality_read = 0.839089
Row_Buffer_Locality_write = 0.362400
Bank_Level_Parallism = 2.331231
Bank_Level_Parallism_Col = 1.900413
Bank_Level_Parallism_Ready = 1.281472
write_to_read_ratio_blp_rw_average = 0.030463
GrpLevelPara = 1.738306 

BW Util details:
bwutil = 0.450251 
total_CMD = 2408968 
util_bw = 1084640 
Wasted_Col = 568626 
Wasted_Row = 231757 
Idle = 523945 

BW Util Bottlenecks: 
RCDc_limit = 562613 
RCDWRc_limit = 4903 
WTRc_limit = 27832 
RTWc_limit = 31457 
CCDLc_limit = 197648 
rwq = 0 
CCDLc_limit_alone = 194124 
WTRc_limit_alone = 26583 
RTWc_limit_alone = 29182 

Commands details: 
total_CMD = 2408968 
n_nop = 2052441 
Read = 266160 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43629 
n_pre = 43613 
n_ref = 0 
n_req = 267410 
total_req = 271160 

Dual Bus Interface Util: 
issued_total_row = 87242 
issued_total_col = 271160 
Row_Bus_Util =  0.036216 
CoL_Bus_Util = 0.112563 
Either_Row_CoL_Bus_Util = 0.148000 
Issued_on_Two_Bus_Simul_Util = 0.000778 
issued_two_Eff = 0.005259 
queue_avg = 4.014891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=4.01489
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052775 n_act=43447 n_pre=43431 n_ref_event=0 n_req=267427 n_rd=266177 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105274 dram_eff=0.5152
bk0: 16673a 2153412i bk1: 16658a 2156603i bk2: 16647a 2155624i bk3: 16653a 2155695i bk4: 16677a 2153659i bk5: 16669a 2154678i bk6: 16664a 2158658i bk7: 16663a 2158615i bk8: 16622a 2154635i bk9: 16616a 2156025i bk10: 16600a 2156859i bk11: 16600a 2159628i bk12: 16612a 2156294i bk13: 16604a 2154228i bk14: 16611a 2156736i bk15: 16608a 2157980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837552
Row_Buffer_Locality_read = 0.839738
Row_Buffer_Locality_write = 0.372000
Bank_Level_Parallism = 2.329538
Bank_Level_Parallism_Col = 1.903323
Bank_Level_Parallism_Ready = 1.281434
write_to_read_ratio_blp_rw_average = 0.031429
GrpLevelPara = 1.739216 

BW Util details:
bwutil = 0.450279 
total_CMD = 2408968 
util_bw = 1084708 
Wasted_Col = 567759 
Wasted_Row = 233523 
Idle = 522978 

BW Util Bottlenecks: 
RCDc_limit = 558145 
RCDWRc_limit = 4952 
WTRc_limit = 26615 
RTWc_limit = 33174 
CCDLc_limit = 198769 
rwq = 0 
CCDLc_limit_alone = 195163 
WTRc_limit_alone = 25523 
RTWc_limit_alone = 30660 

Commands details: 
total_CMD = 2408968 
n_nop = 2052775 
Read = 266177 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43447 
n_pre = 43431 
n_ref = 0 
n_req = 267427 
total_req = 271177 

Dual Bus Interface Util: 
issued_total_row = 86878 
issued_total_col = 271177 
Row_Bus_Util =  0.036064 
CoL_Bus_Util = 0.112570 
Either_Row_CoL_Bus_Util = 0.147861 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.005228 
queue_avg = 4.002937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.00294
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052401 n_act=43623 n_pre=43607 n_ref_event=0 n_req=267429 n_rd=266179 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2107378 dram_eff=0.5147
bk0: 16656a 2153194i bk1: 16664a 2155292i bk2: 16653a 2156182i bk3: 16657a 2155459i bk4: 16664a 2151613i bk5: 16671a 2152928i bk6: 16656a 2158296i bk7: 16658a 2156573i bk8: 16617a 2155949i bk9: 16621a 2156383i bk10: 16611a 2159475i bk11: 16624a 2159099i bk12: 16605a 2153938i bk13: 16610a 2156072i bk14: 16605a 2157717i bk15: 16607a 2159252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836895
Row_Buffer_Locality_read = 0.838999
Row_Buffer_Locality_write = 0.388800
Bank_Level_Parallism = 2.325635
Bank_Level_Parallism_Col = 1.900768
Bank_Level_Parallism_Ready = 1.278256
write_to_read_ratio_blp_rw_average = 0.030679
GrpLevelPara = 1.737691 

BW Util details:
bwutil = 0.450282 
total_CMD = 2408968 
util_bw = 1084716 
Wasted_Col = 569387 
Wasted_Row = 234839 
Idle = 520026 

BW Util Bottlenecks: 
RCDc_limit = 561577 
RCDWRc_limit = 4720 
WTRc_limit = 26978 
RTWc_limit = 31699 
CCDLc_limit = 197779 
rwq = 0 
CCDLc_limit_alone = 194420 
WTRc_limit_alone = 25866 
RTWc_limit_alone = 29452 

Commands details: 
total_CMD = 2408968 
n_nop = 2052401 
Read = 266179 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43623 
n_pre = 43607 
n_ref = 0 
n_req = 267429 
total_req = 271179 

Dual Bus Interface Util: 
issued_total_row = 87230 
issued_total_col = 271179 
Row_Bus_Util =  0.036211 
CoL_Bus_Util = 0.112571 
Either_Row_CoL_Bus_Util = 0.148016 
Issued_on_Two_Bus_Simul_Util = 0.000765 
issued_two_Eff = 0.005166 
queue_avg = 3.997387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.99739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 182083, Miss = 135697, Miss_rate = 0.745, Pending_hits = 23991, Reservation_fails = 0
L2_cache_bank[1]: Access = 181577, Miss = 135677, Miss_rate = 0.747, Pending_hits = 23709, Reservation_fails = 0
L2_cache_bank[2]: Access = 181754, Miss = 135706, Miss_rate = 0.747, Pending_hits = 23897, Reservation_fails = 0
L2_cache_bank[3]: Access = 182071, Miss = 135674, Miss_rate = 0.745, Pending_hits = 24018, Reservation_fails = 0
L2_cache_bank[4]: Access = 181562, Miss = 135673, Miss_rate = 0.747, Pending_hits = 23512, Reservation_fails = 0
L2_cache_bank[5]: Access = 181755, Miss = 135702, Miss_rate = 0.747, Pending_hits = 23672, Reservation_fails = 0
L2_cache_bank[6]: Access = 182059, Miss = 135677, Miss_rate = 0.745, Pending_hits = 23634, Reservation_fails = 0
L2_cache_bank[7]: Access = 181491, Miss = 135677, Miss_rate = 0.748, Pending_hits = 23340, Reservation_fails = 0
L2_cache_bank[8]: Access = 181664, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23562, Reservation_fails = 0
L2_cache_bank[9]: Access = 182003, Miss = 135688, Miss_rate = 0.746, Pending_hits = 23802, Reservation_fails = 0
L2_cache_bank[10]: Access = 181512, Miss = 135682, Miss_rate = 0.748, Pending_hits = 23663, Reservation_fails = 0
L2_cache_bank[11]: Access = 181698, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23818, Reservation_fails = 0
L2_cache_bank[12]: Access = 182031, Miss = 135699, Miss_rate = 0.745, Pending_hits = 23790, Reservation_fails = 0
L2_cache_bank[13]: Access = 181503, Miss = 135691, Miss_rate = 0.748, Pending_hits = 23442, Reservation_fails = 0
L2_cache_bank[14]: Access = 181714, Miss = 135713, Miss_rate = 0.747, Pending_hits = 23598, Reservation_fails = 0
L2_cache_bank[15]: Access = 182050, Miss = 135695, Miss_rate = 0.745, Pending_hits = 23790, Reservation_fails = 0
L2_cache_bank[16]: Access = 181521, Miss = 135686, Miss_rate = 0.747, Pending_hits = 23541, Reservation_fails = 0
L2_cache_bank[17]: Access = 181642, Miss = 135716, Miss_rate = 0.747, Pending_hits = 23601, Reservation_fails = 0
L2_cache_bank[18]: Access = 181967, Miss = 135690, Miss_rate = 0.746, Pending_hits = 23730, Reservation_fails = 0
L2_cache_bank[19]: Access = 181461, Miss = 135678, Miss_rate = 0.748, Pending_hits = 23714, Reservation_fails = 0
L2_cache_bank[20]: Access = 181718, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23766, Reservation_fails = 0
L2_cache_bank[21]: Access = 182059, Miss = 135675, Miss_rate = 0.745, Pending_hits = 23979, Reservation_fails = 0
L2_cache_bank[22]: Access = 181535, Miss = 135671, Miss_rate = 0.747, Pending_hits = 23802, Reservation_fails = 0
L2_cache_bank[23]: Access = 181717, Miss = 135716, Miss_rate = 0.747, Pending_hits = 23900, Reservation_fails = 0
L2_total_cache_accesses = 4362147
L2_total_cache_misses = 3256613
L2_total_cache_miss_rate = 0.7466
L2_total_cache_pending_hits = 569271
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 518634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 569271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 799310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2394803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 569271
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 46875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4282018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80129
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=4362147
icnt_total_pkts_simt_to_mem=4362147
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4362147
Req_Network_cycles = 939364
Req_Network_injected_packets_per_cycle =       4.6437 
Req_Network_conflicts_per_cycle =       0.7990
Req_Network_conflicts_per_cycle_util =       0.8117
Req_Bank_Level_Parallism =       4.7173
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2933
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1935

Reply_Network_injected_packets_num = 4362147
Reply_Network_cycles = 939364
Reply_Network_injected_packets_per_cycle =        4.6437
Reply_Network_conflicts_per_cycle =        2.4854
Reply_Network_conflicts_per_cycle_util =       2.5220
Reply_Bank_Level_Parallism =       4.7120
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2487
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1548
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 3 min, 40 sec (14620 sec)
gpgpu_simulation_rate = 81294 (inst/sec)
gpgpu_simulation_rate = 64 (cycle/sec)
gpgpu_silicon_slowdown = 21328125x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 1 is = 10000
Simulation cycle for kernel 1 is = 15000
Simulation cycle for kernel 1 is = 20000
Simulation cycle for kernel 1 is = 25000
Simulation cycle for kernel 1 is = 30000
Simulation cycle for kernel 1 is = 35000
Simulation cycle for kernel 1 is = 40000
Simulation cycle for kernel 1 is = 45000
Simulation cycle for kernel 1 is = 50000
Simulation cycle for kernel 1 is = 55000
Simulation cycle for kernel 1 is = 60000
Simulation cycle for kernel 1 is = 65000
Simulation cycle for kernel 1 is = 70000
Simulation cycle for kernel 1 is = 75000
Simulation cycle for kernel 1 is = 80000
Simulation cycle for kernel 1 is = 85000
Simulation cycle for kernel 1 is = 90000
Simulation cycle for kernel 1 is = 95000
Simulation cycle for kernel 1 is = 100000
Simulation cycle for kernel 1 is = 105000
Simulation cycle for kernel 1 is = 110000
Simulation cycle for kernel 1 is = 115000
Simulation cycle for kernel 1 is = 120000
Simulation cycle for kernel 1 is = 125000
Simulation cycle for kernel 1 is = 130000
Simulation cycle for kernel 1 is = 135000
Simulation cycle for kernel 1 is = 140000
Simulation cycle for kernel 1 is = 145000
Simulation cycle for kernel 1 is = 150000
Simulation cycle for kernel 1 is = 155000
Simulation cycle for kernel 1 is = 160000
Simulation cycle for kernel 1 is = 165000
Simulation cycle for kernel 1 is = 170000
Simulation cycle for kernel 1 is = 175000
Simulation cycle for kernel 1 is = 180000
Simulation cycle for kernel 1 is = 185000
Simulation cycle for kernel 1 is = 190000
Simulation cycle for kernel 1 is = 195000
Simulation cycle for kernel 1 is = 200000
Simulation cycle for kernel 1 is = 205000
Simulation cycle for kernel 1 is = 210000
Simulation cycle for kernel 1 is = 215000
Simulation cycle for kernel 1 is = 220000
Simulation cycle for kernel 1 is = 225000
Simulation cycle for kernel 1 is = 230000
Simulation cycle for kernel 1 is = 235000
Simulation cycle for kernel 1 is = 240000
Simulation cycle for kernel 1 is = 245000
Simulation cycle for kernel 1 is = 250000
Simulation cycle for kernel 1 is = 255000
Simulation cycle for kernel 1 is = 260000
Simulation cycle for kernel 1 is = 265000
Simulation cycle for kernel 1 is = 270000
Simulation cycle for kernel 1 is = 275000
Simulation cycle for kernel 1 is = 280000
Simulation cycle for kernel 1 is = 285000
Simulation cycle for kernel 1 is = 290000
Simulation cycle for kernel 1 is = 295000
Simulation cycle for kernel 1 is = 300000
Simulation cycle for kernel 1 is = 305000
Simulation cycle for kernel 1 is = 310000
Simulation cycle for kernel 1 is = 315000
Simulation cycle for kernel 1 is = 320000
Simulation cycle for kernel 1 is = 325000
Simulation cycle for kernel 1 is = 330000
Simulation cycle for kernel 1 is = 335000
Simulation cycle for kernel 1 is = 340000
Simulation cycle for kernel 1 is = 345000
Simulation cycle for kernel 1 is = 350000
Simulation cycle for kernel 1 is = 355000
Simulation cycle for kernel 1 is = 360000
Simulation cycle for kernel 1 is = 365000
Simulation cycle for kernel 1 is = 370000
Simulation cycle for kernel 1 is = 375000
Simulation cycle for kernel 1 is = 380000
Simulation cycle for kernel 1 is = 385000
Simulation cycle for kernel 1 is = 390000
Simulation cycle for kernel 1 is = 395000
Simulation cycle for kernel 1 is = 400000
Simulation cycle for kernel 1 is = 405000
Simulation cycle for kernel 1 is = 410000
Simulation cycle for kernel 1 is = 415000
Simulation cycle for kernel 1 is = 420000
Simulation cycle for kernel 1 is = 425000
Simulation cycle for kernel 1 is = 430000
Simulation cycle for kernel 1 is = 435000
Simulation cycle for kernel 1 is = 440000
Simulation cycle for kernel 1 is = 445000
Simulation cycle for kernel 1 is = 450000
Simulation cycle for kernel 1 is = 455000
Simulation cycle for kernel 1 is = 460000
Simulation cycle for kernel 1 is = 465000
Simulation cycle for kernel 1 is = 470000
Simulation cycle for kernel 1 is = 475000
Simulation cycle for kernel 1 is = 480000
Simulation cycle for kernel 1 is = 485000
Simulation cycle for kernel 1 is = 490000
Simulation cycle for kernel 1 is = 495000
Simulation cycle for kernel 1 is = 500000
Simulation cycle for kernel 1 is = 505000
Simulation cycle for kernel 1 is = 510000
Simulation cycle for kernel 1 is = 515000
Simulation cycle for kernel 1 is = 520000
Simulation cycle for kernel 1 is = 525000
Simulation cycle for kernel 1 is = 530000
Simulation cycle for kernel 1 is = 535000
Simulation cycle for kernel 1 is = 540000
Simulation cycle for kernel 1 is = 545000
Simulation cycle for kernel 1 is = 550000
Simulation cycle for kernel 1 is = 555000
Simulation cycle for kernel 1 is = 560000
Simulation cycle for kernel 1 is = 565000
Simulation cycle for kernel 1 is = 570000
Simulation cycle for kernel 1 is = 575000
Simulation cycle for kernel 1 is = 580000
Simulation cycle for kernel 1 is = 585000
Simulation cycle for kernel 1 is = 590000
Simulation cycle for kernel 1 is = 595000
Simulation cycle for kernel 1 is = 600000
Simulation cycle for kernel 1 is = 605000
Simulation cycle for kernel 1 is = 610000
Simulation cycle for kernel 1 is = 615000
Simulation cycle for kernel 1 is = 620000
Simulation cycle for kernel 1 is = 625000
Simulation cycle for kernel 1 is = 630000
Simulation cycle for kernel 1 is = 635000
Simulation cycle for kernel 1 is = 640000
Simulation cycle for kernel 1 is = 645000
Simulation cycle for kernel 1 is = 650000
Simulation cycle for kernel 1 is = 655000
Simulation cycle for kernel 1 is = 660000
Simulation cycle for kernel 1 is = 665000
Simulation cycle for kernel 1 is = 670000
Simulation cycle for kernel 1 is = 675000
Simulation cycle for kernel 1 is = 680000
Simulation cycle for kernel 1 is = 685000
Simulation cycle for kernel 1 is = 690000
Simulation cycle for kernel 1 is = 695000
Simulation cycle for kernel 1 is = 700000
Simulation cycle for kernel 1 is = 705000
Simulation cycle for kernel 1 is = 710000
Simulation cycle for kernel 1 is = 715000
Simulation cycle for kernel 1 is = 720000
Simulation cycle for kernel 1 is = 725000
Simulation cycle for kernel 1 is = 730000
Simulation cycle for kernel 1 is = 735000
Simulation cycle for kernel 1 is = 740000
Simulation cycle for kernel 1 is = 745000
Simulation cycle for kernel 1 is = 750000
Simulation cycle for kernel 1 is = 755000
Simulation cycle for kernel 1 is = 760000
Simulation cycle for kernel 1 is = 765000
Simulation cycle for kernel 1 is = 770000
Simulation cycle for kernel 1 is = 775000
Simulation cycle for kernel 1 is = 780000
Simulation cycle for kernel 1 is = 785000
Simulation cycle for kernel 1 is = 790000
Simulation cycle for kernel 1 is = 795000
Simulation cycle for kernel 1 is = 800000
Simulation cycle for kernel 1 is = 805000
Simulation cycle for kernel 1 is = 810000
Simulation cycle for kernel 1 is = 815000
Simulation cycle for kernel 1 is = 820000
Simulation cycle for kernel 1 is = 825000
Simulation cycle for kernel 1 is = 830000
Simulation cycle for kernel 1 is = 835000
Simulation cycle for kernel 1 is = 840000
Simulation cycle for kernel 1 is = 845000
Simulation cycle for kernel 1 is = 850000
Simulation cycle for kernel 1 is = 855000
Simulation cycle for kernel 1 is = 860000
Simulation cycle for kernel 1 is = 865000
Simulation cycle for kernel 1 is = 870000
Simulation cycle for kernel 1 is = 875000
Simulation cycle for kernel 1 is = 880000
Simulation cycle for kernel 1 is = 885000
Simulation cycle for kernel 1 is = 890000
Simulation cycle for kernel 1 is = 895000
Simulation cycle for kernel 1 is = 900000
Simulation cycle for kernel 1 is = 905000
Simulation cycle for kernel 1 is = 910000
Simulation cycle for kernel 1 is = 915000
Simulation cycle for kernel 1 is = 920000
Simulation cycle for kernel 1 is = 925000
Simulation cycle for kernel 1 is = 930000
Simulation cycle for kernel 1 is = 935000
Simulation cycle for kernel 1 is = 940000
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 943472
gpu_sim_insn = 1188529317
gpu_ipc =    1259.7399
gpu_tot_sim_cycle = 1882836
gpu_tot_sim_insn = 2377058634
gpu_tot_ipc =    1262.4884
gpu_tot_issued_cta = 6412
gpu_occupancy = 98.7861% 
gpu_tot_occupancy = 98.9673% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5790
partiton_level_parallism_total  =       4.6113
partiton_level_parallism_util =       4.6550
partiton_level_parallism_util_total  =       4.6861
L2_BW  =     200.0104 GB/Sec
L2_BW_total  =     201.4210 GB/Sec
gpu_total_sim_rate=82296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 362784, Miss = 293719, Miss_rate = 0.810, Pending_hits = 67990, Reservation_fails = 20431
	L1D_cache_core[1]: Access = 361488, Miss = 290822, Miss_rate = 0.805, Pending_hits = 69280, Reservation_fails = 20490
	L1D_cache_core[2]: Access = 359557, Miss = 290026, Miss_rate = 0.807, Pending_hits = 68314, Reservation_fails = 22641
	L1D_cache_core[3]: Access = 357792, Miss = 284216, Miss_rate = 0.794, Pending_hits = 70807, Reservation_fails = 19307
	L1D_cache_core[4]: Access = 364718, Miss = 293857, Miss_rate = 0.806, Pending_hits = 69640, Reservation_fails = 18851
	L1D_cache_core[5]: Access = 361267, Miss = 289608, Miss_rate = 0.802, Pending_hits = 70565, Reservation_fails = 18288
	L1D_cache_core[6]: Access = 361274, Miss = 291027, Miss_rate = 0.806, Pending_hits = 68870, Reservation_fails = 21298
	L1D_cache_core[7]: Access = 361294, Miss = 289232, Miss_rate = 0.801, Pending_hits = 70732, Reservation_fails = 19047
	L1D_cache_core[8]: Access = 364678, Miss = 292706, Miss_rate = 0.803, Pending_hits = 70495, Reservation_fails = 18499
	L1D_cache_core[9]: Access = 361274, Miss = 291760, Miss_rate = 0.808, Pending_hits = 68177, Reservation_fails = 19817
	L1D_cache_core[10]: Access = 356217, Miss = 283316, Miss_rate = 0.795, Pending_hits = 71567, Reservation_fails = 19618
	L1D_cache_core[11]: Access = 363039, Miss = 292093, Miss_rate = 0.805, Pending_hits = 69717, Reservation_fails = 20374
	L1D_cache_core[12]: Access = 364713, Miss = 284370, Miss_rate = 0.780, Pending_hits = 78000, Reservation_fails = 19342
	L1D_cache_core[13]: Access = 354523, Miss = 283006, Miss_rate = 0.798, Pending_hits = 69823, Reservation_fails = 18830
	L1D_cache_core[14]: Access = 363073, Miss = 293583, Miss_rate = 0.809, Pending_hits = 68414, Reservation_fails = 18760
	L1D_cache_core[15]: Access = 359627, Miss = 287509, Miss_rate = 0.799, Pending_hits = 70755, Reservation_fails = 20489
	L1D_cache_core[16]: Access = 364833, Miss = 290984, Miss_rate = 0.798, Pending_hits = 71313, Reservation_fails = 19679
	L1D_cache_core[17]: Access = 354488, Miss = 283363, Miss_rate = 0.799, Pending_hits = 69462, Reservation_fails = 18462
	L1D_cache_core[18]: Access = 359607, Miss = 283880, Miss_rate = 0.789, Pending_hits = 73044, Reservation_fails = 19103
	L1D_cache_core[19]: Access = 352778, Miss = 274349, Miss_rate = 0.778, Pending_hits = 75840, Reservation_fails = 18427
	L1D_cache_core[20]: Access = 357960, Miss = 283268, Miss_rate = 0.791, Pending_hits = 73413, Reservation_fails = 20176
	L1D_cache_core[21]: Access = 354466, Miss = 283355, Miss_rate = 0.799, Pending_hits = 69544, Reservation_fails = 20640
	L1D_cache_core[22]: Access = 360023, Miss = 288209, Miss_rate = 0.801, Pending_hits = 70615, Reservation_fails = 18960
	L1D_cache_core[23]: Access = 361625, Miss = 289903, Miss_rate = 0.802, Pending_hits = 70352, Reservation_fails = 20301
	L1D_cache_core[24]: Access = 364467, Miss = 293620, Miss_rate = 0.806, Pending_hits = 69721, Reservation_fails = 17822
	L1D_cache_core[25]: Access = 359586, Miss = 284215, Miss_rate = 0.790, Pending_hits = 73374, Reservation_fails = 19992
	L1D_cache_core[26]: Access = 361322, Miss = 288515, Miss_rate = 0.798, Pending_hits = 71497, Reservation_fails = 18814
	L1D_cache_core[27]: Access = 364758, Miss = 286577, Miss_rate = 0.786, Pending_hits = 75715, Reservation_fails = 19440
	L1D_cache_core[28]: Access = 364970, Miss = 294738, Miss_rate = 0.808, Pending_hits = 69149, Reservation_fails = 22471
	L1D_cache_core[29]: Access = 364746, Miss = 294216, Miss_rate = 0.807, Pending_hits = 69309, Reservation_fails = 21032
	L1D_total_cache_accesses = 10822947
	L1D_total_cache_misses = 8650042
	L1D_total_cache_miss_rate = 0.7992
	L1D_total_cache_pending_hits = 2125494
	L1D_total_cache_reservation_fails = 591401
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.152
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2125494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2372063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 582327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6149977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2125494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 91451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10662689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 160258

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 582327
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9074
ctas_completed 6412, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
78432, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 77380, 90630, 90630, 90630, 90630, 90630, 90630, 77380, 
gpgpu_n_tot_thrd_icount = 2704104448
gpgpu_n_tot_w_icount = 84503264
gpgpu_n_stall_shd_mem = 1829046
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8522040
gpgpu_n_mem_write_global = 160258
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 67344570
gpgpu_n_store_insn = 1000000
gpgpu_n_shmem_insn = 394862720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11490304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1828719
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7011492	W0_Idle:88270	W0_Scoreboard:132181374	W1:166660	W2:167424	W3:166634	W4:166634	W5:166634	W6:167950	W7:166634	W8:166634	W9:166634	W10:166634	W11:166634	W12:166634	W13:166634	W14:373070	W15:333294	W16:333294	W17:333294	W18:333294	W19:333294	W20:333294	W21:333294	W22:333294	W23:333294	W24:333294	W25:333294	W26:333294	W27:333294	W28:333294	W29:333294	W30:333294	W31:333294	W32:76295822
single_issue_nums: WS0:20323908	WS1:21927724	WS2:21927724	WS3:20323908	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68176320 {8:8522040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6410320 {40:160258,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340881600 {40:8522040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1282064 {8:160258,}
maxmflatency = 651 
max_icnt2mem_latency = 252 
maxmrqlatency = 300 
max_icnt2sh_latency = 71 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:2267593 	285464 	337973 	636288 	1949592 	772986 	135325 	2711 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1159680 	7519242 	3376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8585466 	93286 	3546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6722490 	1432945 	439448 	81928 	5463 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1872 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8636      8531      8769      8911      8301      8367      8735      8492      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8641      8621      8908      8897      8386      8363      8417      8578      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8440      8489      8973      8966      8193      8268      8431      8457      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8443      8454      9036      9037      8152      8186      8494      8623      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8440      8446      9003      8941      8185      8189      8488      8381      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8317      8458      8936      8946      8202      8101      8318      8442      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8388      8437      8962      8901      8094      8089      8479      8444      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8500      8491      8856      8732      8209      8193      8413      8335      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8519      8517      8742      8753      8452      8385      8321      8409      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8723      8557      8805      8786      8372      8342      8656      8625      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8580      8518      8816      8733      8562      8591      8759      8541      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8626      8497      8802      8790      8518      8505      8533      8530      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  6.052220  6.095935  6.081659  6.041024  6.002527  6.030814  6.096337  6.210605  5.966840  6.027722  6.113987  6.085192  6.114486  6.035779  6.138237  6.043906 
dram[1]:  6.034601  6.051398  6.050736  6.019533  6.001081  6.008314  6.125736  6.145787  6.038113  6.085040  6.080577  6.084659  6.037051  6.009758  6.027959  6.024107 
dram[2]:  6.046461  6.040036  5.928254  5.986343  6.014462  5.980772  6.075575  6.093321  6.024810  6.022805  6.168489  6.134686  6.087546  6.133973  6.048998  6.022488 
dram[3]:  6.020784  6.024620  5.972939  6.069556  5.994595  6.030605  6.045636  6.017369  6.032668  6.047619  6.120147  6.085468  6.127051  6.104664  6.010507  6.104692 
dram[4]:  6.107018  6.127186  6.009560  6.022054  6.058203  6.080533  6.006679  6.056768  6.033176  6.083699  6.070998  6.080592  6.080556  6.136758  6.090609  6.161836 
dram[5]:  6.094419  6.111050  6.021507  6.089580  6.005950  6.020800  6.106055  6.092372  6.024064  6.136456  6.039760  6.041394  6.085777  6.150074  6.045355  6.064498 
dram[6]:  6.107910  6.094985  6.036472  6.069670  6.061407  6.051627  6.038629  6.061715  6.029343  6.070920  6.081565  6.033188  6.134133  6.132497  5.991692  6.054197 
dram[7]:  6.082542  6.016977  6.041228  6.018432  6.045199  6.036245  6.098003  6.085422  6.063593  6.085939  5.996937  6.065562  6.120788  6.074013  6.055242  6.007235 
dram[8]:  5.967395  6.050709  6.021877  5.981512  5.983109  6.068827  6.079606  6.093904  6.081718  5.993704  6.053197  6.045653  6.136053  6.142224  6.021593  6.047177 
dram[9]:  6.027677  6.038810  5.981681  6.054334  5.989033  6.044086  6.121045  6.173059  6.056576  6.043179  6.015012  6.088930  6.107860  6.117680  6.099853  6.066362 
dram[10]:  6.019495  6.089165  6.080139  6.083196  5.980959  6.040319  6.114438  6.099761  6.030594  6.028603  6.139616  6.214833  6.083120  6.116737  6.101415  6.133592 
dram[11]:  6.022970  6.045760  6.123391  6.110479  5.994061  5.985794  6.041946  6.083699  6.010652  5.993340  6.102531  6.136196  6.072159  6.091876  6.078712  6.184744 
average row locality = 6387937/1053675 = 6.062531
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33099     33132     33124     33113     33094     33112     33126     33104     33129     33107     33149     33126     33070     33083     33070     33031 
dram[1]:     33146     33154     33106     33116     33134     33084     33115     33101     33110     33113     33119     33117     33090     33108     33058     33091 
dram[2]:     33151     33176     33133     33148     33112     33123     33122     33140     33109     33116     33119     33090     33088     33090     33065     33064 
dram[3]:     33148     33115     33163     33168     33110     33141     33091     33098     33080     33114     33103     33091     33077     33096     33034     33035 
dram[4]:     33161     33124     33151     33148     33148     33137     33117     33128     33119     33130     33103     33113     33062     33056     33062     33019 
dram[5]:     33141     33128     33151     33144     33149     33129     33118     33147     33135     33118     33107     33116     33054     33085     33045     33047 
dram[6]:     33117     33138     33101     33114     33105     33130     33137     33137     33128     33139     33094     33107     33098     33083     33032     33033 
dram[7]:     33143     33151     33097     33140     33143     33148     33129     33109     33117     33124     33129     33146     33093     33087     33069     33070 
dram[8]:     33145     33126     33141     33157     33136     33170     33138     33131     33107     33159     33066     33079     33089     33104     33041     33055 
dram[9]:     33156     33133     33140     33151     33151     33155     33114     33156     33133     33150     33097     33116     33034     33069     33088     33039 
dram[10]:     33183     33161     33141     33103     33136     33098     33127     33102     33153     33142     33129     33108     33076     33070     33066     33051 
dram[11]:     33136     33129     33133     33130     33149     33127     33113     33130     33133     33139     33111     33135     33089     33069     33064     33099 
total dram reads = 6357579
bank skew: 33183/33019 = 1.00
chip skew: 529895/529664 = 1.00
number of total write accesses:
dram[0]:       656       656       668       668       640       640       640       640       640       640       640       640       600       600       576       576 
dram[1]:       660       660       668       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[2]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[3]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[4]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[5]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[6]:       660       660       664       664       640       640       640       640       640       640       640       640       596       596       576       576 
dram[7]:       660       660       664       664       640       640       640       640       640       640       640       640       596       600       576       576 
dram[8]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[9]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[10]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[11]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
total dram writes = 121432
bank skew: 668/576 = 1.16
chip skew: 10124/10112 = 1.00
average mf latency per bank:
dram[0]:        465       466       464       465       464       464       463       463       463       464       463       464       465       465       466       465
dram[1]:        465       465       466       466       463       465       463       463       464       464       464       464       465       465       464       465
dram[2]:        464       464       465       465       464       465       464       464       463       464       464       464       464       464       464       465
dram[3]:        464       465       464       463       464       463       464       464       465       464       464       464       463       463       465       465
dram[4]:        464       465       463       464       464       464       463       463       465       464       464       465       464       465       464       464
dram[5]:        464       464       464       464       464       465       463       463       463       465       464       464       464       465       464       465
dram[6]:        465       465       463       464       464       463       463       464       464       464       463       464       464       464       465       465
dram[7]:        465       465       464       466       463       464       463       463       464       464       465       465       464       465       465       465
dram[8]:        464       464       465       465       464       465       462       463       463       465       464       464       464       465       465       465
dram[9]:        464       465       464       464       464       463       464       464       465       465       463       464       464       464       464       464
dram[10]:        464       464       464       465       463       463       463       462       466       465       464       465       465       465       464       464
dram[11]:        463       464       463       464       463       464       463       464       463       464       464       464       465       466       464       466
maximum mf latency per bank:
dram[0]:        539       595       612       623       620       622       523       522       517       597       518       512       607       611       510       533
dram[1]:        536       544       629       630       616       627       485       495       493       513       541       533       575       604       565       548
dram[2]:        533       543       632       626       623       633       522       519       496       555       490       552       588       594       496       529
dram[3]:        544       538       615       623       614       622       523       512       518       619       482       525       651       562       499       534
dram[4]:        542       536       613       621       626       630       508       508       523       544       534       561       543       539       525       526
dram[5]:        548       537       625       629       633       622       542       568       508       496       525       538       486       534       508       525
dram[6]:        536       540       612       619       615       621       504       538       510       501       523       541       504       546       503       519
dram[7]:        534       564       604       634       616       626       532       537       498       486       506       537       543       580       503       499
dram[8]:        551       540       615       614       616       620       523       528       550       573       499       565       490       608       521       523
dram[9]:        549       548       610       620       613       634       498       487       565       561       542       544       524       520       514       497
dram[10]:        541       539       616       623       599       614       520       506       512       512       531       539       503       526       518       487
dram[11]:        536       550       618       617       603       621       528       542       525       524       497       519       575       562       490       491

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116794 n_act=87673 n_pre=87657 n_ref_event=4572360550251980812 n_req=532199 n_rd=529669 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4472
n_activity=4256602 dram_eff=0.5072
bk0: 33099a 4324016i bk1: 33132a 4327898i bk2: 33124a 4324502i bk3: 33113a 4321861i bk4: 33094a 4325128i bk5: 33112a 4324360i bk6: 33126a 4327385i bk7: 33104a 4334267i bk8: 33129a 4320434i bk9: 33107a 4324310i bk10: 33149a 4324870i bk11: 33126a 4325596i bk12: 33070a 4329601i bk13: 33083a 4326656i bk14: 33070a 4331364i bk15: 33031a 4331735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835270
Row_Buffer_Locality_read = 0.837344
Row_Buffer_Locality_write = 0.401186
Bank_Level_Parallism = 2.272057
Bank_Level_Parallism_Col = 1.872577
Bank_Level_Parallism_Ready = 1.254994
write_to_read_ratio_blp_rw_average = 0.030017
GrpLevelPara = 1.711015 

BW Util details:
bwutil = 0.447172 
total_CMD = 4828471 
util_bw = 2159156 
Wasted_Col = 1187214 
Wasted_Row = 486656 
Idle = 995445 

BW Util Bottlenecks: 
RCDc_limit = 1168818 
RCDWRc_limit = 9689 
WTRc_limit = 53721 
RTWc_limit = 61396 
CCDLc_limit = 406297 
rwq = 0 
CCDLc_limit_alone = 398977 
WTRc_limit_alone = 51352 
RTWc_limit_alone = 56445 

Commands details: 
total_CMD = 4828471 
n_nop = 4116794 
Read = 529669 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 87673 
n_pre = 87657 
n_ref = 4572360550251980812 
n_req = 532199 
total_req = 539789 

Dual Bus Interface Util: 
issued_total_row = 175330 
issued_total_col = 539789 
Row_Bus_Util =  0.036312 
CoL_Bus_Util = 0.111793 
Either_Row_CoL_Bus_Util = 0.147392 
Issued_on_Two_Bus_Simul_Util = 0.000713 
issued_two_Eff = 0.004836 
queue_avg = 4.215553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.21555
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116117 n_act=87968 n_pre=87952 n_ref_event=0 n_req=532293 n_rd=529762 n_rd_L2_A=0 n_write=0 n_wr_bk=10124 bw_util=0.4473
n_activity=4260790 dram_eff=0.5068
bk0: 33146a 4323707i bk1: 33154a 4326342i bk2: 33106a 4322830i bk3: 33116a 4322101i bk4: 33134a 4322615i bk5: 33084a 4321912i bk6: 33115a 4326424i bk7: 33101a 4330855i bk8: 33110a 4322656i bk9: 33113a 4327633i bk10: 33119a 4320733i bk11: 33117a 4327576i bk12: 33090a 4325971i bk13: 33108a 4323300i bk14: 33058a 4323433i bk15: 33091a 4326318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834745
Row_Buffer_Locality_read = 0.836774
Row_Buffer_Locality_write = 0.410115
Bank_Level_Parallism = 2.276668
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.257749
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.447252 
total_CMD = 4828471 
util_bw = 2159544 
Wasted_Col = 1186270 
Wasted_Row = 491817 
Idle = 990840 

BW Util Bottlenecks: 
RCDc_limit = 1172698 
RCDWRc_limit = 9251 
WTRc_limit = 54343 
RTWc_limit = 61547 
CCDLc_limit = 402219 
rwq = 0 
CCDLc_limit_alone = 394953 
WTRc_limit_alone = 51851 
RTWc_limit_alone = 56773 

Commands details: 
total_CMD = 4828471 
n_nop = 4116117 
Read = 529762 
Write = 0 
L2_Alloc = 0 
L2_WB = 10124 
n_act = 87968 
n_pre = 87952 
n_ref = 0 
n_req = 532293 
total_req = 539886 

Dual Bus Interface Util: 
issued_total_row = 175920 
issued_total_col = 539886 
Row_Bus_Util =  0.036434 
CoL_Bus_Util = 0.111813 
Either_Row_CoL_Bus_Util = 0.147532 
Issued_on_Two_Bus_Simul_Util = 0.000715 
issued_two_Eff = 0.004846 
queue_avg = 4.241428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.24143
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4115989 n_act=88001 n_pre=87985 n_ref_event=0 n_req=532376 n_rd=529846 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4473
n_activity=4268156 dram_eff=0.506
bk0: 33151a 4326328i bk1: 33176a 4326330i bk2: 33133a 4318532i bk3: 33148a 4322038i bk4: 33112a 4323187i bk5: 33123a 4320873i bk6: 33122a 4325047i bk7: 33140a 4325538i bk8: 33109a 4322398i bk9: 33116a 4321487i bk10: 33119a 4329731i bk11: 33090a 4332112i bk12: 33088a 4328450i bk13: 33090a 4331024i bk14: 33065a 4326791i bk15: 33064a 4326776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834709
Row_Buffer_Locality_read = 0.836770
Row_Buffer_Locality_write = 0.403162
Bank_Level_Parallism = 2.270532
Bank_Level_Parallism_Col = 1.847817
Bank_Level_Parallism_Ready = 1.254974
write_to_read_ratio_blp_rw_average = 0.029958
GrpLevelPara = 1.710227 

BW Util details:
bwutil = 0.447318 
total_CMD = 4828471 
util_bw = 2159864 
Wasted_Col = 1192759 
Wasted_Row = 489930 
Idle = 985918 

BW Util Bottlenecks: 
RCDc_limit = 1174976 
RCDWRc_limit = 9839 
WTRc_limit = 52996 
RTWc_limit = 61579 
CCDLc_limit = 405565 
rwq = 0 
CCDLc_limit_alone = 397973 
WTRc_limit_alone = 50459 
RTWc_limit_alone = 56524 

Commands details: 
total_CMD = 4828471 
n_nop = 4115989 
Read = 529846 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 88001 
n_pre = 87985 
n_ref = 0 
n_req = 532376 
total_req = 539966 

Dual Bus Interface Util: 
issued_total_row = 175986 
issued_total_col = 539966 
Row_Bus_Util =  0.036448 
CoL_Bus_Util = 0.111830 
Either_Row_CoL_Bus_Util = 0.147559 
Issued_on_Two_Bus_Simul_Util = 0.000719 
issued_two_Eff = 0.004870 
queue_avg = 4.286911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.28691
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116201 n_act=87967 n_pre=87951 n_ref_event=0 n_req=532194 n_rd=529664 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4472
n_activity=4262249 dram_eff=0.5066
bk0: 33148a 4320880i bk1: 33115a 4323680i bk2: 33163a 4320218i bk3: 33168a 4326235i bk4: 33110a 4319068i bk5: 33141a 4323190i bk6: 33091a 4323243i bk7: 33098a 4324881i bk8: 33080a 4323329i bk9: 33114a 4325358i bk10: 33103a 4325403i bk11: 33091a 4324564i bk12: 33077a 4331069i bk13: 33096a 4329350i bk14: 33034a 4324885i bk15: 33035a 4330047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834716
Row_Buffer_Locality_read = 0.836783
Row_Buffer_Locality_write = 0.401976
Bank_Level_Parallism = 2.276994
Bank_Level_Parallism_Col = 1.851536
Bank_Level_Parallism_Ready = 1.254582
write_to_read_ratio_blp_rw_average = 0.030429
GrpLevelPara = 1.713157 

BW Util details:
bwutil = 0.447168 
total_CMD = 4828471 
util_bw = 2159136 
Wasted_Col = 1189937 
Wasted_Row = 488352 
Idle = 991046 

BW Util Bottlenecks: 
RCDc_limit = 1173014 
RCDWRc_limit = 9543 
WTRc_limit = 54847 
RTWc_limit = 63105 
CCDLc_limit = 405273 
rwq = 0 
CCDLc_limit_alone = 397759 
WTRc_limit_alone = 52328 
RTWc_limit_alone = 58110 

Commands details: 
total_CMD = 4828471 
n_nop = 4116201 
Read = 529664 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 87967 
n_pre = 87951 
n_ref = 0 
n_req = 532194 
total_req = 539784 

Dual Bus Interface Util: 
issued_total_row = 175918 
issued_total_col = 539784 
Row_Bus_Util =  0.036433 
CoL_Bus_Util = 0.111792 
Either_Row_CoL_Bus_Util = 0.147515 
Issued_on_Two_Bus_Simul_Util = 0.000711 
issued_two_Eff = 0.004818 
queue_avg = 4.244601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.2446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116772 n_act=87626 n_pre=87610 n_ref_event=0 n_req=532308 n_rd=529778 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4473
n_activity=4250617 dram_eff=0.5081
bk0: 33161a 4324126i bk1: 33124a 4325503i bk2: 33151a 4319948i bk3: 33148a 4324741i bk4: 33148a 4321363i bk5: 33137a 4326076i bk6: 33117a 4321602i bk7: 33128a 4325347i bk8: 33119a 4321710i bk9: 33130a 4326103i bk10: 33103a 4322620i bk11: 33113a 4325791i bk12: 33062a 4325721i bk13: 33056a 4329810i bk14: 33062a 4329102i bk15: 33019a 4334224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835392
Row_Buffer_Locality_read = 0.837436
Row_Buffer_Locality_write = 0.407510
Bank_Level_Parallism = 2.280864
Bank_Level_Parallism_Col = 1.856704
Bank_Level_Parallism_Ready = 1.259466
write_to_read_ratio_blp_rw_average = 0.029714
GrpLevelPara = 1.716791 

BW Util details:
bwutil = 0.447262 
total_CMD = 4828471 
util_bw = 2159592 
Wasted_Col = 1181121 
Wasted_Row = 486055 
Idle = 1001703 

BW Util Bottlenecks: 
RCDc_limit = 1163042 
RCDWRc_limit = 9166 
WTRc_limit = 53458 
RTWc_limit = 62411 
CCDLc_limit = 402746 
rwq = 0 
CCDLc_limit_alone = 395308 
WTRc_limit_alone = 50916 
RTWc_limit_alone = 57515 

Commands details: 
total_CMD = 4828471 
n_nop = 4116772 
Read = 529778 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 87626 
n_pre = 87610 
n_ref = 0 
n_req = 532308 
total_req = 539898 

Dual Bus Interface Util: 
issued_total_row = 175236 
issued_total_col = 539898 
Row_Bus_Util =  0.036292 
CoL_Bus_Util = 0.111816 
Either_Row_CoL_Bus_Util = 0.147396 
Issued_on_Two_Bus_Simul_Util = 0.000711 
issued_two_Eff = 0.004826 
queue_avg = 4.267392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.26739
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116608 n_act=87701 n_pre=87685 n_ref_event=0 n_req=532344 n_rd=529814 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4473
n_activity=4254280 dram_eff=0.5077
bk0: 33141a 4322100i bk1: 33128a 4325721i bk2: 33151a 4321481i bk3: 33144a 4327542i bk4: 33149a 4320522i bk5: 33129a 4323839i bk6: 33118a 4327409i bk7: 33147a 4327922i bk8: 33135a 4321708i bk9: 33118a 4328373i bk10: 33107a 4320980i bk11: 33116a 4325048i bk12: 33054a 4324725i bk13: 33085a 4331012i bk14: 33045a 4325566i bk15: 33047a 4327116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835263
Row_Buffer_Locality_read = 0.837334
Row_Buffer_Locality_write = 0.401581
Bank_Level_Parallism = 2.278031
Bank_Level_Parallism_Col = 1.854967
Bank_Level_Parallism_Ready = 1.256278
write_to_read_ratio_blp_rw_average = 0.030179
GrpLevelPara = 1.714200 

BW Util details:
bwutil = 0.447292 
total_CMD = 4828471 
util_bw = 2159736 
Wasted_Col = 1186090 
Wasted_Row = 486625 
Idle = 996020 

BW Util Bottlenecks: 
RCDc_limit = 1168832 
RCDWRc_limit = 9373 
WTRc_limit = 55090 
RTWc_limit = 63748 
CCDLc_limit = 404409 
rwq = 0 
CCDLc_limit_alone = 396520 
WTRc_limit_alone = 52320 
RTWc_limit_alone = 58629 

Commands details: 
total_CMD = 4828471 
n_nop = 4116608 
Read = 529814 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 87701 
n_pre = 87685 
n_ref = 0 
n_req = 532344 
total_req = 539934 

Dual Bus Interface Util: 
issued_total_row = 175386 
issued_total_col = 539934 
Row_Bus_Util =  0.036323 
CoL_Bus_Util = 0.111823 
Either_Row_CoL_Bus_Util = 0.147430 
Issued_on_Two_Bus_Simul_Util = 0.000716 
issued_two_Eff = 0.004856 
queue_avg = 4.253049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25305
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116554 n_act=87751 n_pre=87735 n_ref_event=0 n_req=532221 n_rd=529693 n_rd_L2_A=0 n_write=0 n_wr_bk=10112 bw_util=0.4472
n_activity=4261089 dram_eff=0.5067
bk0: 33117a 4325842i bk1: 33138a 4325663i bk2: 33101a 4323596i bk3: 33114a 4324886i bk4: 33105a 4325384i bk5: 33130a 4324776i bk6: 33137a 4322820i bk7: 33137a 4326202i bk8: 33128a 4320918i bk9: 33139a 4324271i bk10: 33094a 4324726i bk11: 33107a 4323361i bk12: 33098a 4329350i bk13: 33083a 4331847i bk14: 33032a 4322172i bk15: 33033a 4328066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835131
Row_Buffer_Locality_read = 0.837200
Row_Buffer_Locality_write = 0.401503
Bank_Level_Parallism = 2.274024
Bank_Level_Parallism_Col = 1.851781
Bank_Level_Parallism_Ready = 1.258022
write_to_read_ratio_blp_rw_average = 0.030237
GrpLevelPara = 1.712995 

BW Util details:
bwutil = 0.447185 
total_CMD = 4828471 
util_bw = 2159220 
Wasted_Col = 1191175 
Wasted_Row = 487692 
Idle = 990384 

BW Util Bottlenecks: 
RCDc_limit = 1173230 
RCDWRc_limit = 9297 
WTRc_limit = 53521 
RTWc_limit = 62652 
CCDLc_limit = 403840 
rwq = 0 
CCDLc_limit_alone = 396642 
WTRc_limit_alone = 51220 
RTWc_limit_alone = 57755 

Commands details: 
total_CMD = 4828471 
n_nop = 4116554 
Read = 529693 
Write = 0 
L2_Alloc = 0 
L2_WB = 10112 
n_act = 87751 
n_pre = 87735 
n_ref = 0 
n_req = 532221 
total_req = 539805 

Dual Bus Interface Util: 
issued_total_row = 175486 
issued_total_col = 539805 
Row_Bus_Util =  0.036344 
CoL_Bus_Util = 0.111796 
Either_Row_CoL_Bus_Util = 0.147441 
Issued_on_Two_Bus_Simul_Util = 0.000699 
issued_two_Eff = 0.004739 
queue_avg = 4.276824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.27682
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116039 n_act=87926 n_pre=87910 n_ref_event=0 n_req=532424 n_rd=529895 n_rd_L2_A=0 n_write=0 n_wr_bk=10116 bw_util=0.4474
n_activity=4254233 dram_eff=0.5077
bk0: 33143a 4321815i bk1: 33151a 4321420i bk2: 33097a 4322721i bk3: 33140a 4322749i bk4: 33143a 4322283i bk5: 33148a 4324297i bk6: 33129a 4324687i bk7: 33109a 4329185i bk8: 33117a 4323745i bk9: 33124a 4326518i bk10: 33129a 4316914i bk11: 33146a 4323197i bk12: 33093a 4327160i bk13: 33087a 4323612i bk14: 33069a 4324729i bk15: 33070a 4324987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834865
Row_Buffer_Locality_read = 0.836939
Row_Buffer_Locality_write = 0.400158
Bank_Level_Parallism = 2.284291
Bank_Level_Parallism_Col = 1.859946
Bank_Level_Parallism_Ready = 1.259279
write_to_read_ratio_blp_rw_average = 0.030736
GrpLevelPara = 1.718588 

BW Util details:
bwutil = 0.447356 
total_CMD = 4828471 
util_bw = 2160044 
Wasted_Col = 1184383 
Wasted_Row = 486802 
Idle = 997242 

BW Util Bottlenecks: 
RCDc_limit = 1169055 
RCDWRc_limit = 9286 
WTRc_limit = 53699 
RTWc_limit = 62938 
CCDLc_limit = 401884 
rwq = 0 
CCDLc_limit_alone = 394401 
WTRc_limit_alone = 51285 
RTWc_limit_alone = 57869 

Commands details: 
total_CMD = 4828471 
n_nop = 4116039 
Read = 529895 
Write = 0 
L2_Alloc = 0 
L2_WB = 10116 
n_act = 87926 
n_pre = 87910 
n_ref = 0 
n_req = 532424 
total_req = 540011 

Dual Bus Interface Util: 
issued_total_row = 175836 
issued_total_col = 540011 
Row_Bus_Util =  0.036416 
CoL_Bus_Util = 0.111839 
Either_Row_CoL_Bus_Util = 0.147548 
Issued_on_Two_Bus_Simul_Util = 0.000707 
issued_two_Eff = 0.004793 
queue_avg = 4.290835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.29083
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116016 n_act=88035 n_pre=88019 n_ref_event=0 n_req=532374 n_rd=529844 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4473
n_activity=4256337 dram_eff=0.5074
bk0: 33145a 4317038i bk1: 33126a 4325959i bk2: 33141a 4321614i bk3: 33157a 4320783i bk4: 33136a 4317501i bk5: 33170a 4325243i bk6: 33138a 4325574i bk7: 33131a 4328560i bk8: 33107a 4324454i bk9: 33159a 4319610i bk10: 33066a 4320812i bk11: 33079a 4324625i bk12: 33089a 4329419i bk13: 33104a 4331744i bk14: 33041a 4322018i bk15: 33055a 4326688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834644
Row_Buffer_Locality_read = 0.836758
Row_Buffer_Locality_write = 0.392095
Bank_Level_Parallism = 2.281503
Bank_Level_Parallism_Col = 1.856439
Bank_Level_Parallism_Ready = 1.258246
write_to_read_ratio_blp_rw_average = 0.030568
GrpLevelPara = 1.716302 

BW Util details:
bwutil = 0.447317 
total_CMD = 4828471 
util_bw = 2159856 
Wasted_Col = 1187286 
Wasted_Row = 487906 
Idle = 993423 

BW Util Bottlenecks: 
RCDc_limit = 1171265 
RCDWRc_limit = 9657 
WTRc_limit = 52888 
RTWc_limit = 63215 
CCDLc_limit = 403596 
rwq = 0 
CCDLc_limit_alone = 396012 
WTRc_limit_alone = 50420 
RTWc_limit_alone = 58099 

Commands details: 
total_CMD = 4828471 
n_nop = 4116016 
Read = 529844 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 88035 
n_pre = 88019 
n_ref = 0 
n_req = 532374 
total_req = 539964 

Dual Bus Interface Util: 
issued_total_row = 176054 
issued_total_col = 539964 
Row_Bus_Util =  0.036462 
CoL_Bus_Util = 0.111829 
Either_Row_CoL_Bus_Util = 0.147553 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.005001 
queue_avg = 4.289083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.28908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116264 n_act=87808 n_pre=87792 n_ref_event=0 n_req=532412 n_rd=529882 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4473
n_activity=4251871 dram_eff=0.508
bk0: 33156a 4319789i bk1: 33133a 4321852i bk2: 33140a 4316959i bk3: 33151a 4321906i bk4: 33151a 4318608i bk5: 33155a 4324779i bk6: 33114a 4328924i bk7: 33156a 4332635i bk8: 33133a 4321229i bk9: 33150a 4324224i bk10: 33097a 4321545i bk11: 33116a 4324471i bk12: 33034a 4329496i bk13: 33069a 4332280i bk14: 33088a 4330596i bk15: 33039a 4329659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835083
Row_Buffer_Locality_read = 0.837196
Row_Buffer_Locality_write = 0.392490
Bank_Level_Parallism = 2.280022
Bank_Level_Parallism_Col = 1.854334
Bank_Level_Parallism_Ready = 1.256727
write_to_read_ratio_blp_rw_average = 0.030348
GrpLevelPara = 1.713853 

BW Util details:
bwutil = 0.447348 
total_CMD = 4828471 
util_bw = 2160008 
Wasted_Col = 1185362 
Wasted_Row = 485097 
Idle = 998004 

BW Util Bottlenecks: 
RCDc_limit = 1168622 
RCDWRc_limit = 9564 
WTRc_limit = 54612 
RTWc_limit = 62338 
CCDLc_limit = 403418 
rwq = 0 
CCDLc_limit_alone = 395977 
WTRc_limit_alone = 52034 
RTWc_limit_alone = 57475 

Commands details: 
total_CMD = 4828471 
n_nop = 4116264 
Read = 529882 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 87808 
n_pre = 87792 
n_ref = 0 
n_req = 532412 
total_req = 540002 

Dual Bus Interface Util: 
issued_total_row = 175600 
issued_total_col = 540002 
Row_Bus_Util =  0.036368 
CoL_Bus_Util = 0.111837 
Either_Row_CoL_Bus_Util = 0.147502 
Issued_on_Two_Bus_Simul_Util = 0.000703 
issued_two_Eff = 0.004767 
queue_avg = 4.297900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2979
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116891 n_act=87505 n_pre=87489 n_ref_event=0 n_req=532376 n_rd=529846 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4473
n_activity=4251233 dram_eff=0.5081
bk0: 33183a 4320147i bk1: 33161a 4328039i bk2: 33141a 4322723i bk3: 33103a 4323836i bk4: 33136a 4317537i bk5: 33098a 4322188i bk6: 33127a 4329212i bk7: 33102a 4332507i bk8: 33153a 4319180i bk9: 33142a 4324610i bk10: 33129a 4326775i bk11: 33108a 4331943i bk12: 33076a 4328023i bk13: 33070a 4329722i bk14: 33066a 4326873i bk15: 33051a 4332011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835641
Row_Buffer_Locality_read = 0.837725
Row_Buffer_Locality_write = 0.399209
Bank_Level_Parallism = 2.276611
Bank_Level_Parallism_Col = 1.852005
Bank_Level_Parallism_Ready = 1.254542
write_to_read_ratio_blp_rw_average = 0.031042
GrpLevelPara = 1.711066 

BW Util details:
bwutil = 0.447318 
total_CMD = 4828471 
util_bw = 2159864 
Wasted_Col = 1185489 
Wasted_Row = 484459 
Idle = 998659 

BW Util Bottlenecks: 
RCDc_limit = 1162686 
RCDWRc_limit = 9504 
WTRc_limit = 54536 
RTWc_limit = 64256 
CCDLc_limit = 406977 
rwq = 0 
CCDLc_limit_alone = 399400 
WTRc_limit_alone = 52174 
RTWc_limit_alone = 59041 

Commands details: 
total_CMD = 4828471 
n_nop = 4116891 
Read = 529846 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 87505 
n_pre = 87489 
n_ref = 0 
n_req = 532376 
total_req = 539966 

Dual Bus Interface Util: 
issued_total_row = 174994 
issued_total_col = 539966 
Row_Bus_Util =  0.036242 
CoL_Bus_Util = 0.111830 
Either_Row_CoL_Bus_Util = 0.147372 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.004750 
queue_avg = 4.243769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.24377
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4828471 n_nop=4116368 n_act=87762 n_pre=87746 n_ref_event=0 n_req=532416 n_rd=529886 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4474
n_activity=4259332 dram_eff=0.5071
bk0: 33136a 4321618i bk1: 33129a 4326064i bk2: 33133a 4325267i bk3: 33130a 4325285i bk4: 33149a 4318267i bk5: 33127a 4320690i bk6: 33113a 4326580i bk7: 33130a 4325858i bk8: 33133a 4320455i bk9: 33139a 4321517i bk10: 33111a 4326138i bk11: 33135a 4329348i bk12: 33089a 4324328i bk13: 33069a 4326698i bk14: 33064a 4329943i bk15: 33099a 4333198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835170
Row_Buffer_Locality_read = 0.837220
Row_Buffer_Locality_write = 0.405929
Bank_Level_Parallism = 2.275131
Bank_Level_Parallism_Col = 1.852739
Bank_Level_Parallism_Ready = 1.254635
write_to_read_ratio_blp_rw_average = 0.030727
GrpLevelPara = 1.711213 

BW Util details:
bwutil = 0.447352 
total_CMD = 4828471 
util_bw = 2160024 
Wasted_Col = 1189031 
Wasted_Row = 488092 
Idle = 991324 

BW Util Bottlenecks: 
RCDc_limit = 1168625 
RCDWRc_limit = 9431 
WTRc_limit = 53247 
RTWc_limit = 64565 
CCDLc_limit = 405011 
rwq = 0 
CCDLc_limit_alone = 397337 
WTRc_limit_alone = 50735 
RTWc_limit_alone = 59403 

Commands details: 
total_CMD = 4828471 
n_nop = 4116368 
Read = 529886 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 87762 
n_pre = 87746 
n_ref = 0 
n_req = 532416 
total_req = 540006 

Dual Bus Interface Util: 
issued_total_row = 175508 
issued_total_col = 540006 
Row_Bus_Util =  0.036349 
CoL_Bus_Util = 0.111838 
Either_Row_CoL_Bus_Util = 0.147480 
Issued_on_Two_Bus_Simul_Util = 0.000706 
issued_two_Eff = 0.004790 
queue_avg = 4.264556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=4.26456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 361775, Miss = 270073, Miss_rate = 0.747, Pending_hits = 47683, Reservation_fails = 0
L2_cache_bank[1]: Access = 361570, Miss = 270016, Miss_rate = 0.747, Pending_hits = 47518, Reservation_fails = 0
L2_cache_bank[2]: Access = 361891, Miss = 270090, Miss_rate = 0.746, Pending_hits = 47862, Reservation_fails = 0
L2_cache_bank[3]: Access = 361766, Miss = 270092, Miss_rate = 0.747, Pending_hits = 47787, Reservation_fails = 0
L2_cache_bank[4]: Access = 361646, Miss = 270107, Miss_rate = 0.747, Pending_hits = 47284, Reservation_fails = 0
L2_cache_bank[5]: Access = 361938, Miss = 270155, Miss_rate = 0.746, Pending_hits = 47570, Reservation_fails = 0
L2_cache_bank[6]: Access = 361726, Miss = 270014, Miss_rate = 0.746, Pending_hits = 47178, Reservation_fails = 0
L2_cache_bank[7]: Access = 361555, Miss = 270066, Miss_rate = 0.747, Pending_hits = 47097, Reservation_fails = 0
L2_cache_bank[8]: Access = 361806, Miss = 270131, Miss_rate = 0.747, Pending_hits = 47149, Reservation_fails = 0
L2_cache_bank[9]: Access = 361648, Miss = 270063, Miss_rate = 0.747, Pending_hits = 47109, Reservation_fails = 0
L2_cache_bank[10]: Access = 361551, Miss = 270108, Miss_rate = 0.747, Pending_hits = 47042, Reservation_fails = 0
L2_cache_bank[11]: Access = 361955, Miss = 270122, Miss_rate = 0.746, Pending_hits = 47482, Reservation_fails = 0
L2_cache_bank[12]: Access = 361709, Miss = 270020, Miss_rate = 0.747, Pending_hits = 47313, Reservation_fails = 0
L2_cache_bank[13]: Access = 361560, Miss = 270089, Miss_rate = 0.747, Pending_hits = 47167, Reservation_fails = 0
L2_cache_bank[14]: Access = 362031, Miss = 270128, Miss_rate = 0.746, Pending_hits = 47370, Reservation_fails = 0
L2_cache_bank[15]: Access = 361978, Miss = 270183, Miss_rate = 0.746, Pending_hits = 47340, Reservation_fails = 0
L2_cache_bank[16]: Access = 361571, Miss = 270071, Miss_rate = 0.747, Pending_hits = 47134, Reservation_fails = 0
L2_cache_bank[17]: Access = 361874, Miss = 270189, Miss_rate = 0.747, Pending_hits = 47429, Reservation_fails = 0
L2_cache_bank[18]: Access = 361786, Miss = 270121, Miss_rate = 0.747, Pending_hits = 47459, Reservation_fails = 0
L2_cache_bank[19]: Access = 361548, Miss = 270177, Miss_rate = 0.747, Pending_hits = 47469, Reservation_fails = 0
L2_cache_bank[20]: Access = 361960, Miss = 270219, Miss_rate = 0.747, Pending_hits = 47732, Reservation_fails = 0
L2_cache_bank[21]: Access = 361786, Miss = 270043, Miss_rate = 0.746, Pending_hits = 47701, Reservation_fails = 0
L2_cache_bank[22]: Access = 361656, Miss = 270136, Miss_rate = 0.747, Pending_hits = 47513, Reservation_fails = 0
L2_cache_bank[23]: Access = 362012, Miss = 270166, Miss_rate = 0.746, Pending_hits = 47749, Reservation_fails = 0
L2_total_cache_accesses = 8682298
L2_total_cache_misses = 6482579
L2_total_cache_miss_rate = 0.7466
L2_total_cache_pending_hits = 1138137
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1026324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1138137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1597373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4760206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1138137
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8522040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 160258
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=8682298
icnt_total_pkts_simt_to_mem=8682298
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8682298
Req_Network_cycles = 1882836
Req_Network_injected_packets_per_cycle =       4.6113 
Req_Network_conflicts_per_cycle =       0.7791
Req_Network_conflicts_per_cycle_util =       0.7917
Req_Bank_Level_Parallism =       4.6861
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2862
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1921

Reply_Network_injected_packets_num = 8682298
Reply_Network_cycles = 1882836
Reply_Network_injected_packets_per_cycle =        4.6113
Reply_Network_conflicts_per_cycle =        2.4193
Reply_Network_conflicts_per_cycle_util =       2.4560
Reply_Bank_Level_Parallism =       4.6813
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2413
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1537
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 1 min, 24 sec (28884 sec)
gpgpu_simulation_rate = 82296 (inst/sec)
gpgpu_simulation_rate = 65 (cycle/sec)
gpgpu_silicon_slowdown = 21000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 943047
gpu_sim_insn = 1188529317
gpu_ipc =    1260.3076
gpu_tot_sim_cycle = 2825883
gpu_tot_sim_insn = 3565587951
gpu_tot_ipc =    1261.7606
gpu_tot_issued_cta = 9618
gpu_occupancy = 98.9270% 
gpu_tot_occupancy = 98.9539% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6247
partiton_level_parallism_total  =       4.6158
partiton_level_parallism_util =       4.7027
partiton_level_parallism_util_total  =       4.6917
L2_BW  =     202.0085 GB/Sec
L2_BW_total  =     201.6171 GB/Sec
gpu_total_sim_rate=83154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 546600, Miss = 440359, Miss_rate = 0.806, Pending_hits = 104509, Reservation_fails = 30033
	L1D_cache_core[1]: Access = 545304, Miss = 438554, Miss_rate = 0.804, Pending_hits = 104736, Reservation_fails = 29327
	L1D_cache_core[2]: Access = 543373, Miss = 437758, Miss_rate = 0.806, Pending_hits = 103853, Reservation_fails = 33246
	L1D_cache_core[3]: Access = 541608, Miss = 431584, Miss_rate = 0.797, Pending_hits = 106709, Reservation_fails = 28665
	L1D_cache_core[4]: Access = 545130, Miss = 437377, Miss_rate = 0.802, Pending_hits = 105994, Reservation_fails = 27418
	L1D_cache_core[5]: Access = 538275, Miss = 429644, Miss_rate = 0.798, Pending_hits = 106914, Reservation_fails = 27997
	L1D_cache_core[6]: Access = 543388, Miss = 437017, Miss_rate = 0.804, Pending_hits = 104456, Reservation_fails = 32292
	L1D_cache_core[7]: Access = 543408, Miss = 432674, Miss_rate = 0.796, Pending_hits = 107782, Reservation_fails = 27305
	L1D_cache_core[8]: Access = 548494, Miss = 438618, Miss_rate = 0.800, Pending_hits = 107841, Reservation_fails = 28344
	L1D_cache_core[9]: Access = 543316, Miss = 435858, Miss_rate = 0.802, Pending_hits = 104950, Reservation_fails = 29054
	L1D_cache_core[10]: Access = 538331, Miss = 428578, Miss_rate = 0.796, Pending_hits = 107883, Reservation_fails = 28495
	L1D_cache_core[11]: Access = 546855, Miss = 439097, Miss_rate = 0.803, Pending_hits = 105987, Reservation_fails = 31884
	L1D_cache_core[12]: Access = 547223, Miss = 429580, Miss_rate = 0.785, Pending_hits = 114695, Reservation_fails = 29648
	L1D_cache_core[13]: Access = 533233, Miss = 420052, Miss_rate = 0.788, Pending_hits = 106771, Reservation_fails = 28736
	L1D_cache_core[14]: Access = 546889, Miss = 440587, Miss_rate = 0.806, Pending_hits = 104488, Reservation_fails = 27907
	L1D_cache_core[15]: Access = 541741, Miss = 434955, Miss_rate = 0.803, Pending_hits = 104888, Reservation_fails = 29357
	L1D_cache_core[16]: Access = 548649, Miss = 438716, Miss_rate = 0.800, Pending_hits = 106855, Reservation_fails = 29518
	L1D_cache_core[17]: Access = 536602, Miss = 429353, Miss_rate = 0.800, Pending_hits = 105049, Reservation_fails = 28537
	L1D_cache_core[18]: Access = 543423, Miss = 427244, Miss_rate = 0.786, Pending_hits = 112025, Reservation_fails = 29025
	L1D_cache_core[19]: Access = 529786, Miss = 414021, Miss_rate = 0.781, Pending_hits = 112439, Reservation_fails = 29902
	L1D_cache_core[20]: Access = 538372, Miss = 428608, Miss_rate = 0.796, Pending_hits = 107955, Reservation_fails = 30553
	L1D_cache_core[21]: Access = 533176, Miss = 423313, Miss_rate = 0.794, Pending_hits = 106734, Reservation_fails = 29907
	L1D_cache_core[22]: Access = 540435, Miss = 428817, Miss_rate = 0.793, Pending_hits = 108835, Reservation_fails = 28270
	L1D_cache_core[23]: Access = 545227, Miss = 438181, Miss_rate = 0.804, Pending_hits = 105135, Reservation_fails = 30883
	L1D_cache_core[24]: Access = 544879, Miss = 438596, Miss_rate = 0.805, Pending_hits = 104570, Reservation_fails = 29656
	L1D_cache_core[25]: Access = 543402, Miss = 431947, Miss_rate = 0.795, Pending_hits = 108889, Reservation_fails = 29435
	L1D_cache_core[26]: Access = 541734, Miss = 433491, Miss_rate = 0.800, Pending_hits = 106403, Reservation_fails = 28666
	L1D_cache_core[27]: Access = 546872, Miss = 434023, Miss_rate = 0.794, Pending_hits = 109848, Reservation_fails = 28999
	L1D_cache_core[28]: Access = 548786, Miss = 439558, Miss_rate = 0.801, Pending_hits = 107112, Reservation_fails = 33506
	L1D_cache_core[29]: Access = 543456, Miss = 437086, Miss_rate = 0.804, Pending_hits = 104363, Reservation_fails = 30247
	L1D_total_cache_accesses = 16277967
	L1D_total_cache_misses = 12995246
	L1D_total_cache_miss_rate = 0.7983
	L1D_total_cache_pending_hits = 3208668
	L1D_total_cache_reservation_fails = 886812
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3208668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3557590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 872886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9245665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3208668
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16037580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240387

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 872886
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13926
ctas_completed 9618, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
117852, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 118260, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 118260, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 116800, 136800, 136800, 136800, 136800, 136800, 136800, 116800, 
gpgpu_n_tot_thrd_icount = 4056156672
gpgpu_n_tot_w_icount = 126754896
gpgpu_n_stall_shd_mem = 2752289
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12803255
gpgpu_n_mem_write_global = 240387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 101016855
gpgpu_n_store_insn = 1500000
gpgpu_n_shmem_insn = 592294080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17235456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 530
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2751759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10514791	W0_Idle:132378	W0_Scoreboard:198306963	W1:249990	W2:251136	W3:249951	W4:249951	W5:249951	W6:251925	W7:249951	W8:249951	W9:249951	W10:249951	W11:249951	W12:249951	W13:249951	W14:559605	W15:499941	W16:499941	W17:499941	W18:499941	W19:499941	W20:499941	W21:499941	W22:499941	W23:499941	W24:499941	W25:499941	W26:499941	W27:499941	W28:499941	W29:499941	W30:499941	W31:499941	W32:114443733
single_issue_nums: WS0:30485862	WS1:32891586	WS2:32891586	WS3:30485862	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102426040 {8:12803255,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9615480 {40:240387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 512130200 {40:12803255,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1923096 {8:240387,}
maxmflatency = 651 
max_icnt2mem_latency = 252 
maxmrqlatency = 300 
max_icnt2sh_latency = 90 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:3405603 	427155 	506812 	957447 	2944828 	1153385 	197739 	4371 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1747748 	11290835 	5059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12898368 	140083 	5191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10105387 	2151810 	658190 	120530 	7683 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2811 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8636      8531      8769      8911      8301      8367      8735      8492      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8641      8621      8908      8897      8386      8363      8417      8578      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8440      8489      8973      8966      8334      8268      8431      8457      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8443      8454      9036      9037      8152      8186      8494      8623      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8440      8446      9003      8941      8185      8189      8488      8381      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8317      8458      8936      8946      8202      8101      8318      8442      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8388      8437      8962      8901      8094      8205      8479      8444      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8500      8491      8856      8732      8209      8193      8413      8335      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8707      8517      8742      8753      8452      8385      8321      8409      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8723      8557      8805      8786      8372      8342      8656      8625      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8580      8518      8816      8733      8562      8591      8759      8541      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8626      8497      8802      8790      8518      8505      8533      8530      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  6.041994  6.048660  6.048167  6.012032  5.980719  6.010827  6.024114  6.104864  6.013115  6.010468  6.043520  6.071307  6.009865  5.997240  6.092062  6.022554 
dram[1]:  5.988050  6.020178  6.018434  5.984427  5.982051  5.983110  6.067282  6.103887  6.008660  6.058331  6.076493  6.066424  6.016976  6.007689  6.017704  6.027366 
dram[2]:  6.016567  6.043269  5.944695  6.010818  5.980019  5.969900  6.043788  6.066764  6.009263  6.037946  6.091319  6.078028  6.082633  6.085728  6.056963  6.024355 
dram[3]:  6.051195  6.032406  6.016599  6.099976  5.958855  5.977283  6.011437  6.010588  6.024008  6.003484  6.086156  6.045279  6.066043  6.065890  6.011076  6.077653 
dram[4]:  6.063513  6.093066  6.042412  6.039865  6.043762  6.076708  5.992326  6.054506  5.967634  6.015890  6.013364  6.027148  6.039652  6.076147  6.070240  6.138499 
dram[5]:  6.065133  6.082210  6.006728  6.082755  6.013229  6.003363  6.103053  6.061091  5.985868  6.076118  6.000360  6.024478  6.023758  6.090178  6.036379  6.032733 
dram[6]:  6.104974  6.072857  6.023399  6.038796  6.022420  6.028709  5.988379  5.989456  6.003844  6.045592  6.026183  6.003365  6.060250  6.068974  5.988845  6.024979 
dram[7]:  6.077763  6.028510  6.040150  6.014076  6.052064  6.045350  6.038188  6.031522  6.002403  6.024470  5.987299  6.020841  6.055980  6.044025  6.034420  6.004807 
dram[8]:  6.002036  6.055254  6.012267  6.023127  6.001201  6.080861  6.024226  6.052192  6.028354  5.970985  5.992076  5.993637  6.096987  6.061848  6.002284  6.044409 
dram[9]:  6.050954  6.065141  6.030036  6.086041  6.025675  6.069443  6.047204  6.077297  6.039266  5.999880  5.979286  6.036724  6.041511  6.047827  6.083871  6.053946 
dram[10]:  6.016199  6.047177  6.112361  6.082187  6.031013  6.061408  6.061007  6.019279  5.959714  6.023374  6.044136  6.086491  6.054169  6.062378  6.064692  6.109847 
dram[11]:  6.002996  6.059528  6.097829  6.063205  6.000600  5.984910  6.015168  6.044877  6.021443  6.004564  6.016255  6.071559  6.016616  5.988730  6.056114  6.123454 
average row locality = 9597345/1589880 = 6.036521
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     49823     49849     49729     49719     49699     49728     49724     49710     49735     49713     49752     49739     49717     49732     49734     49705 
dram[1]:     49861     49877     49706     49712     49752     49707     49718     49702     49716     49717     49727     49717     49739     49764     49737     49770 
dram[2]:     49871     49894     49737     49758     49741     49740     49724     49738     49715     49724     49721     49691     49742     49737     49749     49739 
dram[3]:     49869     49828     49776     49786     49725     49754     49691     49714     49693     49727     49703     49694     49727     49750     49701     49707 
dram[4]:     49874     49838     49761     49752     49754     49747     49736     49746     49727     49734     49707     49713     49721     49714     49725     49679 
dram[5]:     49852     49841     49754     49736     49760     49744     49744     49764     49742     49730     49707     49721     49711     49739     49718     49717 
dram[6]:     49827     49849     49694     49719     49722     49738     49745     49748     49742     49751     49705     49720     49754     49740     49701     49701 
dram[7]:     49853     49869     49700     49743     49744     49749     49726     49701     49724     49739     49730     49739     49742     49735     49737     49737 
dram[8]:     49865     49837     49746     49758     49738     49769     49743     49739     49723     49767     49668     49681     49740     49749     49710     49723 
dram[9]:     49868     49846     49743     49763     49749     49754     49722     49764     49747     49763     49699     49732     49683     49711     49751     49711 
dram[10]:     49893     49874     49747     49707     49739     49706     49733     49714     49762     49754     49745     49724     49721     49717     49738     49719 
dram[11]:     49844     49837     49744     49733     49763     49734     49728     49733     49744     49754     49725     49735     49731     49714     49740     49769 
total dram reads = 9551311
bank skew: 49894/49668 = 1.00
chip skew: 796028/795808 = 1.00
number of total write accesses:
dram[0]:       988       984       988       988       960       960       960       960       960       960       960       960       948       948       908       912 
dram[1]:       988       988       988       984       960       960       960       960       960       960       960       960       952       952       912       908 
dram[2]:       988       988       984       984       960       960       960       960       960       960       960       960       956       956       908       908 
dram[3]:       988       988       984       984       960       960       960       960       960       960       960       960       956       956       908       908 
dram[4]:       988       988       984       984       960       960       960       960       960       960       960       960       956       952       908       908 
dram[5]:       984       984       984       984       960       960       960       960       960       960       960       960       952       948       908       912 
dram[6]:       984       984       984       984       960       960       960       960       960       960       960       960       948       952       912       912 
dram[7]:       984       984       984       984       960       960       960       960       960       960       960       960       952       948       912       916 
dram[8]:       984       984       984       984       960       960       960       960       960       960       960       960       948       948       916       912 
dram[9]:       984       984       984       984       960       960       960       960       960       960       960       960       952       952       912       912 
dram[10]:       984       980       984       984       960       960       960       960       960       960       960       960       952       948       916       916 
dram[11]:       980       980       984       984       960       960       960       960       960       960       960       960       948       952       916       916 
total dram writes = 184136
bank skew: 988/908 = 1.09
chip skew: 15352/15336 = 1.00
average mf latency per bank:
dram[0]:        465       466       464       465       464       463       463       464       463       463       463       464       464       464       466       465
dram[1]:        465       465       466       466       463       464       463       463       463       464       463       464       464       464       464       464
dram[2]:        464       465       465       465       464       465       464       464       463       463       464       464       463       463       464       465
dram[3]:        464       465       464       464       464       464       464       464       464       464       463       464       463       463       464       465
dram[4]:        464       465       463       464       463       464       463       463       465       465       464       465       463       464       464       464
dram[5]:        464       464       464       464       463       464       463       463       463       464       465       464       464       465       463       465
dram[6]:        464       466       463       464       463       463       463       464       464       464       463       464       464       464       465       465
dram[7]:        465       465       464       466       463       464       463       463       464       464       464       464       463       464       464       465
dram[8]:        464       464       465       465       464       464       462       463       462       464       464       463       464       464       464       465
dram[9]:        464       464       464       465       464       463       464       465       464       465       463       464       464       463       464       465
dram[10]:        464       464       464       465       463       463       463       463       465       465       464       465       463       464       463       464
dram[11]:        464       464       464       464       463       463       463       464       463       463       464       464       465       465       464       465
maximum mf latency per bank:
dram[0]:        539       595       634       623       620       622       523       558       517       597       518       580       607       611       520       533
dram[1]:        545       551       629       633       616       627       525       527       493       523       545       541       578       604       565       548
dram[2]:        550       543       632       628       623       633       522       571       496       555       519       552       588       594       496       532
dram[3]:        544       545       629       628       614       622       523       512       518       619       500       525       651       605       512       534
dram[4]:        556       544       643       642       626       630       508       508       523       544       534       561       603       539       525       526
dram[5]:        548       537       626       629       633       622       542       568       508       496       525       538       595       553       513       546
dram[6]:        542       556       629       626       615       621       504       538       510       505       523       557       558       546       509       519
dram[7]:        534       564       623       634       616       626       532       537       505       505       512       537       543       604       503       522
dram[8]:        565       557       621       633       616       620       523       528       550       573       499       566       496       608       521       540
dram[9]:        555       548       610       620       613       634       543       493       565       561       542       544       524       520       541       509
dram[10]:        541       539       616       623       599       614       520       515       512       512       540       539       543       550       528       525
dram[11]:        554       550       618       620       603       621       530       542       525       524       497       530       575       562       490       499

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6176078 n_act=132548 n_pre=132532 n_ref_event=4572360550251980812 n_req=799644 n_rd=795808 n_rd_L2_A=0 n_write=0 n_wr_bk=15344 bw_util=0.4477
n_activity=6390856 dram_eff=0.5077
bk0: 49823a 6486239i bk1: 49849a 6489686i bk2: 49729a 6487796i bk3: 49719a 6484223i bk4: 49699a 6488929i bk5: 49728a 6489450i bk6: 49724a 6488589i bk7: 49710a 6494344i bk8: 49735a 6488876i bk9: 49713a 6489161i bk10: 49752a 6487180i bk11: 49739a 6492922i bk12: 49717a 6488151i bk13: 49732a 6489307i bk14: 49734a 6492293i bk15: 49705a 6495086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834246
Row_Buffer_Locality_read = 0.836374
Row_Buffer_Locality_write = 0.392857
Bank_Level_Parallism = 2.281792
Bank_Level_Parallism_Col = 1.869617
Bank_Level_Parallism_Ready = 1.254101
write_to_read_ratio_blp_rw_average = 0.030531
GrpLevelPara = 1.713963 

BW Util details:
bwutil = 0.447725 
total_CMD = 7246884 
util_bw = 3244608 
Wasted_Col = 1782692 
Wasted_Row = 729178 
Idle = 1490406 

BW Util Bottlenecks: 
RCDc_limit = 1760420 
RCDWRc_limit = 14819 
WTRc_limit = 80104 
RTWc_limit = 94654 
CCDLc_limit = 609885 
rwq = 0 
CCDLc_limit_alone = 598631 
WTRc_limit_alone = 76518 
RTWc_limit_alone = 86986 

Commands details: 
total_CMD = 7246884 
n_nop = 6176078 
Read = 795808 
Write = 0 
L2_Alloc = 0 
L2_WB = 15344 
n_act = 132548 
n_pre = 132532 
n_ref = 4572360550251980812 
n_req = 799644 
total_req = 811152 

Dual Bus Interface Util: 
issued_total_row = 265080 
issued_total_col = 811152 
Row_Bus_Util =  0.036578 
CoL_Bus_Util = 0.111931 
Either_Row_CoL_Bus_Util = 0.147761 
Issued_on_Two_Bus_Simul_Util = 0.000749 
issued_two_Eff = 0.005067 
queue_avg = 4.216084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.21608
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6175526 n_act=132712 n_pre=132696 n_ref_event=0 n_req=799760 n_rd=795922 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4478
n_activity=6391457 dram_eff=0.5077
bk0: 49861a 6482707i bk1: 49877a 6489576i bk2: 49706a 6482980i bk3: 49712a 6483585i bk4: 49752a 6486598i bk5: 49707a 6484547i bk6: 49718a 6485638i bk7: 49702a 6493133i bk8: 49716a 6485704i bk9: 49717a 6492425i bk10: 49727a 6485582i bk11: 49717a 6493006i bk12: 49739a 6489459i bk13: 49764a 6487496i bk14: 49737a 6486316i bk15: 49770a 6490762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834065
Row_Buffer_Locality_read = 0.836164
Row_Buffer_Locality_write = 0.398906
Bank_Level_Parallism = 2.285949
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.257004
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.447792 
total_CMD = 7246884 
util_bw = 3245096 
Wasted_Col = 1781430 
Wasted_Row = 732516 
Idle = 1487842 

BW Util Bottlenecks: 
RCDc_limit = 1761446 
RCDWRc_limit = 14332 
WTRc_limit = 81215 
RTWc_limit = 96112 
CCDLc_limit = 606249 
rwq = 0 
CCDLc_limit_alone = 595073 
WTRc_limit_alone = 77471 
RTWc_limit_alone = 88680 

Commands details: 
total_CMD = 7246884 
n_nop = 6175526 
Read = 795922 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 132712 
n_pre = 132696 
n_ref = 0 
n_req = 799760 
total_req = 811274 

Dual Bus Interface Util: 
issued_total_row = 265408 
issued_total_col = 811274 
Row_Bus_Util =  0.036624 
CoL_Bus_Util = 0.111948 
Either_Row_CoL_Bus_Util = 0.147837 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.004969 
queue_avg = 4.239564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6175739 n_act=132572 n_pre=132556 n_ref_event=0 n_req=799859 n_rd=796021 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4478
n_activity=6395321 dram_eff=0.5075
bk0: 49871a 6485995i bk1: 49894a 6487904i bk2: 49737a 6479852i bk3: 49758a 6488378i bk4: 49741a 6483968i bk5: 49740a 6484480i bk6: 49724a 6486289i bk7: 49738a 6488318i bk8: 49715a 6485786i bk9: 49724a 6489968i bk10: 49721a 6490940i bk11: 49691a 6493603i bk12: 49742a 6491113i bk13: 49737a 6492505i bk14: 49749a 6492067i bk15: 49739a 6489670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834261
Row_Buffer_Locality_read = 0.836385
Row_Buffer_Locality_write = 0.393695
Bank_Level_Parallism = 2.284030
Bank_Level_Parallism_Col = 1.857726
Bank_Level_Parallism_Ready = 1.257673
write_to_read_ratio_blp_rw_average = 0.030752
GrpLevelPara = 1.715588 

BW Util details:
bwutil = 0.447847 
total_CMD = 7246884 
util_bw = 3245492 
Wasted_Col = 1783488 
Wasted_Row = 730552 
Idle = 1487352 

BW Util Bottlenecks: 
RCDc_limit = 1759893 
RCDWRc_limit = 14573 
WTRc_limit = 79730 
RTWc_limit = 94802 
CCDLc_limit = 609102 
rwq = 0 
CCDLc_limit_alone = 597570 
WTRc_limit_alone = 75822 
RTWc_limit_alone = 87178 

Commands details: 
total_CMD = 7246884 
n_nop = 6175739 
Read = 796021 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 132572 
n_pre = 132556 
n_ref = 0 
n_req = 799859 
total_req = 811373 

Dual Bus Interface Util: 
issued_total_row = 265128 
issued_total_col = 811373 
Row_Bus_Util =  0.036585 
CoL_Bus_Util = 0.111962 
Either_Row_CoL_Bus_Util = 0.147808 
Issued_on_Two_Bus_Simul_Util = 0.000739 
issued_two_Eff = 0.005000 
queue_avg = 4.271566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6175810 n_act=132547 n_pre=132531 n_ref_event=0 n_req=799683 n_rd=795845 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4477
n_activity=6390307 dram_eff=0.5078
bk0: 49869a 6485966i bk1: 49828a 6488653i bk2: 49776a 6485680i bk3: 49786a 6494091i bk4: 49725a 6480683i bk5: 49754a 6484889i bk6: 49691a 6484995i bk7: 49714a 6488314i bk8: 49693a 6487126i bk9: 49727a 6488136i bk10: 49703a 6488067i bk11: 49694a 6487911i bk12: 49727a 6490455i bk13: 49750a 6489122i bk14: 49701a 6487327i bk15: 49707a 6493915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834256
Row_Buffer_Locality_read = 0.836370
Row_Buffer_Locality_write = 0.395779
Bank_Level_Parallism = 2.285924
Bank_Level_Parallism_Col = 1.857632
Bank_Level_Parallism_Ready = 1.255597
write_to_read_ratio_blp_rw_average = 0.031040
GrpLevelPara = 1.715925 

BW Util details:
bwutil = 0.447749 
total_CMD = 7246884 
util_bw = 3244788 
Wasted_Col = 1783566 
Wasted_Row = 728854 
Idle = 1489676 

BW Util Bottlenecks: 
RCDc_limit = 1758862 
RCDWRc_limit = 14478 
WTRc_limit = 81709 
RTWc_limit = 97234 
CCDLc_limit = 609506 
rwq = 0 
CCDLc_limit_alone = 598040 
WTRc_limit_alone = 77942 
RTWc_limit_alone = 89535 

Commands details: 
total_CMD = 7246884 
n_nop = 6175810 
Read = 795845 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 132547 
n_pre = 132531 
n_ref = 0 
n_req = 799683 
total_req = 811197 

Dual Bus Interface Util: 
issued_total_row = 265078 
issued_total_col = 811197 
Row_Bus_Util =  0.036578 
CoL_Bus_Util = 0.111937 
Either_Row_CoL_Bus_Util = 0.147798 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.004856 
queue_avg = 4.235837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.23584
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6176407 n_act=132264 n_pre=132248 n_ref_event=0 n_req=799765 n_rd=795928 n_rd_L2_A=0 n_write=0 n_wr_bk=15348 bw_util=0.4478
n_activity=6377180 dram_eff=0.5089
bk0: 49874a 6483789i bk1: 49838a 6489249i bk2: 49761a 6485627i bk3: 49752a 6490333i bk4: 49754a 6486958i bk5: 49747a 6493061i bk6: 49736a 6484287i bk7: 49746a 6489940i bk8: 49727a 6481026i bk9: 49734a 6487040i bk10: 49707a 6484022i bk11: 49713a 6487156i bk12: 49721a 6484773i bk13: 49714a 6489419i bk14: 49725a 6490563i bk15: 49679a 6497732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834626
Row_Buffer_Locality_read = 0.836747
Row_Buffer_Locality_write = 0.394840
Bank_Level_Parallism = 2.290755
Bank_Level_Parallism_Col = 1.863109
Bank_Level_Parallism_Ready = 1.261300
write_to_read_ratio_blp_rw_average = 0.030548
GrpLevelPara = 1.719778 

BW Util details:
bwutil = 0.447793 
total_CMD = 7246884 
util_bw = 3245104 
Wasted_Col = 1773921 
Wasted_Row = 726290 
Idle = 1501569 

BW Util Bottlenecks: 
RCDc_limit = 1748118 
RCDWRc_limit = 14271 
WTRc_limit = 81710 
RTWc_limit = 96296 
CCDLc_limit = 606790 
rwq = 0 
CCDLc_limit_alone = 595545 
WTRc_limit_alone = 77933 
RTWc_limit_alone = 88828 

Commands details: 
total_CMD = 7246884 
n_nop = 6176407 
Read = 795928 
Write = 0 
L2_Alloc = 0 
L2_WB = 15348 
n_act = 132264 
n_pre = 132248 
n_ref = 0 
n_req = 799765 
total_req = 811276 

Dual Bus Interface Util: 
issued_total_row = 264512 
issued_total_col = 811276 
Row_Bus_Util =  0.036500 
CoL_Bus_Util = 0.111948 
Either_Row_CoL_Bus_Util = 0.147715 
Issued_on_Two_Bus_Simul_Util = 0.000733 
issued_two_Eff = 0.004961 
queue_avg = 4.254932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25493
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6176121 n_act=132363 n_pre=132347 n_ref_event=0 n_req=799814 n_rd=795980 n_rd_L2_A=0 n_write=0 n_wr_bk=15336 bw_util=0.4478
n_activity=6381529 dram_eff=0.5085
bk0: 49852a 6483353i bk1: 49841a 6488803i bk2: 49754a 6483073i bk3: 49736a 6492396i bk4: 49760a 6486409i bk5: 49744a 6488153i bk6: 49744a 6492985i bk7: 49764a 6490769i bk8: 49742a 6482046i bk9: 49730a 6491159i bk10: 49707a 6481023i bk11: 49721a 6488598i bk12: 49711a 6482871i bk13: 49739a 6491333i bk14: 49718a 6486783i bk15: 49717a 6488428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834513
Row_Buffer_Locality_read = 0.836618
Row_Buffer_Locality_write = 0.397496
Bank_Level_Parallism = 2.289525
Bank_Level_Parallism_Col = 1.862835
Bank_Level_Parallism_Ready = 1.258570
write_to_read_ratio_blp_rw_average = 0.030715
GrpLevelPara = 1.719914 

BW Util details:
bwutil = 0.447815 
total_CMD = 7246884 
util_bw = 3245264 
Wasted_Col = 1776613 
Wasted_Row = 729109 
Idle = 1495898 

BW Util Bottlenecks: 
RCDc_limit = 1755466 
RCDWRc_limit = 14246 
WTRc_limit = 82646 
RTWc_limit = 96240 
CCDLc_limit = 605359 
rwq = 0 
CCDLc_limit_alone = 593936 
WTRc_limit_alone = 78650 
RTWc_limit_alone = 88813 

Commands details: 
total_CMD = 7246884 
n_nop = 6176121 
Read = 795980 
Write = 0 
L2_Alloc = 0 
L2_WB = 15336 
n_act = 132363 
n_pre = 132347 
n_ref = 0 
n_req = 799814 
total_req = 811316 

Dual Bus Interface Util: 
issued_total_row = 264710 
issued_total_col = 811316 
Row_Bus_Util =  0.036527 
CoL_Bus_Util = 0.111954 
Either_Row_CoL_Bus_Util = 0.147755 
Issued_on_Two_Bus_Simul_Util = 0.000726 
issued_two_Eff = 0.004915 
queue_avg = 4.240388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24039
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6175732 n_act=132611 n_pre=132595 n_ref_event=0 n_req=799691 n_rd=795856 n_rd_L2_A=0 n_write=0 n_wr_bk=15340 bw_util=0.4477
n_activity=6389736 dram_eff=0.5078
bk0: 49827a 6490725i bk1: 49849a 6490136i bk2: 49694a 6486250i bk3: 49719a 6487684i bk4: 49722a 6487347i bk5: 49738a 6488278i bk6: 49745a 6482654i bk7: 49748a 6486342i bk8: 49742a 6483660i bk9: 49751a 6488401i bk10: 49705a 6484480i bk11: 49720a 6486450i bk12: 49754a 6487275i bk13: 49740a 6491349i bk14: 49701a 6483551i bk15: 49701a 6490984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834177
Row_Buffer_Locality_read = 0.836287
Row_Buffer_Locality_write = 0.396349
Bank_Level_Parallism = 2.287376
Bank_Level_Parallism_Col = 1.860418
Bank_Level_Parallism_Ready = 1.259432
write_to_read_ratio_blp_rw_average = 0.030565
GrpLevelPara = 1.718548 

BW Util details:
bwutil = 0.447749 
total_CMD = 7246884 
util_bw = 3244784 
Wasted_Col = 1782618 
Wasted_Row = 730548 
Idle = 1488934 

BW Util Bottlenecks: 
RCDc_limit = 1760541 
RCDWRc_limit = 14205 
WTRc_limit = 80658 
RTWc_limit = 95536 
CCDLc_limit = 606675 
rwq = 0 
CCDLc_limit_alone = 595619 
WTRc_limit_alone = 77056 
RTWc_limit_alone = 88082 

Commands details: 
total_CMD = 7246884 
n_nop = 6175732 
Read = 795856 
Write = 0 
L2_Alloc = 0 
L2_WB = 15340 
n_act = 132611 
n_pre = 132595 
n_ref = 0 
n_req = 799691 
total_req = 811196 

Dual Bus Interface Util: 
issued_total_row = 265206 
issued_total_col = 811196 
Row_Bus_Util =  0.036596 
CoL_Bus_Util = 0.111937 
Either_Row_CoL_Bus_Util = 0.147809 
Issued_on_Two_Bus_Simul_Util = 0.000724 
issued_two_Eff = 0.004901 
queue_avg = 4.254318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.25432
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6175686 n_act=132613 n_pre=132597 n_ref_event=0 n_req=799804 n_rd=795968 n_rd_L2_A=0 n_write=0 n_wr_bk=15344 bw_util=0.4478
n_activity=6385931 dram_eff=0.5082
bk0: 49853a 6487241i bk1: 49869a 6485298i bk2: 49700a 6485619i bk3: 49743a 6487876i bk4: 49744a 6488009i bk5: 49749a 6489565i bk6: 49726a 6485303i bk7: 49701a 6490741i bk8: 49724a 6483921i bk9: 49739a 6489416i bk10: 49730a 6479272i bk11: 49739a 6486258i bk12: 49742a 6489451i bk13: 49735a 6487126i bk14: 49737a 6485372i bk15: 49737a 6488226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834198
Row_Buffer_Locality_read = 0.836319
Row_Buffer_Locality_write = 0.394161
Bank_Level_Parallism = 2.289911
Bank_Level_Parallism_Col = 1.862943
Bank_Level_Parallism_Ready = 1.258523
write_to_read_ratio_blp_rw_average = 0.030985
GrpLevelPara = 1.720203 

BW Util details:
bwutil = 0.447813 
total_CMD = 7246884 
util_bw = 3245248 
Wasted_Col = 1778591 
Wasted_Row = 730097 
Idle = 1492948 

BW Util Bottlenecks: 
RCDc_limit = 1756718 
RCDWRc_limit = 14416 
WTRc_limit = 81285 
RTWc_limit = 96166 
CCDLc_limit = 604707 
rwq = 0 
CCDLc_limit_alone = 593342 
WTRc_limit_alone = 77587 
RTWc_limit_alone = 88499 

Commands details: 
total_CMD = 7246884 
n_nop = 6175686 
Read = 795968 
Write = 0 
L2_Alloc = 0 
L2_WB = 15344 
n_act = 132613 
n_pre = 132597 
n_ref = 0 
n_req = 799804 
total_req = 811312 

Dual Bus Interface Util: 
issued_total_row = 265210 
issued_total_col = 811312 
Row_Bus_Util =  0.036596 
CoL_Bus_Util = 0.111953 
Either_Row_CoL_Bus_Util = 0.147815 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.004970 
queue_avg = 4.268466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.26847
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6175611 n_act=132696 n_pre=132680 n_ref_event=0 n_req=799791 n_rd=795956 n_rd_L2_A=0 n_write=0 n_wr_bk=15340 bw_util=0.4478
n_activity=6386699 dram_eff=0.5081
bk0: 49865a 6480368i bk1: 49837a 6490568i bk2: 49746a 6484248i bk3: 49758a 6486658i bk4: 49738a 6481487i bk5: 49769a 6493388i bk6: 49743a 6489247i bk7: 49739a 6494048i bk8: 49723a 6485840i bk9: 49767a 6480847i bk10: 49668a 6481452i bk11: 49681a 6486787i bk12: 49740a 6491846i bk13: 49749a 6492566i bk14: 49710a 6480911i bk15: 49723a 6488247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834092
Row_Buffer_Locality_read = 0.836205
Row_Buffer_Locality_write = 0.395567
Bank_Level_Parallism = 2.289371
Bank_Level_Parallism_Col = 1.861834
Bank_Level_Parallism_Ready = 1.258985
write_to_read_ratio_blp_rw_average = 0.030751
GrpLevelPara = 1.719669 

BW Util details:
bwutil = 0.447804 
total_CMD = 7246884 
util_bw = 3245184 
Wasted_Col = 1779374 
Wasted_Row = 730837 
Idle = 1491489 

BW Util Bottlenecks: 
RCDc_limit = 1759291 
RCDWRc_limit = 14440 
WTRc_limit = 80251 
RTWc_limit = 94536 
CCDLc_limit = 606083 
rwq = 0 
CCDLc_limit_alone = 594300 
WTRc_limit_alone = 76298 
RTWc_limit_alone = 86706 

Commands details: 
total_CMD = 7246884 
n_nop = 6175611 
Read = 795956 
Write = 0 
L2_Alloc = 0 
L2_WB = 15340 
n_act = 132696 
n_pre = 132680 
n_ref = 0 
n_req = 799791 
total_req = 811296 

Dual Bus Interface Util: 
issued_total_row = 265376 
issued_total_col = 811296 
Row_Bus_Util =  0.036619 
CoL_Bus_Util = 0.111951 
Either_Row_CoL_Bus_Util = 0.147825 
Issued_on_Two_Bus_Simul_Util = 0.000745 
issued_two_Eff = 0.005040 
queue_avg = 4.277159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.27716
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6176054 n_act=132302 n_pre=132286 n_ref_event=0 n_req=799842 n_rd=796006 n_rd_L2_A=0 n_write=0 n_wr_bk=15344 bw_util=0.4478
n_activity=6380144 dram_eff=0.5087
bk0: 49868a 6483556i bk1: 49846a 6486656i bk2: 49743a 6483153i bk3: 49763a 6489065i bk4: 49749a 6482171i bk5: 49754a 6491053i bk6: 49722a 6488301i bk7: 49764a 6494638i bk8: 49747a 6485995i bk9: 49763a 6484674i bk10: 49699a 6481063i bk11: 49732a 6487167i bk12: 49683a 6488093i bk13: 49711a 6491202i bk14: 49751a 6492196i bk15: 49711a 6491750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834595
Row_Buffer_Locality_read = 0.836730
Row_Buffer_Locality_write = 0.391554
Bank_Level_Parallism = 2.290577
Bank_Level_Parallism_Col = 1.863575
Bank_Level_Parallism_Ready = 1.259215
write_to_read_ratio_blp_rw_average = 0.031065
GrpLevelPara = 1.719123 

BW Util details:
bwutil = 0.447834 
total_CMD = 7246884 
util_bw = 3245400 
Wasted_Col = 1775073 
Wasted_Row = 727414 
Idle = 1498997 

BW Util Bottlenecks: 
RCDc_limit = 1752689 
RCDWRc_limit = 14298 
WTRc_limit = 80905 
RTWc_limit = 97353 
CCDLc_limit = 607277 
rwq = 0 
CCDLc_limit_alone = 595545 
WTRc_limit_alone = 77033 
RTWc_limit_alone = 89493 

Commands details: 
total_CMD = 7246884 
n_nop = 6176054 
Read = 796006 
Write = 0 
L2_Alloc = 0 
L2_WB = 15344 
n_act = 132302 
n_pre = 132286 
n_ref = 0 
n_req = 799842 
total_req = 811350 

Dual Bus Interface Util: 
issued_total_row = 264588 
issued_total_col = 811350 
Row_Bus_Util =  0.036511 
CoL_Bus_Util = 0.111958 
Either_Row_CoL_Bus_Util = 0.147764 
Issued_on_Two_Bus_Simul_Util = 0.000705 
issued_two_Eff = 0.004770 
queue_avg = 4.289433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.28943
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6176467 n_act=132164 n_pre=132148 n_ref_event=0 n_req=799829 n_rd=795993 n_rd_L2_A=0 n_write=0 n_wr_bk=15344 bw_util=0.4478
n_activity=6382513 dram_eff=0.5085
bk0: 49893a 6483334i bk1: 49874a 6490032i bk2: 49747a 6488690i bk3: 49707a 6489571i bk4: 49739a 6485742i bk5: 49706a 6489179i bk6: 49733a 6489910i bk7: 49714a 6493873i bk8: 49762a 6479179i bk9: 49754a 6489537i bk10: 49745a 6486946i bk11: 49724a 6491647i bk12: 49721a 6488683i bk13: 49717a 6490768i bk14: 49738a 6486410i bk15: 49719a 6493520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834765
Row_Buffer_Locality_read = 0.836888
Row_Buffer_Locality_write = 0.394161
Bank_Level_Parallism = 2.287185
Bank_Level_Parallism_Col = 1.860033
Bank_Level_Parallism_Ready = 1.257076
write_to_read_ratio_blp_rw_average = 0.031520
GrpLevelPara = 1.716636 

BW Util details:
bwutil = 0.447827 
total_CMD = 7246884 
util_bw = 3245348 
Wasted_Col = 1778255 
Wasted_Row = 726150 
Idle = 1497131 

BW Util Bottlenecks: 
RCDc_limit = 1748260 
RCDWRc_limit = 14469 
WTRc_limit = 83815 
RTWc_limit = 97493 
CCDLc_limit = 611595 
rwq = 0 
CCDLc_limit_alone = 599759 
WTRc_limit_alone = 79927 
RTWc_limit_alone = 89545 

Commands details: 
total_CMD = 7246884 
n_nop = 6176467 
Read = 795993 
Write = 0 
L2_Alloc = 0 
L2_WB = 15344 
n_act = 132164 
n_pre = 132148 
n_ref = 0 
n_req = 799829 
total_req = 811337 

Dual Bus Interface Util: 
issued_total_row = 264312 
issued_total_col = 811337 
Row_Bus_Util =  0.036473 
CoL_Bus_Util = 0.111957 
Either_Row_CoL_Bus_Util = 0.147707 
Issued_on_Two_Bus_Simul_Util = 0.000722 
issued_two_Eff = 0.004888 
queue_avg = 4.251443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.25144
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246884 n_nop=6175732 n_act=132536 n_pre=132520 n_ref_event=0 n_req=799863 n_rd=796028 n_rd_L2_A=0 n_write=0 n_wr_bk=15340 bw_util=0.4478
n_activity=6391081 dram_eff=0.5078
bk0: 49844a 6483250i bk1: 49837a 6491757i bk2: 49744a 6488902i bk3: 49733a 6488594i bk4: 49763a 6483034i bk5: 49734a 6486251i bk6: 49728a 6487888i bk7: 49733a 6489580i bk8: 49744a 6484585i bk9: 49754a 6486553i bk10: 49725a 6485819i bk11: 49735a 6493298i bk12: 49731a 6484376i bk13: 49714a 6485760i bk14: 49740a 6492174i bk15: 49769a 6494893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834307
Row_Buffer_Locality_read = 0.836405
Row_Buffer_Locality_write = 0.398696
Bank_Level_Parallism = 2.285079
Bank_Level_Parallism_Col = 1.858757
Bank_Level_Parallism_Ready = 1.255063
write_to_read_ratio_blp_rw_average = 0.030879
GrpLevelPara = 1.715552 

BW Util details:
bwutil = 0.447844 
total_CMD = 7246884 
util_bw = 3245472 
Wasted_Col = 1782121 
Wasted_Row = 730613 
Idle = 1488678 

BW Util Bottlenecks: 
RCDc_limit = 1756937 
RCDWRc_limit = 14365 
WTRc_limit = 81453 
RTWc_limit = 97470 
CCDLc_limit = 608484 
rwq = 0 
CCDLc_limit_alone = 596760 
WTRc_limit_alone = 77566 
RTWc_limit_alone = 89633 

Commands details: 
total_CMD = 7246884 
n_nop = 6175732 
Read = 796028 
Write = 0 
L2_Alloc = 0 
L2_WB = 15340 
n_act = 132536 
n_pre = 132520 
n_ref = 0 
n_req = 799863 
total_req = 811368 

Dual Bus Interface Util: 
issued_total_row = 265056 
issued_total_col = 811368 
Row_Bus_Util =  0.036575 
CoL_Bus_Util = 0.111961 
Either_Row_CoL_Bus_Util = 0.147809 
Issued_on_Two_Bus_Simul_Util = 0.000727 
issued_two_Eff = 0.004922 
queue_avg = 4.269269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=4.26927

========= L2 cache stats =========
L2_cache_bank[0]: Access = 543533, Miss = 405729, Miss_rate = 0.746, Pending_hits = 71108, Reservation_fails = 0
L2_cache_bank[1]: Access = 543454, Miss = 405707, Miss_rate = 0.747, Pending_hits = 71190, Reservation_fails = 0
L2_cache_bank[2]: Access = 543359, Miss = 405776, Miss_rate = 0.747, Pending_hits = 71416, Reservation_fails = 0
L2_cache_bank[3]: Access = 543520, Miss = 405778, Miss_rate = 0.747, Pending_hits = 71470, Reservation_fails = 0
L2_cache_bank[4]: Access = 543518, Miss = 405812, Miss_rate = 0.747, Pending_hits = 71005, Reservation_fails = 0
L2_cache_bank[5]: Access = 543406, Miss = 405833, Miss_rate = 0.747, Pending_hits = 70891, Reservation_fails = 0
L2_cache_bank[6]: Access = 543504, Miss = 405697, Miss_rate = 0.746, Pending_hits = 70706, Reservation_fails = 0
L2_cache_bank[7]: Access = 543462, Miss = 405772, Miss_rate = 0.747, Pending_hits = 70780, Reservation_fails = 0
L2_cache_bank[8]: Access = 543292, Miss = 405817, Miss_rate = 0.747, Pending_hits = 70755, Reservation_fails = 0
L2_cache_bank[9]: Access = 543412, Miss = 405735, Miss_rate = 0.747, Pending_hits = 70717, Reservation_fails = 0
L2_cache_bank[10]: Access = 543450, Miss = 405800, Miss_rate = 0.747, Pending_hits = 70713, Reservation_fails = 0
L2_cache_bank[11]: Access = 543457, Miss = 405804, Miss_rate = 0.747, Pending_hits = 71069, Reservation_fails = 0
L2_cache_bank[12]: Access = 543480, Miss = 405702, Miss_rate = 0.746, Pending_hits = 70963, Reservation_fails = 0
L2_cache_bank[13]: Access = 543449, Miss = 405778, Miss_rate = 0.747, Pending_hits = 70932, Reservation_fails = 0
L2_cache_bank[14]: Access = 543495, Miss = 405768, Miss_rate = 0.747, Pending_hits = 70858, Reservation_fails = 0
L2_cache_bank[15]: Access = 543739, Miss = 405824, Miss_rate = 0.746, Pending_hits = 70877, Reservation_fails = 0
L2_cache_bank[16]: Access = 543462, Miss = 405745, Miss_rate = 0.747, Pending_hits = 70809, Reservation_fails = 0
L2_cache_bank[17]: Access = 543363, Miss = 405835, Miss_rate = 0.747, Pending_hits = 70920, Reservation_fails = 0
L2_cache_bank[18]: Access = 543571, Miss = 405774, Miss_rate = 0.746, Pending_hits = 70881, Reservation_fails = 0
L2_cache_bank[19]: Access = 543481, Miss = 405856, Miss_rate = 0.747, Pending_hits = 70900, Reservation_fails = 0
L2_cache_bank[20]: Access = 543488, Miss = 405890, Miss_rate = 0.747, Pending_hits = 70985, Reservation_fails = 0
L2_cache_bank[21]: Access = 543620, Miss = 405727, Miss_rate = 0.746, Pending_hits = 71183, Reservation_fails = 0
L2_cache_bank[22]: Access = 543613, Miss = 405831, Miss_rate = 0.747, Pending_hits = 71200, Reservation_fails = 0
L2_cache_bank[23]: Access = 543514, Miss = 405821, Miss_rate = 0.747, Pending_hits = 71356, Reservation_fails = 0
L2_total_cache_accesses = 13043642
L2_total_cache_misses = 9738811
L2_total_cache_miss_rate = 0.7466
L2_total_cache_pending_hits = 1703684
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1548260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1703684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2396588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7154723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1703684
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 140625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12803255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=13043642
icnt_total_pkts_simt_to_mem=13043642
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13043642
Req_Network_cycles = 2825883
Req_Network_injected_packets_per_cycle =       4.6158 
Req_Network_conflicts_per_cycle =       0.7805
Req_Network_conflicts_per_cycle_util =       0.7933
Req_Bank_Level_Parallism =       4.6917
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2866
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1923

Reply_Network_injected_packets_num = 13043642
Reply_Network_cycles = 2825883
Reply_Network_injected_packets_per_cycle =        4.6158
Reply_Network_conflicts_per_cycle =        2.4213
Reply_Network_conflicts_per_cycle_util =       2.4584
Reply_Bank_Level_Parallism =       4.6864
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2402
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1539
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 11 hrs, 54 min, 39 sec (42879 sec)
gpgpu_simulation_rate = 83154 (inst/sec)
gpgpu_simulation_rate = 65 (cycle/sec)
gpgpu_silicon_slowdown = 21000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 3 is = 10000
Simulation cycle for kernel 3 is = 15000
Simulation cycle for kernel 3 is = 20000
Simulation cycle for kernel 3 is = 25000
Simulation cycle for kernel 3 is = 30000
Simulation cycle for kernel 3 is = 35000
Simulation cycle for kernel 3 is = 40000
Simulation cycle for kernel 3 is = 45000
Simulation cycle for kernel 3 is = 50000
Simulation cycle for kernel 3 is = 55000
Simulation cycle for kernel 3 is = 60000
Simulation cycle for kernel 3 is = 65000
Simulation cycle for kernel 3 is = 70000
Simulation cycle for kernel 3 is = 75000
Simulation cycle for kernel 3 is = 80000
Simulation cycle for kernel 3 is = 85000
Simulation cycle for kernel 3 is = 90000
Simulation cycle for kernel 3 is = 95000
Simulation cycle for kernel 3 is = 100000
Simulation cycle for kernel 3 is = 105000
Simulation cycle for kernel 3 is = 110000
Simulation cycle for kernel 3 is = 115000
Simulation cycle for kernel 3 is = 120000
Simulation cycle for kernel 3 is = 125000
Simulation cycle for kernel 3 is = 130000
Simulation cycle for kernel 3 is = 135000
Simulation cycle for kernel 3 is = 140000
Simulation cycle for kernel 3 is = 145000
Simulation cycle for kernel 3 is = 150000
Simulation cycle for kernel 3 is = 155000
Simulation cycle for kernel 3 is = 160000
Simulation cycle for kernel 3 is = 165000
Simulation cycle for kernel 3 is = 170000
Simulation cycle for kernel 3 is = 175000
Simulation cycle for kernel 3 is = 180000
Simulation cycle for kernel 3 is = 185000
Simulation cycle for kernel 3 is = 190000
Simulation cycle for kernel 3 is = 195000
Simulation cycle for kernel 3 is = 200000
Simulation cycle for kernel 3 is = 205000
Simulation cycle for kernel 3 is = 210000
Simulation cycle for kernel 3 is = 215000
Simulation cycle for kernel 3 is = 220000
Simulation cycle for kernel 3 is = 225000
Simulation cycle for kernel 3 is = 230000
Simulation cycle for kernel 3 is = 235000
Simulation cycle for kernel 3 is = 240000
Simulation cycle for kernel 3 is = 245000
Simulation cycle for kernel 3 is = 250000
Simulation cycle for kernel 3 is = 255000
Simulation cycle for kernel 3 is = 260000
Simulation cycle for kernel 3 is = 265000
Simulation cycle for kernel 3 is = 270000
Simulation cycle for kernel 3 is = 275000
Simulation cycle for kernel 3 is = 280000
Simulation cycle for kernel 3 is = 285000
Simulation cycle for kernel 3 is = 290000
Simulation cycle for kernel 3 is = 295000
Simulation cycle for kernel 3 is = 300000
Simulation cycle for kernel 3 is = 305000
Simulation cycle for kernel 3 is = 310000
Simulation cycle for kernel 3 is = 315000
Simulation cycle for kernel 3 is = 320000
Simulation cycle for kernel 3 is = 325000
Simulation cycle for kernel 3 is = 330000
Simulation cycle for kernel 3 is = 335000
Simulation cycle for kernel 3 is = 340000
Simulation cycle for kernel 3 is = 345000
Simulation cycle for kernel 3 is = 350000
Simulation cycle for kernel 3 is = 355000
Simulation cycle for kernel 3 is = 360000
Simulation cycle for kernel 3 is = 365000
Simulation cycle for kernel 3 is = 370000
Simulation cycle for kernel 3 is = 375000
Simulation cycle for kernel 3 is = 380000
Simulation cycle for kernel 3 is = 385000
Simulation cycle for kernel 3 is = 390000
Simulation cycle for kernel 3 is = 395000
Simulation cycle for kernel 3 is = 400000
Simulation cycle for kernel 3 is = 405000
Simulation cycle for kernel 3 is = 410000
Simulation cycle for kernel 3 is = 415000
Simulation cycle for kernel 3 is = 420000
Simulation cycle for kernel 3 is = 425000
Simulation cycle for kernel 3 is = 430000
Simulation cycle for kernel 3 is = 435000
Simulation cycle for kernel 3 is = 440000
Simulation cycle for kernel 3 is = 445000
Simulation cycle for kernel 3 is = 450000
Simulation cycle for kernel 3 is = 455000
Simulation cycle for kernel 3 is = 460000
Simulation cycle for kernel 3 is = 465000
Simulation cycle for kernel 3 is = 470000
Simulation cycle for kernel 3 is = 475000
Simulation cycle for kernel 3 is = 480000
Simulation cycle for kernel 3 is = 485000
Simulation cycle for kernel 3 is = 490000
Simulation cycle for kernel 3 is = 495000
Simulation cycle for kernel 3 is = 500000
Simulation cycle for kernel 3 is = 505000
Simulation cycle for kernel 3 is = 510000
Simulation cycle for kernel 3 is = 515000
Simulation cycle for kernel 3 is = 520000
Simulation cycle for kernel 3 is = 525000
Simulation cycle for kernel 3 is = 530000
Simulation cycle for kernel 3 is = 535000
Simulation cycle for kernel 3 is = 540000
Simulation cycle for kernel 3 is = 545000
Simulation cycle for kernel 3 is = 550000
Simulation cycle for kernel 3 is = 555000
Simulation cycle for kernel 3 is = 560000
Simulation cycle for kernel 3 is = 565000
Simulation cycle for kernel 3 is = 570000
Simulation cycle for kernel 3 is = 575000
Simulation cycle for kernel 3 is = 580000
Simulation cycle for kernel 3 is = 585000
Simulation cycle for kernel 3 is = 590000
Simulation cycle for kernel 3 is = 595000
Simulation cycle for kernel 3 is = 600000
Simulation cycle for kernel 3 is = 605000
Simulation cycle for kernel 3 is = 610000
Simulation cycle for kernel 3 is = 615000
Simulation cycle for kernel 3 is = 620000
Simulation cycle for kernel 3 is = 625000
Simulation cycle for kernel 3 is = 630000
Simulation cycle for kernel 3 is = 635000
Simulation cycle for kernel 3 is = 640000
Simulation cycle for kernel 3 is = 645000
Simulation cycle for kernel 3 is = 650000
Simulation cycle for kernel 3 is = 655000
Simulation cycle for kernel 3 is = 660000
Simulation cycle for kernel 3 is = 665000
Simulation cycle for kernel 3 is = 670000
Simulation cycle for kernel 3 is = 675000
Simulation cycle for kernel 3 is = 680000
Simulation cycle for kernel 3 is = 685000
Simulation cycle for kernel 3 is = 690000
Simulation cycle for kernel 3 is = 695000
Simulation cycle for kernel 3 is = 700000
Simulation cycle for kernel 3 is = 705000
Simulation cycle for kernel 3 is = 710000
Simulation cycle for kernel 3 is = 715000
Simulation cycle for kernel 3 is = 720000
Simulation cycle for kernel 3 is = 725000
Simulation cycle for kernel 3 is = 730000
Simulation cycle for kernel 3 is = 735000
Simulation cycle for kernel 3 is = 740000
Simulation cycle for kernel 3 is = 745000
Simulation cycle for kernel 3 is = 750000
Simulation cycle for kernel 3 is = 755000
Simulation cycle for kernel 3 is = 760000
Simulation cycle for kernel 3 is = 765000
Simulation cycle for kernel 3 is = 770000
Simulation cycle for kernel 3 is = 775000
Simulation cycle for kernel 3 is = 780000
Simulation cycle for kernel 3 is = 785000
Simulation cycle for kernel 3 is = 790000
Simulation cycle for kernel 3 is = 795000
Simulation cycle for kernel 3 is = 800000
Simulation cycle for kernel 3 is = 805000
Simulation cycle for kernel 3 is = 810000
Simulation cycle for kernel 3 is = 815000
Simulation cycle for kernel 3 is = 820000
Simulation cycle for kernel 3 is = 825000
Simulation cycle for kernel 3 is = 830000
Simulation cycle for kernel 3 is = 835000
Simulation cycle for kernel 3 is = 840000
Simulation cycle for kernel 3 is = 845000
Simulation cycle for kernel 3 is = 850000
Simulation cycle for kernel 3 is = 855000
Simulation cycle for kernel 3 is = 860000
Simulation cycle for kernel 3 is = 865000
Simulation cycle for kernel 3 is = 870000
Simulation cycle for kernel 3 is = 875000
Simulation cycle for kernel 3 is = 880000
Simulation cycle for kernel 3 is = 885000
Simulation cycle for kernel 3 is = 890000
Simulation cycle for kernel 3 is = 895000
Simulation cycle for kernel 3 is = 900000
Simulation cycle for kernel 3 is = 905000
Simulation cycle for kernel 3 is = 910000
Simulation cycle for kernel 3 is = 915000
Simulation cycle for kernel 3 is = 920000
Simulation cycle for kernel 3 is = 925000
Simulation cycle for kernel 3 is = 930000
Simulation cycle for kernel 3 is = 935000
Simulation cycle for kernel 3 is = 940000
Simulation cycle for kernel 3 is = 945000
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 946024
gpu_sim_insn = 1188529317
gpu_ipc =    1256.3416
gpu_tot_sim_cycle = 3771907
gpu_tot_sim_insn = 4754117268
gpu_tot_ipc =    1260.4015
gpu_tot_issued_cta = 12824
gpu_occupancy = 98.9396% 
gpu_tot_occupancy = 98.9503% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6182
partiton_level_parallism_total  =       4.6164
partiton_level_parallism_util =       4.6870
partiton_level_parallism_util_total  =       4.6905
L2_BW  =     201.7245 GB/Sec
L2_BW_total  =     201.6440 GB/Sec
gpu_total_sim_rate=83584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 723608, Miss = 581851, Miss_rate = 0.804, Pending_hits = 139105, Reservation_fails = 38977
	L1D_cache_core[1]: Access = 729120, Miss = 585922, Miss_rate = 0.804, Pending_hits = 140499, Reservation_fails = 39562
	L1D_cache_core[2]: Access = 723785, Miss = 582370, Miss_rate = 0.805, Pending_hits = 138861, Reservation_fails = 43236
	L1D_cache_core[3]: Access = 720318, Miss = 574818, Miss_rate = 0.798, Pending_hits = 141658, Reservation_fails = 39278
	L1D_cache_core[4]: Access = 725542, Miss = 582353, Miss_rate = 0.803, Pending_hits = 140900, Reservation_fails = 37716
	L1D_cache_core[5]: Access = 722091, Miss = 576284, Miss_rate = 0.798, Pending_hits = 143486, Reservation_fails = 38081
	L1D_cache_core[6]: Access = 724196, Miss = 580121, Miss_rate = 0.801, Pending_hits = 141463, Reservation_fails = 43863
	L1D_cache_core[7]: Access = 727224, Miss = 574218, Miss_rate = 0.790, Pending_hits = 147455, Reservation_fails = 34551
	L1D_cache_core[8]: Access = 727204, Miss = 578940, Miss_rate = 0.796, Pending_hits = 145654, Reservation_fails = 38482
	L1D_cache_core[9]: Access = 725430, Miss = 578936, Miss_rate = 0.798, Pending_hits = 142514, Reservation_fails = 38445
	L1D_cache_core[10]: Access = 722147, Miss = 574490, Miss_rate = 0.796, Pending_hits = 144780, Reservation_fails = 36759
	L1D_cache_core[11]: Access = 727267, Miss = 580433, Miss_rate = 0.798, Pending_hits = 144353, Reservation_fails = 41309
	L1D_cache_core[12]: Access = 729337, Miss = 573750, Miss_rate = 0.787, Pending_hits = 151965, Reservation_fails = 41308
	L1D_cache_core[13]: Access = 716835, Miss = 567238, Miss_rate = 0.791, Pending_hits = 142638, Reservation_fails = 40649
	L1D_cache_core[14]: Access = 727301, Miss = 585563, Miss_rate = 0.805, Pending_hits = 139394, Reservation_fails = 39461
	L1D_cache_core[15]: Access = 725557, Miss = 580139, Miss_rate = 0.800, Pending_hits = 142500, Reservation_fails = 38883
	L1D_cache_core[16]: Access = 732465, Miss = 586812, Miss_rate = 0.801, Pending_hits = 142034, Reservation_fails = 38903
	L1D_cache_core[17]: Access = 720418, Miss = 577813, Miss_rate = 0.802, Pending_hits = 139843, Reservation_fails = 38845
	L1D_cache_core[18]: Access = 727239, Miss = 575704, Miss_rate = 0.792, Pending_hits = 146841, Reservation_fails = 38844
	L1D_cache_core[19]: Access = 711900, Miss = 559647, Miss_rate = 0.786, Pending_hits = 148390, Reservation_fails = 40013
	L1D_cache_core[20]: Access = 720486, Miss = 575690, Miss_rate = 0.799, Pending_hits = 142451, Reservation_fails = 40492
	L1D_cache_core[21]: Access = 716992, Miss = 571045, Miss_rate = 0.796, Pending_hits = 142097, Reservation_fails = 37903
	L1D_cache_core[22]: Access = 724251, Miss = 576185, Miss_rate = 0.796, Pending_hits = 144220, Reservation_fails = 37730
	L1D_cache_core[23]: Access = 727341, Miss = 584899, Miss_rate = 0.804, Pending_hits = 139950, Reservation_fails = 41593
	L1D_cache_core[24]: Access = 725219, Miss = 584228, Miss_rate = 0.806, Pending_hits = 138747, Reservation_fails = 39860
	L1D_cache_core[25]: Access = 720410, Miss = 572711, Miss_rate = 0.795, Pending_hits = 144609, Reservation_fails = 39847
	L1D_cache_core[26]: Access = 723848, Miss = 580209, Miss_rate = 0.802, Pending_hits = 141263, Reservation_fails = 40639
	L1D_cache_core[27]: Access = 727284, Miss = 578635, Miss_rate = 0.796, Pending_hits = 144757, Reservation_fails = 39661
	L1D_cache_core[28]: Access = 730900, Miss = 582636, Miss_rate = 0.797, Pending_hits = 145217, Reservation_fails = 43709
	L1D_cache_core[29]: Access = 727272, Miss = 584454, Miss_rate = 0.804, Pending_hits = 139854, Reservation_fails = 39537
	L1D_total_cache_accesses = 21732987
	L1D_total_cache_misses = 17348094
	L1D_total_cache_miss_rate = 0.7982
	L1D_total_cache_pending_hits = 4287498
	L1D_total_cache_reservation_fails = 1188136
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4287498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4745697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1169765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12346391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4287498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 182937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21412471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320516

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1169765
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18371
ctas_completed 12824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
155812, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 156220, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 156220, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 154760, 181260, 181260, 181260, 181260, 181260, 181260, 154760, 
gpgpu_n_tot_thrd_icount = 5408208896
gpgpu_n_tot_w_icount = 169006528
gpgpu_n_stall_shd_mem = 3675553
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17092088
gpgpu_n_mem_write_global = 320516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134689140
gpgpu_n_store_insn = 2000000
gpgpu_n_shmem_insn = 789725440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22980608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 755
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3674798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14006240	W0_Idle:175652	W0_Scoreboard:264982404	W1:333320	W2:334848	W3:333268	W4:333268	W5:333268	W6:335900	W7:333268	W8:333268	W9:333268	W10:333268	W11:333268	W12:333268	W13:333268	W14:746140	W15:666588	W16:666588	W17:666588	W18:666588	W19:666588	W20:666588	W21:666588	W22:666588	W23:666588	W24:666588	W25:666588	W26:666588	W27:666588	W28:666588	W29:666588	W30:666588	W31:666588	W32:152591644
single_issue_nums: WS0:40647816	WS1:43855448	WS2:43855448	WS3:40647816	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 136736704 {8:17092088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12820640 {40:320516,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 683683520 {40:17092088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2564128 {8:320516,}
maxmflatency = 752 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 90 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:4384645 	555583 	671908 	1286160 	3955917 	1654444 	293052 	5762 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2334118 	15071948 	6538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17218963 	186794 	6847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13538118 	2839378 	867581 	158072 	9412 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	3752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8636      8531      8769      8911      8424      8367      8735      8501      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8685      8642      8908      8897      8457      8501      8500      8578      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8440      8489      8973      8966      8368      8279      8431      8457      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8758      8454      9036      9037      8654      8496      8494      8623      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8440      8446      9003      8941      8471      8436      8488      8489      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8317      8597      8936      8946      8436      8433      8489      8442      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8468      8460      8962      8901      8417      8355      8594      8605      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8500      8523      8856      8732      8659      8459      8413      8337      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8707      8517      8742      8753      8461      8457      8782      8780      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8723      8570      8805      8786      8689      8695      8852      8684      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8580      8520      8816      8733      8690      8593      8759      8706      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8674      8497      8802      8790      8593      8590      8726      8705      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.981555  5.991124  5.989055  5.993804  5.969925  5.979656  6.002700  6.070947  5.966795  5.959492  6.032839  6.028665  5.962344  5.955955  6.002882  5.957081 
dram[1]:  5.926862  5.961491  5.997035  5.943277  5.966744  5.945539  6.032576  6.045166  5.967944  6.017151  6.024404  6.000900  5.979103  5.966360  5.970707  5.990657 
dram[2]:  5.948661  5.984162  5.910765  5.950107  5.968515  5.942124  5.998111  6.038204  5.969995  5.975439  6.029308  6.001532  6.002341  6.010098  5.981159  5.961356 
dram[3]:  5.985494  5.951443  5.971311  6.022080  5.934371  5.957787  5.967944  5.962708  5.962595  5.969640  6.002522  5.975516  5.969912  5.974915  5.949710  5.992085 
dram[4]:  5.977110  5.984951  5.964723  5.981282  5.996317  6.016497  5.934330  5.998831  5.931044  5.981428  5.960107  5.993165  5.941795  5.991012  5.982135  6.037262 
dram[5]:  5.971942  6.001437  5.931350  6.010263  5.967105  5.964257  6.023029  6.004591  5.962440  6.033578  5.961976  5.971331  5.944781  6.008381  5.964906  5.970873 
dram[6]:  6.010345  6.002425  5.964334  5.989859  5.965314  5.975466  5.946683  5.942885  5.969648  6.004863  5.993524  5.960383  5.971262  5.986265  5.906801  5.957607 
dram[7]:  6.008001  5.970176  6.001169  5.973428  6.003778  6.011256  5.982233  5.993166  5.949036  5.978477  5.941528  5.961992  5.982864  5.977053  5.956121  5.950098 
dram[8]:  5.951923  6.004043  5.972717  5.983335  5.967629  6.010441  5.988059  6.028747  5.961360  5.924587  5.936441  5.940332  5.994785  5.974733  5.956106  5.982762 
dram[9]:  6.002424  6.001257  6.001168  6.024896  5.970757  6.008821  6.005223  6.047304  5.993079  5.950125  5.934093  6.002521  5.963033  5.983838  5.999910  6.004867 
dram[10]:  5.977208  5.996861  6.036250  6.023016  6.001349  6.034651  6.023208  5.980628  5.916962  5.964228  6.022582  6.044065  5.990654  6.005136  5.990921  6.037235 
dram[11]:  5.957033  6.002066  6.052488  6.011437  5.971909  5.964337  5.992541  6.015153  5.956401  5.967156  5.991730  6.034580  5.991820  5.952755  5.997931  6.063193 
average row locality = 12807538/2140601 = 5.983150
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     66462     66486     66426     66419     66376     66401     66364     66339     66347     66325     66367     66351     66339     66345     66346     66320 
dram[1]:     66514     66535     66401     66411     66424     66383     66346     66334     66330     66338     66334     66332     66347     66366     66347     66384 
dram[2]:     66516     66538     66436     66452     66408     66416     66367     66378     66335     66342     66334     66303     66342     66344     66362     66338 
dram[3]:     66505     66458     66481     66489     66412     66437     66330     66355     66312     66337     66320     66307     66347     66373     66303     66316 
dram[4]:     66507     66475     66455     66455     66431     66421     66370     66381     66339     66349     66314     66324     66342     66336     66331     66287 
dram[5]:     66491     66479     66455     66430     66434     66426     66373     66391     66352     66345     66317     66332     66321     66349     66324     66319 
dram[6]:     66470     66490     66391     66413     66408     66414     66378     66377     66355     66358     66316     66329     66379     66361     66307     66308 
dram[7]:     66492     66519     66389     66433     66424     66435     66346     66330     66333     66346     66338     66347     66365     66360     66345     66349 
dram[8]:     66511     66484     66437     66448     66416     66456     66375     66370     66328     66379     66275     66283     66354     66364     66321     66332 
dram[9]:     66514     66483     66437     66460     66445     66438     66368     66412     66359     66369     66308     66344     66299     66322     66367     66326 
dram[10]:     66532     66518     66441     66397     66415     66381     66381     66364     66376     66372     66356     66340     66338     66331     66345     66335 
dram[11]:     66485     66480     66433     66419     66434     66409     66365     66370     66350     66357     66338     66344     66339     66333     66357     66379 
total dram reads = 12745690
bank skew: 66538/66275 = 1.00
chip skew: 1062251/1062013 = 1.00
number of total write accesses:
dram[0]:      1360      1356      1336      1336      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[1]:      1364      1364      1336      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[2]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[3]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1276      1216      1216 
dram[4]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1280      1216      1216 
dram[5]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[6]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[7]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[8]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[9]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[10]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[11]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
total dram writes = 247392
bank skew: 1364/1216 = 1.12
chip skew: 20624/20608 = 1.00
average mf latency per bank:
dram[0]:        465       466       465       466       465       464       465       465       464       464       464       465       465       465       467       466
dram[1]:        465       466       466       467       463       465       464       464       464       465       465       465       464       465       465       465
dram[2]:        465       465       466       466       465       466       464       465       464       464       465       465       464       465       465       465
dram[3]:        465       465       465       465       465       465       465       465       465       465       464       465       464       464       465       466
dram[4]:        465       466       465       465       464       465       464       465       465       466       464       466       464       465       465       465
dram[5]:        464       464       465       465       464       465       464       464       464       465       465       465       465       466       464       465
dram[6]:        464       466       465       465       465       464       464       465       465       465       464       465       465       464       466       466
dram[7]:        465       465       465       467       463       465       464       464       465       465       465       465       464       465       465       465
dram[8]:        464       465       466       466       465       466       463       464       463       464       465       465       464       465       465       466
dram[9]:        465       465       465       465       465       464       465       465       464       465       464       464       464       464       465       465
dram[10]:        465       465       465       467       464       464       464       464       465       465       465       466       464       465       464       464
dram[11]:        464       464       465       465       464       465       464       465       464       464       465       464       465       465       464       466
maximum mf latency per bank:
dram[0]:        698       704       634       623       620       622       523       558       517       597       518       580       607       611       520       533
dram[1]:        696       551       629       633       616       628       525       527       493       523       545       541       578       604       565       548
dram[2]:        550       752       632       628       630       648       522       571       538       555       519       552       588       594       505       532
dram[3]:        544       545       629       628       618       622       533       535       518       619       505       525       651       605       512       534
dram[4]:        732       750       643       642       626       631       508       508       523       547       544       561       603       539       525       526
dram[5]:        548       537       626       629       633       624       542       568       508       499       530       538       595       553       513       546
dram[6]:        542       556       629       626       615       621       563       587       533       525       523       557       558       546       509       519
dram[7]:        534       564       623       634       617       626       532       537       505       505       512       537       543       604       516       522
dram[8]:        565       557       621       633       616       624       523       528       550       573       499       566       496       608       521       540
dram[9]:        555       552       610       620       615       634       543       509       565       561       542       544       524       520       541       509
dram[10]:        541       539       624       623       633       616       520       515       512       512       540       539       543       550       528       525
dram[11]:        687       550       618       620       615       621       530       542       525       524       497       530       575       562       536       500

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8240924 n_act=178158 n_pre=178142 n_ref_event=4572360550251980812 n_req=1067168 n_rd=1062013 n_rd_L2_A=0 n_write=0 n_wr_bk=20620 bw_util=0.4477
n_activity=8569100 dram_eff=0.5054
bk0: 66462a 8652931i bk1: 66486a 8658548i bk2: 66426a 8653254i bk3: 66419a 8654255i bk4: 66376a 8660506i bk5: 66401a 8660923i bk6: 66364a 8661152i bk7: 66339a 8667752i bk8: 66347a 8657815i bk9: 66325a 8658925i bk10: 66367a 8660834i bk11: 66351a 8665522i bk12: 66339a 8657207i bk13: 66345a 8659426i bk14: 66346a 8660170i bk15: 66320a 8663121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833059
Row_Buffer_Locality_read = 0.835097
Row_Buffer_Locality_write = 0.413191
Bank_Level_Parallism = 2.265070
Bank_Level_Parallism_Col = 1.847510
Bank_Level_Parallism_Ready = 1.242498
write_to_read_ratio_blp_rw_average = 0.030255
GrpLevelPara = 1.707983 

BW Util details:
bwutil = 0.447696 
total_CMD = 9672931 
util_bw = 4330532 
Wasted_Col = 2428055 
Wasted_Row = 988686 
Idle = 1925658 

BW Util Bottlenecks: 
RCDc_limit = 2399418 
RCDWRc_limit = 19291 
WTRc_limit = 109103 
RTWc_limit = 126495 
CCDLc_limit = 819534 
rwq = 0 
CCDLc_limit_alone = 804883 
WTRc_limit_alone = 104347 
RTWc_limit_alone = 116600 

Commands details: 
total_CMD = 9672931 
n_nop = 8240924 
Read = 1062013 
Write = 0 
L2_Alloc = 0 
L2_WB = 20620 
n_act = 178158 
n_pre = 178142 
n_ref = 4572360550251980812 
n_req = 1067168 
total_req = 1082633 

Dual Bus Interface Util: 
issued_total_row = 356300 
issued_total_col = 1082633 
Row_Bus_Util =  0.036835 
CoL_Bus_Util = 0.111924 
Either_Row_CoL_Bus_Util = 0.148043 
Issued_on_Two_Bus_Simul_Util = 0.000716 
issued_two_Eff = 0.004837 
queue_avg = 4.391667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39167
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8240173 n_act=178381 n_pre=178365 n_ref_event=0 n_req=1067282 n_rd=1062126 n_rd_L2_A=0 n_write=0 n_wr_bk=20624 bw_util=0.4477
n_activity=8570968 dram_eff=0.5053
bk0: 66514a 8649301i bk1: 66535a 8658053i bk2: 66401a 8652999i bk3: 66411a 8652059i bk4: 66424a 8658163i bk5: 66383a 8654003i bk6: 66346a 8657099i bk7: 66334a 8665251i bk8: 66330a 8655247i bk9: 66338a 8664053i bk10: 66334a 8655159i bk11: 66332a 8662355i bk12: 66347a 8659740i bk13: 66366a 8659808i bk14: 66347a 8654277i bk15: 66384a 8662433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832868
Row_Buffer_Locality_read = 0.834869
Row_Buffer_Locality_write = 0.420675
Bank_Level_Parallism = 2.267744
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.244246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.447744 
total_CMD = 9672931 
util_bw = 4331000 
Wasted_Col = 2425747 
Wasted_Row = 995395 
Idle = 1920789 

BW Util Bottlenecks: 
RCDc_limit = 2399985 
RCDWRc_limit = 18537 
WTRc_limit = 108158 
RTWc_limit = 129684 
CCDLc_limit = 815945 
rwq = 0 
CCDLc_limit_alone = 801320 
WTRc_limit_alone = 103356 
RTWc_limit_alone = 119861 

Commands details: 
total_CMD = 9672931 
n_nop = 8240173 
Read = 1062126 
Write = 0 
L2_Alloc = 0 
L2_WB = 20624 
n_act = 178381 
n_pre = 178365 
n_ref = 0 
n_req = 1067282 
total_req = 1082750 

Dual Bus Interface Util: 
issued_total_row = 356746 
issued_total_col = 1082750 
Row_Bus_Util =  0.036881 
CoL_Bus_Util = 0.111936 
Either_Row_CoL_Bus_Util = 0.148120 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.004703 
queue_avg = 4.406664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8239954 n_act=178514 n_pre=178498 n_ref_event=0 n_req=1067365 n_rd=1062211 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4478
n_activity=8581903 dram_eff=0.5047
bk0: 66516a 8652147i bk1: 66538a 8657109i bk2: 66436a 8646082i bk3: 66452a 8656054i bk4: 66408a 8656202i bk5: 66416a 8655434i bk6: 66367a 8655260i bk7: 66378a 8663239i bk8: 66335a 8656416i bk9: 66342a 8657870i bk10: 66334a 8661702i bk11: 66303a 8664072i bk12: 66342a 8659686i bk13: 66344a 8663052i bk14: 66362a 8660278i bk15: 66338a 8660393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832756
Row_Buffer_Locality_read = 0.834790
Row_Buffer_Locality_write = 0.413659
Bank_Level_Parallism = 2.265069
Bank_Level_Parallism_Col = 1.836798
Bank_Level_Parallism_Ready = 1.244252
write_to_read_ratio_blp_rw_average = 0.030365
GrpLevelPara = 1.708232 

BW Util details:
bwutil = 0.447776 
total_CMD = 9672931 
util_bw = 4331308 
Wasted_Col = 2434402 
Wasted_Row = 993545 
Idle = 1913676 

BW Util Bottlenecks: 
RCDc_limit = 2404817 
RCDWRc_limit = 18759 
WTRc_limit = 108388 
RTWc_limit = 126981 
CCDLc_limit = 820235 
rwq = 0 
CCDLc_limit_alone = 805459 
WTRc_limit_alone = 103297 
RTWc_limit_alone = 117296 

Commands details: 
total_CMD = 9672931 
n_nop = 8239954 
Read = 1062211 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 178514 
n_pre = 178498 
n_ref = 0 
n_req = 1067365 
total_req = 1082827 

Dual Bus Interface Util: 
issued_total_row = 357012 
issued_total_col = 1082827 
Row_Bus_Util =  0.036908 
CoL_Bus_Util = 0.111944 
Either_Row_CoL_Bus_Util = 0.148143 
Issued_on_Two_Bus_Simul_Util = 0.000709 
issued_two_Eff = 0.004789 
queue_avg = 4.440071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44007
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8239445 n_act=178716 n_pre=178700 n_ref_event=0 n_req=1067234 n_rd=1062082 n_rd_L2_A=0 n_write=0 n_wr_bk=20608 bw_util=0.4477
n_activity=8576452 dram_eff=0.505
bk0: 66505a 8652863i bk1: 66458a 8653135i bk2: 66481a 8652170i bk3: 66489a 8661946i bk4: 66412a 8648147i bk5: 66437a 8654881i bk6: 66330a 8652777i bk7: 66355a 8657680i bk8: 66312a 8656911i bk9: 66337a 8660760i bk10: 66320a 8655600i bk11: 66307a 8657993i bk12: 66347a 8656276i bk13: 66373a 8655151i bk14: 66303a 8653505i bk15: 66316a 8662115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832547
Row_Buffer_Locality_read = 0.834585
Row_Buffer_Locality_write = 0.412267
Bank_Level_Parallism = 2.269482
Bank_Level_Parallism_Col = 1.839221
Bank_Level_Parallism_Ready = 1.243215
write_to_read_ratio_blp_rw_average = 0.030678
GrpLevelPara = 1.709830 

BW Util details:
bwutil = 0.447720 
total_CMD = 9672931 
util_bw = 4330760 
Wasted_Col = 2434376 
Wasted_Row = 993343 
Idle = 1914452 

BW Util Bottlenecks: 
RCDc_limit = 2406296 
RCDWRc_limit = 19064 
WTRc_limit = 109908 
RTWc_limit = 131298 
CCDLc_limit = 819874 
rwq = 0 
CCDLc_limit_alone = 804896 
WTRc_limit_alone = 104992 
RTWc_limit_alone = 121236 

Commands details: 
total_CMD = 9672931 
n_nop = 8239445 
Read = 1062082 
Write = 0 
L2_Alloc = 0 
L2_WB = 20608 
n_act = 178716 
n_pre = 178700 
n_ref = 0 
n_req = 1067234 
total_req = 1082690 

Dual Bus Interface Util: 
issued_total_row = 357416 
issued_total_col = 1082690 
Row_Bus_Util =  0.036950 
CoL_Bus_Util = 0.111930 
Either_Row_CoL_Bus_Util = 0.148196 
Issued_on_Two_Bus_Simul_Util = 0.000684 
issued_two_Eff = 0.004618 
queue_avg = 4.426632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42663
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8239975 n_act=178496 n_pre=178480 n_ref_event=0 n_req=1067270 n_rd=1062117 n_rd_L2_A=0 n_write=0 n_wr_bk=20612 bw_util=0.4477
n_activity=8562038 dram_eff=0.5058
bk0: 66507a 8647427i bk1: 66475a 8651101i bk2: 66455a 8649741i bk3: 66455a 8659539i bk4: 66431a 8655297i bk5: 66421a 8662703i bk6: 66370a 8649856i bk7: 66381a 8660585i bk8: 66339a 8649917i bk9: 66349a 8660608i bk10: 66314a 8652742i bk11: 66324a 8660689i bk12: 66342a 8648893i bk13: 66336a 8659020i bk14: 66331a 8657940i bk15: 66287a 8664343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832758
Row_Buffer_Locality_read = 0.834798
Row_Buffer_Locality_write = 0.412381
Bank_Level_Parallism = 2.273668
Bank_Level_Parallism_Col = 1.843716
Bank_Level_Parallism_Ready = 1.248191
write_to_read_ratio_blp_rw_average = 0.030374
GrpLevelPara = 1.712835 

BW Util details:
bwutil = 0.447736 
total_CMD = 9672931 
util_bw = 4330916 
Wasted_Col = 2424699 
Wasted_Row = 989196 
Idle = 1928120 

BW Util Bottlenecks: 
RCDc_limit = 2395144 
RCDWRc_limit = 18649 
WTRc_limit = 110374 
RTWc_limit = 130396 
CCDLc_limit = 817543 
rwq = 0 
CCDLc_limit_alone = 802629 
WTRc_limit_alone = 105323 
RTWc_limit_alone = 120533 

Commands details: 
total_CMD = 9672931 
n_nop = 8239975 
Read = 1062117 
Write = 0 
L2_Alloc = 0 
L2_WB = 20612 
n_act = 178496 
n_pre = 178480 
n_ref = 0 
n_req = 1067270 
total_req = 1082729 

Dual Bus Interface Util: 
issued_total_row = 356976 
issued_total_col = 1082729 
Row_Bus_Util =  0.036905 
CoL_Bus_Util = 0.111934 
Either_Row_CoL_Bus_Util = 0.148141 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.004710 
queue_avg = 4.433863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8240036 n_act=178462 n_pre=178446 n_ref_event=0 n_req=1067292 n_rd=1062138 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4477
n_activity=8558215 dram_eff=0.5061
bk0: 66491a 8645185i bk1: 66479a 8654568i bk2: 66455a 8647616i bk3: 66430a 8661453i bk4: 66434a 8653699i bk5: 66426a 8658297i bk6: 66373a 8660814i bk7: 66391a 8660128i bk8: 66352a 8652538i bk9: 66345a 8663948i bk10: 66317a 8650277i bk11: 66332a 8659538i bk12: 66321a 8648541i bk13: 66349a 8662100i bk14: 66324a 8653059i bk15: 66319a 8658216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832794
Row_Buffer_Locality_read = 0.834794
Row_Buffer_Locality_write = 0.420644
Bank_Level_Parallism = 2.273832
Bank_Level_Parallism_Col = 1.843192
Bank_Level_Parallism_Ready = 1.245358
write_to_read_ratio_blp_rw_average = 0.030521
GrpLevelPara = 1.712626 

BW Util details:
bwutil = 0.447746 
total_CMD = 9672931 
util_bw = 4331016 
Wasted_Col = 2427114 
Wasted_Row = 986083 
Idle = 1928718 

BW Util Bottlenecks: 
RCDc_limit = 2399279 
RCDWRc_limit = 18379 
WTRc_limit = 112338 
RTWc_limit = 130396 
CCDLc_limit = 818013 
rwq = 0 
CCDLc_limit_alone = 803030 
WTRc_limit_alone = 107151 
RTWc_limit_alone = 120600 

Commands details: 
total_CMD = 9672931 
n_nop = 8240036 
Read = 1062138 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 178462 
n_pre = 178446 
n_ref = 0 
n_req = 1067292 
total_req = 1082754 

Dual Bus Interface Util: 
issued_total_row = 356908 
issued_total_col = 1082754 
Row_Bus_Util =  0.036898 
CoL_Bus_Util = 0.111936 
Either_Row_CoL_Bus_Util = 0.148135 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.004723 
queue_avg = 4.431703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4317
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8239548 n_act=178717 n_pre=178701 n_ref_event=0 n_req=1067208 n_rd=1062054 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4477
n_activity=8570049 dram_eff=0.5053
bk0: 66470a 8654867i bk1: 66490a 8656501i bk2: 66391a 8651954i bk3: 66413a 8655316i bk4: 66408a 8653512i bk5: 66414a 8656193i bk6: 66378a 8651586i bk7: 66377a 8656804i bk8: 66355a 8652660i bk9: 66358a 8661389i bk10: 66316a 8654857i bk11: 66329a 8656015i bk12: 66379a 8653123i bk13: 66361a 8660838i bk14: 66307a 8646919i bk15: 66308a 8658089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832542
Row_Buffer_Locality_read = 0.834575
Row_Buffer_Locality_write = 0.413465
Bank_Level_Parallism = 2.272604
Bank_Level_Parallism_Col = 1.842215
Bank_Level_Parallism_Ready = 1.246873
write_to_read_ratio_blp_rw_average = 0.030508
GrpLevelPara = 1.712936 

BW Util details:
bwutil = 0.447711 
total_CMD = 9672931 
util_bw = 4330680 
Wasted_Col = 2432247 
Wasted_Row = 990014 
Idle = 1919990 

BW Util Bottlenecks: 
RCDc_limit = 2405735 
RCDWRc_limit = 18379 
WTRc_limit = 109689 
RTWc_limit = 129884 
CCDLc_limit = 816413 
rwq = 0 
CCDLc_limit_alone = 801734 
WTRc_limit_alone = 104979 
RTWc_limit_alone = 119915 

Commands details: 
total_CMD = 9672931 
n_nop = 8239548 
Read = 1062054 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 178717 
n_pre = 178701 
n_ref = 0 
n_req = 1067208 
total_req = 1082670 

Dual Bus Interface Util: 
issued_total_row = 357418 
issued_total_col = 1082670 
Row_Bus_Util =  0.036950 
CoL_Bus_Util = 0.111928 
Either_Row_CoL_Bus_Util = 0.148185 
Issued_on_Two_Bus_Simul_Util = 0.000693 
issued_two_Eff = 0.004678 
queue_avg = 4.444139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.44414
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8239807 n_act=178559 n_pre=178543 n_ref_event=0 n_req=1067305 n_rd=1062151 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4478
n_activity=8572211 dram_eff=0.5052
bk0: 66492a 8654913i bk1: 66519a 8653500i bk2: 66389a 8653595i bk3: 66433a 8655051i bk4: 66424a 8658446i bk5: 66435a 8661784i bk6: 66346a 8656051i bk7: 66330a 8664515i bk8: 66333a 8651549i bk9: 66346a 8660510i bk10: 66338a 8646225i bk11: 66347a 8656118i bk12: 66365a 8658031i bk13: 66360a 8656752i bk14: 66345a 8652698i bk15: 66349a 8658135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832705
Row_Buffer_Locality_read = 0.834725
Row_Buffer_Locality_write = 0.416376
Bank_Level_Parallism = 2.269848
Bank_Level_Parallism_Col = 1.840806
Bank_Level_Parallism_Ready = 1.245490
write_to_read_ratio_blp_rw_average = 0.030672
GrpLevelPara = 1.711605 

BW Util details:
bwutil = 0.447751 
total_CMD = 9672931 
util_bw = 4331068 
Wasted_Col = 2431694 
Wasted_Row = 991497 
Idle = 1918672 

BW Util Bottlenecks: 
RCDc_limit = 2401437 
RCDWRc_limit = 18607 
WTRc_limit = 110502 
RTWc_limit = 129446 
CCDLc_limit = 816586 
rwq = 0 
CCDLc_limit_alone = 801645 
WTRc_limit_alone = 105696 
RTWc_limit_alone = 119311 

Commands details: 
total_CMD = 9672931 
n_nop = 8239807 
Read = 1062151 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 178559 
n_pre = 178543 
n_ref = 0 
n_req = 1067305 
total_req = 1082767 

Dual Bus Interface Util: 
issued_total_row = 357102 
issued_total_col = 1082767 
Row_Bus_Util =  0.036918 
CoL_Bus_Util = 0.111938 
Either_Row_CoL_Bus_Util = 0.148158 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.004707 
queue_avg = 4.446331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.44633
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8239692 n_act=178674 n_pre=178658 n_ref_event=0 n_req=1067287 n_rd=1062133 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4477
n_activity=8572092 dram_eff=0.5052
bk0: 66511a 8648560i bk1: 66484a 8660397i bk2: 66437a 8653748i bk3: 66448a 8657591i bk4: 66416a 8649910i bk5: 66456a 8661992i bk6: 66375a 8659846i bk7: 66370a 8668483i bk8: 66328a 8654279i bk9: 66379a 8651848i bk10: 66275a 8648198i bk11: 66283a 8655712i bk12: 66354a 8659406i bk13: 66364a 8661243i bk14: 66321a 8649577i bk15: 66332a 8655745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832594
Row_Buffer_Locality_read = 0.834629
Row_Buffer_Locality_write = 0.413271
Bank_Level_Parallism = 2.270202
Bank_Level_Parallism_Col = 1.839544
Bank_Level_Parallism_Ready = 1.245137
write_to_read_ratio_blp_rw_average = 0.030402
GrpLevelPara = 1.710826 

BW Util details:
bwutil = 0.447744 
total_CMD = 9672931 
util_bw = 4330996 
Wasted_Col = 2432572 
Wasted_Row = 990305 
Idle = 1919058 

BW Util Bottlenecks: 
RCDc_limit = 2403652 
RCDWRc_limit = 18789 
WTRc_limit = 110186 
RTWc_limit = 127543 
CCDLc_limit = 817871 
rwq = 0 
CCDLc_limit_alone = 802437 
WTRc_limit_alone = 105140 
RTWc_limit_alone = 117155 

Commands details: 
total_CMD = 9672931 
n_nop = 8239692 
Read = 1062133 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 178674 
n_pre = 178658 
n_ref = 0 
n_req = 1067287 
total_req = 1082749 

Dual Bus Interface Util: 
issued_total_row = 357332 
issued_total_col = 1082749 
Row_Bus_Util =  0.036941 
CoL_Bus_Util = 0.111936 
Either_Row_CoL_Bus_Util = 0.148170 
Issued_on_Two_Bus_Simul_Util = 0.000707 
issued_two_Eff = 0.004774 
queue_avg = 4.457879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45788
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8240395 n_act=178106 n_pre=178090 n_ref_event=0 n_req=1067405 n_rd=1062251 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4478
n_activity=8561892 dram_eff=0.5059
bk0: 66514a 8652410i bk1: 66483a 8656464i bk2: 66437a 8652516i bk3: 66460a 8658262i bk4: 66445a 8650833i bk5: 66438a 8661606i bk6: 66368a 8659663i bk7: 66412a 8668499i bk8: 66359a 8657440i bk9: 66369a 8656309i bk10: 66308a 8649211i bk11: 66344a 8660971i bk12: 66299a 8654206i bk13: 66322a 8661981i bk14: 66367a 8659356i bk15: 66326a 8663867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833145
Row_Buffer_Locality_read = 0.835191
Row_Buffer_Locality_write = 0.411331
Bank_Level_Parallism = 2.270529
Bank_Level_Parallism_Col = 1.840940
Bank_Level_Parallism_Ready = 1.245220
write_to_read_ratio_blp_rw_average = 0.030465
GrpLevelPara = 1.711021 

BW Util details:
bwutil = 0.447793 
total_CMD = 9672931 
util_bw = 4331468 
Wasted_Col = 2423807 
Wasted_Row = 986706 
Idle = 1930950 

BW Util Bottlenecks: 
RCDc_limit = 2395532 
RCDWRc_limit = 18581 
WTRc_limit = 110097 
RTWc_limit = 129262 
CCDLc_limit = 818393 
rwq = 0 
CCDLc_limit_alone = 803226 
WTRc_limit_alone = 105033 
RTWc_limit_alone = 119159 

Commands details: 
total_CMD = 9672931 
n_nop = 8240395 
Read = 1062251 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 178106 
n_pre = 178090 
n_ref = 0 
n_req = 1067405 
total_req = 1082867 

Dual Bus Interface Util: 
issued_total_row = 356196 
issued_total_col = 1082867 
Row_Bus_Util =  0.036824 
CoL_Bus_Util = 0.111948 
Either_Row_CoL_Bus_Util = 0.148097 
Issued_on_Two_Bus_Simul_Util = 0.000675 
issued_two_Eff = 0.004556 
queue_avg = 4.467101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4671
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8241134 n_act=177822 n_pre=177806 n_ref_event=0 n_req=1067376 n_rd=1062222 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4478
n_activity=8562924 dram_eff=0.5058
bk0: 66532a 8652051i bk1: 66518a 8658620i bk2: 66441a 8657198i bk3: 66397a 8658019i bk4: 66415a 8655381i bk5: 66381a 8661072i bk6: 66381a 8661614i bk7: 66364a 8665057i bk8: 66376a 8647754i bk9: 66372a 8658038i bk10: 66356a 8660578i bk11: 66340a 8663700i bk12: 66338a 8658039i bk13: 66331a 8662641i bk14: 66345a 8654900i bk15: 66335a 8664667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833406
Row_Buffer_Locality_read = 0.835450
Row_Buffer_Locality_write = 0.412301
Bank_Level_Parallism = 2.268616
Bank_Level_Parallism_Col = 1.839657
Bank_Level_Parallism_Ready = 1.245049
write_to_read_ratio_blp_rw_average = 0.030901
GrpLevelPara = 1.710434 

BW Util details:
bwutil = 0.447781 
total_CMD = 9672931 
util_bw = 4331352 
Wasted_Col = 2424998 
Wasted_Row = 985444 
Idle = 1931137 

BW Util Bottlenecks: 
RCDc_limit = 2389765 
RCDWRc_limit = 18692 
WTRc_limit = 112771 
RTWc_limit = 130407 
CCDLc_limit = 820480 
rwq = 0 
CCDLc_limit_alone = 805348 
WTRc_limit_alone = 107706 
RTWc_limit_alone = 120340 

Commands details: 
total_CMD = 9672931 
n_nop = 8241134 
Read = 1062222 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 177822 
n_pre = 177806 
n_ref = 0 
n_req = 1067376 
total_req = 1082838 

Dual Bus Interface Util: 
issued_total_row = 355628 
issued_total_col = 1082838 
Row_Bus_Util =  0.036765 
CoL_Bus_Util = 0.111945 
Either_Row_CoL_Bus_Util = 0.148021 
Issued_on_Two_Bus_Simul_Util = 0.000689 
issued_two_Eff = 0.004658 
queue_avg = 4.438109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43811
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9672931 n_nop=8240783 n_act=178044 n_pre=178028 n_ref_event=0 n_req=1067346 n_rd=1062192 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4478
n_activity=8570439 dram_eff=0.5054
bk0: 66485a 8650554i bk1: 66480a 8662566i bk2: 66433a 8659463i bk3: 66419a 8657783i bk4: 66434a 8651178i bk5: 66409a 8655186i bk6: 66365a 8656414i bk7: 66370a 8659379i bk8: 66350a 8651356i bk9: 66357a 8659233i bk10: 66338a 8656251i bk11: 66344a 8665070i bk12: 66339a 8655293i bk13: 66333a 8655795i bk14: 66357a 8662024i bk15: 66379a 8667005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833194
Row_Buffer_Locality_read = 0.835204
Row_Buffer_Locality_write = 0.418898
Bank_Level_Parallism = 2.268362
Bank_Level_Parallism_Col = 1.840580
Bank_Level_Parallism_Ready = 1.243790
write_to_read_ratio_blp_rw_average = 0.030726
GrpLevelPara = 1.709767 

BW Util details:
bwutil = 0.447768 
total_CMD = 9672931 
util_bw = 4331232 
Wasted_Col = 2427650 
Wasted_Row = 989647 
Idle = 1924402 

BW Util Bottlenecks: 
RCDc_limit = 2396226 
RCDWRc_limit = 18572 
WTRc_limit = 110969 
RTWc_limit = 131923 
CCDLc_limit = 818480 
rwq = 0 
CCDLc_limit_alone = 803055 
WTRc_limit_alone = 105906 
RTWc_limit_alone = 121561 

Commands details: 
total_CMD = 9672931 
n_nop = 8240783 
Read = 1062192 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 178044 
n_pre = 178028 
n_ref = 0 
n_req = 1067346 
total_req = 1082808 

Dual Bus Interface Util: 
issued_total_row = 356072 
issued_total_col = 1082808 
Row_Bus_Util =  0.036811 
CoL_Bus_Util = 0.111942 
Either_Row_CoL_Bus_Util = 0.148057 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.004701 
queue_avg = 4.448568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.44857

========= L2 cache stats =========
L2_cache_bank[0]: Access = 725732, Miss = 541451, Miss_rate = 0.746, Pending_hits = 95017, Reservation_fails = 0
L2_cache_bank[1]: Access = 725327, Miss = 541402, Miss_rate = 0.746, Pending_hits = 95072, Reservation_fails = 0
L2_cache_bank[2]: Access = 725338, Miss = 541467, Miss_rate = 0.747, Pending_hits = 95130, Reservation_fails = 0
L2_cache_bank[3]: Access = 725723, Miss = 541499, Miss_rate = 0.746, Pending_hits = 95542, Reservation_fails = 0
L2_cache_bank[4]: Access = 725392, Miss = 541516, Miss_rate = 0.747, Pending_hits = 95007, Reservation_fails = 0
L2_cache_bank[5]: Access = 725374, Miss = 541527, Miss_rate = 0.747, Pending_hits = 95086, Reservation_fails = 0
L2_cache_bank[6]: Access = 725721, Miss = 541426, Miss_rate = 0.746, Pending_hits = 94893, Reservation_fails = 0
L2_cache_bank[7]: Access = 725396, Miss = 541488, Miss_rate = 0.746, Pending_hits = 94905, Reservation_fails = 0
L2_cache_bank[8]: Access = 725351, Miss = 541505, Miss_rate = 0.747, Pending_hits = 94915, Reservation_fails = 0
L2_cache_bank[9]: Access = 725741, Miss = 541444, Miss_rate = 0.746, Pending_hits = 95038, Reservation_fails = 0
L2_cache_bank[10]: Access = 725452, Miss = 541483, Miss_rate = 0.746, Pending_hits = 94663, Reservation_fails = 0
L2_cache_bank[11]: Access = 725523, Miss = 541487, Miss_rate = 0.746, Pending_hits = 95001, Reservation_fails = 0
L2_cache_bank[12]: Access = 725725, Miss = 541420, Miss_rate = 0.746, Pending_hits = 94919, Reservation_fails = 0
L2_cache_bank[13]: Access = 725311, Miss = 541466, Miss_rate = 0.747, Pending_hits = 94799, Reservation_fails = 0
L2_cache_bank[14]: Access = 725395, Miss = 541448, Miss_rate = 0.746, Pending_hits = 94688, Reservation_fails = 0
L2_cache_bank[15]: Access = 725879, Miss = 541535, Miss_rate = 0.746, Pending_hits = 94828, Reservation_fails = 0
L2_cache_bank[16]: Access = 725299, Miss = 541433, Miss_rate = 0.746, Pending_hits = 94454, Reservation_fails = 0
L2_cache_bank[17]: Access = 725336, Miss = 541532, Miss_rate = 0.747, Pending_hits = 94539, Reservation_fails = 0
L2_cache_bank[18]: Access = 725818, Miss = 541513, Miss_rate = 0.746, Pending_hits = 94605, Reservation_fails = 0
L2_cache_bank[19]: Access = 725419, Miss = 541570, Miss_rate = 0.747, Pending_hits = 94376, Reservation_fails = 0
L2_cache_bank[20]: Access = 725503, Miss = 541600, Miss_rate = 0.747, Pending_hits = 94569, Reservation_fails = 0
L2_cache_bank[21]: Access = 725864, Miss = 541454, Miss_rate = 0.746, Pending_hits = 94801, Reservation_fails = 0
L2_cache_bank[22]: Access = 725497, Miss = 541517, Miss_rate = 0.746, Pending_hits = 94714, Reservation_fails = 0
L2_cache_bank[23]: Access = 725488, Miss = 541507, Miss_rate = 0.746, Pending_hits = 95124, Reservation_fails = 0
L2_total_cache_accesses = 17412604
L2_total_cache_misses = 12995690
L2_total_cache_miss_rate = 0.7463
L2_total_cache_pending_hits = 2276685
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2069713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2276685
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3196037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9549653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2276685
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17092088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320516
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=17412604
icnt_total_pkts_simt_to_mem=17412604
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17412604
Req_Network_cycles = 3771907
Req_Network_injected_packets_per_cycle =       4.6164 
Req_Network_conflicts_per_cycle =       0.7756
Req_Network_conflicts_per_cycle_util =       0.7881
Req_Bank_Level_Parallism =       4.6905
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2846
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1923

Reply_Network_injected_packets_num = 17412604
Reply_Network_cycles = 3771907
Reply_Network_injected_packets_per_cycle =        4.6164
Reply_Network_conflicts_per_cycle =        2.3939
Reply_Network_conflicts_per_cycle_util =       2.4297
Reply_Bank_Level_Parallism =       4.6853
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2370
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1539
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 15 hrs, 47 min, 58 sec (56878 sec)
gpgpu_simulation_rate = 83584 (inst/sec)
gpgpu_simulation_rate = 66 (cycle/sec)
gpgpu_silicon_slowdown = 20681818x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Simulation cycle for kernel 4 is = 945000
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 948331
gpu_sim_insn = 1188529317
gpu_ipc =    1253.2853
gpu_tot_sim_cycle = 4720238
gpu_tot_sim_insn = 5942646585
gpu_tot_ipc =    1258.9718
gpu_tot_issued_cta = 16030
gpu_occupancy = 98.8315% 
gpu_tot_occupancy = 98.9264% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6315
partiton_level_parallism_total  =       4.6194
partiton_level_parallism_util =       4.6973
partiton_level_parallism_util_total  =       4.6919
L2_BW  =     202.3052 GB/Sec
L2_BW_total  =     201.7769 GB/Sec
gpu_total_sim_rate=83958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 903948, Miss = 727119, Miss_rate = 0.804, Pending_hits = 173601, Reservation_fails = 49702
	L1D_cache_core[1]: Access = 912936, Miss = 733290, Miss_rate = 0.803, Pending_hits = 176405, Reservation_fails = 49088
	L1D_cache_core[2]: Access = 902495, Miss = 723056, Miss_rate = 0.801, Pending_hits = 175721, Reservation_fails = 53987
	L1D_cache_core[3]: Access = 899028, Miss = 716596, Miss_rate = 0.797, Pending_hits = 177998, Reservation_fails = 50217
	L1D_cache_core[4]: Access = 904252, Miss = 724131, Miss_rate = 0.801, Pending_hits = 176279, Reservation_fails = 47804
	L1D_cache_core[5]: Access = 904205, Miss = 722638, Miss_rate = 0.799, Pending_hits = 178711, Reservation_fails = 47071
	L1D_cache_core[6]: Access = 902906, Miss = 723355, Miss_rate = 0.801, Pending_hits = 176228, Reservation_fails = 54088
	L1D_cache_core[7]: Access = 909124, Miss = 721482, Miss_rate = 0.794, Pending_hits = 181556, Reservation_fails = 43438
	L1D_cache_core[8]: Access = 911020, Miss = 726672, Miss_rate = 0.798, Pending_hits = 180992, Reservation_fails = 47435
	L1D_cache_core[9]: Access = 909246, Miss = 727396, Miss_rate = 0.800, Pending_hits = 177330, Reservation_fails = 48878
	L1D_cache_core[10]: Access = 905963, Miss = 722586, Miss_rate = 0.798, Pending_hits = 179907, Reservation_fails = 46826
	L1D_cache_core[11]: Access = 905977, Miss = 722939, Miss_rate = 0.798, Pending_hits = 179931, Reservation_fails = 51600
	L1D_cache_core[12]: Access = 911451, Miss = 720468, Miss_rate = 0.790, Pending_hits = 186824, Reservation_fails = 51922
	L1D_cache_core[13]: Access = 897247, Miss = 713306, Miss_rate = 0.795, Pending_hits = 176452, Reservation_fails = 50734
	L1D_cache_core[14]: Access = 911117, Miss = 732931, Miss_rate = 0.804, Pending_hits = 174976, Reservation_fails = 48867
	L1D_cache_core[15]: Access = 909373, Miss = 728599, Miss_rate = 0.801, Pending_hits = 177316, Reservation_fails = 48530
	L1D_cache_core[16]: Access = 909473, Miss = 727940, Miss_rate = 0.800, Pending_hits = 177260, Reservation_fails = 49354
	L1D_cache_core[17]: Access = 904234, Miss = 725545, Miss_rate = 0.802, Pending_hits = 175382, Reservation_fails = 47698
	L1D_cache_core[18]: Access = 905949, Miss = 718210, Miss_rate = 0.793, Pending_hits = 182329, Reservation_fails = 51378
	L1D_cache_core[19]: Access = 894014, Miss = 706001, Miss_rate = 0.790, Pending_hits = 183613, Reservation_fails = 51735
	L1D_cache_core[20]: Access = 902996, Miss = 720900, Miss_rate = 0.798, Pending_hits = 178980, Reservation_fails = 52044
	L1D_cache_core[21]: Access = 900808, Miss = 719869, Miss_rate = 0.799, Pending_hits = 176549, Reservation_fails = 48339
	L1D_cache_core[22]: Access = 908067, Miss = 722461, Miss_rate = 0.796, Pending_hits = 181191, Reservation_fails = 47598
	L1D_cache_core[23]: Access = 909455, Miss = 731253, Miss_rate = 0.804, Pending_hits = 175168, Reservation_fails = 52303
	L1D_cache_core[24]: Access = 909035, Miss = 732324, Miss_rate = 0.806, Pending_hits = 173486, Reservation_fails = 49784
	L1D_cache_core[25]: Access = 904226, Miss = 720079, Miss_rate = 0.796, Pending_hits = 180372, Reservation_fails = 49435
	L1D_cache_core[26]: Access = 902558, Miss = 721987, Miss_rate = 0.800, Pending_hits = 177524, Reservation_fails = 50577
	L1D_cache_core[27]: Access = 911100, Miss = 727095, Miss_rate = 0.798, Pending_hits = 179497, Reservation_fails = 49166
	L1D_cache_core[28]: Access = 914716, Miss = 731096, Miss_rate = 0.799, Pending_hits = 180033, Reservation_fails = 53567
	L1D_cache_core[29]: Access = 911088, Miss = 732914, Miss_rate = 0.804, Pending_hits = 174670, Reservation_fails = 49970
	L1D_total_cache_accesses = 27188007
	L1D_total_cache_misses = 21724238
	L1D_total_cache_miss_rate = 0.7990
	L1D_total_cache_pending_hits = 5346281
	L1D_total_cache_reservation_fails = 1493135
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5346281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5942025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1470033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15462157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5346281
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 80589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 228655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26787362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400645

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1470033
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 23102
ctas_completed 16030, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
193772, 227430, 227430, 227430, 227430, 227430, 227430, 194180, 194180, 227430, 227430, 227430, 227430, 227430, 227430, 194180, 195640, 229140, 229140, 229140, 229140, 229140, 229140, 195640, 194180, 227430, 227430, 227430, 227430, 227430, 227430, 194180, 
gpgpu_n_tot_thrd_icount = 6760261120
gpgpu_n_tot_w_icount = 211258160
gpgpu_n_stall_shd_mem = 4598881
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21404182
gpgpu_n_mem_write_global = 400645
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 168361425
gpgpu_n_store_insn = 2500000
gpgpu_n_shmem_insn = 987156800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28725760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1047
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4597834
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17435237	W0_Idle:227873	W0_Scoreboard:332156894	W1:416650	W2:418560	W3:416585	W4:416585	W5:416585	W6:419875	W7:416585	W8:416585	W9:416585	W10:416585	W11:416585	W12:416585	W13:416585	W14:932675	W15:833235	W16:833235	W17:833235	W18:833235	W19:833235	W20:833235	W21:833235	W22:833235	W23:833235	W24:833235	W25:833235	W26:833235	W27:833235	W28:833235	W29:833235	W30:833235	W31:833235	W32:190739555
single_issue_nums: WS0:50809770	WS1:54819310	WS2:54819310	WS3:50809770	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171233456 {8:21404182,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16025800 {40:400645,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 856167280 {40:21404182,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3205160 {8:400645,}
maxmflatency = 752 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 90 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 3 
mrq_lat_table:5262108 	679391 	838648 	1621113 	4953041 	2240261 	415510 	7806 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2883734 	18913061 	8032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21561895 	234448 	8484 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17009557 	3510896 	1073042 	198896 	12392 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	4695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8636      8531      8769      8911      8464      8477      8735      8689      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8685      8642      8908      8897      8467      8501      8609      8578      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8440      8489      8973      8966      8670      8651      8569      8561      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8758      8467      9036      9037      8654      8566      8494      8623      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8756      8741      9003      8941      8650      8508      8488      8489      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8797      8744      8936      8946      8436      8433      8489      8442      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8635      8628      8962      8901      8417      8379      8594      8605      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8628      8553      8856      8732      8659      8552      8413      8337      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8707      8592      8742      8753      8572      8572      8782      8780      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8723      8570      8805      8786      8689      8695      8852      8684      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8580      8543      8816      8733      8690      8680      8759      8793      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8674      8497      8802      8790      8685      8645      8827      8822      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.998851  6.008699  5.981937  5.976866  5.951331  5.978928  5.975784  6.013413  5.939627  5.955230  6.024332  6.034652  5.968423  5.965791  5.980341  5.938983 
dram[1]:  5.948979  5.960436  5.982647  5.945070  5.964835  5.956159  5.972783  6.006051  5.952119  6.001655  6.024705  6.011749  5.983706  5.965088  5.949108  5.984355 
dram[2]:  5.955332  5.976699  5.897816  5.958884  5.953125  5.948528  5.967947  5.998778  5.974644  5.970371  6.027970  6.016236  5.984349  5.994750  5.961382  5.940485 
dram[3]:  5.984963  5.952544  5.968554  6.010220  5.936664  5.947188  5.942489  5.951263  5.949843  5.966028  5.988582  5.987075  5.949326  5.969361  5.946824  5.977045 
dram[4]:  5.972917  5.955096  5.952085  5.988307  5.985868  5.999928  5.937366  6.008065  5.918553  5.954535  5.967227  6.010810  5.936686  5.993385  5.959880  6.009163 
dram[5]:  5.963746  5.984530  5.934731  5.981507  5.968884  5.971731  6.011891  6.015068  5.945058  6.003958  5.964950  5.965096  5.953072  6.005114  5.955472  5.970622 
dram[6]:  5.982459  5.976545  5.937780  5.978431  5.954535  5.953547  5.951919  5.944638  5.967668  5.981145  6.000936  5.954448  5.970576  5.966793  5.915862  5.947601 
dram[7]:  5.996700  5.963056  5.970582  5.959443  5.982791  5.973869  5.966519  5.969645  5.941168  5.953897  5.958423  5.953326  5.962031  5.961739  5.944298  5.959179 
dram[8]:  5.953212  5.988034  5.956677  5.967970  5.967883  6.008853  5.968095  5.993965  5.937006  5.926923  5.949882  5.967213  5.977555  5.975846  5.943652  5.973979 
dram[9]:  5.997704  6.003017  5.994685  6.012821  5.984227  6.002805  5.982933  6.012678  5.982504  5.944579  5.941923  5.998130  5.949936  5.979622  5.979774  5.974401 
dram[10]:  5.967311  5.995195  6.004964  5.992672  5.995042  6.020792  5.980003  5.958780  5.919013  5.971024  6.018828  6.056560  5.998560  6.000072  5.960235  6.017764 
dram[11]:  5.974192  6.009924  6.014197  5.986082  5.969738  5.956522  5.971363  5.968873  5.959643  5.957661  5.988441  6.012542  5.984922  5.973343  5.966643  6.033794 
average row locality = 16017948/2681372 = 5.973788
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     83138     83157     83040     83035     82996     83018     83010     82988     83028     83003     83037     83017     82955     82960     82966     82930 
dram[1]:     83180     83192     83020     83033     83054     83016     82992     82982     83013     83017     83000     83001     82965     82980     82959     82998 
dram[2]:     83174     83199     83048     83066     83039     83040     83014     83031     83012     83024     83003     82973     82956     82957     82970     82957 
dram[3]:     83165     83117     83100     83100     83022     83045     82985     83001     82993     83017     82991     82982     82956     82986     82927     82932 
dram[4]:     83164     83129     83066     83065     83043     83029     83020     83040     83022     83029     82992     83006     82957     82950     82949     82899 
dram[5]:     83143     83141     83060     83036     83045     83043     83021     83035     83027     83025     82990     82998     82943     82975     82935     82938 
dram[6]:     83136     83155     82996     83017     83029     83033     83034     83033     83028     83031     82989     82998     82997     82974     82931     82926 
dram[7]:     83167     83187     83003     83050     83036     83043     83000     82984     83014     83026     83006     83018     82979     82963     82957     82969 
dram[8]:     83174     83148     83047     83062     83031     83081     83028     83030     83009     83057     82940     82956     82957     82975     82942     82949 
dram[9]:     83169     83135     83052     83070     83068     83057     83032     83068     83032     83050     82983     83016     82911     82938     82982     82931 
dram[10]:     83187     83170     83051     83006     83033     82994     83033     83011     83064     83057     83033     83017     82950     82941     82948     82946 
dram[11]:     83146     83147     83041     83028     83045     83033     83008     83015     83035     83043     83007     83012     82958     82958     82966     82993 
total dram reads = 15940642
bank skew: 83199/82899 = 1.00
chip skew: 1328494/1328278 = 1.00
number of total write accesses:
dram[0]:      1680      1672      1656      1656      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[1]:      1684      1684      1656      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[2]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[3]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[4]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[5]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[6]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[7]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[8]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[9]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[10]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[11]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
total dram writes = 309224
bank skew: 1684/1552 = 1.09
chip skew: 25776/25768 = 1.00
average mf latency per bank:
dram[0]:        466       467       466       467       466       466       466       467       466       466       465       466       466       466       468       467
dram[1]:        467       467       468       468       465       466       466       466       466       467       466       466       466       466       466       466
dram[2]:        466       467       467       467       466       467       466       467       465       466       466       466       465       466       466       467
dram[3]:        466       467       467       467       467       466       466       467       466       467       466       466       466       466       467       467
dram[4]:        467       467       466       467       466       466       466       466       467       467       466       467       466       467       466       467
dram[5]:        466       466       467       467       466       467       466       466       466       467       467       466       466       467       466       467
dram[6]:        466       468       467       467       466       466       466       466       466       467       466       467       466       466       467       467
dram[7]:        467       467       467       468       465       467       466       466       467       467       466       467       466       466       466       467
dram[8]:        466       467       467       468       466       467       465       466       465       466       466       466       466       467       466       467
dram[9]:        466       466       466       467       466       466       467       467       466       467       465       466       466       466       466       467
dram[10]:        466       467       466       468       465       466       465       465       467       467       466       467       466       467       466       466
dram[11]:        466       466       467       467       466       466       465       466       465       466       466       466       466       467       466       467
maximum mf latency per bank:
dram[0]:        698       704       634       629       620       622       523       558       517       597       518       580       607       611       520       533
dram[1]:        696       551       629       634       616       628       525       527       493       523       545       541       578       604       565       548
dram[2]:        550       752       632       628       630       648       522       571       538       555       519       552       588       594       505       532
dram[3]:        545       545       629       628       618       622       542       535       536       619       513       525       651       605       512       534
dram[4]:        732       750       643       642       626       631       508       512       523       547       544       561       603       539       525       526
dram[5]:        548       611       626       629       633       624       542       568       582       510       530       538       595       553       513       546
dram[6]:        542       556       629       626       615       621       563       587       533       525       523       557       558       546       509       581
dram[7]:        543       564       623       634       617       626       532       537       519       510       512       537       543       604       516       522
dram[8]:        573       557       621       633       616       624       523       528       550       573       506       566       550       608       521       540
dram[9]:        561       552       617       623       615       634       543       509       565       561       542       544       524       520       541       509
dram[10]:        541       539       624       633       633       616       520       515       512       512       540       539       543       550       528       525
dram[11]:        687       550       618       620       615       621       530       542       525       531       512       530       575       562       536       516

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10312665 n_act=223175 n_pre=223159 n_ref_event=4572360550251980812 n_req=1334720 n_rd=1328278 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4474
n_activity=10762042 dram_eff=0.5033
bk0: 83138a 10836486i bk1: 83157a 10844095i bk2: 83040a 10833878i bk3: 83035a 10835109i bk4: 82996a 10839031i bk5: 83018a 10842610i bk6: 83010a 10839967i bk7: 82988a 10845593i bk8: 83028a 10832310i bk9: 83003a 10837658i bk10: 83037a 10842940i bk11: 83017a 10850427i bk12: 82955a 10837096i bk13: 82960a 10842809i bk14: 82966a 10837418i bk15: 82930a 10842532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832796
Row_Buffer_Locality_read = 0.834680
Row_Buffer_Locality_write = 0.444272
Bank_Level_Parallism = 2.240508
Bank_Level_Parallism_Col = 1.820853
Bank_Level_Parallism_Ready = 1.227249
write_to_read_ratio_blp_rw_average = 0.029689
GrpLevelPara = 1.697702 

BW Util details:
bwutil = 0.447438 
total_CMD = 12104894 
util_bw = 5416184 
Wasted_Col = 3096440 
Wasted_Row = 1253832 
Idle = 2338438 

BW Util Bottlenecks: 
RCDc_limit = 3057129 
RCDWRc_limit = 22735 
WTRc_limit = 135995 
RTWc_limit = 157226 
CCDLc_limit = 1033442 
rwq = 0 
CCDLc_limit_alone = 1015372 
WTRc_limit_alone = 130105 
RTWc_limit_alone = 145046 

Commands details: 
total_CMD = 12104894 
n_nop = 10312665 
Read = 1328278 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223175 
n_pre = 223159 
n_ref = 4572360550251980812 
n_req = 1334720 
total_req = 1354046 

Dual Bus Interface Util: 
issued_total_row = 446334 
issued_total_col = 1354046 
Row_Bus_Util =  0.036872 
CoL_Bus_Util = 0.111859 
Either_Row_CoL_Bus_Util = 0.148058 
Issued_on_Two_Bus_Simul_Util = 0.000673 
issued_two_Eff = 0.004548 
queue_avg = 4.607276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.60728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10311956 n_act=223391 n_pre=223375 n_ref_event=0 n_req=1334846 n_rd=1328402 n_rd_L2_A=0 n_write=0 n_wr_bk=25776 bw_util=0.4475
n_activity=10768618 dram_eff=0.503
bk0: 83180a 10830585i bk1: 83192a 10838386i bk2: 83020a 10832638i bk3: 83033a 10834104i bk4: 83054a 10839262i bk5: 83016a 10836738i bk6: 82992a 10831069i bk7: 82982a 10843815i bk8: 83013a 10833502i bk9: 83017a 10844451i bk10: 83000a 10837224i bk11: 83001a 10846886i bk12: 82965a 10841304i bk13: 82980a 10843330i bk14: 82959a 10832664i bk15: 82998a 10844127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832650
Row_Buffer_Locality_read = 0.834506
Row_Buffer_Locality_write = 0.449876
Bank_Level_Parallism = 2.242351
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.229252
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.447481 
total_CMD = 12104894 
util_bw = 5416712 
Wasted_Col = 3096074 
Wasted_Row = 1259198 
Idle = 2332910 

BW Util Bottlenecks: 
RCDc_limit = 3056576 
RCDWRc_limit = 22304 
WTRc_limit = 137020 
RTWc_limit = 160180 
CCDLc_limit = 1032046 
rwq = 0 
CCDLc_limit_alone = 1014039 
WTRc_limit_alone = 131024 
RTWc_limit_alone = 148169 

Commands details: 
total_CMD = 12104894 
n_nop = 10311956 
Read = 1328402 
Write = 0 
L2_Alloc = 0 
L2_WB = 25776 
n_act = 223391 
n_pre = 223375 
n_ref = 0 
n_req = 1334846 
total_req = 1354178 

Dual Bus Interface Util: 
issued_total_row = 446766 
issued_total_col = 1354178 
Row_Bus_Util =  0.036908 
CoL_Bus_Util = 0.111870 
Either_Row_CoL_Bus_Util = 0.148117 
Issued_on_Two_Bus_Simul_Util = 0.000661 
issued_two_Eff = 0.004465 
queue_avg = 4.617851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.61785
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10311540 n_act=223595 n_pre=223579 n_ref_event=0 n_req=1334905 n_rd=1328463 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4475
n_activity=10784353 dram_eff=0.5023
bk0: 83174a 10833618i bk1: 83199a 10838877i bk2: 83048a 10823925i bk3: 83066a 10839808i bk4: 83039a 10834892i bk5: 83040a 10837214i bk6: 83014a 10830823i bk7: 83031a 10842725i bk8: 83012a 10837427i bk9: 83024a 10840343i bk10: 83003a 10844351i bk11: 82973a 10850559i bk12: 82956a 10840565i bk13: 82957a 10845641i bk14: 82970a 10838909i bk15: 82957a 10840546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832504
Row_Buffer_Locality_read = 0.834393
Row_Buffer_Locality_write = 0.443030
Bank_Level_Parallism = 2.238729
Bank_Level_Parallism_Col = 1.809703
Bank_Level_Parallism_Ready = 1.228284
write_to_read_ratio_blp_rw_average = 0.029539
GrpLevelPara = 1.695660 

BW Util details:
bwutil = 0.447499 
total_CMD = 12104894 
util_bw = 5416924 
Wasted_Col = 3109602 
Wasted_Row = 1256796 
Idle = 2321572 

BW Util Bottlenecks: 
RCDc_limit = 3064041 
RCDWRc_limit = 22694 
WTRc_limit = 138157 
RTWc_limit = 156024 
CCDLc_limit = 1038071 
rwq = 0 
CCDLc_limit_alone = 1019748 
WTRc_limit_alone = 131631 
RTWc_limit_alone = 144227 

Commands details: 
total_CMD = 12104894 
n_nop = 10311540 
Read = 1328463 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223595 
n_pre = 223579 
n_ref = 0 
n_req = 1334905 
total_req = 1354231 

Dual Bus Interface Util: 
issued_total_row = 447174 
issued_total_col = 1354231 
Row_Bus_Util =  0.036942 
CoL_Bus_Util = 0.111875 
Either_Row_CoL_Bus_Util = 0.148151 
Issued_on_Two_Bus_Simul_Util = 0.000665 
issued_two_Eff = 0.004489 
queue_avg = 4.650760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65076
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10311032 n_act=223800 n_pre=223784 n_ref_event=0 n_req=1334761 n_rd=1328319 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4475
n_activity=10780360 dram_eff=0.5024
bk0: 83165a 10834842i bk1: 83117a 10835745i bk2: 83100a 10833594i bk3: 83100a 10845217i bk4: 83022a 10829976i bk5: 83045a 10837358i bk6: 82985a 10830539i bk7: 83001a 10839265i bk8: 82993a 10835122i bk9: 83017a 10842633i bk10: 82991a 10834719i bk11: 82982a 10842255i bk12: 82956a 10835617i bk13: 82986a 10839050i bk14: 82927a 10834513i bk15: 82932a 10844155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832333
Row_Buffer_Locality_read = 0.834219
Row_Buffer_Locality_write = 0.443341
Bank_Level_Parallism = 2.241328
Bank_Level_Parallism_Col = 1.811432
Bank_Level_Parallism_Ready = 1.226784
write_to_read_ratio_blp_rw_average = 0.029779
GrpLevelPara = 1.696592 

BW Util details:
bwutil = 0.447451 
total_CMD = 12104894 
util_bw = 5416348 
Wasted_Col = 3108941 
Wasted_Row = 1258298 
Idle = 2321307 

BW Util Bottlenecks: 
RCDc_limit = 3066380 
RCDWRc_limit = 22795 
WTRc_limit = 139728 
RTWc_limit = 160427 
CCDLc_limit = 1037874 
rwq = 0 
CCDLc_limit_alone = 1019352 
WTRc_limit_alone = 133402 
RTWc_limit_alone = 148231 

Commands details: 
total_CMD = 12104894 
n_nop = 10311032 
Read = 1328319 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223800 
n_pre = 223784 
n_ref = 0 
n_req = 1334761 
total_req = 1354087 

Dual Bus Interface Util: 
issued_total_row = 447584 
issued_total_col = 1354087 
Row_Bus_Util =  0.036975 
CoL_Bus_Util = 0.111863 
Either_Row_CoL_Bus_Util = 0.148193 
Issued_on_Two_Bus_Simul_Util = 0.000645 
issued_two_Eff = 0.004353 
queue_avg = 4.640852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.64085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10311661 n_act=223524 n_pre=223508 n_ref_event=0 n_req=1334802 n_rd=1328360 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4475
n_activity=10762859 dram_eff=0.5033
bk0: 83164a 10828166i bk1: 83129a 10830060i bk2: 83066a 10828159i bk3: 83065a 10843184i bk4: 83043a 10835347i bk5: 83029a 10844025i bk6: 83020a 10830597i bk7: 83040a 10846191i bk8: 83022a 10829130i bk9: 83029a 10840046i bk10: 82992a 10832697i bk11: 83006a 10845636i bk12: 82957a 10830020i bk13: 82950a 10841832i bk14: 82949a 10836839i bk15: 82899a 10844934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832544
Row_Buffer_Locality_read = 0.834442
Row_Buffer_Locality_write = 0.441167
Bank_Level_Parallism = 2.245373
Bank_Level_Parallism_Col = 1.815993
Bank_Level_Parallism_Ready = 1.231810
write_to_read_ratio_blp_rw_average = 0.029604
GrpLevelPara = 1.699658 

BW Util details:
bwutil = 0.447465 
total_CMD = 12104894 
util_bw = 5416512 
Wasted_Col = 3098257 
Wasted_Row = 1254197 
Idle = 2335928 

BW Util Bottlenecks: 
RCDc_limit = 3055479 
RCDWRc_limit = 22559 
WTRc_limit = 139759 
RTWc_limit = 159877 
CCDLc_limit = 1033947 
rwq = 0 
CCDLc_limit_alone = 1015490 
WTRc_limit_alone = 133335 
RTWc_limit_alone = 147844 

Commands details: 
total_CMD = 12104894 
n_nop = 10311661 
Read = 1328360 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223524 
n_pre = 223508 
n_ref = 0 
n_req = 1334802 
total_req = 1354128 

Dual Bus Interface Util: 
issued_total_row = 447032 
issued_total_col = 1354128 
Row_Bus_Util =  0.036930 
CoL_Bus_Util = 0.111866 
Either_Row_CoL_Bus_Util = 0.148141 
Issued_on_Two_Bus_Simul_Util = 0.000655 
issued_two_Eff = 0.004421 
queue_avg = 4.649921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.64992
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10311842 n_act=223415 n_pre=223399 n_ref_event=0 n_req=1334797 n_rd=1328355 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4475
n_activity=10763963 dram_eff=0.5032
bk0: 83143a 10825607i bk1: 83141a 10836659i bk2: 83060a 10828039i bk3: 83036a 10843385i bk4: 83045a 10835638i bk5: 83043a 10840489i bk6: 83021a 10841568i bk7: 83035a 10843544i bk8: 83027a 10829419i bk9: 83025a 10842399i bk10: 82990a 10829344i bk11: 82998a 10840284i bk12: 82943a 10832112i bk13: 82975a 10845775i bk14: 82935a 10833582i bk15: 82938a 10839960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832626
Row_Buffer_Locality_read = 0.834482
Row_Buffer_Locality_write = 0.449860
Bank_Level_Parallism = 2.244709
Bank_Level_Parallism_Col = 1.815702
Bank_Level_Parallism_Ready = 1.229783
write_to_read_ratio_blp_rw_average = 0.030078
GrpLevelPara = 1.700020 

BW Util details:
bwutil = 0.447463 
total_CMD = 12104894 
util_bw = 5416492 
Wasted_Col = 3101530 
Wasted_Row = 1253014 
Idle = 2333858 

BW Util Bottlenecks: 
RCDc_limit = 3057859 
RCDWRc_limit = 22041 
WTRc_limit = 141125 
RTWc_limit = 162523 
CCDLc_limit = 1035012 
rwq = 0 
CCDLc_limit_alone = 1016424 
WTRc_limit_alone = 134651 
RTWc_limit_alone = 150409 

Commands details: 
total_CMD = 12104894 
n_nop = 10311842 
Read = 1328355 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223415 
n_pre = 223399 
n_ref = 0 
n_req = 1334797 
total_req = 1354123 

Dual Bus Interface Util: 
issued_total_row = 446814 
issued_total_col = 1354123 
Row_Bus_Util =  0.036912 
CoL_Bus_Util = 0.111866 
Either_Row_CoL_Bus_Util = 0.148126 
Issued_on_Two_Bus_Simul_Util = 0.000651 
issued_two_Eff = 0.004398 
queue_avg = 4.640645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.64064
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10310934 n_act=223899 n_pre=223883 n_ref_event=0 n_req=1334749 n_rd=1328307 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4474
n_activity=10771453 dram_eff=0.5028
bk0: 83136a 10832492i bk1: 83155a 10835713i bk2: 82996a 10831034i bk3: 83017a 10838942i bk4: 83029a 10832685i bk5: 83033a 10836978i bk6: 83034a 10832969i bk7: 83033a 10839298i bk8: 83028a 10831899i bk9: 83031a 10841200i bk10: 82989a 10836220i bk11: 82998a 10835717i bk12: 82997a 10834504i bk13: 82974a 10841168i bk14: 82931a 10826137i bk15: 82926a 10838207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832257
Row_Buffer_Locality_read = 0.834153
Row_Buffer_Locality_write = 0.441323
Bank_Level_Parallism = 2.244814
Bank_Level_Parallism_Col = 1.814793
Bank_Level_Parallism_Ready = 1.230290
write_to_read_ratio_blp_rw_average = 0.029814
GrpLevelPara = 1.700023 

BW Util details:
bwutil = 0.447447 
total_CMD = 12104894 
util_bw = 5416300 
Wasted_Col = 3107983 
Wasted_Row = 1255914 
Idle = 2324697 

BW Util Bottlenecks: 
RCDc_limit = 3066584 
RCDWRc_limit = 22111 
WTRc_limit = 139580 
RTWc_limit = 160465 
CCDLc_limit = 1034322 
rwq = 0 
CCDLc_limit_alone = 1015912 
WTRc_limit_alone = 133453 
RTWc_limit_alone = 148182 

Commands details: 
total_CMD = 12104894 
n_nop = 10310934 
Read = 1328307 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223899 
n_pre = 223883 
n_ref = 0 
n_req = 1334749 
total_req = 1354075 

Dual Bus Interface Util: 
issued_total_row = 447782 
issued_total_col = 1354075 
Row_Bus_Util =  0.036992 
CoL_Bus_Util = 0.111862 
Either_Row_CoL_Bus_Util = 0.148201 
Issued_on_Two_Bus_Simul_Util = 0.000652 
issued_two_Eff = 0.004402 
queue_avg = 4.658288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.65829
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10311059 n_act=223839 n_pre=223823 n_ref_event=0 n_req=1334844 n_rd=1328402 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4475
n_activity=10771722 dram_eff=0.5029
bk0: 83167a 10834480i bk1: 83187a 10835859i bk2: 83003a 10831515i bk3: 83050a 10834726i bk4: 83036a 10838624i bk5: 83043a 10840931i bk6: 83000a 10834663i bk7: 82984a 10846281i bk8: 83014a 10829713i bk9: 83026a 10839675i bk10: 83006a 10827398i bk11: 83018a 10834795i bk12: 82979a 10835810i bk13: 82963a 10836484i bk14: 82957a 10831808i bk15: 82969a 10841949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832314
Row_Buffer_Locality_read = 0.834210
Row_Buffer_Locality_write = 0.441323
Bank_Level_Parallism = 2.243751
Bank_Level_Parallism_Col = 1.814776
Bank_Level_Parallism_Ready = 1.229437
write_to_read_ratio_blp_rw_average = 0.030028
GrpLevelPara = 1.699941 

BW Util details:
bwutil = 0.447479 
total_CMD = 12104894 
util_bw = 5416680 
Wasted_Col = 3104549 
Wasted_Row = 1258008 
Idle = 2325657 

BW Util Bottlenecks: 
RCDc_limit = 3061671 
RCDWRc_limit = 22514 
WTRc_limit = 138675 
RTWc_limit = 159967 
CCDLc_limit = 1032919 
rwq = 0 
CCDLc_limit_alone = 1014276 
WTRc_limit_alone = 132497 
RTWc_limit_alone = 147502 

Commands details: 
total_CMD = 12104894 
n_nop = 10311059 
Read = 1328402 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223839 
n_pre = 223823 
n_ref = 0 
n_req = 1334844 
total_req = 1354170 

Dual Bus Interface Util: 
issued_total_row = 447662 
issued_total_col = 1354170 
Row_Bus_Util =  0.036982 
CoL_Bus_Util = 0.111870 
Either_Row_CoL_Bus_Util = 0.148191 
Issued_on_Two_Bus_Simul_Util = 0.000661 
issued_two_Eff = 0.004458 
queue_avg = 4.670789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.67079
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10311235 n_act=223744 n_pre=223728 n_ref_event=0 n_req=1334828 n_rd=1328386 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4475
n_activity=10772390 dram_eff=0.5028
bk0: 83174a 10828465i bk1: 83148a 10841283i bk2: 83047a 10832132i bk3: 83062a 10839349i bk4: 83031a 10831477i bk5: 83081a 10844544i bk6: 83028a 10838955i bk7: 83030a 10847754i bk8: 83009a 10830527i bk9: 83057a 10833246i bk10: 82940a 10827569i bk11: 82956a 10840456i bk12: 82957a 10839135i bk13: 82975a 10844942i bk14: 82942a 10828371i bk15: 82949a 10837113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832383
Row_Buffer_Locality_read = 0.834285
Row_Buffer_Locality_write = 0.440081
Bank_Level_Parallism = 2.243829
Bank_Level_Parallism_Col = 1.814284
Bank_Level_Parallism_Ready = 1.230005
write_to_read_ratio_blp_rw_average = 0.029725
GrpLevelPara = 1.700209 

BW Util details:
bwutil = 0.447473 
total_CMD = 12104894 
util_bw = 5416616 
Wasted_Col = 3102967 
Wasted_Row = 1256508 
Idle = 2328803 

BW Util Bottlenecks: 
RCDc_limit = 3061265 
RCDWRc_limit = 22499 
WTRc_limit = 138616 
RTWc_limit = 157680 
CCDLc_limit = 1034212 
rwq = 0 
CCDLc_limit_alone = 1015109 
WTRc_limit_alone = 132212 
RTWc_limit_alone = 144981 

Commands details: 
total_CMD = 12104894 
n_nop = 10311235 
Read = 1328386 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223744 
n_pre = 223728 
n_ref = 0 
n_req = 1334828 
total_req = 1354154 

Dual Bus Interface Util: 
issued_total_row = 447472 
issued_total_col = 1354154 
Row_Bus_Util =  0.036966 
CoL_Bus_Util = 0.111868 
Either_Row_CoL_Bus_Util = 0.148176 
Issued_on_Two_Bus_Simul_Util = 0.000658 
issued_two_Eff = 0.004442 
queue_avg = 4.673759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.67376
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10312103 n_act=223096 n_pre=223080 n_ref_event=0 n_req=1334936 n_rd=1328494 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4475
n_activity=10767055 dram_eff=0.5031
bk0: 83169a 10832528i bk1: 83135a 10838856i bk2: 83052a 10834183i bk3: 83070a 10841060i bk4: 83068a 10834720i bk5: 83057a 10844192i bk6: 83032a 10840310i bk7: 83068a 10849004i bk8: 83032a 10838535i bk9: 83050a 10837082i bk10: 82983a 10830473i bk11: 83016a 10844593i bk12: 82911a 10834861i bk13: 82938a 10846562i bk14: 82982a 10840325i bk15: 82931a 10844732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832882
Row_Buffer_Locality_read = 0.834784
Row_Buffer_Locality_write = 0.440546
Bank_Level_Parallism = 2.241118
Bank_Level_Parallism_Col = 1.812768
Bank_Level_Parallism_Ready = 1.228570
write_to_read_ratio_blp_rw_average = 0.029745
GrpLevelPara = 1.697888 

BW Util details:
bwutil = 0.447509 
total_CMD = 12104894 
util_bw = 5417048 
Wasted_Col = 3098756 
Wasted_Row = 1252302 
Idle = 2336788 

BW Util Bottlenecks: 
RCDc_limit = 3054511 
RCDWRc_limit = 22117 
WTRc_limit = 137615 
RTWc_limit = 159177 
CCDLc_limit = 1035104 
rwq = 0 
CCDLc_limit_alone = 1016529 
WTRc_limit_alone = 131293 
RTWc_limit_alone = 146924 

Commands details: 
total_CMD = 12104894 
n_nop = 10312103 
Read = 1328494 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223096 
n_pre = 223080 
n_ref = 0 
n_req = 1334936 
total_req = 1354262 

Dual Bus Interface Util: 
issued_total_row = 446176 
issued_total_col = 1354262 
Row_Bus_Util =  0.036859 
CoL_Bus_Util = 0.111877 
Either_Row_CoL_Bus_Util = 0.148105 
Issued_on_Two_Bus_Simul_Util = 0.000632 
issued_two_Eff = 0.004265 
queue_avg = 4.665420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.66542
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10312887 n_act=222823 n_pre=222807 n_ref_event=0 n_req=1334883 n_rd=1328441 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4475
n_activity=10761489 dram_eff=0.5034
bk0: 83187a 10831284i bk1: 83170a 10840148i bk2: 83051a 10836253i bk3: 83006a 10837806i bk4: 83033a 10837556i bk5: 82994a 10845004i bk6: 83033a 10839515i bk7: 83011a 10848001i bk8: 83064a 10827301i bk9: 83057a 10841107i bk10: 83033a 10842497i bk11: 83017a 10850574i bk12: 82950a 10842386i bk13: 82941a 10846401i bk14: 82948a 10831420i bk15: 82946a 10845368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833080
Row_Buffer_Locality_read = 0.834987
Row_Buffer_Locality_write = 0.439770
Bank_Level_Parallism = 2.241392
Bank_Level_Parallism_Col = 1.812701
Bank_Level_Parallism_Ready = 1.228428
write_to_read_ratio_blp_rw_average = 0.030181
GrpLevelPara = 1.697764 

BW Util details:
bwutil = 0.447491 
total_CMD = 12104894 
util_bw = 5416836 
Wasted_Col = 3096187 
Wasted_Row = 1249104 
Idle = 2342767 

BW Util Bottlenecks: 
RCDc_limit = 3046993 
RCDWRc_limit = 22528 
WTRc_limit = 139885 
RTWc_limit = 161195 
CCDLc_limit = 1037487 
rwq = 0 
CCDLc_limit_alone = 1018670 
WTRc_limit_alone = 133625 
RTWc_limit_alone = 148638 

Commands details: 
total_CMD = 12104894 
n_nop = 10312887 
Read = 1328441 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 222823 
n_pre = 222807 
n_ref = 0 
n_req = 1334883 
total_req = 1354209 

Dual Bus Interface Util: 
issued_total_row = 445630 
issued_total_col = 1354209 
Row_Bus_Util =  0.036814 
CoL_Bus_Util = 0.111873 
Either_Row_CoL_Bus_Util = 0.148040 
Issued_on_Two_Bus_Simul_Util = 0.000647 
issued_two_Eff = 0.004371 
queue_avg = 4.638413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.63841
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12104894 n_nop=10312350 n_act=223119 n_pre=223103 n_ref_event=0 n_req=1334877 n_rd=1328435 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4475
n_activity=10766063 dram_eff=0.5031
bk0: 83146a 10832500i bk1: 83147a 10845675i bk2: 83041a 10837973i bk3: 83028a 10839077i bk4: 83045a 10832454i bk5: 83033a 10837860i bk6: 83008a 10836817i bk7: 83015a 10838097i bk8: 83035a 10831702i bk9: 83043a 10839468i bk10: 83007a 10836413i bk11: 83012a 10846023i bk12: 82958a 10836172i bk13: 82958a 10840102i bk14: 82966a 10838360i bk15: 82993a 10845358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832857
Row_Buffer_Locality_read = 0.834737
Row_Buffer_Locality_write = 0.445203
Bank_Level_Parallism = 2.242201
Bank_Level_Parallism_Col = 1.814638
Bank_Level_Parallism_Ready = 1.228447
write_to_read_ratio_blp_rw_average = 0.029986
GrpLevelPara = 1.698661 

BW Util details:
bwutil = 0.447489 
total_CMD = 12104894 
util_bw = 5416812 
Wasted_Col = 3097110 
Wasted_Row = 1255852 
Idle = 2335120 

BW Util Bottlenecks: 
RCDc_limit = 3053163 
RCDWRc_limit = 22394 
WTRc_limit = 139869 
RTWc_limit = 161579 
CCDLc_limit = 1034419 
rwq = 0 
CCDLc_limit_alone = 1015394 
WTRc_limit_alone = 133485 
RTWc_limit_alone = 148938 

Commands details: 
total_CMD = 12104894 
n_nop = 10312350 
Read = 1328435 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 223119 
n_pre = 223103 
n_ref = 0 
n_req = 1334877 
total_req = 1354203 

Dual Bus Interface Util: 
issued_total_row = 446222 
issued_total_col = 1354203 
Row_Bus_Util =  0.036863 
CoL_Bus_Util = 0.111872 
Either_Row_CoL_Bus_Util = 0.148084 
Issued_on_Two_Bus_Simul_Util = 0.000651 
issued_two_Eff = 0.004397 
queue_avg = 4.656715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.65672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 908526, Miss = 677198, Miss_rate = 0.745, Pending_hits = 121266, Reservation_fails = 0
L2_cache_bank[1]: Access = 908226, Miss = 677128, Miss_rate = 0.746, Pending_hits = 121398, Reservation_fails = 0
L2_cache_bank[2]: Access = 908497, Miss = 677215, Miss_rate = 0.745, Pending_hits = 121568, Reservation_fails = 0
L2_cache_bank[3]: Access = 908585, Miss = 677239, Miss_rate = 0.745, Pending_hits = 121751, Reservation_fails = 0
L2_cache_bank[4]: Access = 908362, Miss = 677236, Miss_rate = 0.746, Pending_hits = 121356, Reservation_fails = 0
L2_cache_bank[5]: Access = 908586, Miss = 677267, Miss_rate = 0.745, Pending_hits = 121625, Reservation_fails = 0
L2_cache_bank[6]: Access = 908605, Miss = 677159, Miss_rate = 0.745, Pending_hits = 121222, Reservation_fails = 0
L2_cache_bank[7]: Access = 908380, Miss = 677200, Miss_rate = 0.746, Pending_hits = 121520, Reservation_fails = 0
L2_cache_bank[8]: Access = 908590, Miss = 677233, Miss_rate = 0.745, Pending_hits = 121534, Reservation_fails = 0
L2_cache_bank[9]: Access = 908629, Miss = 677167, Miss_rate = 0.745, Pending_hits = 121471, Reservation_fails = 0
L2_cache_bank[10]: Access = 908434, Miss = 677184, Miss_rate = 0.745, Pending_hits = 121067, Reservation_fails = 0
L2_cache_bank[11]: Access = 908737, Miss = 677211, Miss_rate = 0.745, Pending_hits = 121694, Reservation_fails = 0
L2_cache_bank[12]: Access = 908637, Miss = 677160, Miss_rate = 0.745, Pending_hits = 121335, Reservation_fails = 0
L2_cache_bank[13]: Access = 908345, Miss = 677187, Miss_rate = 0.746, Pending_hits = 121224, Reservation_fails = 0
L2_cache_bank[14]: Access = 908665, Miss = 677182, Miss_rate = 0.745, Pending_hits = 121438, Reservation_fails = 0
L2_cache_bank[15]: Access = 908794, Miss = 677260, Miss_rate = 0.745, Pending_hits = 121414, Reservation_fails = 0
L2_cache_bank[16]: Access = 908270, Miss = 677148, Miss_rate = 0.746, Pending_hits = 121131, Reservation_fails = 0
L2_cache_bank[17]: Access = 908518, Miss = 677278, Miss_rate = 0.745, Pending_hits = 121586, Reservation_fails = 0
L2_cache_bank[18]: Access = 908667, Miss = 677249, Miss_rate = 0.745, Pending_hits = 121237, Reservation_fails = 0
L2_cache_bank[19]: Access = 908374, Miss = 677285, Miss_rate = 0.746, Pending_hits = 120921, Reservation_fails = 0
L2_cache_bank[20]: Access = 908697, Miss = 677319, Miss_rate = 0.745, Pending_hits = 121236, Reservation_fails = 0
L2_cache_bank[21]: Access = 908698, Miss = 677162, Miss_rate = 0.745, Pending_hits = 121118, Reservation_fails = 0
L2_cache_bank[22]: Access = 908394, Miss = 677226, Miss_rate = 0.746, Pending_hits = 121071, Reservation_fails = 0
L2_cache_bank[23]: Access = 908611, Miss = 677249, Miss_rate = 0.745, Pending_hits = 121712, Reservation_fails = 0
L2_total_cache_accesses = 21804827
L2_total_cache_misses = 16253142
L2_total_cache_miss_rate = 0.7454
L2_total_cache_pending_hits = 2912895
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2550645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2912895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3995696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11944946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2912895
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 234375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21404182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400645
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=21804827
icnt_total_pkts_simt_to_mem=21804827
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21804827
Req_Network_cycles = 4720238
Req_Network_injected_packets_per_cycle =       4.6194 
Req_Network_conflicts_per_cycle =       0.7738
Req_Network_conflicts_per_cycle_util =       0.7859
Req_Bank_Level_Parallism =       4.6919
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2834
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1925

Reply_Network_injected_packets_num = 21804827
Reply_Network_cycles = 4720238
Reply_Network_injected_packets_per_cycle =        4.6194
Reply_Network_conflicts_per_cycle =        2.3657
Reply_Network_conflicts_per_cycle_util =       2.3999
Reply_Bank_Level_Parallism =       4.6863
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2353
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1540
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 19 hrs, 39 min, 41 sec (70781 sec)
gpgpu_simulation_rate = 83958 (inst/sec)
gpgpu_simulation_rate = 66 (cycle/sec)
gpgpu_silicon_slowdown = 20681818x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 5 is = 10000
Simulation cycle for kernel 5 is = 15000
Simulation cycle for kernel 5 is = 20000
Simulation cycle for kernel 5 is = 25000
Simulation cycle for kernel 5 is = 30000
Simulation cycle for kernel 5 is = 35000
Simulation cycle for kernel 5 is = 40000
Simulation cycle for kernel 5 is = 45000
Simulation cycle for kernel 5 is = 50000
Simulation cycle for kernel 5 is = 55000
Simulation cycle for kernel 5 is = 60000
Simulation cycle for kernel 5 is = 65000
Simulation cycle for kernel 5 is = 70000
Simulation cycle for kernel 5 is = 75000
Simulation cycle for kernel 5 is = 80000
Simulation cycle for kernel 5 is = 85000
Simulation cycle for kernel 5 is = 90000
Simulation cycle for kernel 5 is = 95000
Simulation cycle for kernel 5 is = 100000
Simulation cycle for kernel 5 is = 105000
Simulation cycle for kernel 5 is = 110000
Simulation cycle for kernel 5 is = 115000
Simulation cycle for kernel 5 is = 120000
Simulation cycle for kernel 5 is = 125000
Simulation cycle for kernel 5 is = 130000
Simulation cycle for kernel 5 is = 135000
Simulation cycle for kernel 5 is = 140000
Simulation cycle for kernel 5 is = 145000
Simulation cycle for kernel 5 is = 150000
Simulation cycle for kernel 5 is = 155000
Simulation cycle for kernel 5 is = 160000
Simulation cycle for kernel 5 is = 165000
Simulation cycle for kernel 5 is = 170000
Simulation cycle for kernel 5 is = 175000
Simulation cycle for kernel 5 is = 180000
Simulation cycle for kernel 5 is = 185000
Simulation cycle for kernel 5 is = 190000
Simulation cycle for kernel 5 is = 195000
Simulation cycle for kernel 5 is = 200000
Simulation cycle for kernel 5 is = 205000
Simulation cycle for kernel 5 is = 210000
Simulation cycle for kernel 5 is = 215000
Simulation cycle for kernel 5 is = 220000
Simulation cycle for kernel 5 is = 225000
Simulation cycle for kernel 5 is = 230000
Simulation cycle for kernel 5 is = 235000
Simulation cycle for kernel 5 is = 240000
Simulation cycle for kernel 5 is = 245000
Simulation cycle for kernel 5 is = 250000
Simulation cycle for kernel 5 is = 255000
Simulation cycle for kernel 5 is = 260000
Simulation cycle for kernel 5 is = 265000
Simulation cycle for kernel 5 is = 270000
Simulation cycle for kernel 5 is = 275000
Simulation cycle for kernel 5 is = 280000
Simulation cycle for kernel 5 is = 285000
Simulation cycle for kernel 5 is = 290000
Simulation cycle for kernel 5 is = 295000
Simulation cycle for kernel 5 is = 300000
Simulation cycle for kernel 5 is = 305000
Simulation cycle for kernel 5 is = 310000
Simulation cycle for kernel 5 is = 315000
Simulation cycle for kernel 5 is = 320000
Simulation cycle for kernel 5 is = 325000
Simulation cycle for kernel 5 is = 330000
Simulation cycle for kernel 5 is = 335000
Simulation cycle for kernel 5 is = 340000
Simulation cycle for kernel 5 is = 345000
Simulation cycle for kernel 5 is = 350000
Simulation cycle for kernel 5 is = 355000
Simulation cycle for kernel 5 is = 360000
Simulation cycle for kernel 5 is = 365000
Simulation cycle for kernel 5 is = 370000
Simulation cycle for kernel 5 is = 375000
Simulation cycle for kernel 5 is = 380000
Simulation cycle for kernel 5 is = 385000
Simulation cycle for kernel 5 is = 390000
Simulation cycle for kernel 5 is = 395000
Simulation cycle for kernel 5 is = 400000
Simulation cycle for kernel 5 is = 405000
Simulation cycle for kernel 5 is = 410000
Simulation cycle for kernel 5 is = 415000
Simulation cycle for kernel 5 is = 420000
Simulation cycle for kernel 5 is = 425000
Simulation cycle for kernel 5 is = 430000
Simulation cycle for kernel 5 is = 435000
Simulation cycle for kernel 5 is = 440000
Simulation cycle for kernel 5 is = 445000
Simulation cycle for kernel 5 is = 450000
Simulation cycle for kernel 5 is = 455000
Simulation cycle for kernel 5 is = 460000
Simulation cycle for kernel 5 is = 465000
Simulation cycle for kernel 5 is = 470000
Simulation cycle for kernel 5 is = 475000
Simulation cycle for kernel 5 is = 480000
Simulation cycle for kernel 5 is = 485000
Simulation cycle for kernel 5 is = 490000
Simulation cycle for kernel 5 is = 495000
Simulation cycle for kernel 5 is = 500000
Simulation cycle for kernel 5 is = 505000
Simulation cycle for kernel 5 is = 510000
Simulation cycle for kernel 5 is = 515000
Simulation cycle for kernel 5 is = 520000
Simulation cycle for kernel 5 is = 525000
Simulation cycle for kernel 5 is = 530000
Simulation cycle for kernel 5 is = 535000
Simulation cycle for kernel 5 is = 540000
Simulation cycle for kernel 5 is = 545000
Simulation cycle for kernel 5 is = 550000
Simulation cycle for kernel 5 is = 555000
Simulation cycle for kernel 5 is = 560000
Simulation cycle for kernel 5 is = 565000
Simulation cycle for kernel 5 is = 570000
Simulation cycle for kernel 5 is = 575000
Simulation cycle for kernel 5 is = 580000
Simulation cycle for kernel 5 is = 585000
Simulation cycle for kernel 5 is = 590000
Simulation cycle for kernel 5 is = 595000
Simulation cycle for kernel 5 is = 600000
Simulation cycle for kernel 5 is = 605000
Simulation cycle for kernel 5 is = 610000
Simulation cycle for kernel 5 is = 615000
Simulation cycle for kernel 5 is = 620000
Simulation cycle for kernel 5 is = 625000
Simulation cycle for kernel 5 is = 630000
Simulation cycle for kernel 5 is = 635000
Simulation cycle for kernel 5 is = 640000
Simulation cycle for kernel 5 is = 645000
Simulation cycle for kernel 5 is = 650000
Simulation cycle for kernel 5 is = 655000
Simulation cycle for kernel 5 is = 660000
Simulation cycle for kernel 5 is = 665000
Simulation cycle for kernel 5 is = 670000
Simulation cycle for kernel 5 is = 675000
Simulation cycle for kernel 5 is = 680000
Simulation cycle for kernel 5 is = 685000
Simulation cycle for kernel 5 is = 690000
Simulation cycle for kernel 5 is = 695000
Simulation cycle for kernel 5 is = 700000
Simulation cycle for kernel 5 is = 705000
Simulation cycle for kernel 5 is = 710000
Simulation cycle for kernel 5 is = 715000
Simulation cycle for kernel 5 is = 720000
Simulation cycle for kernel 5 is = 725000
Simulation cycle for kernel 5 is = 730000
Simulation cycle for kernel 5 is = 735000
Simulation cycle for kernel 5 is = 740000
Simulation cycle for kernel 5 is = 745000
Simulation cycle for kernel 5 is = 750000
Simulation cycle for kernel 5 is = 755000
Simulation cycle for kernel 5 is = 760000
Simulation cycle for kernel 5 is = 765000
Simulation cycle for kernel 5 is = 770000
Simulation cycle for kernel 5 is = 775000
Simulation cycle for kernel 5 is = 780000
Simulation cycle for kernel 5 is = 785000
Simulation cycle for kernel 5 is = 790000
Simulation cycle for kernel 5 is = 795000
Simulation cycle for kernel 5 is = 800000
Simulation cycle for kernel 5 is = 805000
Simulation cycle for kernel 5 is = 810000
Simulation cycle for kernel 5 is = 815000
Simulation cycle for kernel 5 is = 820000
Simulation cycle for kernel 5 is = 825000
Simulation cycle for kernel 5 is = 830000
Simulation cycle for kernel 5 is = 835000
Simulation cycle for kernel 5 is = 840000
Simulation cycle for kernel 5 is = 845000
Simulation cycle for kernel 5 is = 850000
Simulation cycle for kernel 5 is = 855000
Simulation cycle for kernel 5 is = 860000
Simulation cycle for kernel 5 is = 865000
Simulation cycle for kernel 5 is = 870000
Simulation cycle for kernel 5 is = 875000
Simulation cycle for kernel 5 is = 880000
Simulation cycle for kernel 5 is = 885000
Simulation cycle for kernel 5 is = 890000
Simulation cycle for kernel 5 is = 895000
Simulation cycle for kernel 5 is = 900000
Simulation cycle for kernel 5 is = 905000
Simulation cycle for kernel 5 is = 910000
Simulation cycle for kernel 5 is = 915000
Simulation cycle for kernel 5 is = 920000
Simulation cycle for kernel 5 is = 925000
Simulation cycle for kernel 5 is = 930000
Simulation cycle for kernel 5 is = 935000
Simulation cycle for kernel 5 is = 940000
Destroy streams for kernel 6: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 942106
gpu_sim_insn = 1188529317
gpu_ipc =    1261.5664
gpu_tot_sim_cycle = 5662344
gpu_tot_sim_insn = 7131175902
gpu_tot_ipc =    1259.4036
gpu_tot_issued_cta = 19236
gpu_occupancy = 99.1592% 
gpu_tot_occupancy = 98.9650% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5924
partiton_level_parallism_total  =       4.6149
partiton_level_parallism_util =       4.6644
partiton_level_parallism_util_total  =       4.6873
L2_BW  =     200.5955 GB/Sec
L2_BW_total  =     201.5803 GB/Sec
gpu_total_sim_rate=84383

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1084360, Miss = 870275, Miss_rate = 0.803, Pending_hits = 210286, Reservation_fails = 58986
	L1D_cache_core[1]: Access = 1096752, Miss = 879930, Miss_rate = 0.802, Pending_hits = 212853, Reservation_fails = 60670
	L1D_cache_core[2]: Access = 1086311, Miss = 870424, Miss_rate = 0.801, Pending_hits = 211605, Reservation_fails = 64803
	L1D_cache_core[3]: Access = 1082844, Miss = 865056, Miss_rate = 0.799, Pending_hits = 212813, Reservation_fails = 60858
	L1D_cache_core[4]: Access = 1088068, Miss = 872227, Miss_rate = 0.802, Pending_hits = 211249, Reservation_fails = 56490
	L1D_cache_core[5]: Access = 1082915, Miss = 864780, Miss_rate = 0.799, Pending_hits = 214262, Reservation_fails = 57273
	L1D_cache_core[6]: Access = 1086722, Miss = 871815, Miss_rate = 0.802, Pending_hits = 211044, Reservation_fails = 65180
	L1D_cache_core[7]: Access = 1086132, Miss = 854602, Miss_rate = 0.787, Pending_hits = 221284, Reservation_fails = 55416
	L1D_cache_core[8]: Access = 1094836, Miss = 873676, Miss_rate = 0.798, Pending_hits = 216929, Reservation_fails = 57448
	L1D_cache_core[9]: Access = 1091360, Miss = 871202, Miss_rate = 0.798, Pending_hits = 214881, Reservation_fails = 59987
	L1D_cache_core[10]: Access = 1089779, Miss = 865222, Miss_rate = 0.794, Pending_hits = 219947, Reservation_fails = 57689
	L1D_cache_core[11]: Access = 1082985, Miss = 857515, Miss_rate = 0.792, Pending_hits = 220202, Reservation_fails = 63530
	L1D_cache_core[12]: Access = 1095267, Miss = 867472, Miss_rate = 0.792, Pending_hits = 223080, Reservation_fails = 61178
	L1D_cache_core[13]: Access = 1081063, Miss = 856670, Miss_rate = 0.792, Pending_hits = 214313, Reservation_fails = 59734
	L1D_cache_core[14]: Access = 1094933, Miss = 876295, Miss_rate = 0.800, Pending_hits = 214710, Reservation_fails = 60339
	L1D_cache_core[15]: Access = 1093189, Miss = 875967, Miss_rate = 0.801, Pending_hits = 213223, Reservation_fails = 59200
	L1D_cache_core[16]: Access = 1089885, Miss = 872188, Miss_rate = 0.800, Pending_hits = 212690, Reservation_fails = 59092
	L1D_cache_core[17]: Access = 1088050, Miss = 871093, Miss_rate = 0.801, Pending_hits = 212825, Reservation_fails = 58409
	L1D_cache_core[18]: Access = 1089765, Miss = 866306, Miss_rate = 0.795, Pending_hits = 217176, Reservation_fails = 60901
	L1D_cache_core[19]: Access = 1074426, Miss = 847701, Miss_rate = 0.789, Pending_hits = 221302, Reservation_fails = 60257
	L1D_cache_core[20]: Access = 1086812, Miss = 862808, Miss_rate = 0.794, Pending_hits = 219623, Reservation_fails = 60392
	L1D_cache_core[21]: Access = 1081006, Miss = 862115, Miss_rate = 0.798, Pending_hits = 213924, Reservation_fails = 58535
	L1D_cache_core[22]: Access = 1090505, Miss = 868399, Miss_rate = 0.796, Pending_hits = 217074, Reservation_fails = 58253
	L1D_cache_core[23]: Access = 1091569, Miss = 875423, Miss_rate = 0.802, Pending_hits = 212455, Reservation_fails = 63694
	L1D_cache_core[24]: Access = 1092851, Miss = 879692, Miss_rate = 0.805, Pending_hits = 209391, Reservation_fails = 60220
	L1D_cache_core[25]: Access = 1084638, Miss = 864327, Miss_rate = 0.797, Pending_hits = 215988, Reservation_fails = 60214
	L1D_cache_core[26]: Access = 1079566, Miss = 858383, Miss_rate = 0.795, Pending_hits = 216491, Reservation_fails = 61815
	L1D_cache_core[27]: Access = 1088108, Miss = 866767, Miss_rate = 0.797, Pending_hits = 216220, Reservation_fails = 60852
	L1D_cache_core[28]: Access = 1096830, Miss = 874538, Miss_rate = 0.797, Pending_hits = 216011, Reservation_fails = 63684
	L1D_cache_core[29]: Access = 1091500, Miss = 871702, Miss_rate = 0.799, Pending_hits = 215753, Reservation_fails = 61286
	L1D_total_cache_accesses = 32643027
	L1D_total_cache_misses = 26034570
	L1D_total_cache_miss_rate = 0.7976
	L1D_total_cache_pending_hits = 6459604
	L1D_total_cache_reservation_fails = 1806385
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.152
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6459604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7115018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1778008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18535551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6459604
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 274431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32162253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1778008
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28377
ctas_completed 19236, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
233192, 273600, 273600, 273600, 273600, 273600, 273600, 233600, 232140, 271890, 271890, 271890, 271890, 271890, 271890, 232140, 233600, 273600, 273600, 273600, 273600, 273600, 273600, 233600, 233600, 273600, 273600, 273600, 273600, 273600, 273600, 233600, 
gpgpu_n_tot_thrd_icount = 8112313344
gpgpu_n_tot_w_icount = 253509792
gpgpu_n_stall_shd_mem = 5522242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25650569
gpgpu_n_mem_write_global = 480774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 202033710
gpgpu_n_store_insn = 3000000
gpgpu_n_shmem_insn = 1184588160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34470912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1373
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5520869
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20999294	W0_Idle:267930	W0_Scoreboard:398040512	W1:499980	W2:502272	W3:499902	W4:499902	W5:499902	W6:503850	W7:499902	W8:499902	W9:499902	W10:499902	W11:499902	W12:499902	W13:499902	W14:1119210	W15:999882	W16:999882	W17:999882	W18:999882	W19:999882	W20:999882	W21:999882	W22:999882	W23:999882	W24:999882	W25:999882	W26:999882	W27:999882	W28:999882	W29:999882	W30:999882	W31:999882	W32:228887466
single_issue_nums: WS0:60971724	WS1:65783172	WS2:65783172	WS3:60971724	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 205204552 {8:25650569,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19230960 {40:480774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1026022760 {40:25650569,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3846192 {8:480774,}
maxmflatency = 752 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 90 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 3 
mrq_lat_table:6423509 	815969 	1000557 	1937202 	5974985 	2594079 	472061 	9182 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3479556 	22642099 	9688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25839419 	281717 	10207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20322270 	4245252 	1305453 	243574 	14749 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	5632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8636      8531      8769      8911      8464      8477      8735      8689      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8685      8642      8908      8897      8467      8501      8609      8578      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8440      8489      8973      8966      8670      8651      8569      8561      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8758      8467      9036      9037      8654      8566      8494      8623      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8756      8741      9003      8941      8650      8508      8488      8489      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8797      8744      8936      8946      8436      8433      8489      8442      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8635      8628      8962      8901      8417      8379      8594      8605      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8628      8553      8856      8732      8659      8552      8413      8337      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8707      8592      8742      8753      8572      8572      8782      8780      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8723      8570      8805      8786      8689      8695      8852      8684      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8580      8543      8816      8733      8690      8680      8759      8793      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8674      8497      8802      8790      8685      8645      8827      8822      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.981159  6.000598  5.942108  5.949457  5.927446  5.955029  5.934606  5.958204  5.917263  5.926647  5.975947  5.975527  5.928161  5.925066  5.953381  5.913313 
dram[1]:  5.938576  5.959211  5.965988  5.927967  5.947797  5.963603  5.943699  5.977599  5.940251  5.976657  5.954372  5.948119  5.927823  5.929354  5.916371  5.959474 
dram[2]:  5.944553  5.946854  5.873746  5.928639  5.946259  5.930111  5.948826  5.978740  5.948419  5.950431  5.977308  5.968331  5.943831  5.957215  5.929930  5.906361 
dram[3]:  5.950599  5.928006  5.924459  5.965246  5.930975  5.929650  5.925154  5.927679  5.943111  5.934495  5.944468  5.957498  5.916607  5.941854  5.890557  5.930417 
dram[4]:  5.939505  5.926677  5.907038  5.920291  5.956928  5.958341  5.908168  5.950906  5.884964  5.931805  5.937418  5.958452  5.912828  5.962535  5.919619  5.975212 
dram[5]:  5.936213  5.950353  5.898722  5.940039  5.922995  5.932879  5.955560  5.949729  5.919179  5.955267  5.919205  5.919565  5.923901  5.967461  5.930489  5.948357 
dram[6]:  5.950172  5.957015  5.912419  5.939969  5.921057  5.926200  5.883411  5.901615  5.924083  5.928998  5.933009  5.888797  5.943679  5.935096  5.917056  5.927670 
dram[7]:  5.973153  5.937582  5.943139  5.937415  5.948200  5.945847  5.915017  5.933590  5.892224  5.917484  5.893965  5.901268  5.929125  5.910562  5.912576  5.934903 
dram[8]:  5.935759  5.972435  5.931608  5.942757  5.952262  5.982323  5.919421  5.953743  5.905079  5.884652  5.897129  5.935750  5.929925  5.935499  5.897001  5.920215 
dram[9]:  5.965458  5.976643  5.970199  5.990015  5.945800  5.983629  5.950375  5.970965  5.949135  5.932990  5.914189  5.949837  5.928305  5.961816  5.932520  5.934950 
dram[10]:  5.942796  5.981758  5.964928  5.961184  5.975055  5.975340  5.939139  5.930620  5.913090  5.937270  5.974758  6.004679  5.962769  5.971838  5.924953  5.982369 
dram[11]:  5.957129  5.992951  5.974709  5.957119  5.940025  5.938787  5.947531  5.936195  5.930640  5.936448  5.947531  5.965435  5.962416  5.953137  5.939306  5.992759 
average row locality = 19227623/3236500 = 5.940869
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     99800     99816     99677     99670     99599     99630     99619     99594     99646     99627     99647     99628     99621     99628     99644     99597 
dram[1]:     99839     99854     99656     99655     99669     99631     99600     99585     99637     99629     99613     99609     99639     99653     99631     99669 
dram[2]:     99833     99854     99667     99696     99655     99644     99609     99634     99620     99636     99616     99591     99630     99635     99641     99627 
dram[3]:     99822     99773     99732     99742     99623     99654     99584     99597     99602     99629     99607     99600     99633     99668     99583     99584 
dram[4]:     99825     99792     99709     99697     99650     99638     99628     99644     99635     99637     99613     99622     99640     99629     99609     99563 
dram[5]:     99805     99800     99680     99657     99666     99667     99627     99648     99637     99634     99596     99608     99632     99658     99603     99619 
dram[6]:     99791     99817     99617     99638     99651     99655     99638     99635     99637     99643     99598     99606     99677     99657     99613     99591 
dram[7]:     99826     99840     99632     99684     99652     99654     99608     99590     99623     99632     99629     99635     99663     99646     99620     99630 
dram[8]:     99827     99802     99675     99685     99643     99694     99647     99656     99617     99665     99553     99573     99636     99647     99604     99625 
dram[9]:     99822     99789     99670     99685     99677     99668     99641     99671     99638     99657     99594     99626     99578     99607     99662     99614 
dram[10]:     99839     99821     99677     99632     99644     99595     99642     99617     99670     99658     99645     99624     99623     99614     99635     99624 
dram[11]:     99807     99811     99668     99665     99651     99642     99611     99628     99647     99656     99611     99620     99629     99628     99634     99666 
total dram reads = 19134411
bank skew: 99854/99553 = 1.00
chip skew: 1594599/1594433 = 1.00
number of total write accesses:
dram[0]:      2064      2056      2004      2004      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[1]:      2068      2068      2004      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[2]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[3]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[4]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[5]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[6]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1896      1896      1896 
dram[7]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1892      1896      1896 
dram[8]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1892      1892      1896      1896 
dram[9]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1896      1892      1892 
dram[10]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1896      1892      1892 
dram[11]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1896      1892      1892 
total dram writes = 372848
bank skew: 2068/1892 = 1.09
chip skew: 31092/31056 = 1.00
average mf latency per bank:
dram[0]:        465       465       465       467       466       465       465       466       464       465       464       465       465       465       466       466
dram[1]:        465       466       466       467       464       465       465       465       465       466       465       465       465       465       465       465
dram[2]:        465       465       466       466       465       466       465       466       465       465       465       465       465       465       465       465
dram[3]:        465       466       465       466       465       465       465       466       465       466       465       465       465       465       465       466
dram[4]:        466       466       465       466       465       465       464       465       465       466       465       465       465       466       465       466
dram[5]:        465       465       466       466       465       466       465       465       465       465       465       465       465       466       465       466
dram[6]:        465       466       466       466       465       465       465       466       465       465       465       465       465       465       465       466
dram[7]:        465       465       466       467       464       465       465       465       465       466       465       466       465       465       465       465
dram[8]:        465       465       466       466       465       465       464       465       464       465       466       465       465       466       465       465
dram[9]:        465       465       465       466       465       465       465       466       465       465       465       465       465       465       465       466
dram[10]:        465       466       465       466       464       465       464       464       465       465       465       466       465       466       465       465
dram[11]:        465       465       466       466       464       465       464       465       464       465       465       464       465       466       465       466
maximum mf latency per bank:
dram[0]:        698       704       634       629       620       622       523       558       517       597       531       580       607       611       520       533
dram[1]:        696       605       629       634       618       628       525       527       499       523       545       541       578       604       565       548
dram[2]:        550       752       632       628       630       648       522       571       538       555       528       552       588       594       513       542
dram[3]:        643       545       629       628       618       624       571       535       536       619       513       525       651       605       539       534
dram[4]:        732       750       643       642       626       631       508       512       540       547       544       561       603       539       525       526
dram[5]:        548       611       626       629       644       629       542       568       582       510       530       538       595       553       513       546
dram[6]:        542       556       629       626       615       623       563       587       533       525       540       562       558       546       519       581
dram[7]:        543       587       623       634       635       626       532       537       519       510       512       537       543       604       516       522
dram[8]:        573       557       621       633       616       624       523       538       560       573       545       566       550       608       521       540
dram[9]:        561       552       617       623       615       635       543       515       565       561       542       557       524       520       577       576
dram[10]:        555       556       624       633       637       616       520       515       529       543       540       539       543       550       528       525
dram[11]:        687       550       618       620       615       621       530       542       525       531       512       530       575       562       536       525

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12366770 n_act=269390 n_pre=269374 n_ref_event=4572360550251980812 n_req=1602215 n_rd=1594443 n_rd_L2_A=0 n_write=0 n_wr_bk=31088 bw_util=0.4478
n_activity=12893592 dram_eff=0.5043
bk0: 99800a 12990359i bk1: 99816a 13001840i bk2: 99677a 12987152i bk3: 99670a 12991571i bk4: 99599a 12993193i bk5: 99630a 12999105i bk6: 99619a 12992852i bk7: 99594a 12998704i bk8: 99646a 12987320i bk9: 99627a 12992805i bk10: 99647a 12995473i bk11: 99628a 13004102i bk12: 99621a 12986831i bk13: 99628a 12996647i bk14: 99644a 12987889i bk15: 99597a 12993515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831867
Row_Buffer_Locality_read = 0.833831
Row_Buffer_Locality_write = 0.428847
Bank_Level_Parallism = 2.261246
Bank_Level_Parallism_Col = 1.836534
Bank_Level_Parallism_Ready = 1.235971
write_to_read_ratio_blp_rw_average = 0.030138
GrpLevelPara = 1.706641 

BW Util details:
bwutil = 0.447777 
total_CMD = 14520893 
util_bw = 6502124 
Wasted_Col = 3683685 
Wasted_Row = 1497816 
Idle = 2837268 

BW Util Bottlenecks: 
RCDc_limit = 3646783 
RCDWRc_limit = 28230 
WTRc_limit = 164613 
RTWc_limit = 191045 
CCDLc_limit = 1234870 
rwq = 0 
CCDLc_limit_alone = 1212594 
WTRc_limit_alone = 157377 
RTWc_limit_alone = 176005 

Commands details: 
total_CMD = 14520893 
n_nop = 12366770 
Read = 1594443 
Write = 0 
L2_Alloc = 0 
L2_WB = 31088 
n_act = 269390 
n_pre = 269374 
n_ref = 4572360550251980812 
n_req = 1602215 
total_req = 1625531 

Dual Bus Interface Util: 
issued_total_row = 538764 
issued_total_col = 1625531 
Row_Bus_Util =  0.037103 
CoL_Bus_Util = 0.111944 
Either_Row_CoL_Bus_Util = 0.148346 
Issued_on_Two_Bus_Simul_Util = 0.000701 
issued_two_Eff = 0.004722 
queue_avg = 4.523973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12366738 n_act=269373 n_pre=269357 n_ref_event=0 n_req=1602342 n_rd=1594569 n_rd_L2_A=0 n_write=0 n_wr_bk=31092 bw_util=0.4478
n_activity=12899123 dram_eff=0.5041
bk0: 99839a 12984265i bk1: 99854a 12992010i bk2: 99656a 12987974i bk3: 99655a 12988763i bk4: 99669a 12995053i bk5: 99631a 12996299i bk6: 99600a 12986239i bk7: 99585a 13000572i bk8: 99637a 12992697i bk9: 99629a 13002808i bk10: 99613a 12988082i bk11: 99609a 12998751i bk12: 99639a 12992786i bk13: 99653a 12998716i bk14: 99631a 12982029i bk15: 99669a 12997813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831890
Row_Buffer_Locality_read = 0.833827
Row_Buffer_Locality_write = 0.434710
Bank_Level_Parallism = 2.261655
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.237359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.447813 
total_CMD = 14520893 
util_bw = 6502644 
Wasted_Col = 3683283 
Wasted_Row = 1502410 
Idle = 2832556 

BW Util Bottlenecks: 
RCDc_limit = 3645877 
RCDWRc_limit = 27501 
WTRc_limit = 163057 
RTWc_limit = 194783 
CCDLc_limit = 1233062 
rwq = 0 
CCDLc_limit_alone = 1211109 
WTRc_limit_alone = 155919 
RTWc_limit_alone = 179968 

Commands details: 
total_CMD = 14520893 
n_nop = 12366738 
Read = 1594569 
Write = 0 
L2_Alloc = 0 
L2_WB = 31092 
n_act = 269373 
n_pre = 269357 
n_ref = 0 
n_req = 1602342 
total_req = 1625661 

Dual Bus Interface Util: 
issued_total_row = 538730 
issued_total_col = 1625661 
Row_Bus_Util =  0.037100 
CoL_Bus_Util = 0.111953 
Either_Row_CoL_Bus_Util = 0.148349 
Issued_on_Two_Bus_Simul_Util = 0.000705 
issued_two_Eff = 0.004752 
queue_avg = 4.538537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53854
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12365989 n_act=269654 n_pre=269638 n_ref_event=0 n_req=1602358 n_rd=1594588 n_rd_L2_A=0 n_write=0 n_wr_bk=31080 bw_util=0.4478
n_activity=12912952 dram_eff=0.5036
bk0: 99833a 12986087i bk1: 99854a 12991556i bk2: 99667a 12974408i bk3: 99696a 12994818i bk4: 99655a 12991987i bk5: 99644a 12991099i bk6: 99609a 12986432i bk7: 99634a 12997963i bk8: 99620a 12991907i bk9: 99636a 12998003i bk10: 99616a 12996679i bk11: 99591a 13003684i bk12: 99630a 12993792i bk13: 99635a 13001600i bk14: 99641a 12990876i bk15: 99627a 12994121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831717
Row_Buffer_Locality_read = 0.833686
Row_Buffer_Locality_write = 0.427542
Bank_Level_Parallism = 2.259467
Bank_Level_Parallism_Col = 1.827152
Bank_Level_Parallism_Ready = 1.237649
write_to_read_ratio_blp_rw_average = 0.029902
GrpLevelPara = 1.704530 

BW Util details:
bwutil = 0.447815 
total_CMD = 14520893 
util_bw = 6502672 
Wasted_Col = 3696957 
Wasted_Row = 1499424 
Idle = 2821840 

BW Util Bottlenecks: 
RCDc_limit = 3653367 
RCDWRc_limit = 27899 
WTRc_limit = 165461 
RTWc_limit = 189134 
CCDLc_limit = 1239966 
rwq = 0 
CCDLc_limit_alone = 1217359 
WTRc_limit_alone = 157556 
RTWc_limit_alone = 174432 

Commands details: 
total_CMD = 14520893 
n_nop = 12365989 
Read = 1594588 
Write = 0 
L2_Alloc = 0 
L2_WB = 31080 
n_act = 269654 
n_pre = 269638 
n_ref = 0 
n_req = 1602358 
total_req = 1625668 

Dual Bus Interface Util: 
issued_total_row = 539292 
issued_total_col = 1625668 
Row_Bus_Util =  0.037139 
CoL_Bus_Util = 0.111954 
Either_Row_CoL_Bus_Util = 0.148400 
Issued_on_Two_Bus_Simul_Util = 0.000693 
issued_two_Eff = 0.004667 
queue_avg = 4.566953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12365211 n_act=270019 n_pre=270003 n_ref_event=0 n_req=1602203 n_rd=1594433 n_rd_L2_A=0 n_write=0 n_wr_bk=31080 bw_util=0.4478
n_activity=12911880 dram_eff=0.5036
bk0: 99822a 12986845i bk1: 99773a 12991818i bk2: 99732a 12986006i bk3: 99742a 13000785i bk4: 99623a 12985982i bk5: 99654a 12993739i bk6: 99584a 12985272i bk7: 99597a 12993793i bk8: 99602a 12991063i bk9: 99629a 12994923i bk10: 99607a 12987159i bk11: 99600a 12997938i bk12: 99633a 12989617i bk13: 99668a 12996036i bk14: 99583a 12982763i bk15: 99584a 12994323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831473
Row_Buffer_Locality_read = 0.833444
Row_Buffer_Locality_write = 0.426898
Bank_Level_Parallism = 2.260969
Bank_Level_Parallism_Col = 1.827908
Bank_Level_Parallism_Ready = 1.235576
write_to_read_ratio_blp_rw_average = 0.030285
GrpLevelPara = 1.704743 

BW Util details:
bwutil = 0.447772 
total_CMD = 14520893 
util_bw = 6502052 
Wasted_Col = 3699418 
Wasted_Row = 1501437 
Idle = 2817986 

BW Util Bottlenecks: 
RCDc_limit = 3658233 
RCDWRc_limit = 28049 
WTRc_limit = 168212 
RTWc_limit = 193210 
CCDLc_limit = 1240659 
rwq = 0 
CCDLc_limit_alone = 1217988 
WTRc_limit_alone = 160485 
RTWc_limit_alone = 178266 

Commands details: 
total_CMD = 14520893 
n_nop = 12365211 
Read = 1594433 
Write = 0 
L2_Alloc = 0 
L2_WB = 31080 
n_act = 270019 
n_pre = 270003 
n_ref = 0 
n_req = 1602203 
total_req = 1625513 

Dual Bus Interface Util: 
issued_total_row = 540022 
issued_total_col = 1625513 
Row_Bus_Util =  0.037189 
CoL_Bus_Util = 0.111943 
Either_Row_CoL_Bus_Util = 0.148454 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.004571 
queue_avg = 4.561185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56119
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12365269 n_act=270010 n_pre=269994 n_ref_event=0 n_req=1602301 n_rd=1594531 n_rd_L2_A=0 n_write=0 n_wr_bk=31080 bw_util=0.4478
n_activity=12895002 dram_eff=0.5043
bk0: 99825a 12981711i bk1: 99792a 12983936i bk2: 99709a 12978553i bk3: 99697a 12991374i bk4: 99650a 12988641i bk5: 99638a 12997025i bk6: 99628a 12984803i bk7: 99644a 12998731i bk8: 99635a 12980909i bk9: 99637a 12995033i bk10: 99613a 12983296i bk11: 99622a 12994978i bk12: 99640a 12984842i bk13: 99629a 12998609i bk14: 99609a 12987122i bk15: 99563a 12999917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831489
Row_Buffer_Locality_read = 0.833456
Row_Buffer_Locality_write = 0.427671
Bank_Level_Parallism = 2.266306
Bank_Level_Parallism_Col = 1.832824
Bank_Level_Parallism_Ready = 1.239801
write_to_read_ratio_blp_rw_average = 0.030100
GrpLevelPara = 1.708085 

BW Util details:
bwutil = 0.447799 
total_CMD = 14520893 
util_bw = 6502444 
Wasted_Col = 3689140 
Wasted_Row = 1496395 
Idle = 2832914 

BW Util Bottlenecks: 
RCDc_limit = 3651225 
RCDWRc_limit = 27579 
WTRc_limit = 169028 
RTWc_limit = 194046 
CCDLc_limit = 1236291 
rwq = 0 
CCDLc_limit_alone = 1213310 
WTRc_limit_alone = 161170 
RTWc_limit_alone = 178923 

Commands details: 
total_CMD = 14520893 
n_nop = 12365269 
Read = 1594531 
Write = 0 
L2_Alloc = 0 
L2_WB = 31080 
n_act = 270010 
n_pre = 269994 
n_ref = 0 
n_req = 1602301 
total_req = 1625611 

Dual Bus Interface Util: 
issued_total_row = 540004 
issued_total_col = 1625611 
Row_Bus_Util =  0.037188 
CoL_Bus_Util = 0.111950 
Either_Row_CoL_Bus_Util = 0.148450 
Issued_on_Two_Bus_Simul_Util = 0.000688 
issued_two_Eff = 0.004635 
queue_avg = 4.572010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57201
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12365291 n_act=269954 n_pre=269938 n_ref_event=0 n_req=1602307 n_rd=1594537 n_rd_L2_A=0 n_write=0 n_wr_bk=31080 bw_util=0.4478
n_activity=12889923 dram_eff=0.5045
bk0: 99805a 12976844i bk1: 99800a 12990044i bk2: 99680a 12978825i bk3: 99657a 12994638i bk4: 99666a 12989701i bk5: 99667a 12995512i bk6: 99627a 12994309i bk7: 99648a 12995530i bk8: 99637a 12982308i bk9: 99634a 12995366i bk10: 99596a 12979640i bk11: 99608a 12991835i bk12: 99632a 12985050i bk13: 99658a 12998935i bk14: 99603a 12986155i bk15: 99619a 12993330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831524
Row_Buffer_Locality_read = 0.833445
Row_Buffer_Locality_write = 0.437323
Bank_Level_Parallism = 2.266953
Bank_Level_Parallism_Col = 1.832830
Bank_Level_Parallism_Ready = 1.238293
write_to_read_ratio_blp_rw_average = 0.030213
GrpLevelPara = 1.709050 

BW Util details:
bwutil = 0.447801 
total_CMD = 14520893 
util_bw = 6502468 
Wasted_Col = 3689412 
Wasted_Row = 1493114 
Idle = 2835899 

BW Util Bottlenecks: 
RCDc_limit = 3651938 
RCDWRc_limit = 27045 
WTRc_limit = 167576 
RTWc_limit = 195402 
CCDLc_limit = 1236819 
rwq = 0 
CCDLc_limit_alone = 1214013 
WTRc_limit_alone = 159695 
RTWc_limit_alone = 180477 

Commands details: 
total_CMD = 14520893 
n_nop = 12365291 
Read = 1594537 
Write = 0 
L2_Alloc = 0 
L2_WB = 31080 
n_act = 269954 
n_pre = 269938 
n_ref = 0 
n_req = 1602307 
total_req = 1625617 

Dual Bus Interface Util: 
issued_total_row = 539892 
issued_total_col = 1625617 
Row_Bus_Util =  0.037180 
CoL_Bus_Util = 0.111950 
Either_Row_CoL_Bus_Util = 0.148448 
Issued_on_Two_Bus_Simul_Util = 0.000682 
issued_two_Eff = 0.004596 
queue_avg = 4.562788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56279
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12364519 n_act=270453 n_pre=270437 n_ref_event=0 n_req=1602230 n_rd=1594464 n_rd_L2_A=0 n_write=0 n_wr_bk=31064 bw_util=0.4478
n_activity=12902792 dram_eff=0.5039
bk0: 99791a 12984583i bk1: 99817a 12991951i bk2: 99617a 12983412i bk3: 99638a 12991629i bk4: 99651a 12985731i bk5: 99655a 12992937i bk6: 99638a 12981193i bk7: 99635a 12991102i bk8: 99637a 12984723i bk9: 99643a 12993791i bk10: 99598a 12983809i bk11: 99606a 12984665i bk12: 99677a 12988361i bk13: 99657a 12994925i bk14: 99613a 12980891i bk15: 99591a 12993885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831205
Row_Buffer_Locality_read = 0.833156
Row_Buffer_Locality_write = 0.430595
Bank_Level_Parallism = 2.265095
Bank_Level_Parallism_Col = 1.831300
Bank_Level_Parallism_Ready = 1.239036
write_to_read_ratio_blp_rw_average = 0.030215
GrpLevelPara = 1.707707 

BW Util details:
bwutil = 0.447776 
total_CMD = 14520893 
util_bw = 6502112 
Wasted_Col = 3701050 
Wasted_Row = 1499158 
Idle = 2818573 

BW Util Bottlenecks: 
RCDc_limit = 3663230 
RCDWRc_limit = 27000 
WTRc_limit = 166748 
RTWc_limit = 193589 
CCDLc_limit = 1237517 
rwq = 0 
CCDLc_limit_alone = 1214832 
WTRc_limit_alone = 159231 
RTWc_limit_alone = 178421 

Commands details: 
total_CMD = 14520893 
n_nop = 12364519 
Read = 1594464 
Write = 0 
L2_Alloc = 0 
L2_WB = 31064 
n_act = 270453 
n_pre = 270437 
n_ref = 0 
n_req = 1602230 
total_req = 1625528 

Dual Bus Interface Util: 
issued_total_row = 540890 
issued_total_col = 1625528 
Row_Bus_Util =  0.037249 
CoL_Bus_Util = 0.111944 
Either_Row_CoL_Bus_Util = 0.148501 
Issued_on_Two_Bus_Simul_Util = 0.000692 
issued_two_Eff = 0.004658 
queue_avg = 4.570465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.57047
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12364644 n_act=270368 n_pre=270352 n_ref_event=0 n_req=1602329 n_rd=1594564 n_rd_L2_A=0 n_write=0 n_wr_bk=31060 bw_util=0.4478
n_activity=12901263 dram_eff=0.504
bk0: 99826a 12988185i bk1: 99840a 12989402i bk2: 99632a 12983672i bk3: 99684a 12990617i bk4: 99652a 12992735i bk5: 99654a 12997242i bk6: 99608a 12985324i bk7: 99590a 12999595i bk8: 99623a 12979465i bk9: 99632a 12994229i bk10: 99629a 12974997i bk11: 99635a 12985442i bk12: 99663a 12988361i bk13: 99646a 12989331i bk14: 99620a 12984576i bk15: 99630a 12996729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831268
Row_Buffer_Locality_read = 0.833218
Row_Buffer_Locality_write = 0.430908
Bank_Level_Parallism = 2.264253
Bank_Level_Parallism_Col = 1.830735
Bank_Level_Parallism_Ready = 1.237886
write_to_read_ratio_blp_rw_average = 0.030285
GrpLevelPara = 1.707327 

BW Util details:
bwutil = 0.447803 
total_CMD = 14520893 
util_bw = 6502496 
Wasted_Col = 3698064 
Wasted_Row = 1498909 
Idle = 2821424 

BW Util Bottlenecks: 
RCDc_limit = 3658939 
RCDWRc_limit = 27757 
WTRc_limit = 167696 
RTWc_limit = 192849 
CCDLc_limit = 1235922 
rwq = 0 
CCDLc_limit_alone = 1212773 
WTRc_limit_alone = 160089 
RTWc_limit_alone = 177307 

Commands details: 
total_CMD = 14520893 
n_nop = 12364644 
Read = 1594564 
Write = 0 
L2_Alloc = 0 
L2_WB = 31060 
n_act = 270368 
n_pre = 270352 
n_ref = 0 
n_req = 1602329 
total_req = 1625624 

Dual Bus Interface Util: 
issued_total_row = 540720 
issued_total_col = 1625624 
Row_Bus_Util =  0.037237 
CoL_Bus_Util = 0.111951 
Either_Row_CoL_Bus_Util = 0.148493 
Issued_on_Two_Bus_Simul_Util = 0.000695 
issued_two_Eff = 0.004682 
queue_avg = 4.579349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.57935
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12365031 n_act=270169 n_pre=270153 n_ref_event=0 n_req=1602313 n_rd=1594549 n_rd_L2_A=0 n_write=0 n_wr_bk=31056 bw_util=0.4478
n_activity=12900145 dram_eff=0.5041
bk0: 99827a 12982505i bk1: 99802a 12999805i bk2: 99675a 12982860i bk3: 99685a 12991970i bk4: 99643a 12985374i bk5: 99694a 12999757i bk6: 99647a 12990404i bk7: 99656a 13001841i bk8: 99617a 12983090i bk9: 99665a 12985831i bk10: 99553a 12978471i bk11: 99573a 12996033i bk12: 99636a 12990507i bk13: 99647a 12999007i bk14: 99604a 12978832i bk15: 99625a 12986826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831391
Row_Buffer_Locality_read = 0.833359
Row_Buffer_Locality_write = 0.427099
Bank_Level_Parallism = 2.265507
Bank_Level_Parallism_Col = 1.831413
Bank_Level_Parallism_Ready = 1.237961
write_to_read_ratio_blp_rw_average = 0.030113
GrpLevelPara = 1.707923 

BW Util details:
bwutil = 0.447798 
total_CMD = 14520893 
util_bw = 6502420 
Wasted_Col = 3691561 
Wasted_Row = 1496739 
Idle = 2830173 

BW Util Bottlenecks: 
RCDc_limit = 3652221 
RCDWRc_limit = 27513 
WTRc_limit = 167381 
RTWc_limit = 192023 
CCDLc_limit = 1237331 
rwq = 0 
CCDLc_limit_alone = 1213451 
WTRc_limit_alone = 159473 
RTWc_limit_alone = 176051 

Commands details: 
total_CMD = 14520893 
n_nop = 12365031 
Read = 1594549 
Write = 0 
L2_Alloc = 0 
L2_WB = 31056 
n_act = 270169 
n_pre = 270153 
n_ref = 0 
n_req = 1602313 
total_req = 1625605 

Dual Bus Interface Util: 
issued_total_row = 540322 
issued_total_col = 1625605 
Row_Bus_Util =  0.037210 
CoL_Bus_Util = 0.111949 
Either_Row_CoL_Bus_Util = 0.148466 
Issued_on_Two_Bus_Simul_Util = 0.000693 
issued_two_Eff = 0.004669 
queue_avg = 4.576944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57694
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12366742 n_act=269151 n_pre=269135 n_ref_event=0 n_req=1602363 n_rd=1594599 n_rd_L2_A=0 n_write=0 n_wr_bk=31056 bw_util=0.4478
n_activity=12894750 dram_eff=0.5043
bk0: 99822a 12983954i bk1: 99789a 12994905i bk2: 99670a 12988058i bk3: 99685a 12994585i bk4: 99677a 12987248i bk5: 99668a 13000844i bk6: 99641a 12995868i bk7: 99671a 13003224i bk8: 99638a 12992346i bk9: 99657a 12995241i bk10: 99594a 12985126i bk11: 99626a 12998401i bk12: 99578a 12991739i bk13: 99607a 13003782i bk14: 99662a 12989950i bk15: 99614a 12996628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832031
Row_Buffer_Locality_read = 0.834013
Row_Buffer_Locality_write = 0.424910
Bank_Level_Parallism = 2.261924
Bank_Level_Parallism_Col = 1.830135
Bank_Level_Parallism_Ready = 1.237193
write_to_read_ratio_blp_rw_average = 0.030381
GrpLevelPara = 1.705565 

BW Util details:
bwutil = 0.447811 
total_CMD = 14520893 
util_bw = 6502620 
Wasted_Col = 3685588 
Wasted_Row = 1492639 
Idle = 2840046 

BW Util Bottlenecks: 
RCDc_limit = 3639990 
RCDWRc_limit = 27379 
WTRc_limit = 164529 
RTWc_limit = 194267 
CCDLc_limit = 1238132 
rwq = 0 
CCDLc_limit_alone = 1215000 
WTRc_limit_alone = 156922 
RTWc_limit_alone = 178742 

Commands details: 
total_CMD = 14520893 
n_nop = 12366742 
Read = 1594599 
Write = 0 
L2_Alloc = 0 
L2_WB = 31056 
n_act = 269151 
n_pre = 269135 
n_ref = 0 
n_req = 1602363 
total_req = 1625655 

Dual Bus Interface Util: 
issued_total_row = 538286 
issued_total_col = 1625655 
Row_Bus_Util =  0.037070 
CoL_Bus_Util = 0.111953 
Either_Row_CoL_Bus_Util = 0.148348 
Issued_on_Two_Bus_Simul_Util = 0.000674 
issued_two_Eff = 0.004545 
queue_avg = 4.569274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12367418 n_act=268904 n_pre=268888 n_ref_event=0 n_req=1602324 n_rd=1594560 n_rd_L2_A=0 n_write=0 n_wr_bk=31056 bw_util=0.4478
n_activity=12889922 dram_eff=0.5045
bk0: 99839a 12984699i bk1: 99821a 12996863i bk2: 99677a 12989967i bk3: 99632a 12992349i bk4: 99644a 12994596i bk5: 99595a 13000621i bk6: 99642a 12991239i bk7: 99617a 13004185i bk8: 99670a 12983240i bk9: 99658a 12994786i bk10: 99645a 12993334i bk11: 99624a 13002738i bk12: 99623a 12993987i bk13: 99614a 13001719i bk14: 99635a 12981952i bk15: 99624a 12998436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832181
Row_Buffer_Locality_read = 0.834172
Row_Buffer_Locality_write = 0.423364
Bank_Level_Parallism = 2.262742
Bank_Level_Parallism_Col = 1.830442
Bank_Level_Parallism_Ready = 1.237424
write_to_read_ratio_blp_rw_average = 0.030583
GrpLevelPara = 1.706268 

BW Util details:
bwutil = 0.447801 
total_CMD = 14520893 
util_bw = 6502464 
Wasted_Col = 3682690 
Wasted_Row = 1490392 
Idle = 2845347 

BW Util Bottlenecks: 
RCDc_limit = 3635181 
RCDWRc_limit = 27774 
WTRc_limit = 167821 
RTWc_limit = 196260 
CCDLc_limit = 1240198 
rwq = 0 
CCDLc_limit_alone = 1217044 
WTRc_limit_alone = 160207 
RTWc_limit_alone = 180720 

Commands details: 
total_CMD = 14520893 
n_nop = 12367418 
Read = 1594560 
Write = 0 
L2_Alloc = 0 
L2_WB = 31056 
n_act = 268904 
n_pre = 268888 
n_ref = 0 
n_req = 1602324 
total_req = 1625616 

Dual Bus Interface Util: 
issued_total_row = 537792 
issued_total_col = 1625616 
Row_Bus_Util =  0.037036 
CoL_Bus_Util = 0.111950 
Either_Row_CoL_Bus_Util = 0.148302 
Issued_on_Two_Bus_Simul_Util = 0.000684 
issued_two_Eff = 0.004613 
queue_avg = 4.553215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55321
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14520893 n_nop=12366996 n_act=269103 n_pre=269087 n_ref_event=0 n_req=1602338 n_rd=1594574 n_rd_L2_A=0 n_write=0 n_wr_bk=31056 bw_util=0.4478
n_activity=12894045 dram_eff=0.5043
bk0: 99807a 12987342i bk1: 99811a 13002557i bk2: 99668a 12991446i bk3: 99665a 12994765i bk4: 99651a 12986142i bk5: 99642a 12994404i bk6: 99611a 12993673i bk7: 99628a 12992869i bk8: 99647a 12985437i bk9: 99656a 12995404i bk10: 99611a 12988038i bk11: 99620a 12999633i bk12: 99629a 12989549i bk13: 99628a 12995530i bk14: 99634a 12990773i bk15: 99666a 12997837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832059
Row_Buffer_Locality_read = 0.834020
Row_Buffer_Locality_write = 0.429289
Bank_Level_Parallism = 2.262522
Bank_Level_Parallism_Col = 1.831613
Bank_Level_Parallism_Ready = 1.237617
write_to_read_ratio_blp_rw_average = 0.030456
GrpLevelPara = 1.707249 

BW Util details:
bwutil = 0.447804 
total_CMD = 14520893 
util_bw = 6502520 
Wasted_Col = 3682355 
Wasted_Row = 1497802 
Idle = 2838216 

BW Util Bottlenecks: 
RCDc_limit = 3640956 
RCDWRc_limit = 27484 
WTRc_limit = 166688 
RTWc_limit = 196191 
CCDLc_limit = 1236310 
rwq = 0 
CCDLc_limit_alone = 1212833 
WTRc_limit_alone = 158941 
RTWc_limit_alone = 180461 

Commands details: 
total_CMD = 14520893 
n_nop = 12366996 
Read = 1594574 
Write = 0 
L2_Alloc = 0 
L2_WB = 31056 
n_act = 269103 
n_pre = 269087 
n_ref = 0 
n_req = 1602338 
total_req = 1625630 

Dual Bus Interface Util: 
issued_total_row = 538190 
issued_total_col = 1625630 
Row_Bus_Util =  0.037063 
CoL_Bus_Util = 0.111951 
Either_Row_CoL_Bus_Util = 0.148331 
Issued_on_Two_Bus_Simul_Util = 0.000683 
issued_two_Eff = 0.004607 
queue_avg = 4.563283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.56328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1088784, Miss = 812889, Miss_rate = 0.747, Pending_hits = 143045, Reservation_fails = 0
L2_cache_bank[1]: Access = 1088846, Miss = 812814, Miss_rate = 0.746, Pending_hits = 143346, Reservation_fails = 0
L2_cache_bank[2]: Access = 1088605, Miss = 812920, Miss_rate = 0.747, Pending_hits = 143229, Reservation_fails = 0
L2_cache_bank[3]: Access = 1088843, Miss = 812909, Miss_rate = 0.747, Pending_hits = 143559, Reservation_fails = 0
L2_cache_bank[4]: Access = 1088905, Miss = 812895, Miss_rate = 0.747, Pending_hits = 143147, Reservation_fails = 0
L2_cache_bank[5]: Access = 1088610, Miss = 812941, Miss_rate = 0.747, Pending_hits = 143345, Reservation_fails = 0
L2_cache_bank[6]: Access = 1088827, Miss = 812810, Miss_rate = 0.747, Pending_hits = 143004, Reservation_fails = 0
L2_cache_bank[7]: Access = 1088940, Miss = 812871, Miss_rate = 0.746, Pending_hits = 143453, Reservation_fails = 0
L2_cache_bank[8]: Access = 1088672, Miss = 812933, Miss_rate = 0.747, Pending_hits = 143222, Reservation_fails = 0
L2_cache_bank[9]: Access = 1088887, Miss = 812846, Miss_rate = 0.746, Pending_hits = 143154, Reservation_fails = 0
L2_cache_bank[10]: Access = 1089029, Miss = 812870, Miss_rate = 0.746, Pending_hits = 142807, Reservation_fails = 0
L2_cache_bank[11]: Access = 1088771, Miss = 812915, Miss_rate = 0.747, Pending_hits = 143036, Reservation_fails = 0
L2_cache_bank[12]: Access = 1088839, Miss = 812846, Miss_rate = 0.747, Pending_hits = 142676, Reservation_fails = 0
L2_cache_bank[13]: Access = 1088852, Miss = 812866, Miss_rate = 0.747, Pending_hits = 142643, Reservation_fails = 0
L2_cache_bank[14]: Access = 1088671, Miss = 812877, Miss_rate = 0.747, Pending_hits = 142606, Reservation_fails = 0
L2_cache_bank[15]: Access = 1088992, Miss = 812935, Miss_rate = 0.747, Pending_hits = 142763, Reservation_fails = 0
L2_cache_bank[16]: Access = 1088782, Miss = 812826, Miss_rate = 0.747, Pending_hits = 142610, Reservation_fails = 0
L2_cache_bank[17]: Access = 1088534, Miss = 812971, Miss_rate = 0.747, Pending_hits = 142940, Reservation_fails = 0
L2_cache_bank[18]: Access = 1088873, Miss = 812906, Miss_rate = 0.747, Pending_hits = 142463, Reservation_fails = 0
L2_cache_bank[19]: Access = 1088905, Miss = 812941, Miss_rate = 0.747, Pending_hits = 142354, Reservation_fails = 0
L2_cache_bank[20]: Access = 1088729, Miss = 812999, Miss_rate = 0.747, Pending_hits = 142666, Reservation_fails = 0
L2_cache_bank[21]: Access = 1088892, Miss = 812809, Miss_rate = 0.746, Pending_hits = 142541, Reservation_fails = 0
L2_cache_bank[22]: Access = 1088928, Miss = 812882, Miss_rate = 0.746, Pending_hits = 142728, Reservation_fails = 0
L2_cache_bank[23]: Access = 1088627, Miss = 812940, Miss_rate = 0.747, Pending_hits = 143424, Reservation_fails = 0
L2_total_cache_accesses = 26131343
L2_total_cache_misses = 19509411
L2_total_cache_miss_rate = 0.7466
L2_total_cache_pending_hits = 3430761
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3085397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3430761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4794887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14339524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3430761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 281250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25650569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=26131343
icnt_total_pkts_simt_to_mem=26131343
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26131343
Req_Network_cycles = 5662344
Req_Network_injected_packets_per_cycle =       4.6149 
Req_Network_conflicts_per_cycle =       0.7740
Req_Network_conflicts_per_cycle_util =       0.7861
Req_Bank_Level_Parallism =       4.6873
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2838
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1923

Reply_Network_injected_packets_num = 26131343
Reply_Network_cycles = 5662344
Reply_Network_injected_packets_per_cycle =        4.6149
Reply_Network_conflicts_per_cycle =        2.3920
Reply_Network_conflicts_per_cycle_util =       2.4265
Reply_Bank_Level_Parallism =       4.6815
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2379
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1538
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 23 hrs, 28 min, 29 sec (84509 sec)
gpgpu_simulation_rate = 84383 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 6 is = 10000
Simulation cycle for kernel 6 is = 15000
Simulation cycle for kernel 6 is = 20000
Simulation cycle for kernel 6 is = 25000
Simulation cycle for kernel 6 is = 30000
Simulation cycle for kernel 6 is = 35000
Simulation cycle for kernel 6 is = 40000
Simulation cycle for kernel 6 is = 45000
Simulation cycle for kernel 6 is = 50000
Simulation cycle for kernel 6 is = 55000
Simulation cycle for kernel 6 is = 60000
Simulation cycle for kernel 6 is = 65000
Simulation cycle for kernel 6 is = 70000
Simulation cycle for kernel 6 is = 75000
Simulation cycle for kernel 6 is = 80000
Simulation cycle for kernel 6 is = 85000
Simulation cycle for kernel 6 is = 90000
Simulation cycle for kernel 6 is = 95000
Simulation cycle for kernel 6 is = 100000
Simulation cycle for kernel 6 is = 105000
Simulation cycle for kernel 6 is = 110000
Simulation cycle for kernel 6 is = 115000
Simulation cycle for kernel 6 is = 120000
Simulation cycle for kernel 6 is = 125000
Simulation cycle for kernel 6 is = 130000
Simulation cycle for kernel 6 is = 135000
Simulation cycle for kernel 6 is = 140000
Simulation cycle for kernel 6 is = 145000
Simulation cycle for kernel 6 is = 150000
Simulation cycle for kernel 6 is = 155000
Simulation cycle for kernel 6 is = 160000
Simulation cycle for kernel 6 is = 165000
Simulation cycle for kernel 6 is = 170000
Simulation cycle for kernel 6 is = 175000
Simulation cycle for kernel 6 is = 180000
Simulation cycle for kernel 6 is = 185000
Simulation cycle for kernel 6 is = 190000
Simulation cycle for kernel 6 is = 195000
Simulation cycle for kernel 6 is = 200000
Simulation cycle for kernel 6 is = 205000
Simulation cycle for kernel 6 is = 210000
Simulation cycle for kernel 6 is = 215000
Simulation cycle for kernel 6 is = 220000
Simulation cycle for kernel 6 is = 225000
Simulation cycle for kernel 6 is = 230000
Simulation cycle for kernel 6 is = 235000
Simulation cycle for kernel 6 is = 240000
Simulation cycle for kernel 6 is = 245000
Simulation cycle for kernel 6 is = 250000
Simulation cycle for kernel 6 is = 255000
Simulation cycle for kernel 6 is = 260000
Simulation cycle for kernel 6 is = 265000
Simulation cycle for kernel 6 is = 270000
Simulation cycle for kernel 6 is = 275000
Simulation cycle for kernel 6 is = 280000
Simulation cycle for kernel 6 is = 285000
Simulation cycle for kernel 6 is = 290000
Simulation cycle for kernel 6 is = 295000
Simulation cycle for kernel 6 is = 300000
Simulation cycle for kernel 6 is = 305000
Simulation cycle for kernel 6 is = 310000
Simulation cycle for kernel 6 is = 315000
Simulation cycle for kernel 6 is = 320000
Simulation cycle for kernel 6 is = 325000
Simulation cycle for kernel 6 is = 330000
Simulation cycle for kernel 6 is = 335000
Simulation cycle for kernel 6 is = 340000
Simulation cycle for kernel 6 is = 345000
Simulation cycle for kernel 6 is = 350000
Simulation cycle for kernel 6 is = 355000
Simulation cycle for kernel 6 is = 360000
Simulation cycle for kernel 6 is = 365000
Simulation cycle for kernel 6 is = 370000
Simulation cycle for kernel 6 is = 375000
Simulation cycle for kernel 6 is = 380000
Simulation cycle for kernel 6 is = 385000
Simulation cycle for kernel 6 is = 390000
Simulation cycle for kernel 6 is = 395000
Simulation cycle for kernel 6 is = 400000
Simulation cycle for kernel 6 is = 405000
Simulation cycle for kernel 6 is = 410000
Simulation cycle for kernel 6 is = 415000
Simulation cycle for kernel 6 is = 420000
Simulation cycle for kernel 6 is = 425000
Simulation cycle for kernel 6 is = 430000
Simulation cycle for kernel 6 is = 435000
Simulation cycle for kernel 6 is = 440000
Simulation cycle for kernel 6 is = 445000
Simulation cycle for kernel 6 is = 450000
Simulation cycle for kernel 6 is = 455000
Simulation cycle for kernel 6 is = 460000
Simulation cycle for kernel 6 is = 465000
Simulation cycle for kernel 6 is = 470000
Simulation cycle for kernel 6 is = 475000
Simulation cycle for kernel 6 is = 480000
Simulation cycle for kernel 6 is = 485000
Simulation cycle for kernel 6 is = 490000
Simulation cycle for kernel 6 is = 495000
Simulation cycle for kernel 6 is = 500000
Simulation cycle for kernel 6 is = 505000
Simulation cycle for kernel 6 is = 510000
Simulation cycle for kernel 6 is = 515000
Simulation cycle for kernel 6 is = 520000
Simulation cycle for kernel 6 is = 525000
Simulation cycle for kernel 6 is = 530000
Simulation cycle for kernel 6 is = 535000
Simulation cycle for kernel 6 is = 540000
Simulation cycle for kernel 6 is = 545000
Simulation cycle for kernel 6 is = 550000
Simulation cycle for kernel 6 is = 555000
Simulation cycle for kernel 6 is = 560000
Simulation cycle for kernel 6 is = 565000
Simulation cycle for kernel 6 is = 570000
Simulation cycle for kernel 6 is = 575000
Simulation cycle for kernel 6 is = 580000
Simulation cycle for kernel 6 is = 585000
Simulation cycle for kernel 6 is = 590000
Simulation cycle for kernel 6 is = 595000
Simulation cycle for kernel 6 is = 600000
Simulation cycle for kernel 6 is = 605000
Simulation cycle for kernel 6 is = 610000
Simulation cycle for kernel 6 is = 615000
Simulation cycle for kernel 6 is = 620000
Simulation cycle for kernel 6 is = 625000
Simulation cycle for kernel 6 is = 630000
Simulation cycle for kernel 6 is = 635000
Simulation cycle for kernel 6 is = 640000
Simulation cycle for kernel 6 is = 645000
Simulation cycle for kernel 6 is = 650000
Simulation cycle for kernel 6 is = 655000
Simulation cycle for kernel 6 is = 660000
Simulation cycle for kernel 6 is = 665000
Simulation cycle for kernel 6 is = 670000
Simulation cycle for kernel 6 is = 675000
Simulation cycle for kernel 6 is = 680000
Simulation cycle for kernel 6 is = 685000
Simulation cycle for kernel 6 is = 690000
Simulation cycle for kernel 6 is = 695000
Simulation cycle for kernel 6 is = 700000
Simulation cycle for kernel 6 is = 705000
Simulation cycle for kernel 6 is = 710000
Simulation cycle for kernel 6 is = 715000
Simulation cycle for kernel 6 is = 720000
Simulation cycle for kernel 6 is = 725000
Simulation cycle for kernel 6 is = 730000
Simulation cycle for kernel 6 is = 735000
Simulation cycle for kernel 6 is = 740000
Simulation cycle for kernel 6 is = 745000
Simulation cycle for kernel 6 is = 750000
Simulation cycle for kernel 6 is = 755000
Simulation cycle for kernel 6 is = 760000
Simulation cycle for kernel 6 is = 765000
Simulation cycle for kernel 6 is = 770000
Simulation cycle for kernel 6 is = 775000
Simulation cycle for kernel 6 is = 780000
Simulation cycle for kernel 6 is = 785000
Simulation cycle for kernel 6 is = 790000
Simulation cycle for kernel 6 is = 795000
Simulation cycle for kernel 6 is = 800000
Simulation cycle for kernel 6 is = 805000
Simulation cycle for kernel 6 is = 810000
Simulation cycle for kernel 6 is = 815000
Simulation cycle for kernel 6 is = 820000
Simulation cycle for kernel 6 is = 825000
Simulation cycle for kernel 6 is = 830000
Simulation cycle for kernel 6 is = 835000
Simulation cycle for kernel 6 is = 840000
Simulation cycle for kernel 6 is = 845000
Simulation cycle for kernel 6 is = 850000
Simulation cycle for kernel 6 is = 855000
Simulation cycle for kernel 6 is = 860000
Simulation cycle for kernel 6 is = 865000
Simulation cycle for kernel 6 is = 870000
Simulation cycle for kernel 6 is = 875000
Simulation cycle for kernel 6 is = 880000
Simulation cycle for kernel 6 is = 885000
Simulation cycle for kernel 6 is = 890000
Simulation cycle for kernel 6 is = 895000
Simulation cycle for kernel 6 is = 900000
Simulation cycle for kernel 6 is = 905000
Simulation cycle for kernel 6 is = 910000
Simulation cycle for kernel 6 is = 915000
Simulation cycle for kernel 6 is = 920000
Simulation cycle for kernel 6 is = 925000
Simulation cycle for kernel 6 is = 930000
Simulation cycle for kernel 6 is = 935000
Simulation cycle for kernel 6 is = 940000
Simulation cycle for kernel 6 is = 945000
Destroy streams for kernel 7: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 945604
gpu_sim_insn = 1188529317
gpu_ipc =    1256.8995
gpu_tot_sim_cycle = 6607948
gpu_tot_sim_insn = 8319705219
gpu_tot_ipc =    1259.0452
gpu_tot_issued_cta = 22442
gpu_occupancy = 98.7803% 
gpu_tot_occupancy = 98.9386% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6234
partiton_level_parallism_total  =       4.6161
partiton_level_parallism_util =       4.6970
partiton_level_parallism_util_total  =       4.6887
L2_BW  =     201.9482 GB/Sec
L2_BW_total  =     201.6330 GB/Sec
gpu_total_sim_rate=84431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1266474, Miss = 1016993, Miss_rate = 0.803, Pending_hits = 245126, Reservation_fails = 67331
	L1D_cache_core[1]: Access = 1278866, Miss = 1027012, Miss_rate = 0.803, Pending_hits = 247347, Reservation_fails = 71135
	L1D_cache_core[2]: Access = 1268425, Miss = 1016778, Miss_rate = 0.802, Pending_hits = 246822, Reservation_fails = 74837
	L1D_cache_core[3]: Access = 1264958, Miss = 1011410, Miss_rate = 0.800, Pending_hits = 247588, Reservation_fails = 71751
	L1D_cache_core[4]: Access = 1268876, Miss = 1016787, Miss_rate = 0.801, Pending_hits = 246966, Reservation_fails = 66312
	L1D_cache_core[5]: Access = 1261625, Miss = 1008378, Miss_rate = 0.799, Pending_hits = 248836, Reservation_fails = 67051
	L1D_cache_core[6]: Access = 1270538, Miss = 1018455, Miss_rate = 0.802, Pending_hits = 247666, Reservation_fails = 74506
	L1D_cache_core[7]: Access = 1269948, Miss = 1002698, Miss_rate = 0.790, Pending_hits = 256245, Reservation_fails = 66077
	L1D_cache_core[8]: Access = 1278652, Miss = 1022136, Miss_rate = 0.799, Pending_hits = 251701, Reservation_fails = 67866
	L1D_cache_core[9]: Access = 1275176, Miss = 1019662, Miss_rate = 0.800, Pending_hits = 249681, Reservation_fails = 70483
	L1D_cache_core[10]: Access = 1271893, Miss = 1005752, Miss_rate = 0.791, Pending_hits = 260443, Reservation_fails = 66809
	L1D_cache_core[11]: Access = 1266801, Miss = 1005611, Miss_rate = 0.794, Pending_hits = 255380, Reservation_fails = 74889
	L1D_cache_core[12]: Access = 1275679, Miss = 1010628, Miss_rate = 0.792, Pending_hits = 259584, Reservation_fails = 71959
	L1D_cache_core[13]: Access = 1261475, Miss = 997278, Miss_rate = 0.791, Pending_hits = 252210, Reservation_fails = 69972
	L1D_cache_core[14]: Access = 1273643, Miss = 1019893, Miss_rate = 0.801, Pending_hits = 249159, Reservation_fails = 69950
	L1D_cache_core[15]: Access = 1273601, Miss = 1019487, Miss_rate = 0.800, Pending_hits = 249226, Reservation_fails = 67128
	L1D_cache_core[16]: Access = 1273701, Miss = 1016644, Miss_rate = 0.798, Pending_hits = 250588, Reservation_fails = 68360
	L1D_cache_core[17]: Access = 1270164, Miss = 1015991, Miss_rate = 0.800, Pending_hits = 249378, Reservation_fails = 68629
	L1D_cache_core[18]: Access = 1268475, Miss = 1010268, Miss_rate = 0.796, Pending_hits = 251380, Reservation_fails = 72090
	L1D_cache_core[19]: Access = 1253136, Miss = 990935, Miss_rate = 0.791, Pending_hits = 256122, Reservation_fails = 70895
	L1D_cache_core[20]: Access = 1270556, Miss = 1010832, Miss_rate = 0.796, Pending_hits = 254803, Reservation_fails = 72115
	L1D_cache_core[21]: Access = 1264822, Miss = 1008391, Miss_rate = 0.797, Pending_hits = 250562, Reservation_fails = 70288
	L1D_cache_core[22]: Access = 1269215, Miss = 1011269, Miss_rate = 0.797, Pending_hits = 252248, Reservation_fails = 68863
	L1D_cache_core[23]: Access = 1275171, Miss = 1021517, Miss_rate = 0.801, Pending_hits = 249026, Reservation_fails = 74980
	L1D_cache_core[24]: Access = 1276667, Miss = 1027060, Miss_rate = 0.804, Pending_hits = 245245, Reservation_fails = 68660
	L1D_cache_core[25]: Access = 1268454, Miss = 1012059, Miss_rate = 0.798, Pending_hits = 251529, Reservation_fails = 69991
	L1D_cache_core[26]: Access = 1263382, Miss = 1001383, Miss_rate = 0.793, Pending_hits = 252813, Reservation_fails = 69345
	L1D_cache_core[27]: Access = 1266818, Miss = 1009273, Miss_rate = 0.797, Pending_hits = 251876, Reservation_fails = 71209
	L1D_cache_core[28]: Access = 1275540, Miss = 1017408, Miss_rate = 0.798, Pending_hits = 251300, Reservation_fails = 74816
	L1D_cache_core[29]: Access = 1275316, Miss = 1018342, Miss_rate = 0.799, Pending_hits = 252331, Reservation_fails = 70760
	L1D_total_cache_accesses = 38098047
	L1D_total_cache_misses = 30390330
	L1D_total_cache_miss_rate = 0.7977
	L1D_total_cache_pending_hits = 7533181
	L1D_total_cache_reservation_fails = 2109057
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7533181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8304156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2075717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21638149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7533181
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 127844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 320181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37537144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 560903

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2075717
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33340
ctas_completed 22442, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
272612, 319770, 319770, 319770, 319770, 319770, 319770, 273020, 271560, 318060, 318060, 318060, 318060, 318060, 318060, 271560, 273020, 319770, 319770, 319770, 319770, 319770, 319770, 273020, 271560, 318060, 318060, 318060, 318060, 318060, 318060, 271560, 
gpgpu_n_tot_thrd_icount = 9464365568
gpgpu_n_tot_w_icount = 295761424
gpgpu_n_stall_shd_mem = 6445462
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29942305
gpgpu_n_mem_write_global = 560903
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 235705995
gpgpu_n_store_insn = 3500000
gpgpu_n_shmem_insn = 1382019520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40216064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1557
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6443905
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24512232	W0_Idle:326779	W0_Scoreboard:464620657	W1:583310	W2:585984	W3:583219	W4:583219	W5:583219	W6:587825	W7:583219	W8:583219	W9:583219	W10:583219	W11:583219	W12:583219	W13:583219	W14:1305745	W15:1166529	W16:1166529	W17:1166529	W18:1166529	W19:1166529	W20:1166529	W21:1166529	W22:1166529	W23:1166529	W24:1166529	W25:1166529	W26:1166529	W27:1166529	W28:1166529	W29:1166529	W30:1166529	W31:1166529	W32:267035377
single_issue_nums: WS0:71133678	WS1:76747034	WS2:76747034	WS3:71133678	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 239538440 {8:29942305,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22436120 {40:560903,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1197692200 {40:29942305,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4487224 {8:560903,}
maxmflatency = 752 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 90 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 3 
mrq_lat_table:7484195 	948729 	1166058 	2262553 	6990019 	3025396 	548851 	11248 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4071319 	26420442 	11447 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30164296 	327222 	11690 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23729449 	4954618 	1519775 	282204 	17110 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	6572 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8636      8531      8769      8911      8753      8673      8735      8689      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8685      8642      8908      8897      8684      8627      8609      8578      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8530      8506      8973      8966      8701      8655      8569      8561      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8758      8505      9036      9037      8654      8566      8494      8623      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8756      8741      9003      8941      8683      8674      8488      8489      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8797      8744      8936      8946      8436      8433      8489      8442      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8635      8628      8962      8901      8417      8379      8594      8605      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8628      8553      8856      8732      8659      8552      8413      8337      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8707      8592      8742      8753      8572      8572      8782      8780      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8723      8570      8805      8786      8689      8695      8852      8684      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8580      8543      8816      8733      8690      8680      8759      8793      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8674      8497      8802      8790      8685      8645      8827      8822      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.933969  5.961615  5.911081  5.924059  5.921003  5.954657  5.907978  5.943147  5.893879  5.913219  5.949424  5.930839  5.896749  5.899586  5.915966  5.862659 
dram[1]:  5.914163  5.929041  5.933821  5.911408  5.945880  5.947778  5.908962  5.954455  5.915476  5.947151  5.924810  5.920351  5.911138  5.910843  5.881144  5.919179 
dram[2]:  5.921237  5.924244  5.851802  5.908149  5.932596  5.914722  5.919958  5.942113  5.913726  5.919522  5.943610  5.940222  5.923171  5.940042  5.895311  5.884751 
dram[3]:  5.913204  5.917307  5.906281  5.951669  5.910121  5.917928  5.905220  5.895587  5.893756  5.902770  5.922804  5.926059  5.896214  5.928108  5.871240  5.900829 
dram[4]:  5.913856  5.902758  5.908512  5.901251  5.943052  5.935802  5.883443  5.920430  5.854393  5.899747  5.909574  5.927973  5.894136  5.938581  5.901850  5.966111 
dram[5]:  5.921428  5.913498  5.893257  5.929999  5.907070  5.924933  5.930091  5.931204  5.887612  5.930196  5.890778  5.899272  5.902572  5.940052  5.915092  5.929921 
dram[6]:  5.911202  5.913856  5.899889  5.913437  5.900101  5.912995  5.869736  5.888334  5.904918  5.912689  5.910159  5.882083  5.920251  5.907965  5.907716  5.905412 
dram[7]:  5.929276  5.899521  5.919220  5.914816  5.921580  5.914588  5.908571  5.925599  5.867966  5.907050  5.887937  5.890021  5.905777  5.883259  5.890688  5.905385 
dram[8]:  5.899169  5.947131  5.909583  5.917219  5.911238  5.944227  5.900293  5.926484  5.895260  5.866245  5.876359  5.912986  5.904256  5.903366  5.870424  5.906874 
dram[9]:  5.934032  5.947630  5.945391  5.955694  5.918836  5.964386  5.912225  5.932619  5.930595  5.901950  5.901243  5.932544  5.903717  5.927118  5.898798  5.904283 
dram[10]:  5.914415  5.943770  5.943180  5.936059  5.960573  5.960053  5.922628  5.907679  5.879680  5.905024  5.935267  5.971164  5.926121  5.927168  5.888474  5.942700 
dram[11]:  5.925770  5.958583  5.944882  5.921000  5.935209  5.939828  5.916358  5.924322  5.894888  5.911239  5.914810  5.936363  5.907891  5.912621  5.898344  5.941057 
average row locality = 22437128/3792709 = 5.915858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    116495    116507    116352    116354    116291    116318    116223    116205    116239    116232    116251    116236    116234    116243    116249    116205 
dram[1]:    116529    116545    116339    116326    116336    116296    116207    116189    116247    116248    116218    116213    116253    116259    116232    116271 
dram[2]:    116527    116545    116341    116362    116324    116309    116223    116256    116242    116244    116226    116201    116242    116248    116248    116233 
dram[3]:    116510    116467    116390    116408    116289    116325    116198    116208    116213    116244    116214    116213    116247    116286    116188    116198 
dram[4]:    116517    116492    116381    116373    116322    116310    116244    116256    116241    116255    116225    116227    116253    116243    116230    116177 
dram[5]:    116513    116504    116356    116326    116335    116333    116245    116261    116262    116253    116207    116222    116249    116267    116214    116228 
dram[6]:    116494    116517    116287    116307    116321    116334    116236    116241    116257    116257    116207    116217    116292    116274    116222    116206 
dram[7]:    116520    116534    116297    116352    116332    116330    116217    116198    116236    116246    116239    116245    116278    116262    116233    116235 
dram[8]:    116527    116498    116349    116364    116317    116357    116254    116251    116231    116278    116168    116186    116242    116248    116207    116229 
dram[9]:    116519    116490    116350    116368    116337    116336    116236    116277    116249    116275    116202    116234    116190    116226    116264    116225 
dram[10]:    116534    116521    116360    116303    116303    116263    116252    116223    116281    116265    116252    116230    116236    116227    116248    116236 
dram[11]:    116510    116509    116340    116344    116328    116318    116223    116238    116259    116252    116222    116232    116243    116236    116255    116275 
total dram reads = 22328657
bank skew: 116545/116168 = 1.00
chip skew: 1860784/1860598 = 1.00
number of total write accesses:
dram[0]:      2400      2388      2324      2324      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[1]:      2404      2404      2324      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[2]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[3]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[4]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[5]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2224      2176      2176 
dram[6]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[7]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[8]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[9]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[10]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[11]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
total dram writes = 433884
bank skew: 2404/2176 = 1.10
chip skew: 36172/36152 = 1.00
average mf latency per bank:
dram[0]:        466       466       466       467       466       465       466       466       465       465       464       465       465       465       466       466
dram[1]:        465       466       466       467       464       466       466       466       465       466       465       466       465       465       465       465
dram[2]:        465       465       466       466       465       466       466       466       465       465       465       465       465       465       465       466
dram[3]:        465       466       466       466       465       465       466       466       466       466       465       466       465       465       466       466
dram[4]:        466       466       466       466       465       466       465       465       465       466       465       466       465       466       465       466
dram[5]:        465       466       466       466       465       466       465       465       465       466       465       465       465       466       465       466
dram[6]:        465       466       466       466       465       465       465       466       465       466       465       465       465       465       466       466
dram[7]:        465       465       466       467       465       466       465       465       465       466       465       465       465       465       465       466
dram[8]:        465       465       466       466       465       466       465       465       465       466       465       466       465       465       465       465
dram[9]:        465       465       466       466       465       465       465       466       465       466       465       465       465       465       465       466
dram[10]:        465       466       465       467       464       465       465       465       465       466       465       466       465       466       465       465
dram[11]:        465       465       466       466       464       465       465       465       464       465       465       464       465       465       465       466
maximum mf latency per bank:
dram[0]:        698       704       634       635       620       622       523       558       529       597       531       580       607       611       520       533
dram[1]:        696       605       629       634       618       628       525       527       499       523       545       541       578       604       565       548
dram[2]:        586       752       632       628       630       648       577       571       538       555       528       552       588       594       540       542
dram[3]:        643       546       629       633       618       624       571       546       536       619       513       525       651       605       539       534
dram[4]:        732       750       643       642       626       631       514       531       540       563       544       561       603       539       525       526
dram[5]:        548       611       626       632       644       629       542       568       582       510       536       538       595       553       513       546
dram[6]:        548       556       629       627       615       623       563       587       533       531       540       562       558       546       524       581
dram[7]:        543       587       623       634       635       626       532       537       549       542       512       537       543       604       516       522
dram[8]:        573       557       638       633       616       624       523       538       560       573       545       566       550       608       531       540
dram[9]:        561       552       629       623       615       635       567       515       565       561       542       557       524       520       577       576
dram[10]:        555       556       624       633       637       616       552       515       537       550       540       539       543       550       528       531
dram[11]:        687       550       629       620       615       621       530       542       525       531       512       530       575       562       538       526

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14429349 n_act=315833 n_pre=315817 n_ref_event=4572360550251980812 n_req=1869675 n_rd=1860634 n_rd_L2_A=0 n_write=0 n_wr_bk=36164 bw_util=0.4477
n_activity=15053963 dram_eff=0.504
bk0: 116495a 15147086i bk1: 116507a 15164314i bk2: 116352a 15149192i bk3: 116354a 15154434i bk4: 116291a 15160872i bk5: 116318a 15171128i bk6: 116223a 15157622i bk7: 116205a 15167691i bk8: 116239a 15151237i bk9: 116232a 15161156i bk10: 116251a 15162059i bk11: 116236a 15167848i bk12: 116234a 15149875i bk13: 116243a 15160812i bk14: 116249a 15152515i bk15: 116205a 15156781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831078
Row_Buffer_Locality_read = 0.833053
Row_Buffer_Locality_write = 0.424621
Bank_Level_Parallism = 2.264978
Bank_Level_Parallism_Col = 1.836996
Bank_Level_Parallism_Ready = 1.236469
write_to_read_ratio_blp_rw_average = 0.029989
GrpLevelPara = 1.707423 

BW Util details:
bwutil = 0.447731 
total_CMD = 16945863 
util_bw = 7587192 
Wasted_Col = 4308062 
Wasted_Row = 1751934 
Idle = 3298675 

BW Util Bottlenecks: 
RCDc_limit = 4273117 
RCDWRc_limit = 33112 
WTRc_limit = 191793 
RTWc_limit = 221067 
CCDLc_limit = 1441492 
rwq = 0 
CCDLc_limit_alone = 1415071 
WTRc_limit_alone = 183216 
RTWc_limit_alone = 203223 

Commands details: 
total_CMD = 16945863 
n_nop = 14429349 
Read = 1860634 
Write = 0 
L2_Alloc = 0 
L2_WB = 36164 
n_act = 315833 
n_pre = 315817 
n_ref = 4572360550251980812 
n_req = 1869675 
total_req = 1896798 

Dual Bus Interface Util: 
issued_total_row = 631650 
issued_total_col = 1896798 
Row_Bus_Util =  0.037275 
CoL_Bus_Util = 0.111933 
Either_Row_CoL_Bus_Util = 0.148503 
Issued_on_Two_Bus_Simul_Util = 0.000704 
issued_two_Eff = 0.004742 
queue_avg = 4.530306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53031
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14429622 n_act=315658 n_pre=315642 n_ref_event=0 n_req=1869751 n_rd=1860708 n_rd_L2_A=0 n_write=0 n_wr_bk=36172 bw_util=0.4478
n_activity=15059216 dram_eff=0.5038
bk0: 116529a 15146602i bk1: 116545a 15156749i bk2: 116339a 15150329i bk3: 116326a 15155210i bk4: 116336a 15163575i bk5: 116296a 15161814i bk6: 116207a 15148134i bk7: 116189a 15166594i bk8: 116247a 15157090i bk9: 116248a 15170210i bk10: 116218a 15154255i bk11: 116213a 15165479i bk12: 116253a 15159259i bk13: 116259a 15166285i bk14: 116232a 15145443i bk15: 116271a 15163516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831179
Row_Buffer_Locality_read = 0.833129
Row_Buffer_Locality_write = 0.429835
Bank_Level_Parallism = 2.264472
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.237640
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.447751 
total_CMD = 16945863 
util_bw = 7587520 
Wasted_Col = 4309142 
Wasted_Row = 1756132 
Idle = 3293069 

BW Util Bottlenecks: 
RCDc_limit = 4271265 
RCDWRc_limit = 32230 
WTRc_limit = 191051 
RTWc_limit = 226010 
CCDLc_limit = 1442488 
rwq = 0 
CCDLc_limit_alone = 1416517 
WTRc_limit_alone = 182416 
RTWc_limit_alone = 208674 

Commands details: 
total_CMD = 16945863 
n_nop = 14429622 
Read = 1860708 
Write = 0 
L2_Alloc = 0 
L2_WB = 36172 
n_act = 315658 
n_pre = 315642 
n_ref = 0 
n_req = 1869751 
total_req = 1896880 

Dual Bus Interface Util: 
issued_total_row = 631300 
issued_total_col = 1896880 
Row_Bus_Util =  0.037254 
CoL_Bus_Util = 0.111938 
Either_Row_CoL_Bus_Util = 0.148487 
Issued_on_Two_Bus_Simul_Util = 0.000705 
issued_two_Eff = 0.004745 
queue_avg = 4.542762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54276
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14428786 n_act=316005 n_pre=315989 n_ref_event=0 n_req=1869811 n_rd=1860771 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4478
n_activity=15073702 dram_eff=0.5034
bk0: 116527a 15147706i bk1: 116545a 15155432i bk2: 116341a 15136822i bk3: 116362a 15159862i bk4: 116324a 15157167i bk5: 116309a 15157837i bk6: 116223a 15150352i bk7: 116256a 15163376i bk8: 116242a 15155297i bk9: 116244a 15163166i bk10: 116226a 15161774i bk11: 116201a 15171043i bk12: 116242a 15159535i bk13: 116248a 15170996i bk14: 116248a 15155050i bk15: 116233a 15160248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830998
Row_Buffer_Locality_read = 0.832978
Row_Buffer_Locality_write = 0.423451
Bank_Level_Parallism = 2.262523
Bank_Level_Parallism_Col = 1.828167
Bank_Level_Parallism_Ready = 1.238054
write_to_read_ratio_blp_rw_average = 0.029928
GrpLevelPara = 1.704601 

BW Util details:
bwutil = 0.447763 
total_CMD = 16945863 
util_bw = 7587724 
Wasted_Col = 4324727 
Wasted_Row = 1752908 
Idle = 3280504 

BW Util Bottlenecks: 
RCDc_limit = 4278858 
RCDWRc_limit = 32662 
WTRc_limit = 192724 
RTWc_limit = 222052 
CCDLc_limit = 1449654 
rwq = 0 
CCDLc_limit_alone = 1422874 
WTRc_limit_alone = 183602 
RTWc_limit_alone = 204394 

Commands details: 
total_CMD = 16945863 
n_nop = 14428786 
Read = 1860771 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 316005 
n_pre = 315989 
n_ref = 0 
n_req = 1869811 
total_req = 1896931 

Dual Bus Interface Util: 
issued_total_row = 631994 
issued_total_col = 1896931 
Row_Bus_Util =  0.037295 
CoL_Bus_Util = 0.111941 
Either_Row_CoL_Bus_Util = 0.148536 
Issued_on_Two_Bus_Simul_Util = 0.000699 
issued_two_Eff = 0.004707 
queue_avg = 4.567390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56739
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14428000 n_act=316361 n_pre=316345 n_ref_event=0 n_req=1869638 n_rd=1860598 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4477
n_activity=15074250 dram_eff=0.5033
bk0: 116510a 15146594i bk1: 116467a 15159314i bk2: 116390a 15151243i bk3: 116408a 15170071i bk4: 116289a 15150160i bk5: 116325a 15160950i bk6: 116198a 15151137i bk7: 116208a 15158501i bk8: 116213a 15151234i bk9: 116244a 15159373i bk10: 116214a 15153241i bk11: 116213a 15164619i bk12: 116247a 15154020i bk13: 116286a 15166302i bk14: 116188a 15147861i bk15: 116198a 15161115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830792
Row_Buffer_Locality_read = 0.832766
Row_Buffer_Locality_write = 0.424558
Bank_Level_Parallism = 2.263786
Bank_Level_Parallism_Col = 1.828361
Bank_Level_Parallism_Ready = 1.235184
write_to_read_ratio_blp_rw_average = 0.030199
GrpLevelPara = 1.704315 

BW Util details:
bwutil = 0.447722 
total_CMD = 16945863 
util_bw = 7587032 
Wasted_Col = 4325994 
Wasted_Row = 1754522 
Idle = 3278315 

BW Util Bottlenecks: 
RCDc_limit = 4284293 
RCDWRc_limit = 32793 
WTRc_limit = 193847 
RTWc_limit = 225193 
CCDLc_limit = 1450018 
rwq = 0 
CCDLc_limit_alone = 1423216 
WTRc_limit_alone = 184967 
RTWc_limit_alone = 207271 

Commands details: 
total_CMD = 16945863 
n_nop = 14428000 
Read = 1860598 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 316361 
n_pre = 316345 
n_ref = 0 
n_req = 1869638 
total_req = 1896758 

Dual Bus Interface Util: 
issued_total_row = 632706 
issued_total_col = 1896758 
Row_Bus_Util =  0.037337 
CoL_Bus_Util = 0.111930 
Either_Row_CoL_Bus_Util = 0.148583 
Issued_on_Two_Bus_Simul_Util = 0.000685 
issued_two_Eff = 0.004607 
queue_avg = 4.561211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56121
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14428228 n_act=316248 n_pre=316232 n_ref_event=0 n_req=1869786 n_rd=1860746 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4478
n_activity=15056372 dram_eff=0.5039
bk0: 116517a 15145955i bk1: 116492a 15148516i bk2: 116381a 15144210i bk3: 116373a 15156806i bk4: 116322a 15155955i bk5: 116310a 15162611i bk6: 116244a 15148592i bk7: 116256a 15164600i bk8: 116241a 15142796i bk9: 116255a 15160799i bk10: 116225a 15148246i bk11: 116227a 15162370i bk12: 116253a 15150043i bk13: 116243a 15165377i bk14: 116230a 15152825i bk15: 116177a 15173429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830866
Row_Buffer_Locality_read = 0.832848
Row_Buffer_Locality_write = 0.422898
Bank_Level_Parallism = 2.267989
Bank_Level_Parallism_Col = 1.832275
Bank_Level_Parallism_Ready = 1.239218
write_to_read_ratio_blp_rw_average = 0.030075
GrpLevelPara = 1.707271 

BW Util details:
bwutil = 0.447757 
total_CMD = 16945863 
util_bw = 7587624 
Wasted_Col = 4314870 
Wasted_Row = 1749337 
Idle = 3294032 

BW Util Bottlenecks: 
RCDc_limit = 4274753 
RCDWRc_limit = 32601 
WTRc_limit = 196888 
RTWc_limit = 226209 
CCDLc_limit = 1446423 
rwq = 0 
CCDLc_limit_alone = 1418908 
WTRc_limit_alone = 187494 
RTWc_limit_alone = 208088 

Commands details: 
total_CMD = 16945863 
n_nop = 14428228 
Read = 1860746 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 316248 
n_pre = 316232 
n_ref = 0 
n_req = 1869786 
total_req = 1896906 

Dual Bus Interface Util: 
issued_total_row = 632480 
issued_total_col = 1896906 
Row_Bus_Util =  0.037324 
CoL_Bus_Util = 0.111939 
Either_Row_CoL_Bus_Util = 0.148569 
Issued_on_Two_Bus_Simul_Util = 0.000693 
issued_two_Eff = 0.004667 
queue_avg = 4.571038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14428463 n_act=316097 n_pre=316081 n_ref_event=0 n_req=1869814 n_rd=1860775 n_rd_L2_A=0 n_write=0 n_wr_bk=36156 bw_util=0.4478
n_activity=15049779 dram_eff=0.5042
bk0: 116513a 15142527i bk1: 116504a 15152342i bk2: 116356a 15144787i bk3: 116326a 15162268i bk4: 116335a 15154137i bk5: 116333a 15164223i bk6: 116245a 15158809i bk7: 116261a 15162767i bk8: 116262a 15145697i bk9: 116253a 15162939i bk10: 116207a 15143588i bk11: 116222a 15158995i bk12: 116249a 15149909i bk13: 116267a 15164181i bk14: 116214a 15154860i bk15: 116228a 15163033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830949
Row_Buffer_Locality_read = 0.832889
Row_Buffer_Locality_write = 0.431685
Bank_Level_Parallism = 2.268214
Bank_Level_Parallism_Col = 1.832195
Bank_Level_Parallism_Ready = 1.238304
write_to_read_ratio_blp_rw_average = 0.030062
GrpLevelPara = 1.708435 

BW Util details:
bwutil = 0.447763 
total_CMD = 16945863 
util_bw = 7587724 
Wasted_Col = 4316126 
Wasted_Row = 1744845 
Idle = 3297168 

BW Util Bottlenecks: 
RCDc_limit = 4276701 
RCDWRc_limit = 32037 
WTRc_limit = 196824 
RTWc_limit = 227264 
CCDLc_limit = 1445544 
rwq = 0 
CCDLc_limit_alone = 1418361 
WTRc_limit_alone = 187387 
RTWc_limit_alone = 209518 

Commands details: 
total_CMD = 16945863 
n_nop = 14428463 
Read = 1860775 
Write = 0 
L2_Alloc = 0 
L2_WB = 36156 
n_act = 316097 
n_pre = 316081 
n_ref = 0 
n_req = 1869814 
total_req = 1896931 

Dual Bus Interface Util: 
issued_total_row = 632178 
issued_total_col = 1896931 
Row_Bus_Util =  0.037306 
CoL_Bus_Util = 0.111941 
Either_Row_CoL_Bus_Util = 0.148555 
Issued_on_Two_Bus_Simul_Util = 0.000691 
issued_two_Eff = 0.004651 
queue_avg = 4.566079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56608
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14427368 n_act=316701 n_pre=316685 n_ref_event=0 n_req=1869707 n_rd=1860669 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4477
n_activity=15061329 dram_eff=0.5038
bk0: 116494a 15145227i bk1: 116517a 15152271i bk2: 116287a 15149793i bk3: 116307a 15157019i bk4: 116321a 15150220i bk5: 116334a 15160139i bk6: 116236a 15146580i bk7: 116241a 15158251i bk8: 116257a 15150946i bk9: 116257a 15161791i bk10: 116207a 15150219i bk11: 116217a 15153434i bk12: 116292a 15152794i bk13: 116274a 15160716i bk14: 116222a 15148203i bk15: 116206a 15160507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830617
Row_Buffer_Locality_read = 0.832566
Row_Buffer_Locality_write = 0.429299
Bank_Level_Parallism = 2.267837
Bank_Level_Parallism_Col = 1.832141
Bank_Level_Parallism_Ready = 1.238834
write_to_read_ratio_blp_rw_average = 0.030001
GrpLevelPara = 1.708392 

BW Util details:
bwutil = 0.447737 
total_CMD = 16945863 
util_bw = 7587284 
Wasted_Col = 4321420 
Wasted_Row = 1753363 
Idle = 3283796 

BW Util Bottlenecks: 
RCDc_limit = 4285612 
RCDWRc_limit = 31621 
WTRc_limit = 194076 
RTWc_limit = 224586 
CCDLc_limit = 1444230 
rwq = 0 
CCDLc_limit_alone = 1417556 
WTRc_limit_alone = 185284 
RTWc_limit_alone = 206704 

Commands details: 
total_CMD = 16945863 
n_nop = 14427368 
Read = 1860669 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 316701 
n_pre = 316685 
n_ref = 0 
n_req = 1869707 
total_req = 1896821 

Dual Bus Interface Util: 
issued_total_row = 633386 
issued_total_col = 1896821 
Row_Bus_Util =  0.037377 
CoL_Bus_Util = 0.111934 
Either_Row_CoL_Bus_Util = 0.148620 
Issued_on_Two_Bus_Simul_Util = 0.000691 
issued_two_Eff = 0.004650 
queue_avg = 4.571326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.57133
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14427427 n_act=316681 n_pre=316665 n_ref_event=0 n_req=1869792 n_rd=1860754 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4478
n_activity=15064538 dram_eff=0.5037
bk0: 116520a 15146453i bk1: 116534a 15151190i bk2: 116297a 15146065i bk3: 116352a 15154678i bk4: 116332a 15157259i bk5: 116330a 15162615i bk6: 116217a 15149979i bk7: 116198a 15167833i bk8: 116236a 15144542i bk9: 116246a 15164244i bk10: 116239a 15143983i bk11: 116245a 15156036i bk12: 116278a 15153393i bk13: 116262a 15154413i bk14: 116233a 15148950i bk15: 116235a 15161745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830635
Row_Buffer_Locality_read = 0.832587
Row_Buffer_Locality_write = 0.428856
Bank_Level_Parallism = 2.266420
Bank_Level_Parallism_Col = 1.831410
Bank_Level_Parallism_Ready = 1.238278
write_to_read_ratio_blp_rw_average = 0.030258
GrpLevelPara = 1.707176 

BW Util details:
bwutil = 0.447757 
total_CMD = 16945863 
util_bw = 7587624 
Wasted_Col = 4324411 
Wasted_Row = 1753936 
Idle = 3279892 

BW Util Bottlenecks: 
RCDc_limit = 4282746 
RCDWRc_limit = 32775 
WTRc_limit = 194254 
RTWc_limit = 225087 
CCDLc_limit = 1445403 
rwq = 0 
CCDLc_limit_alone = 1418149 
WTRc_limit_alone = 185252 
RTWc_limit_alone = 206835 

Commands details: 
total_CMD = 16945863 
n_nop = 14427427 
Read = 1860754 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 316681 
n_pre = 316665 
n_ref = 0 
n_req = 1869792 
total_req = 1896906 

Dual Bus Interface Util: 
issued_total_row = 633346 
issued_total_col = 1896906 
Row_Bus_Util =  0.037375 
CoL_Bus_Util = 0.111939 
Either_Row_CoL_Bus_Util = 0.148617 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.004692 
queue_avg = 4.578225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.57822
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14427668 n_act=316608 n_pre=316592 n_ref_event=0 n_req=1869744 n_rd=1860706 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4477
n_activity=15064439 dram_eff=0.5037
bk0: 116527a 15143828i bk1: 116498a 15165857i bk2: 116349a 15146941i bk3: 116364a 15157029i bk4: 116317a 15148293i bk5: 116357a 15163505i bk6: 116254a 15153048i bk7: 116251a 15167318i bk8: 116231a 15149881i bk9: 116278a 15151510i bk10: 116168a 15143163i bk11: 116186a 15163843i bk12: 116242a 15155633i bk13: 116248a 15163882i bk14: 116207a 15142694i bk15: 116229a 15153895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830670
Row_Buffer_Locality_read = 0.832644
Row_Buffer_Locality_write = 0.424320
Bank_Level_Parallism = 2.268150
Bank_Level_Parallism_Col = 1.832273
Bank_Level_Parallism_Ready = 1.238602
write_to_read_ratio_blp_rw_average = 0.029950
GrpLevelPara = 1.708037 

BW Util details:
bwutil = 0.447745 
total_CMD = 16945863 
util_bw = 7587432 
Wasted_Col = 4317937 
Wasted_Row = 1751063 
Idle = 3289431 

BW Util Bottlenecks: 
RCDc_limit = 4277820 
RCDWRc_limit = 32422 
WTRc_limit = 196171 
RTWc_limit = 222842 
CCDLc_limit = 1445260 
rwq = 0 
CCDLc_limit_alone = 1417218 
WTRc_limit_alone = 186632 
RTWc_limit_alone = 204339 

Commands details: 
total_CMD = 16945863 
n_nop = 14427668 
Read = 1860706 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 316608 
n_pre = 316592 
n_ref = 0 
n_req = 1869744 
total_req = 1896858 

Dual Bus Interface Util: 
issued_total_row = 633200 
issued_total_col = 1896858 
Row_Bus_Util =  0.037366 
CoL_Bus_Util = 0.111936 
Either_Row_CoL_Bus_Util = 0.148602 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.004711 
queue_avg = 4.575179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57518
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14429399 n_act=315551 n_pre=315535 n_ref_event=0 n_req=1869816 n_rd=1860778 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4478
n_activity=15058268 dram_eff=0.5039
bk0: 116519a 15146514i bk1: 116490a 15157604i bk2: 116350a 15150063i bk3: 116368a 15157203i bk4: 116337a 15151912i bk5: 116336a 15168537i bk6: 116236a 15159248i bk7: 116277a 15167828i bk8: 116249a 15158788i bk9: 116275a 15161459i bk10: 116202a 15151773i bk11: 116234a 15167172i bk12: 116190a 15156956i bk13: 116226a 15168371i bk14: 116264a 15153659i bk15: 116225a 15162020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831242
Row_Buffer_Locality_read = 0.833233
Row_Buffer_Locality_write = 0.421332
Bank_Level_Parallism = 2.265072
Bank_Level_Parallism_Col = 1.831644
Bank_Level_Parallism_Ready = 1.237918
write_to_read_ratio_blp_rw_average = 0.030336
GrpLevelPara = 1.706809 

BW Util details:
bwutil = 0.447762 
total_CMD = 16945863 
util_bw = 7587720 
Wasted_Col = 4310673 
Wasted_Row = 1748696 
Idle = 3298774 

BW Util Bottlenecks: 
RCDc_limit = 4266189 
RCDWRc_limit = 32194 
WTRc_limit = 191810 
RTWc_limit = 226653 
CCDLc_limit = 1445354 
rwq = 0 
CCDLc_limit_alone = 1417856 
WTRc_limit_alone = 182830 
RTWc_limit_alone = 208135 

Commands details: 
total_CMD = 16945863 
n_nop = 14429399 
Read = 1860778 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 315551 
n_pre = 315535 
n_ref = 0 
n_req = 1869816 
total_req = 1896930 

Dual Bus Interface Util: 
issued_total_row = 631086 
issued_total_col = 1896930 
Row_Bus_Util =  0.037241 
CoL_Bus_Util = 0.111941 
Either_Row_CoL_Bus_Util = 0.148500 
Issued_on_Two_Bus_Simul_Util = 0.000682 
issued_two_Eff = 0.004591 
queue_avg = 4.572505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5725
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14429865 n_act=315370 n_pre=315354 n_ref_event=0 n_req=1869772 n_rd=1860734 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4478
n_activity=15053444 dram_eff=0.504
bk0: 116534a 15146200i bk1: 116521a 15159070i bk2: 116360a 15152913i bk3: 116303a 15155905i bk4: 116303a 15162847i bk5: 116263a 15169364i bk6: 116252a 15155728i bk7: 116223a 15169090i bk8: 116281a 15147289i bk9: 116265a 15160441i bk10: 116252a 15156805i bk11: 116230a 15168527i bk12: 116236a 15157072i bk13: 116227a 15164508i bk14: 116248a 15143777i bk15: 116236a 15164175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831335
Row_Buffer_Locality_read = 0.833341
Row_Buffer_Locality_write = 0.418234
Bank_Level_Parallism = 2.266340
Bank_Level_Parallism_Col = 1.831825
Bank_Level_Parallism_Ready = 1.238396
write_to_read_ratio_blp_rw_average = 0.030434
GrpLevelPara = 1.706840 

BW Util details:
bwutil = 0.447752 
total_CMD = 16945863 
util_bw = 7587544 
Wasted_Col = 4309547 
Wasted_Row = 1744320 
Idle = 3304452 

BW Util Bottlenecks: 
RCDc_limit = 4259976 
RCDWRc_limit = 32648 
WTRc_limit = 194652 
RTWc_limit = 228638 
CCDLc_limit = 1447631 
rwq = 0 
CCDLc_limit_alone = 1420467 
WTRc_limit_alone = 185720 
RTWc_limit_alone = 210406 

Commands details: 
total_CMD = 16945863 
n_nop = 14429865 
Read = 1860734 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 315370 
n_pre = 315354 
n_ref = 0 
n_req = 1869772 
total_req = 1896886 

Dual Bus Interface Util: 
issued_total_row = 630724 
issued_total_col = 1896886 
Row_Bus_Util =  0.037220 
CoL_Bus_Util = 0.111938 
Either_Row_CoL_Bus_Util = 0.148473 
Issued_on_Two_Bus_Simul_Util = 0.000685 
issued_two_Eff = 0.004615 
queue_avg = 4.557889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55789
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16945863 n_nop=14429363 n_act=315644 n_pre=315628 n_ref_event=0 n_req=1869822 n_rd=1860784 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4478
n_activity=15056810 dram_eff=0.5039
bk0: 116510a 15149389i bk1: 116509a 15166604i bk2: 116340a 15154567i bk3: 116344a 15156211i bk4: 116328a 15154076i bk5: 116318a 15163760i bk6: 116223a 15155233i bk7: 116238a 15159347i bk8: 116259a 15149073i bk9: 116252a 15160234i bk10: 116222a 15151735i bk11: 116232a 15165499i bk12: 116243a 15149112i bk13: 116236a 15159047i bk14: 116255a 15150916i bk15: 116275a 15158654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831192
Row_Buffer_Locality_read = 0.833175
Row_Buffer_Locality_write = 0.423102
Bank_Level_Parallism = 2.267321
Bank_Level_Parallism_Col = 1.834141
Bank_Level_Parallism_Ready = 1.239267
write_to_read_ratio_blp_rw_average = 0.030290
GrpLevelPara = 1.708671 

BW Util details:
bwutil = 0.447764 
total_CMD = 16945863 
util_bw = 7587744 
Wasted_Col = 4305207 
Wasted_Row = 1754321 
Idle = 3298591 

BW Util Bottlenecks: 
RCDc_limit = 4265166 
RCDWRc_limit = 32397 
WTRc_limit = 193498 
RTWc_limit = 227142 
CCDLc_limit = 1442804 
rwq = 0 
CCDLc_limit_alone = 1415509 
WTRc_limit_alone = 184539 
RTWc_limit_alone = 208806 

Commands details: 
total_CMD = 16945863 
n_nop = 14429363 
Read = 1860784 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 315644 
n_pre = 315628 
n_ref = 0 
n_req = 1869822 
total_req = 1896936 

Dual Bus Interface Util: 
issued_total_row = 631272 
issued_total_col = 1896936 
Row_Bus_Util =  0.037252 
CoL_Bus_Util = 0.111941 
Either_Row_CoL_Bus_Util = 0.148502 
Issued_on_Two_Bus_Simul_Util = 0.000691 
issued_two_Eff = 0.004652 
queue_avg = 4.570697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.5707

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1271252, Miss = 948574, Miss_rate = 0.746, Pending_hits = 166563, Reservation_fails = 0
L2_cache_bank[1]: Access = 1270775, Miss = 948528, Miss_rate = 0.746, Pending_hits = 166738, Reservation_fails = 0
L2_cache_bank[2]: Access = 1270730, Miss = 948605, Miss_rate = 0.747, Pending_hits = 166660, Reservation_fails = 0
L2_cache_bank[3]: Access = 1271293, Miss = 948575, Miss_rate = 0.746, Pending_hits = 167323, Reservation_fails = 0
L2_cache_bank[4]: Access = 1270858, Miss = 948601, Miss_rate = 0.746, Pending_hits = 166870, Reservation_fails = 0
L2_cache_bank[5]: Access = 1270743, Miss = 948626, Miss_rate = 0.747, Pending_hits = 167245, Reservation_fails = 0
L2_cache_bank[6]: Access = 1271285, Miss = 948477, Miss_rate = 0.746, Pending_hits = 167039, Reservation_fails = 0
L2_cache_bank[7]: Access = 1270841, Miss = 948577, Miss_rate = 0.746, Pending_hits = 167418, Reservation_fails = 0
L2_cache_bank[8]: Access = 1270778, Miss = 948641, Miss_rate = 0.747, Pending_hits = 167463, Reservation_fails = 0
L2_cache_bank[9]: Access = 1271314, Miss = 948561, Miss_rate = 0.746, Pending_hits = 167424, Reservation_fails = 0
L2_cache_bank[10]: Access = 1270958, Miss = 948609, Miss_rate = 0.746, Pending_hits = 166791, Reservation_fails = 0
L2_cache_bank[11]: Access = 1270880, Miss = 948622, Miss_rate = 0.746, Pending_hits = 167037, Reservation_fails = 0
L2_cache_bank[12]: Access = 1271297, Miss = 948544, Miss_rate = 0.746, Pending_hits = 166795, Reservation_fails = 0
L2_cache_bank[13]: Access = 1270798, Miss = 948581, Miss_rate = 0.746, Pending_hits = 166597, Reservation_fails = 0
L2_cache_bank[14]: Access = 1270775, Miss = 948580, Miss_rate = 0.746, Pending_hits = 166504, Reservation_fails = 0
L2_cache_bank[15]: Access = 1271441, Miss = 948630, Miss_rate = 0.746, Pending_hits = 166776, Reservation_fails = 0
L2_cache_bank[16]: Access = 1270738, Miss = 948523, Miss_rate = 0.746, Pending_hits = 166437, Reservation_fails = 0
L2_cache_bank[17]: Access = 1270663, Miss = 948639, Miss_rate = 0.747, Pending_hits = 166940, Reservation_fails = 0
L2_cache_bank[18]: Access = 1271321, Miss = 948575, Miss_rate = 0.746, Pending_hits = 166408, Reservation_fails = 0
L2_cache_bank[19]: Access = 1270791, Miss = 948659, Miss_rate = 0.747, Pending_hits = 166118, Reservation_fails = 0
L2_cache_bank[20]: Access = 1270824, Miss = 948694, Miss_rate = 0.747, Pending_hits = 166399, Reservation_fails = 0
L2_cache_bank[21]: Access = 1271301, Miss = 948496, Miss_rate = 0.746, Pending_hits = 166308, Reservation_fails = 0
L2_cache_bank[22]: Access = 1270831, Miss = 948608, Miss_rate = 0.746, Pending_hits = 166213, Reservation_fails = 0
L2_cache_bank[23]: Access = 1270721, Miss = 948632, Miss_rate = 0.747, Pending_hits = 166932, Reservation_fails = 0
L2_total_cache_accesses = 30503208
L2_total_cache_misses = 22766157
L2_total_cache_miss_rate = 0.7464
L2_total_cache_pending_hits = 4002998
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3610650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4002998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5594277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16734380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4002998
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 123403
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 328125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29942305
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 560903
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=30503208
icnt_total_pkts_simt_to_mem=30503208
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30503208
Req_Network_cycles = 6607948
Req_Network_injected_packets_per_cycle =       4.6161 
Req_Network_conflicts_per_cycle =       0.7732
Req_Network_conflicts_per_cycle_util =       0.7853
Req_Bank_Level_Parallism =       4.6887
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2832
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1923

Reply_Network_injected_packets_num = 30503208
Reply_Network_cycles = 6607948
Reply_Network_injected_packets_per_cycle =        4.6161
Reply_Network_conflicts_per_cycle =        2.3905
Reply_Network_conflicts_per_cycle_util =       2.4252
Reply_Bank_Level_Parallism =       4.6831
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2374
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1539
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 3 hrs, 22 min, 18 sec (98538 sec)
gpgpu_simulation_rate = 84431 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 7 is = 10000
Simulation cycle for kernel 7 is = 15000
Simulation cycle for kernel 7 is = 20000
Simulation cycle for kernel 7 is = 25000
Simulation cycle for kernel 7 is = 30000
Simulation cycle for kernel 7 is = 35000
Simulation cycle for kernel 7 is = 40000
Simulation cycle for kernel 7 is = 45000
Simulation cycle for kernel 7 is = 50000
Simulation cycle for kernel 7 is = 55000
Simulation cycle for kernel 7 is = 60000
Simulation cycle for kernel 7 is = 65000
Simulation cycle for kernel 7 is = 70000
Simulation cycle for kernel 7 is = 75000
Simulation cycle for kernel 7 is = 80000
Simulation cycle for kernel 7 is = 85000
Simulation cycle for kernel 7 is = 90000
Simulation cycle for kernel 7 is = 95000
Simulation cycle for kernel 7 is = 100000
Simulation cycle for kernel 7 is = 105000
Simulation cycle for kernel 7 is = 110000
Simulation cycle for kernel 7 is = 115000
Simulation cycle for kernel 7 is = 120000
Simulation cycle for kernel 7 is = 125000
Simulation cycle for kernel 7 is = 130000
Simulation cycle for kernel 7 is = 135000
Simulation cycle for kernel 7 is = 140000
Simulation cycle for kernel 7 is = 145000
Simulation cycle for kernel 7 is = 150000
Simulation cycle for kernel 7 is = 155000
Simulation cycle for kernel 7 is = 160000
Simulation cycle for kernel 7 is = 165000
Simulation cycle for kernel 7 is = 170000
Simulation cycle for kernel 7 is = 175000
Simulation cycle for kernel 7 is = 180000
Simulation cycle for kernel 7 is = 185000
Simulation cycle for kernel 7 is = 190000
Simulation cycle for kernel 7 is = 195000
Simulation cycle for kernel 7 is = 200000
Simulation cycle for kernel 7 is = 205000
Simulation cycle for kernel 7 is = 210000
Simulation cycle for kernel 7 is = 215000
Simulation cycle for kernel 7 is = 220000
Simulation cycle for kernel 7 is = 225000
Simulation cycle for kernel 7 is = 230000
Simulation cycle for kernel 7 is = 235000
Simulation cycle for kernel 7 is = 240000
Simulation cycle for kernel 7 is = 245000
Simulation cycle for kernel 7 is = 250000
Simulation cycle for kernel 7 is = 255000
Simulation cycle for kernel 7 is = 260000
Simulation cycle for kernel 7 is = 265000
Simulation cycle for kernel 7 is = 270000
Simulation cycle for kernel 7 is = 275000
Simulation cycle for kernel 7 is = 280000
Simulation cycle for kernel 7 is = 285000
Simulation cycle for kernel 7 is = 290000
Simulation cycle for kernel 7 is = 295000
Simulation cycle for kernel 7 is = 300000
Simulation cycle for kernel 7 is = 305000
Simulation cycle for kernel 7 is = 310000
Simulation cycle for kernel 7 is = 315000
Simulation cycle for kernel 7 is = 320000
Simulation cycle for kernel 7 is = 325000
Simulation cycle for kernel 7 is = 330000
Simulation cycle for kernel 7 is = 335000
Simulation cycle for kernel 7 is = 340000
Simulation cycle for kernel 7 is = 345000
Simulation cycle for kernel 7 is = 350000
Simulation cycle for kernel 7 is = 355000
Simulation cycle for kernel 7 is = 360000
Simulation cycle for kernel 7 is = 365000
Simulation cycle for kernel 7 is = 370000
Simulation cycle for kernel 7 is = 375000
Simulation cycle for kernel 7 is = 380000
Simulation cycle for kernel 7 is = 385000
Simulation cycle for kernel 7 is = 390000
Simulation cycle for kernel 7 is = 395000
Simulation cycle for kernel 7 is = 400000
Simulation cycle for kernel 7 is = 405000
Simulation cycle for kernel 7 is = 410000
Simulation cycle for kernel 7 is = 415000
Simulation cycle for kernel 7 is = 420000
Simulation cycle for kernel 7 is = 425000
Simulation cycle for kernel 7 is = 430000
Simulation cycle for kernel 7 is = 435000
Simulation cycle for kernel 7 is = 440000
Simulation cycle for kernel 7 is = 445000
Simulation cycle for kernel 7 is = 450000
Simulation cycle for kernel 7 is = 455000
Simulation cycle for kernel 7 is = 460000
Simulation cycle for kernel 7 is = 465000
Simulation cycle for kernel 7 is = 470000
Simulation cycle for kernel 7 is = 475000
Simulation cycle for kernel 7 is = 480000
Simulation cycle for kernel 7 is = 485000
Simulation cycle for kernel 7 is = 490000
Simulation cycle for kernel 7 is = 495000
Simulation cycle for kernel 7 is = 500000
Simulation cycle for kernel 7 is = 505000
Simulation cycle for kernel 7 is = 510000
Simulation cycle for kernel 7 is = 515000
Simulation cycle for kernel 7 is = 520000
Simulation cycle for kernel 7 is = 525000
Simulation cycle for kernel 7 is = 530000
Simulation cycle for kernel 7 is = 535000
Simulation cycle for kernel 7 is = 540000
Simulation cycle for kernel 7 is = 545000
Simulation cycle for kernel 7 is = 550000
Simulation cycle for kernel 7 is = 555000
Simulation cycle for kernel 7 is = 560000
Simulation cycle for kernel 7 is = 565000
Simulation cycle for kernel 7 is = 570000
Simulation cycle for kernel 7 is = 575000
Simulation cycle for kernel 7 is = 580000
Simulation cycle for kernel 7 is = 585000
Simulation cycle for kernel 7 is = 590000
Simulation cycle for kernel 7 is = 595000
Simulation cycle for kernel 7 is = 600000
Simulation cycle for kernel 7 is = 605000
Simulation cycle for kernel 7 is = 610000
Simulation cycle for kernel 7 is = 615000
Simulation cycle for kernel 7 is = 620000
Simulation cycle for kernel 7 is = 625000
Simulation cycle for kernel 7 is = 630000
Simulation cycle for kernel 7 is = 635000
Simulation cycle for kernel 7 is = 640000
Simulation cycle for kernel 7 is = 645000
Simulation cycle for kernel 7 is = 650000
Simulation cycle for kernel 7 is = 655000
Simulation cycle for kernel 7 is = 660000
Simulation cycle for kernel 7 is = 665000
Simulation cycle for kernel 7 is = 670000
Simulation cycle for kernel 7 is = 675000
Simulation cycle for kernel 7 is = 680000
Simulation cycle for kernel 7 is = 685000
Simulation cycle for kernel 7 is = 690000
Simulation cycle for kernel 7 is = 695000
Simulation cycle for kernel 7 is = 700000
Simulation cycle for kernel 7 is = 705000
Simulation cycle for kernel 7 is = 710000
Simulation cycle for kernel 7 is = 715000
Simulation cycle for kernel 7 is = 720000
Simulation cycle for kernel 7 is = 725000
Simulation cycle for kernel 7 is = 730000
Simulation cycle for kernel 7 is = 735000
Simulation cycle for kernel 7 is = 740000
Simulation cycle for kernel 7 is = 745000
Simulation cycle for kernel 7 is = 750000
Simulation cycle for kernel 7 is = 755000
Simulation cycle for kernel 7 is = 760000
Simulation cycle for kernel 7 is = 765000
Simulation cycle for kernel 7 is = 770000
Simulation cycle for kernel 7 is = 775000
Simulation cycle for kernel 7 is = 780000
Simulation cycle for kernel 7 is = 785000
Simulation cycle for kernel 7 is = 790000
Simulation cycle for kernel 7 is = 795000
Simulation cycle for kernel 7 is = 800000
Simulation cycle for kernel 7 is = 805000
Simulation cycle for kernel 7 is = 810000
Simulation cycle for kernel 7 is = 815000
Simulation cycle for kernel 7 is = 820000
Simulation cycle for kernel 7 is = 825000
Simulation cycle for kernel 7 is = 830000
Simulation cycle for kernel 7 is = 835000
Simulation cycle for kernel 7 is = 840000
Simulation cycle for kernel 7 is = 845000
Simulation cycle for kernel 7 is = 850000
Simulation cycle for kernel 7 is = 855000
Simulation cycle for kernel 7 is = 860000
Simulation cycle for kernel 7 is = 865000
Simulation cycle for kernel 7 is = 870000
Simulation cycle for kernel 7 is = 875000
Simulation cycle for kernel 7 is = 880000
Simulation cycle for kernel 7 is = 885000
Simulation cycle for kernel 7 is = 890000
Simulation cycle for kernel 7 is = 895000
Simulation cycle for kernel 7 is = 900000
Simulation cycle for kernel 7 is = 905000
Simulation cycle for kernel 7 is = 910000
Simulation cycle for kernel 7 is = 915000
Simulation cycle for kernel 7 is = 920000
Simulation cycle for kernel 7 is = 925000
Simulation cycle for kernel 7 is = 930000
Simulation cycle for kernel 7 is = 935000
Simulation cycle for kernel 7 is = 940000
Destroy streams for kernel 8: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 942345
gpu_sim_insn = 1188529317
gpu_ipc =    1261.2465
gpu_tot_sim_cycle = 7550293
gpu_tot_sim_insn = 9508234536
gpu_tot_ipc =    1259.3199
gpu_tot_issued_cta = 25648
gpu_occupancy = 98.9491% 
gpu_tot_occupancy = 98.9399% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6440
partiton_level_parallism_total  =       4.6196
partiton_level_parallism_util =       4.7179
partiton_level_parallism_util_total  =       4.6923
L2_BW  =     202.8495 GB/Sec
L2_BW_total  =     201.7848 GB/Sec
gpu_total_sim_rate=84718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1450290, Miss = 1165089, Miss_rate = 0.803, Pending_hits = 280305, Reservation_fails = 76952
	L1D_cache_core[1]: Access = 1462682, Miss = 1175836, Miss_rate = 0.804, Pending_hits = 281799, Reservation_fails = 81620
	L1D_cache_core[2]: Access = 1452241, Miss = 1164874, Miss_rate = 0.802, Pending_hits = 282001, Reservation_fails = 83902
	L1D_cache_core[3]: Access = 1448774, Miss = 1158414, Miss_rate = 0.800, Pending_hits = 283784, Reservation_fails = 80783
	L1D_cache_core[4]: Access = 1452692, Miss = 1161243, Miss_rate = 0.799, Pending_hits = 285204, Reservation_fails = 75300
	L1D_cache_core[5]: Access = 1441823, Miss = 1151352, Miss_rate = 0.799, Pending_hits = 285037, Reservation_fails = 77481
	L1D_cache_core[6]: Access = 1454354, Miss = 1167279, Miss_rate = 0.803, Pending_hits = 282118, Reservation_fails = 84833
	L1D_cache_core[7]: Access = 1452062, Miss = 1148688, Miss_rate = 0.791, Pending_hits = 291607, Reservation_fails = 75842
	L1D_cache_core[8]: Access = 1460766, Miss = 1168490, Miss_rate = 0.800, Pending_hits = 286924, Reservation_fails = 77256
	L1D_cache_core[9]: Access = 1458992, Miss = 1167758, Miss_rate = 0.800, Pending_hits = 284811, Reservation_fails = 80943
	L1D_cache_core[10]: Access = 1450603, Miss = 1149714, Miss_rate = 0.793, Pending_hits = 294665, Reservation_fails = 76815
	L1D_cache_core[11]: Access = 1450545, Miss = 1154363, Miss_rate = 0.796, Pending_hits = 289832, Reservation_fails = 85505
	L1D_cache_core[12]: Access = 1454389, Miss = 1152406, Miss_rate = 0.792, Pending_hits = 295879, Reservation_fails = 82409
	L1D_cache_core[13]: Access = 1445291, Miss = 1143918, Miss_rate = 0.791, Pending_hits = 288831, Reservation_fails = 79254
	L1D_cache_core[14]: Access = 1450651, Miss = 1160657, Miss_rate = 0.800, Pending_hits = 284834, Reservation_fails = 80662
	L1D_cache_core[15]: Access = 1454013, Miss = 1164827, Miss_rate = 0.801, Pending_hits = 283558, Reservation_fails = 76727
	L1D_cache_core[16]: Access = 1457517, Miss = 1164376, Miss_rate = 0.799, Pending_hits = 286125, Reservation_fails = 78136
	L1D_cache_core[17]: Access = 1453980, Miss = 1163359, Miss_rate = 0.800, Pending_hits = 284933, Reservation_fails = 79491
	L1D_cache_core[18]: Access = 1447185, Miss = 1153502, Miss_rate = 0.797, Pending_hits = 286265, Reservation_fails = 82743
	L1D_cache_core[19]: Access = 1436952, Miss = 1136483, Miss_rate = 0.791, Pending_hits = 293672, Reservation_fails = 81335
	L1D_cache_core[20]: Access = 1450968, Miss = 1155808, Miss_rate = 0.797, Pending_hits = 289706, Reservation_fails = 82381
	L1D_cache_core[21]: Access = 1447332, Miss = 1153601, Miss_rate = 0.797, Pending_hits = 287325, Reservation_fails = 81640
	L1D_cache_core[22]: Access = 1446223, Miss = 1148029, Miss_rate = 0.794, Pending_hits = 289942, Reservation_fails = 78198
	L1D_cache_core[23]: Access = 1458987, Miss = 1165973, Miss_rate = 0.799, Pending_hits = 286844, Reservation_fails = 85643
	L1D_cache_core[24]: Access = 1457079, Miss = 1168760, Miss_rate = 0.802, Pending_hits = 283028, Reservation_fails = 77500
	L1D_cache_core[25]: Access = 1447164, Miss = 1155657, Miss_rate = 0.799, Pending_hits = 286094, Reservation_fails = 79010
	L1D_cache_core[26]: Access = 1447198, Miss = 1148387, Miss_rate = 0.794, Pending_hits = 289049, Reservation_fails = 79556
	L1D_cache_core[27]: Access = 1447230, Miss = 1153885, Miss_rate = 0.797, Pending_hits = 287144, Reservation_fails = 82784
	L1D_cache_core[28]: Access = 1457654, Miss = 1163034, Miss_rate = 0.798, Pending_hits = 287209, Reservation_fails = 84460
	L1D_cache_core[29]: Access = 1457430, Miss = 1164696, Miss_rate = 0.799, Pending_hits = 287554, Reservation_fails = 80241
	L1D_total_cache_accesses = 43553067
	L1D_total_cache_misses = 34750458
	L1D_total_cache_miss_rate = 0.7979
	L1D_total_cache_pending_hits = 8606079
	L1D_total_cache_reservation_fails = 2409402
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8606079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9494871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2371209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24743546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8606079
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 146133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 365908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42912035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 641032

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2371209
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38193
ctas_completed 25648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
312032, 365940, 365940, 365940, 365940, 365940, 365940, 312440, 310980, 364230, 364230, 364230, 364230, 364230, 364230, 310980, 312440, 365940, 365940, 365940, 365940, 365940, 365940, 312440, 310980, 364230, 364230, 364230, 364230, 364230, 364230, 310980, 
gpgpu_n_tot_thrd_icount = 10816417792
gpgpu_n_tot_w_icount = 338013056
gpgpu_n_stall_shd_mem = 7368625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34238417
gpgpu_n_mem_write_global = 641032
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 269378280
gpgpu_n_store_insn = 4000000
gpgpu_n_shmem_insn = 1579450880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45961216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1683
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7366942
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27971858	W0_Idle:372103	W0_Scoreboard:530779759	W1:666640	W2:669696	W3:666536	W4:666536	W5:666536	W6:671800	W7:666536	W8:666536	W9:666536	W10:666536	W11:666536	W12:666536	W13:666536	W14:1492280	W15:1333176	W16:1333176	W17:1333176	W18:1333176	W19:1333176	W20:1333176	W21:1333176	W22:1333176	W23:1333176	W24:1333176	W25:1333176	W26:1333176	W27:1333176	W28:1333176	W29:1333176	W30:1333176	W31:1333176	W32:305183288
single_issue_nums: WS0:81295632	WS1:87710896	WS2:87710896	WS3:81295632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 273907336 {8:34238417,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25641280 {40:641032,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1369536680 {40:34238417,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5128256 {8:641032,}
maxmflatency = 752 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 90 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 3 
mrq_lat_table:8593956 	1088915 	1336274 	2585515 	7974759 	3437871 	618201 	12289 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4649796 	30216716 	12937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	34492019 	374003 	13427 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27123737 	5670046 	1739765 	325750 	20078 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	7510 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8636      8531      8769      8911      8753      8673      8773      8689      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8756      8740      8908      8897      8684      8627      8609      8578      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8530      8506      8973      8966      8701      8655      8569      8808      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8758      8505      9036      9037      8654      8566      8803      8771      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8756      8741      9003      8941      8683      8674      8794      8911      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8797      8744      8936      8946      8436      8433      8650      8509      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8635      8628      8962      8901      8417      8409      8594      8605      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8628      8553      8856      8732      8659      8632      8426      8441      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8707      8592      8742      8753      8639      8645      8782      8780      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8801      8649      8805      8786      8689      8695      8852      8684      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8644      8543      8816      8763      8690      8850      8759      8793      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8674      8497      8802      8790      8708      8645      8827      9019      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.963902  5.973797  5.931700  5.947848  5.937622  5.978114  5.907760  5.955223  5.915670  5.915928  5.978776  5.958187  5.914783  5.926038  5.946055  5.897335 
dram[1]:  5.940881  5.947310  5.962304  5.939906  5.968857  5.981593  5.926409  5.982300  5.922930  5.955946  5.942184  5.922067  5.938301  5.937164  5.912333  5.951763 
dram[2]:  5.944662  5.948807  5.886931  5.936709  5.959757  5.943223  5.944224  5.966851  5.942647  5.943438  5.960362  5.957694  5.942753  5.952116  5.917934  5.902963 
dram[3]:  5.921205  5.918521  5.926020  5.966754  5.941101  5.934865  5.926577  5.933609  5.927728  5.932700  5.941477  5.944697  5.913488  5.954027  5.878668  5.920016 
dram[4]:  5.910142  5.925301  5.913563  5.899559  5.954930  5.940671  5.909819  5.937106  5.893993  5.938206  5.927059  5.946021  5.921924  5.973153  5.931431  5.989002 
dram[5]:  5.932884  5.918185  5.899717  5.950525  5.908371  5.937472  5.951872  5.948297  5.912580  5.945161  5.910786  5.922067  5.934255  5.973604  5.939739  5.957376 
dram[6]:  5.917094  5.905056  5.926223  5.935318  5.927456  5.924963  5.882526  5.908813  5.906607  5.920176  5.925126  5.903250  5.956824  5.941001  5.933363  5.943267 
dram[7]:  5.935962  5.918955  5.939667  5.932310  5.944158  5.939445  5.933695  5.959559  5.873213  5.919954  5.905910  5.911276  5.942808  5.900601  5.913440  5.922493 
dram[8]:  5.910673  5.956073  5.936217  5.938772  5.917903  5.973577  5.927976  5.954442  5.919463  5.898101  5.905864  5.946707  5.918156  5.904720  5.886776  5.919379 
dram[9]:  5.938728  5.951083  5.956855  5.965280  5.941213  5.977674  5.938067  5.968282  5.952848  5.923380  5.934288  5.967728  5.907513  5.934504  5.914028  5.917066 
dram[10]:  5.917606  5.939261  5.949346  5.936375  5.970008  5.964799  5.954395  5.939994  5.905534  5.927719  5.978999  5.999191  5.928315  5.962164  5.906473  5.964479 
dram[11]:  5.942636  5.971137  5.951329  5.936828  5.940852  5.943493  5.941051  5.939735  5.927408  5.940496  5.955431  5.976496  5.929286  5.940891  5.929558  5.976053 
average row locality = 25647859/4320804 = 5.935900
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    133132    133136    132991    132998    132909    132929    132899    132888    132924    132918    132884    132877    132843    132854    132851    132807 
dram[1]:    133161    133175    132983    132972    132949    132917    132882    132861    132928    132934    132869    132873    132863    132879    132833    132872 
dram[2]:    133157    133173    132987    133001    132942    132928    132897    132922    132921    132915    132890    132860    132868    132870    132847    132834 
dram[3]:    133144    133107    133027    133045    132910    132936    132868    132884    132888    132911    132865    132866    132867    132895    132802    132817 
dram[4]:    133154    133124    133018    133020    132941    132936    132916    132933    132912    132934    132867    132866    132862    132864    132843    132785 
dram[5]:    133141    133129    133000    132961    132966    132965    132920    132929    132937    132924    132861    132873    132867    132892    132828    132843 
dram[6]:    133128    133151    132919    132940    132953    132962    132911    132911    132932    132931    132859    132862    132922    132893    132839    132830 
dram[7]:    133157    133176    132931    132985    132949    132950    132880    132872    132911    132926    132869    132878    132892    132876    132858    132861 
dram[8]:    133166    133134    132984    132994    132933    132971    132941    132936    132909    132952    132803    132816    132853    132858    132833    132850 
dram[9]:    133160    133129    132984    133006    132966    132961    132919    132960    132930    132950    132834    132870    132803    132837    132889    132857 
dram[10]:    133181    133172    132994    132946    132927    132888    132929    132897    132955    132953    132883    132860    132846    132839    132872    132859 
dram[11]:    133153    133156    132985    132974    132946    132940    132897    132909    132946    132938    132851    132857    132856    132845    132872    132879 
total dram reads = 25523553
bank skew: 133181/132785 = 1.00
chip skew: 2127055/2126832 = 1.00
number of total write accesses:
dram[0]:      2768      2756      2672      2672      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[1]:      2772      2772      2672      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[2]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[3]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[4]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[5]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[6]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2524      2528      2528 
dram[7]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[8]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2520      2528      2528 
dram[9]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[10]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[11]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2516      2528      2528 
total dram writes = 497224
bank skew: 2772/2516 = 1.10
chip skew: 41448/41428 = 1.00
average mf latency per bank:
dram[0]:        465       466       465       467       466       465       466       466       465       465       464       465       465       466       466       466
dram[1]:        465       466       466       467       464       466       465       465       465       466       465       466       465       465       465       465
dram[2]:        465       466       466       466       465       466       466       466       465       465       465       465       465       466       465       466
dram[3]:        465       466       466       466       465       465       465       466       465       466       465       465       465       465       466       466
dram[4]:        466       466       466       466       465       466       465       465       465       466       465       466       465       466       465       466
dram[5]:        465       465       466       466       465       466       465       466       465       466       465       465       465       466       465       466
dram[6]:        465       466       466       466       465       465       465       466       465       466       465       465       465       465       465       466
dram[7]:        465       465       466       467       465       466       465       465       466       466       465       466       465       466       465       466
dram[8]:        465       466       466       466       465       466       465       466       465       466       466       466       465       466       465       465
dram[9]:        465       465       465       466       465       465       465       466       465       466       465       465       466       465       465       466
dram[10]:        465       466       465       467       465       465       465       465       465       465       465       466       465       466       465       465
dram[11]:        465       465       466       466       465       465       465       465       464       465       465       464       465       466       465       466
maximum mf latency per bank:
dram[0]:        698       704       634       635       620       641       546       558       529       597       531       597       607       611       520       533
dram[1]:        696       605       629       634       626       631       525       527       499       523       545       541       578       604       565       548
dram[2]:        586       752       632       628       630       648       577       571       538       555       528       552       588       594       547       542
dram[3]:        643       546       629       633       621       625       571       546       536       619       513       525       651       605       539       534
dram[4]:        732       750       643       642       626       631       514       531       540       563       544       561       603       539       525       526
dram[5]:        548       611       626       632       644       629       542       568       582       586       536       538       595       553       513       546
dram[6]:        548       556       629       627       615       623       563       587       533       531       540       562       558       546       536       581
dram[7]:        558       587       623       634       635       626       532       537       549       542       512       537       543       604       527       542
dram[8]:        573       557       638       633       616       624       523       538       560       573       545       566       550       608       531       540
dram[9]:        561       552       629       623       622       638       567       515       565       561       542       557       524       520       577       576
dram[10]:        555       556       624       633       637       616       552       515       552       550       540       539       543       550       528       531
dram[11]:        687       550       629       620       615       621       530       542       561       531       512       530       575       562       538       526

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16488133 n_act=359775 n_pre=359759 n_ref_event=4572360550251980812 n_req=2137201 n_rd=2126840 n_rd_L2_A=0 n_write=0 n_wr_bk=41444 bw_util=0.4479
n_activity=17196246 dram_eff=0.5044
bk0: 133132a 17313190i bk1: 133136a 17328518i bk2: 132991a 17313124i bk3: 132998a 17319764i bk4: 132909a 17326189i bk5: 132929a 17337718i bk6: 132899a 17316592i bk7: 132888a 17331680i bk8: 132924a 17314230i bk9: 132918a 17321109i bk10: 132884a 17328947i bk11: 132877a 17334620i bk12: 132843a 17312806i bk13: 132854a 17327052i bk14: 132851a 17317520i bk15: 132807a 17322580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831663
Row_Buffer_Locality_read = 0.833622
Row_Buffer_Locality_write = 0.429495
Bank_Level_Parallism = 2.263675
Bank_Level_Parallism_Col = 1.837267
Bank_Level_Parallism_Ready = 1.238562
write_to_read_ratio_blp_rw_average = 0.029977
GrpLevelPara = 1.708124 

BW Util details:
bwutil = 0.447935 
total_CMD = 19362475 
util_bw = 8673136 
Wasted_Col = 4912867 
Wasted_Row = 1999266 
Idle = 3777206 

BW Util Bottlenecks: 
RCDc_limit = 4866389 
RCDWRc_limit = 37419 
WTRc_limit = 219120 
RTWc_limit = 253433 
CCDLc_limit = 1643895 
rwq = 0 
CCDLc_limit_alone = 1614456 
WTRc_limit_alone = 209580 
RTWc_limit_alone = 233534 

Commands details: 
total_CMD = 19362475 
n_nop = 16488133 
Read = 2126840 
Write = 0 
L2_Alloc = 0 
L2_WB = 41444 
n_act = 359775 
n_pre = 359759 
n_ref = 4572360550251980812 
n_req = 2137201 
total_req = 2168284 

Dual Bus Interface Util: 
issued_total_row = 719534 
issued_total_col = 2168284 
Row_Bus_Util =  0.037161 
CoL_Bus_Util = 0.111984 
Either_Row_CoL_Bus_Util = 0.148449 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.004688 
queue_avg = 4.506917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16488598 n_act=359476 n_pre=359460 n_ref_event=0 n_req=2137313 n_rd=2126951 n_rd_L2_A=0 n_write=0 n_wr_bk=41448 bw_util=0.448
n_activity=17196566 dram_eff=0.5044
bk0: 133161a 17309838i bk1: 133175a 17318591i bk2: 132983a 17314271i bk3: 132972a 17320243i bk4: 132949a 17327988i bk5: 132917a 17328268i bk6: 132882a 17310308i bk7: 132861a 17332554i bk8: 132928a 17317372i bk9: 132934a 17331361i bk10: 132869a 17317657i bk11: 132873a 17325330i bk12: 132863a 17324375i bk13: 132879a 17333234i bk14: 132833a 17311960i bk15: 132872a 17331035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831811
Row_Buffer_Locality_read = 0.833738
Row_Buffer_Locality_write = 0.436306
Bank_Level_Parallism = 2.264578
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.239666
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.447959 
total_CMD = 19362475 
util_bw = 8673596 
Wasted_Col = 4908935 
Wasted_Row = 2002666 
Idle = 3777278 

BW Util Bottlenecks: 
RCDc_limit = 4861440 
RCDWRc_limit = 36446 
WTRc_limit = 218869 
RTWc_limit = 259016 
CCDLc_limit = 1645217 
rwq = 0 
CCDLc_limit_alone = 1616025 
WTRc_limit_alone = 209162 
RTWc_limit_alone = 239531 

Commands details: 
total_CMD = 19362475 
n_nop = 16488598 
Read = 2126951 
Write = 0 
L2_Alloc = 0 
L2_WB = 41448 
n_act = 359476 
n_pre = 359460 
n_ref = 0 
n_req = 2137313 
total_req = 2168399 

Dual Bus Interface Util: 
issued_total_row = 718936 
issued_total_col = 2168399 
Row_Bus_Util =  0.037130 
CoL_Bus_Util = 0.111990 
Either_Row_CoL_Bus_Util = 0.148425 
Issued_on_Two_Bus_Simul_Util = 0.000695 
issued_two_Eff = 0.004683 
queue_avg = 4.525813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52581
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16487913 n_act=359793 n_pre=359777 n_ref_event=0 n_req=2137370 n_rd=2127012 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.448
n_activity=17208777 dram_eff=0.504
bk0: 133157a 17311697i bk1: 133173a 17320343i bk2: 132987a 17299485i bk3: 133001a 17325203i bk4: 132942a 17322667i bk5: 132928a 17324300i bk6: 132897a 17313532i bk7: 132922a 17327189i bk8: 132921a 17319880i bk9: 132915a 17326137i bk10: 132890a 17323909i bk11: 132860a 17335831i bk12: 132868a 17324081i bk13: 132870a 17336422i bk14: 132847a 17319304i bk15: 132834a 17325383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831667
Row_Buffer_Locality_read = 0.833624
Row_Buffer_Locality_write = 0.429813
Bank_Level_Parallism = 2.262819
Bank_Level_Parallism_Col = 1.830461
Bank_Level_Parallism_Ready = 1.240250
write_to_read_ratio_blp_rw_average = 0.030096
GrpLevelPara = 1.706360 

BW Util details:
bwutil = 0.447968 
total_CMD = 19362475 
util_bw = 8673776 
Wasted_Col = 4925983 
Wasted_Row = 1995878 
Idle = 3766838 

BW Util Bottlenecks: 
RCDc_limit = 4867668 
RCDWRc_limit = 36717 
WTRc_limit = 222222 
RTWc_limit = 255249 
CCDLc_limit = 1653565 
rwq = 0 
CCDLc_limit_alone = 1623283 
WTRc_limit_alone = 211916 
RTWc_limit_alone = 235273 

Commands details: 
total_CMD = 19362475 
n_nop = 16487913 
Read = 2127012 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 359793 
n_pre = 359777 
n_ref = 0 
n_req = 2137370 
total_req = 2168444 

Dual Bus Interface Util: 
issued_total_row = 719570 
issued_total_col = 2168444 
Row_Bus_Util =  0.037163 
CoL_Bus_Util = 0.111992 
Either_Row_CoL_Bus_Util = 0.148460 
Issued_on_Two_Bus_Simul_Util = 0.000695 
issued_two_Eff = 0.004680 
queue_avg = 4.546263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54626
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16486653 n_act=360405 n_pre=360389 n_ref_event=0 n_req=2137190 n_rd=2126832 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4479
n_activity=17212486 dram_eff=0.5039
bk0: 133144a 17306183i bk1: 133107a 17316923i bk2: 133027a 17312889i bk3: 133045a 17335589i bk4: 132910a 17315761i bk5: 132936a 17323497i bk6: 132868a 17313041i bk7: 132884a 17324854i bk8: 132888a 17315360i bk9: 132911a 17322419i bk10: 132865a 17317123i bk11: 132866a 17329223i bk12: 132867a 17313691i bk13: 132895a 17331143i bk14: 132802a 17306535i bk15: 132817a 17323539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831367
Row_Buffer_Locality_read = 0.833327
Row_Buffer_Locality_write = 0.428847
Bank_Level_Parallism = 2.265328
Bank_Level_Parallism_Col = 1.832025
Bank_Level_Parallism_Ready = 1.238069
write_to_read_ratio_blp_rw_average = 0.030421
GrpLevelPara = 1.707264 

BW Util details:
bwutil = 0.447931 
total_CMD = 19362475 
util_bw = 8673056 
Wasted_Col = 4926894 
Wasted_Row = 2000297 
Idle = 3762228 

BW Util Bottlenecks: 
RCDc_limit = 4876197 
RCDWRc_limit = 37184 
WTRc_limit = 223370 
RTWc_limit = 259709 
CCDLc_limit = 1651969 
rwq = 0 
CCDLc_limit_alone = 1621525 
WTRc_limit_alone = 213268 
RTWc_limit_alone = 239367 

Commands details: 
total_CMD = 19362475 
n_nop = 16486653 
Read = 2126832 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 360405 
n_pre = 360389 
n_ref = 0 
n_req = 2137190 
total_req = 2168264 

Dual Bus Interface Util: 
issued_total_row = 720794 
issued_total_col = 2168264 
Row_Bus_Util =  0.037226 
CoL_Bus_Util = 0.111983 
Either_Row_CoL_Bus_Util = 0.148526 
Issued_on_Two_Bus_Simul_Util = 0.000684 
issued_two_Eff = 0.004603 
queue_avg = 4.546515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54652
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16486824 n_act=360317 n_pre=360301 n_ref_event=0 n_req=2137333 n_rd=2126975 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.448
n_activity=17195817 dram_eff=0.5044
bk0: 133154a 17301392i bk1: 133124a 17309099i bk2: 133018a 17303296i bk3: 133020a 17314961i bk4: 132941a 17319058i bk5: 132936a 17325188i bk6: 132916a 17311815i bk7: 132933a 17327691i bk8: 132912a 17306374i bk9: 132934a 17325423i bk10: 132867a 17310364i bk11: 132866a 17326020i bk12: 132862a 17314401i bk13: 132864a 17332773i bk14: 132843a 17318649i bk15: 132785a 17338756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831419
Row_Buffer_Locality_read = 0.833384
Row_Buffer_Locality_write = 0.427978
Bank_Level_Parallism = 2.268751
Bank_Level_Parallism_Col = 1.834779
Bank_Level_Parallism_Ready = 1.241477
write_to_read_ratio_blp_rw_average = 0.030309
GrpLevelPara = 1.709035 

BW Util details:
bwutil = 0.447961 
total_CMD = 19362475 
util_bw = 8673628 
Wasted_Col = 4918626 
Wasted_Row = 1994239 
Idle = 3775982 

BW Util Bottlenecks: 
RCDc_limit = 4868890 
RCDWRc_limit = 37000 
WTRc_limit = 226016 
RTWc_limit = 260478 
CCDLc_limit = 1649178 
rwq = 0 
CCDLc_limit_alone = 1617798 
WTRc_limit_alone = 215320 
RTWc_limit_alone = 239794 

Commands details: 
total_CMD = 19362475 
n_nop = 16486824 
Read = 2126975 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 360317 
n_pre = 360301 
n_ref = 0 
n_req = 2137333 
total_req = 2168407 

Dual Bus Interface Util: 
issued_total_row = 720618 
issued_total_col = 2168407 
Row_Bus_Util =  0.037217 
CoL_Bus_Util = 0.111990 
Either_Row_CoL_Bus_Util = 0.148517 
Issued_on_Two_Bus_Simul_Util = 0.000691 
issued_two_Eff = 0.004651 
queue_avg = 4.552630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55263
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16486942 n_act=360207 n_pre=360191 n_ref_event=0 n_req=2137394 n_rd=2127036 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.448
n_activity=17188764 dram_eff=0.5046
bk0: 133141a 17303678i bk1: 133129a 17314329i bk2: 133000a 17304277i bk3: 132961a 17326590i bk4: 132966a 17313958i bk5: 132965a 17329620i bk6: 132920a 17322761i bk7: 132929a 17328395i bk8: 132937a 17309349i bk9: 132924a 17326953i bk10: 132861a 17306096i bk11: 132873a 17322972i bk12: 132867a 17316102i bk13: 132892a 17331580i bk14: 132828a 17319450i bk15: 132843a 17328715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831476
Row_Buffer_Locality_read = 0.833405
Row_Buffer_Locality_write = 0.435219
Bank_Level_Parallism = 2.267810
Bank_Level_Parallism_Col = 1.833721
Bank_Level_Parallism_Ready = 1.239240
write_to_read_ratio_blp_rw_average = 0.030219
GrpLevelPara = 1.709403 

BW Util details:
bwutil = 0.447973 
total_CMD = 19362475 
util_bw = 8673872 
Wasted_Col = 4918928 
Wasted_Row = 1990464 
Idle = 3779211 

BW Util Bottlenecks: 
RCDc_limit = 4870008 
RCDWRc_limit = 36267 
WTRc_limit = 225730 
RTWc_limit = 260127 
CCDLc_limit = 1648001 
rwq = 0 
CCDLc_limit_alone = 1617322 
WTRc_limit_alone = 215091 
RTWc_limit_alone = 240087 

Commands details: 
total_CMD = 19362475 
n_nop = 16486942 
Read = 2127036 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 360207 
n_pre = 360191 
n_ref = 0 
n_req = 2137394 
total_req = 2168468 

Dual Bus Interface Util: 
issued_total_row = 720398 
issued_total_col = 2168468 
Row_Bus_Util =  0.037206 
CoL_Bus_Util = 0.111993 
Either_Row_CoL_Bus_Util = 0.148511 
Issued_on_Two_Bus_Simul_Util = 0.000689 
issued_two_Eff = 0.004637 
queue_avg = 4.544629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54463
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16485643 n_act=360897 n_pre=360881 n_ref_event=0 n_req=2137302 n_rd=2126943 n_rd_L2_A=0 n_write=0 n_wr_bk=41436 bw_util=0.448
n_activity=17199823 dram_eff=0.5043
bk0: 133128a 17305607i bk1: 133151a 17307479i bk2: 132919a 17313173i bk3: 132940a 17320368i bk4: 132953a 17315113i bk5: 132962a 17321842i bk6: 132911a 17306117i bk7: 132911a 17321212i bk8: 132932a 17309026i bk9: 132931a 17320566i bk10: 132859a 17312915i bk11: 132862a 17318316i bk12: 132922a 17319898i bk13: 132893a 17327198i bk14: 132839a 17310285i bk15: 132830a 17327041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831146
Row_Buffer_Locality_read = 0.833088
Row_Buffer_Locality_write = 0.432281
Bank_Level_Parallism = 2.268826
Bank_Level_Parallism_Col = 1.835023
Bank_Level_Parallism_Ready = 1.240960
write_to_read_ratio_blp_rw_average = 0.030325
GrpLevelPara = 1.710331 

BW Util details:
bwutil = 0.447955 
total_CMD = 19362475 
util_bw = 8673516 
Wasted_Col = 4923317 
Wasted_Row = 1999959 
Idle = 3765683 

BW Util Bottlenecks: 
RCDc_limit = 4879444 
RCDWRc_limit = 35994 
WTRc_limit = 222219 
RTWc_limit = 259675 
CCDLc_limit = 1646287 
rwq = 0 
CCDLc_limit_alone = 1615999 
WTRc_limit_alone = 212352 
RTWc_limit_alone = 239254 

Commands details: 
total_CMD = 19362475 
n_nop = 16485643 
Read = 2126943 
Write = 0 
L2_Alloc = 0 
L2_WB = 41436 
n_act = 360897 
n_pre = 360881 
n_ref = 0 
n_req = 2137302 
total_req = 2168379 

Dual Bus Interface Util: 
issued_total_row = 721778 
issued_total_col = 2168379 
Row_Bus_Util =  0.037277 
CoL_Bus_Util = 0.111989 
Either_Row_CoL_Bus_Util = 0.148578 
Issued_on_Two_Bus_Simul_Util = 0.000688 
issued_two_Eff = 0.004632 
queue_avg = 4.549078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.54908
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16485893 n_act=360764 n_pre=360748 n_ref_event=0 n_req=2137331 n_rd=2126971 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.448
n_activity=17205462 dram_eff=0.5041
bk0: 133157a 17305707i bk1: 133176a 17312895i bk2: 132931a 17308895i bk3: 132985a 17317208i bk4: 132949a 17322656i bk5: 132950a 17328598i bk6: 132880a 17313838i bk7: 132872a 17333049i bk8: 132911a 17301575i bk9: 132926a 17326386i bk10: 132869a 17307479i bk11: 132878a 17320305i bk12: 132892a 17319353i bk13: 132876a 17316240i bk14: 132858a 17310562i bk15: 132861a 17323015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831210
Row_Buffer_Locality_read = 0.833151
Row_Buffer_Locality_write = 0.432625
Bank_Level_Parallism = 2.267387
Bank_Level_Parallism_Col = 1.834219
Bank_Level_Parallism_Ready = 1.240279
write_to_read_ratio_blp_rw_average = 0.030461
GrpLevelPara = 1.709302 

BW Util details:
bwutil = 0.447962 
total_CMD = 19362475 
util_bw = 8673644 
Wasted_Col = 4924715 
Wasted_Row = 2001323 
Idle = 3762793 

BW Util Bottlenecks: 
RCDc_limit = 4875512 
RCDWRc_limit = 37141 
WTRc_limit = 222512 
RTWc_limit = 258779 
CCDLc_limit = 1647344 
rwq = 0 
CCDLc_limit_alone = 1616763 
WTRc_limit_alone = 212317 
RTWc_limit_alone = 238393 

Commands details: 
total_CMD = 19362475 
n_nop = 16485893 
Read = 2126971 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 360764 
n_pre = 360748 
n_ref = 0 
n_req = 2137331 
total_req = 2168411 

Dual Bus Interface Util: 
issued_total_row = 721512 
issued_total_col = 2168411 
Row_Bus_Util =  0.037263 
CoL_Bus_Util = 0.111990 
Either_Row_CoL_Bus_Util = 0.148565 
Issued_on_Two_Bus_Simul_Util = 0.000689 
issued_two_Eff = 0.004638 
queue_avg = 4.557364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55736
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16486236 n_act=360677 n_pre=360661 n_ref_event=0 n_req=2137292 n_rd=2126933 n_rd_L2_A=0 n_write=0 n_wr_bk=41436 bw_util=0.448
n_activity=17199122 dram_eff=0.5043
bk0: 133166a 17301388i bk1: 133134a 17325305i bk2: 132984a 17308717i bk3: 132994a 17319780i bk4: 132933a 17310087i bk5: 132971a 17332476i bk6: 132941a 17316220i bk7: 132936a 17330275i bk8: 132909a 17312453i bk9: 132952a 17316037i bk10: 132803a 17307863i bk11: 132816a 17331024i bk12: 132853a 17317794i bk13: 132858a 17325274i bk14: 132833a 17302442i bk15: 132850a 17315548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831248
Row_Buffer_Locality_read = 0.833210
Row_Buffer_Locality_write = 0.428420
Bank_Level_Parallism = 2.269572
Bank_Level_Parallism_Col = 1.835428
Bank_Level_Parallism_Ready = 1.241108
write_to_read_ratio_blp_rw_average = 0.030201
GrpLevelPara = 1.710528 

BW Util details:
bwutil = 0.447953 
total_CMD = 19362475 
util_bw = 8673476 
Wasted_Col = 4917157 
Wasted_Row = 1995636 
Idle = 3776206 

BW Util Bottlenecks: 
RCDc_limit = 4868678 
RCDWRc_limit = 36879 
WTRc_limit = 223283 
RTWc_limit = 256802 
CCDLc_limit = 1645960 
rwq = 0 
CCDLc_limit_alone = 1614539 
WTRc_limit_alone = 212732 
RTWc_limit_alone = 235932 

Commands details: 
total_CMD = 19362475 
n_nop = 16486236 
Read = 2126933 
Write = 0 
L2_Alloc = 0 
L2_WB = 41436 
n_act = 360677 
n_pre = 360661 
n_ref = 0 
n_req = 2137292 
total_req = 2168369 

Dual Bus Interface Util: 
issued_total_row = 721338 
issued_total_col = 2168369 
Row_Bus_Util =  0.037254 
CoL_Bus_Util = 0.111988 
Either_Row_CoL_Bus_Util = 0.148547 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.004683 
queue_avg = 4.558848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55885
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16487779 n_act=359658 n_pre=359642 n_ref_event=0 n_req=2137413 n_rd=2127055 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.448
n_activity=17195656 dram_eff=0.5044
bk0: 133160a 17305646i bk1: 133129a 17319444i bk2: 132984a 17314042i bk3: 133006a 17321417i bk4: 132966a 17314422i bk5: 132961a 17333521i bk6: 132919a 17324338i bk7: 132960a 17337207i bk8: 132930a 17323088i bk9: 132950a 17327565i bk10: 132834a 17318678i bk11: 132870a 17335354i bk12: 132803a 17318891i bk13: 132837a 17332529i bk14: 132889a 17315445i bk15: 132857a 17325865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831734
Row_Buffer_Locality_read = 0.833710
Row_Buffer_Locality_write = 0.425951
Bank_Level_Parallism = 2.264835
Bank_Level_Parallism_Col = 1.832729
Bank_Level_Parallism_Ready = 1.238753
write_to_read_ratio_blp_rw_average = 0.030393
GrpLevelPara = 1.708281 

BW Util details:
bwutil = 0.447977 
total_CMD = 19362475 
util_bw = 8673948 
Wasted_Col = 4911103 
Wasted_Row = 1993888 
Idle = 3783536 

BW Util Bottlenecks: 
RCDc_limit = 4858788 
RCDWRc_limit = 36671 
WTRc_limit = 220057 
RTWc_limit = 259199 
CCDLc_limit = 1647050 
rwq = 0 
CCDLc_limit_alone = 1616462 
WTRc_limit_alone = 209954 
RTWc_limit_alone = 238714 

Commands details: 
total_CMD = 19362475 
n_nop = 16487779 
Read = 2127055 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 359658 
n_pre = 359642 
n_ref = 0 
n_req = 2137413 
total_req = 2168487 

Dual Bus Interface Util: 
issued_total_row = 719300 
issued_total_col = 2168487 
Row_Bus_Util =  0.037149 
CoL_Bus_Util = 0.111994 
Either_Row_CoL_Bus_Util = 0.148467 
Issued_on_Two_Bus_Simul_Util = 0.000676 
issued_two_Eff = 0.004554 
queue_avg = 4.550220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55022
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16488298 n_act=359440 n_pre=359424 n_ref_event=0 n_req=2137359 n_rd=2127001 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.448
n_activity=17193134 dram_eff=0.5045
bk0: 133181a 17305353i bk1: 133172a 17317525i bk2: 132994a 17315521i bk3: 132946a 17318484i bk4: 132927a 17327876i bk5: 132888a 17333953i bk6: 132929a 17323344i bk7: 132897a 17337612i bk8: 132955a 17310927i bk9: 132953a 17324687i bk10: 132883a 17326706i bk11: 132860a 17337642i bk12: 132846a 17318081i bk13: 132839a 17335504i bk14: 132872a 17307117i bk15: 132859a 17329600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831832
Row_Buffer_Locality_read = 0.833819
Row_Buffer_Locality_write = 0.423827
Bank_Level_Parallism = 2.265425
Bank_Level_Parallism_Col = 1.832375
Bank_Level_Parallism_Ready = 1.239175
write_to_read_ratio_blp_rw_average = 0.030518
GrpLevelPara = 1.708104 

BW Util details:
bwutil = 0.447966 
total_CMD = 19362475 
util_bw = 8673732 
Wasted_Col = 4911096 
Wasted_Row = 1988877 
Idle = 3788770 

BW Util Bottlenecks: 
RCDc_limit = 4852162 
RCDWRc_limit = 37365 
WTRc_limit = 223372 
RTWc_limit = 261257 
CCDLc_limit = 1650639 
rwq = 0 
CCDLc_limit_alone = 1620080 
WTRc_limit_alone = 213157 
RTWc_limit_alone = 240913 

Commands details: 
total_CMD = 19362475 
n_nop = 16488298 
Read = 2127001 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 359440 
n_pre = 359424 
n_ref = 0 
n_req = 2137359 
total_req = 2168433 

Dual Bus Interface Util: 
issued_total_row = 718864 
issued_total_col = 2168433 
Row_Bus_Util =  0.037127 
CoL_Bus_Util = 0.111992 
Either_Row_CoL_Bus_Util = 0.148441 
Issued_on_Two_Bus_Simul_Util = 0.000678 
issued_two_Eff = 0.004565 
queue_avg = 4.531379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53138
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19362475 n_nop=16488330 n_act=359443 n_pre=359427 n_ref_event=0 n_req=2137361 n_rd=2127004 n_rd_L2_A=0 n_write=0 n_wr_bk=41428 bw_util=0.448
n_activity=17199895 dram_eff=0.5043
bk0: 133153a 17313016i bk1: 133156a 17330312i bk2: 132985a 17317243i bk3: 132974a 17319497i bk4: 132946a 17317258i bk5: 132940a 17328493i bk6: 132897a 17319656i bk7: 132909a 17323923i bk8: 132946a 17316213i bk9: 132938a 17327628i bk10: 132851a 17320759i bk11: 132857a 17336645i bk12: 132856a 17315829i bk13: 132845a 17328034i bk14: 132872a 17316023i bk15: 132879a 17326224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831830
Row_Buffer_Locality_read = 0.833796
Row_Buffer_Locality_write = 0.428213
Bank_Level_Parallism = 2.265251
Bank_Level_Parallism_Col = 1.834319
Bank_Level_Parallism_Ready = 1.239889
write_to_read_ratio_blp_rw_average = 0.030391
GrpLevelPara = 1.708763 

BW Util details:
bwutil = 0.447966 
total_CMD = 19362475 
util_bw = 8673728 
Wasted_Col = 4907534 
Wasted_Row = 1999250 
Idle = 3781963 

BW Util Bottlenecks: 
RCDc_limit = 4855445 
RCDWRc_limit = 36708 
WTRc_limit = 221607 
RTWc_limit = 260333 
CCDLc_limit = 1646241 
rwq = 0 
CCDLc_limit_alone = 1615586 
WTRc_limit_alone = 211468 
RTWc_limit_alone = 239817 

Commands details: 
total_CMD = 19362475 
n_nop = 16488330 
Read = 2127004 
Write = 0 
L2_Alloc = 0 
L2_WB = 41428 
n_act = 359443 
n_pre = 359427 
n_ref = 0 
n_req = 2137361 
total_req = 2168432 

Dual Bus Interface Util: 
issued_total_row = 718870 
issued_total_col = 2168432 
Row_Bus_Util =  0.037127 
CoL_Bus_Util = 0.111991 
Either_Row_CoL_Bus_Util = 0.148439 
Issued_on_Two_Bus_Simul_Util = 0.000680 
issued_two_Eff = 0.004578 
queue_avg = 4.537358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.53736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1453322, Miss = 1084281, Miss_rate = 0.746, Pending_hits = 190837, Reservation_fails = 0
L2_cache_bank[1]: Access = 1453128, Miss = 1084239, Miss_rate = 0.746, Pending_hits = 191207, Reservation_fails = 0
L2_cache_bank[2]: Access = 1453215, Miss = 1084316, Miss_rate = 0.746, Pending_hits = 191304, Reservation_fails = 0
L2_cache_bank[3]: Access = 1453351, Miss = 1084315, Miss_rate = 0.746, Pending_hits = 191751, Reservation_fails = 0
L2_cache_bank[4]: Access = 1453215, Miss = 1084341, Miss_rate = 0.746, Pending_hits = 191426, Reservation_fails = 0
L2_cache_bank[5]: Access = 1453274, Miss = 1084335, Miss_rate = 0.746, Pending_hits = 191996, Reservation_fails = 0
L2_cache_bank[6]: Access = 1453405, Miss = 1084203, Miss_rate = 0.746, Pending_hits = 191583, Reservation_fails = 0
L2_cache_bank[7]: Access = 1453262, Miss = 1084293, Miss_rate = 0.746, Pending_hits = 192066, Reservation_fails = 0
L2_cache_bank[8]: Access = 1453342, Miss = 1084345, Miss_rate = 0.746, Pending_hits = 192159, Reservation_fails = 0
L2_cache_bank[9]: Access = 1453437, Miss = 1084294, Miss_rate = 0.746, Pending_hits = 191869, Reservation_fails = 0
L2_cache_bank[10]: Access = 1453376, Miss = 1084352, Miss_rate = 0.746, Pending_hits = 191273, Reservation_fails = 0
L2_cache_bank[11]: Access = 1453433, Miss = 1084348, Miss_rate = 0.746, Pending_hits = 191393, Reservation_fails = 0
L2_cache_bank[12]: Access = 1453428, Miss = 1084295, Miss_rate = 0.746, Pending_hits = 190903, Reservation_fails = 0
L2_cache_bank[13]: Access = 1453246, Miss = 1084312, Miss_rate = 0.746, Pending_hits = 190804, Reservation_fails = 0
L2_cache_bank[14]: Access = 1453358, Miss = 1084279, Miss_rate = 0.746, Pending_hits = 190853, Reservation_fails = 0
L2_cache_bank[15]: Access = 1453609, Miss = 1084356, Miss_rate = 0.746, Pending_hits = 191032, Reservation_fails = 0
L2_cache_bank[16]: Access = 1453192, Miss = 1084254, Miss_rate = 0.746, Pending_hits = 191047, Reservation_fails = 0
L2_cache_bank[17]: Access = 1453224, Miss = 1084343, Miss_rate = 0.746, Pending_hits = 191771, Reservation_fails = 0
L2_cache_bank[18]: Access = 1453435, Miss = 1084317, Miss_rate = 0.746, Pending_hits = 190889, Reservation_fails = 0
L2_cache_bank[19]: Access = 1453165, Miss = 1084402, Miss_rate = 0.746, Pending_hits = 190695, Reservation_fails = 0
L2_cache_bank[20]: Access = 1453311, Miss = 1084419, Miss_rate = 0.746, Pending_hits = 191039, Reservation_fails = 0
L2_cache_bank[21]: Access = 1453355, Miss = 1084246, Miss_rate = 0.746, Pending_hits = 190606, Reservation_fails = 0
L2_cache_bank[22]: Access = 1453166, Miss = 1084338, Miss_rate = 0.746, Pending_hits = 190657, Reservation_fails = 0
L2_cache_bank[23]: Access = 1453200, Miss = 1084330, Miss_rate = 0.746, Pending_hits = 191576, Reservation_fails = 0
L2_total_cache_accesses = 34879449
L2_total_cache_misses = 26023553
L2_total_cache_miss_rate = 0.7461
L2_total_cache_pending_hits = 4590736
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4124128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4590736
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6393894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19129659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4590736
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 141032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34238417
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 641032
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=34879449
icnt_total_pkts_simt_to_mem=34879449
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 34879449
Req_Network_cycles = 7550293
Req_Network_injected_packets_per_cycle =       4.6196 
Req_Network_conflicts_per_cycle =       0.7753
Req_Network_conflicts_per_cycle_util =       0.7875
Req_Bank_Level_Parallism =       4.6923
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2839
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1925

Reply_Network_injected_packets_num = 34879449
Reply_Network_cycles = 7550293
Reply_Network_injected_packets_per_cycle =        4.6196
Reply_Network_conflicts_per_cycle =        2.3930
Reply_Network_conflicts_per_cycle_util =       2.4279
Reply_Bank_Level_Parallism =       4.6869
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2382
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1540
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 7 hrs, 10 min, 33 sec (112233 sec)
gpgpu_simulation_rate = 84718 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 8 is = 10000
Simulation cycle for kernel 8 is = 15000
Simulation cycle for kernel 8 is = 20000
Simulation cycle for kernel 8 is = 25000
Simulation cycle for kernel 8 is = 30000
Simulation cycle for kernel 8 is = 35000
Simulation cycle for kernel 8 is = 40000
Simulation cycle for kernel 8 is = 45000
Simulation cycle for kernel 8 is = 50000
Simulation cycle for kernel 8 is = 55000
Simulation cycle for kernel 8 is = 60000
Simulation cycle for kernel 8 is = 65000
Simulation cycle for kernel 8 is = 70000
Simulation cycle for kernel 8 is = 75000
Simulation cycle for kernel 8 is = 80000
Simulation cycle for kernel 8 is = 85000
Simulation cycle for kernel 8 is = 90000
Simulation cycle for kernel 8 is = 95000
Simulation cycle for kernel 8 is = 100000
Simulation cycle for kernel 8 is = 105000
Simulation cycle for kernel 8 is = 110000
Simulation cycle for kernel 8 is = 115000
Simulation cycle for kernel 8 is = 120000
Simulation cycle for kernel 8 is = 125000
Simulation cycle for kernel 8 is = 130000
Simulation cycle for kernel 8 is = 135000
Simulation cycle for kernel 8 is = 140000
Simulation cycle for kernel 8 is = 145000
Simulation cycle for kernel 8 is = 150000
Simulation cycle for kernel 8 is = 155000
Simulation cycle for kernel 8 is = 160000
Simulation cycle for kernel 8 is = 165000
Simulation cycle for kernel 8 is = 170000
Simulation cycle for kernel 8 is = 175000
Simulation cycle for kernel 8 is = 180000
Simulation cycle for kernel 8 is = 185000
Simulation cycle for kernel 8 is = 190000
Simulation cycle for kernel 8 is = 195000
Simulation cycle for kernel 8 is = 200000
Simulation cycle for kernel 8 is = 205000
Simulation cycle for kernel 8 is = 210000
Simulation cycle for kernel 8 is = 215000
Simulation cycle for kernel 8 is = 220000
Simulation cycle for kernel 8 is = 225000
Simulation cycle for kernel 8 is = 230000
Simulation cycle for kernel 8 is = 235000
Simulation cycle for kernel 8 is = 240000
Simulation cycle for kernel 8 is = 245000
Simulation cycle for kernel 8 is = 250000
Simulation cycle for kernel 8 is = 255000
Simulation cycle for kernel 8 is = 260000
Simulation cycle for kernel 8 is = 265000
Simulation cycle for kernel 8 is = 270000
Simulation cycle for kernel 8 is = 275000
Simulation cycle for kernel 8 is = 280000
Simulation cycle for kernel 8 is = 285000
Simulation cycle for kernel 8 is = 290000
Simulation cycle for kernel 8 is = 295000
Simulation cycle for kernel 8 is = 300000
Simulation cycle for kernel 8 is = 305000
Simulation cycle for kernel 8 is = 310000
Simulation cycle for kernel 8 is = 315000
Simulation cycle for kernel 8 is = 320000
Simulation cycle for kernel 8 is = 325000
Simulation cycle for kernel 8 is = 330000
Simulation cycle for kernel 8 is = 335000
Simulation cycle for kernel 8 is = 340000
Simulation cycle for kernel 8 is = 345000
Simulation cycle for kernel 8 is = 350000
Simulation cycle for kernel 8 is = 355000
Simulation cycle for kernel 8 is = 360000
Simulation cycle for kernel 8 is = 365000
Simulation cycle for kernel 8 is = 370000
Simulation cycle for kernel 8 is = 375000
Simulation cycle for kernel 8 is = 380000
Simulation cycle for kernel 8 is = 385000
Simulation cycle for kernel 8 is = 390000
Simulation cycle for kernel 8 is = 395000
Simulation cycle for kernel 8 is = 400000
Simulation cycle for kernel 8 is = 405000
Simulation cycle for kernel 8 is = 410000
Simulation cycle for kernel 8 is = 415000
Simulation cycle for kernel 8 is = 420000
Simulation cycle for kernel 8 is = 425000
Simulation cycle for kernel 8 is = 430000
Simulation cycle for kernel 8 is = 435000
Simulation cycle for kernel 8 is = 440000
Simulation cycle for kernel 8 is = 445000
Simulation cycle for kernel 8 is = 450000
Simulation cycle for kernel 8 is = 455000
Simulation cycle for kernel 8 is = 460000
Simulation cycle for kernel 8 is = 465000
Simulation cycle for kernel 8 is = 470000
Simulation cycle for kernel 8 is = 475000
Simulation cycle for kernel 8 is = 480000
Simulation cycle for kernel 8 is = 485000
Simulation cycle for kernel 8 is = 490000
Simulation cycle for kernel 8 is = 495000
Simulation cycle for kernel 8 is = 500000
Simulation cycle for kernel 8 is = 505000
Simulation cycle for kernel 8 is = 510000
Simulation cycle for kernel 8 is = 515000
Simulation cycle for kernel 8 is = 520000
Simulation cycle for kernel 8 is = 525000
Simulation cycle for kernel 8 is = 530000
Simulation cycle for kernel 8 is = 535000
Simulation cycle for kernel 8 is = 540000
Simulation cycle for kernel 8 is = 545000
Simulation cycle for kernel 8 is = 550000
Simulation cycle for kernel 8 is = 555000
Simulation cycle for kernel 8 is = 560000
Simulation cycle for kernel 8 is = 565000
Simulation cycle for kernel 8 is = 570000
Simulation cycle for kernel 8 is = 575000
Simulation cycle for kernel 8 is = 580000
Simulation cycle for kernel 8 is = 585000
Simulation cycle for kernel 8 is = 590000
Simulation cycle for kernel 8 is = 595000
Simulation cycle for kernel 8 is = 600000
Simulation cycle for kernel 8 is = 605000
Simulation cycle for kernel 8 is = 610000
Simulation cycle for kernel 8 is = 615000
Simulation cycle for kernel 8 is = 620000
Simulation cycle for kernel 8 is = 625000
Simulation cycle for kernel 8 is = 630000
Simulation cycle for kernel 8 is = 635000
Simulation cycle for kernel 8 is = 640000
Simulation cycle for kernel 8 is = 645000
Simulation cycle for kernel 8 is = 650000
Simulation cycle for kernel 8 is = 655000
Simulation cycle for kernel 8 is = 660000
Simulation cycle for kernel 8 is = 665000
Simulation cycle for kernel 8 is = 670000
Simulation cycle for kernel 8 is = 675000
Simulation cycle for kernel 8 is = 680000
Simulation cycle for kernel 8 is = 685000
Simulation cycle for kernel 8 is = 690000
Simulation cycle for kernel 8 is = 695000
Simulation cycle for kernel 8 is = 700000
Simulation cycle for kernel 8 is = 705000
Simulation cycle for kernel 8 is = 710000
Simulation cycle for kernel 8 is = 715000
Simulation cycle for kernel 8 is = 720000
Simulation cycle for kernel 8 is = 725000
Simulation cycle for kernel 8 is = 730000
Simulation cycle for kernel 8 is = 735000
Simulation cycle for kernel 8 is = 740000
Simulation cycle for kernel 8 is = 745000
Simulation cycle for kernel 8 is = 750000
Simulation cycle for kernel 8 is = 755000
Simulation cycle for kernel 8 is = 760000
Simulation cycle for kernel 8 is = 765000
Simulation cycle for kernel 8 is = 770000
Simulation cycle for kernel 8 is = 775000
Simulation cycle for kernel 8 is = 780000
Simulation cycle for kernel 8 is = 785000
Simulation cycle for kernel 8 is = 790000
Simulation cycle for kernel 8 is = 795000
Simulation cycle for kernel 8 is = 800000
Simulation cycle for kernel 8 is = 805000
Simulation cycle for kernel 8 is = 810000
Simulation cycle for kernel 8 is = 815000
Simulation cycle for kernel 8 is = 820000
Simulation cycle for kernel 8 is = 825000
Simulation cycle for kernel 8 is = 830000
Simulation cycle for kernel 8 is = 835000
Simulation cycle for kernel 8 is = 840000
Simulation cycle for kernel 8 is = 845000
Simulation cycle for kernel 8 is = 850000
Simulation cycle for kernel 8 is = 855000
Simulation cycle for kernel 8 is = 860000
Simulation cycle for kernel 8 is = 865000
Simulation cycle for kernel 8 is = 870000
Simulation cycle for kernel 8 is = 875000
Simulation cycle for kernel 8 is = 880000
Simulation cycle for kernel 8 is = 885000
Simulation cycle for kernel 8 is = 890000
Simulation cycle for kernel 8 is = 895000
Simulation cycle for kernel 8 is = 900000
Simulation cycle for kernel 8 is = 905000
Simulation cycle for kernel 8 is = 910000
Simulation cycle for kernel 8 is = 915000
Simulation cycle for kernel 8 is = 920000
Simulation cycle for kernel 8 is = 925000
Simulation cycle for kernel 8 is = 930000
Simulation cycle for kernel 8 is = 935000
Simulation cycle for kernel 8 is = 940000
Destroy streams for kernel 9: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 943393
gpu_sim_insn = 1188529317
gpu_ipc =    1259.8453
gpu_tot_sim_cycle = 8493686
gpu_tot_sim_insn = 10696763853
gpu_tot_ipc =    1259.3783
gpu_tot_issued_cta = 28854
gpu_occupancy = 99.0311% 
gpu_tot_occupancy = 98.9500% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6311
partiton_level_parallism_total  =       4.6209
partiton_level_parallism_util =       4.7132
partiton_level_parallism_util_total  =       4.6946
L2_BW  =     202.2875 GB/Sec
L2_BW_total  =     201.8406 GB/Sec
gpu_total_sim_rate=84979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1634106, Miss = 1312093, Miss_rate = 0.803, Pending_hits = 315335, Reservation_fails = 86441
	L1D_cache_core[1]: Access = 1646498, Miss = 1321384, Miss_rate = 0.803, Pending_hits = 319479, Reservation_fails = 91413
	L1D_cache_core[2]: Access = 1632653, Miss = 1310942, Miss_rate = 0.803, Pending_hits = 315815, Reservation_fails = 93930
	L1D_cache_core[3]: Access = 1632590, Miss = 1301778, Miss_rate = 0.797, Pending_hits = 323424, Reservation_fails = 89494
	L1D_cache_core[4]: Access = 1636508, Miss = 1308247, Miss_rate = 0.799, Pending_hits = 321328, Reservation_fails = 84950
	L1D_cache_core[5]: Access = 1618831, Miss = 1288840, Miss_rate = 0.796, Pending_hits = 323662, Reservation_fails = 88478
	L1D_cache_core[6]: Access = 1636468, Miss = 1313633, Miss_rate = 0.803, Pending_hits = 317342, Reservation_fails = 94382
	L1D_cache_core[7]: Access = 1635878, Miss = 1295328, Miss_rate = 0.792, Pending_hits = 328122, Reservation_fails = 85259
	L1D_cache_core[8]: Access = 1639476, Miss = 1307720, Miss_rate = 0.798, Pending_hits = 325477, Reservation_fails = 88153
	L1D_cache_core[9]: Access = 1642808, Miss = 1315490, Miss_rate = 0.801, Pending_hits = 320259, Reservation_fails = 91439
	L1D_cache_core[10]: Access = 1632717, Miss = 1296432, Miss_rate = 0.794, Pending_hits = 329505, Reservation_fails = 86660
	L1D_cache_core[11]: Access = 1629255, Miss = 1293593, Miss_rate = 0.794, Pending_hits = 326563, Reservation_fails = 95163
	L1D_cache_core[12]: Access = 1634801, Miss = 1298110, Miss_rate = 0.794, Pending_hits = 330056, Reservation_fails = 91148
	L1D_cache_core[13]: Access = 1622299, Miss = 1284682, Miss_rate = 0.792, Pending_hits = 324553, Reservation_fails = 90536
	L1D_cache_core[14]: Access = 1634467, Miss = 1306569, Miss_rate = 0.799, Pending_hits = 321320, Reservation_fails = 90608
	L1D_cache_core[15]: Access = 1637757, Miss = 1311759, Miss_rate = 0.801, Pending_hits = 319738, Reservation_fails = 86358
	L1D_cache_core[16]: Access = 1639631, Miss = 1310730, Miss_rate = 0.799, Pending_hits = 321281, Reservation_fails = 89098
	L1D_cache_core[17]: Access = 1636094, Miss = 1306073, Miss_rate = 0.798, Pending_hits = 323262, Reservation_fails = 90198
	L1D_cache_core[18]: Access = 1629695, Miss = 1300896, Miss_rate = 0.798, Pending_hits = 320844, Reservation_fails = 94472
	L1D_cache_core[19]: Access = 1617364, Miss = 1280003, Miss_rate = 0.791, Pending_hits = 329727, Reservation_fails = 92315
	L1D_cache_core[20]: Access = 1629678, Miss = 1299770, Miss_rate = 0.798, Pending_hits = 323925, Reservation_fails = 91803
	L1D_cache_core[21]: Access = 1624340, Miss = 1294729, Miss_rate = 0.797, Pending_hits = 322383, Reservation_fails = 90856
	L1D_cache_core[22]: Access = 1629825, Miss = 1294851, Miss_rate = 0.794, Pending_hits = 325941, Reservation_fails = 87712
	L1D_cache_core[23]: Access = 1641101, Miss = 1311599, Miss_rate = 0.799, Pending_hits = 322780, Reservation_fails = 96319
	L1D_cache_core[24]: Access = 1640895, Miss = 1316128, Miss_rate = 0.802, Pending_hits = 318907, Reservation_fails = 88072
	L1D_cache_core[25]: Access = 1630980, Miss = 1302297, Miss_rate = 0.798, Pending_hits = 322491, Reservation_fails = 90027
	L1D_cache_core[26]: Access = 1631014, Miss = 1295391, Miss_rate = 0.794, Pending_hits = 325319, Reservation_fails = 89153
	L1D_cache_core[27]: Access = 1631046, Miss = 1301981, Miss_rate = 0.798, Pending_hits = 322324, Reservation_fails = 93411
	L1D_cache_core[28]: Access = 1641470, Miss = 1311858, Miss_rate = 0.799, Pending_hits = 321661, Reservation_fails = 94217
	L1D_cache_core[29]: Access = 1637842, Miss = 1310400, Miss_rate = 0.800, Pending_hits = 321716, Reservation_fails = 89499
	L1D_total_cache_accesses = 49008087
	L1D_total_cache_misses = 39103306
	L1D_total_cache_miss_rate = 0.7979
	L1D_total_cache_pending_hits = 9684539
	L1D_total_cache_reservation_fails = 2711564
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9684539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10682982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2668796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27844277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9684539
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 164402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 411645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48286926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 721161

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2668796
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 42768
ctas_completed 28854, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
351452, 412110, 412110, 412110, 412110, 412110, 412110, 351860, 350400, 410400, 410400, 410400, 410400, 410400, 410400, 350400, 351860, 412110, 412110, 412110, 412110, 412110, 412110, 351860, 350400, 410400, 410400, 410400, 410400, 410400, 410400, 350400, 
gpgpu_n_tot_thrd_icount = 12168470016
gpgpu_n_tot_w_icount = 380264688
gpgpu_n_stall_shd_mem = 8291867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38527259
gpgpu_n_mem_write_global = 721161
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 303050565
gpgpu_n_store_insn = 4500000
gpgpu_n_shmem_insn = 1776882240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51706368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1885
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8289982
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31482279	W0_Idle:417153	W0_Scoreboard:596733288	W1:749970	W2:753408	W3:749853	W4:749853	W5:749853	W6:755775	W7:749853	W8:749853	W9:749853	W10:749853	W11:749853	W12:749853	W13:749853	W14:1678815	W15:1499823	W16:1499823	W17:1499823	W18:1499823	W19:1499823	W20:1499823	W21:1499823	W22:1499823	W23:1499823	W24:1499823	W25:1499823	W26:1499823	W27:1499823	W28:1499823	W29:1499823	W30:1499823	W31:1499823	W32:343331199
single_issue_nums: WS0:91457586	WS1:98674758	WS2:98674758	WS3:91457586	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 308218072 {8:38527259,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28846440 {40:721161,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1541090360 {40:38527259,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5769288 {8:721161,}
maxmflatency = 752 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 90 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:9743032 	1230290 	1505730 	2906513 	8969515 	3810369 	677950 	13982 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5250740 	33983085 	14595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38812234 	421112 	15074 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30494355 	6392502 	1967353 	371228 	22895 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	8448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8636      8531      8769      8911      8753      8673      8773      8689      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8756      8740      8908      8897      8684      8627      8609      8639      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8530      8506      8973      8966      8701      8655      8651      8808      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8758      8558      9036      9037      8654      8598      8803      8771      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8756      8741      9003      8941      8683      8674      8794      8911      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8797      8744      8936      8946      8681      8655      8650      8509      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8635      8628      8962      8901      8653      8661      8594      8605      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8628      8553      8856      8732      8776      8786      8426      8441      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8707      8592      8742      8753      8788      8695      8782      8780      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8801      8649      8805      8786      8724      8695      8852      8684      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8644      8543      8816      8763      8690      8850      8759      8793      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8674      8497      8802      8790      8708      8645      8827      9019      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.975630  5.981209  5.947622  5.949111  5.938071  5.979269  5.906971  5.949776  5.923210  5.923517  5.981527  5.957296  5.920749  5.935137  5.959455  5.915895 
dram[1]:  5.958297  5.960540  5.969225  5.944282  5.970562  5.988561  5.926804  5.974582  5.936981  5.954981  5.934935  5.920161  5.944809  5.941176  5.925207  5.962264 
dram[2]:  5.960928  5.967864  5.905256  5.963390  5.955886  5.949123  5.937478  5.965262  5.936742  5.948573  5.959265  5.951545  5.943990  5.962189  5.936265  5.918561 
dram[3]:  5.946687  5.944208  5.939139  5.972521  5.947508  5.946929  5.928134  5.942910  5.933446  5.937599  5.942721  5.954185  5.922980  5.966612  5.902181  5.930969 
dram[4]:  5.940629  5.948400  5.921638  5.907873  5.971430  5.945990  5.929784  5.957378  5.904275  5.942856  5.936658  5.949707  5.942028  5.986176  5.938130  5.989589 
dram[5]:  5.944258  5.940972  5.909134  5.948433  5.924281  5.955461  5.964745  5.949749  5.919798  5.951677  5.925880  5.939121  5.937957  5.985423  5.955946  5.968175 
dram[6]:  5.931301  5.935165  5.923486  5.939496  5.930311  5.924080  5.887683  5.907282  5.918120  5.925313  5.938572  5.911853  5.974403  5.955693  5.953194  5.962091 
dram[7]:  5.957158  5.952455  5.947445  5.941004  5.946148  5.940195  5.927272  5.948592  5.879731  5.909692  5.910386  5.905829  5.952157  5.916529  5.939427  5.950058 
dram[8]:  5.935517  5.973971  5.951193  5.955554  5.922082  5.983003  5.923990  5.946573  5.899780  5.895300  5.905895  5.937811  5.917369  5.905975  5.913776  5.934423 
dram[9]:  5.954840  5.965252  5.967649  5.976351  5.959830  5.981969  5.938970  5.977885  5.946733  5.929688  5.922949  5.958907  5.902499  5.930678  5.922516  5.926861 
dram[10]:  5.921758  5.943408  5.960200  5.945534  5.969490  5.966677  5.960922  5.950449  5.913162  5.932689  5.976967  5.991466  5.926157  5.953475  5.922546  5.982043 
dram[11]:  5.947312  5.980776  5.954848  5.950289  5.940628  5.950034  5.947073  5.941900  5.930147  5.940700  5.962451  5.967071  5.931352  5.949157  5.946995  5.986929 
average row locality = 28857460/4855306 = 5.943490
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    149784    149791    149596    149592    149531    149545    149512    149494    149540    149530    149524    149523    149522    149531    149516    149471 
dram[1]:    149817    149826    149575    149575    149565    149527    149483    149481    149545    149548    149511    149510    149544    149571    149500    149551 
dram[2]:    149806    149832    149592    149605    149547    149537    149516    149539    149533    149535    149525    149497    149553    149554    149531    149515 
dram[3]:    149809    149770    149635    149662    149520    149547    149493    149493    149503    149525    149512    149516    149549    149576    149477    149480 
dram[4]:    149816    149781    149636    149635    149557    149553    149517    149537    149532    149557    149519    149522    149545    149542    149501    149449 
dram[5]:    149801    149795    149608    149561    149579    149572    149520    149529    149560    149542    149507    149516    149543    149566    149499    149509 
dram[6]:    149799    149814    149523    149549    149560    149568    149516    149514    149547    149540    149514    149512    149594    149564    149507    149493 
dram[7]:    149818    149836    149542    149605    149557    149561    149483    149476    149513    149528    149522    149542    149570    149552    149516    149529 
dram[8]:    149817    149788    149601    149598    149541    149585    149542    149538    149512    149563    149461    149471    149526    149532    149500    149520 
dram[9]:    149812    149783    149593    149621    149575    149565    149530    149570    149548    149562    149486    149510    149479    149514    149568    149536 
dram[10]:    149839    149825    149608    149571    149544    149509    149531    149511    149563    149555    149529    149516    149518    149514    149551    149535 
dram[11]:    149805    149804    149604    149596    149566    149560    149509    149515    149544    149550    149498    149501    149537    149524    149529    149532 
total dram reads = 28717825
bank skew: 149839/149449 = 1.00
chip skew: 2393252/2393002 = 1.00
number of total write accesses:
dram[0]:      3088      3072      2992      2992      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[1]:      3092      3092      2992      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[2]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[3]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[4]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[5]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2864      2816      2816 
dram[6]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[7]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[8]:      3092      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[9]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[10]:      3100      3100      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[11]:      3100      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
total dram writes = 558540
bank skew: 3100/2816 = 1.10
chip skew: 46560/46536 = 1.00
average mf latency per bank:
dram[0]:        465       465       465       467       465       465       466       466       465       465       464       465       465       465       466       466
dram[1]:        465       466       466       467       464       465       465       465       465       466       465       466       465       465       465       465
dram[2]:        465       465       466       466       465       466       465       465       465       465       465       465       465       465       465       466
dram[3]:        465       466       466       466       465       465       465       465       465       465       465       465       465       465       466       466
dram[4]:        466       466       466       466       465       465       465       465       465       466       465       465       465       465       465       465
dram[5]:        465       465       466       466       465       466       465       466       465       465       465       465       465       465       465       466
dram[6]:        465       466       466       466       465       465       465       466       465       466       465       465       465       465       465       465
dram[7]:        465       465       466       467       465       465       465       465       465       466       465       465       464       465       465       465
dram[8]:        465       465       466       466       465       465       465       465       465       466       466       466       465       466       465       465
dram[9]:        465       465       465       466       465       465       465       465       465       465       465       465       465       465       465       466
dram[10]:        465       466       465       466       464       465       464       464       465       465       465       465       465       465       465       465
dram[11]:        465       465       466       466       465       465       465       465       464       465       465       464       465       465       465       466
maximum mf latency per bank:
dram[0]:        698       704       634       635       620       641       546       558       529       597       531       597       607       611       523       533
dram[1]:        696       605       629       634       626       631       525       527       528       524       545       541       578       604       565       548
dram[2]:        586       752       632       628       630       648       577       571       538       555       528       552       588       594       547       542
dram[3]:        643       552       629       633       621       625       571       546       536       619       513       525       651       605       539       534
dram[4]:        732       750       643       642       626       631       514       531       540       563       544       561       603       539       525       526
dram[5]:        548       611       626       632       644       629       542       581       582       586       536       538       595       553       520       546
dram[6]:        548       556       629       627       615       623       563       587       533       531       540       569       558       546       536       581
dram[7]:        558       587       623       634       635       626       600       537       549       542       512       537       543       604       527       542
dram[8]:        573       560       638       641       616       624       523       538       560       573       545       566       550       608       531       540
dram[9]:        561       552       629       623       622       638       567       515       565       561       542       557       536       520       577       576
dram[10]:        555       556       624       633       637       616       552       515       552       550       540       539       543       586       528       531
dram[11]:        687       550       629       622       615       621       530       542       561       531       512       530       575       562       538       526

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18548775 n_act=404387 n_pre=404371 n_ref_event=4572360550251980812 n_req=2404640 n_rd=2393002 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.448
n_activity=19322373 dram_eff=0.505
bk0: 149784a 19476777i bk1: 149791a 19494216i bk2: 149596a 19477905i bk3: 149592a 19482163i bk4: 149531a 19489390i bk5: 149545a 19503214i bk6: 149512a 19476261i bk7: 149494a 19493578i bk8: 149540a 19477194i bk9: 149530a 19486066i bk10: 149524a 19494084i bk11: 149523a 19498319i bk12: 149522a 19474636i bk13: 149531a 19489981i bk14: 149516a 19484684i bk15: 149471a 19489925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831832
Row_Buffer_Locality_read = 0.833818
Row_Buffer_Locality_write = 0.423440
Bank_Level_Parallism = 2.269320
Bank_Level_Parallism_Col = 1.842048
Bank_Level_Parallism_Ready = 1.241691
write_to_read_ratio_blp_rw_average = 0.030090
GrpLevelPara = 1.711136 

BW Util details:
bwutil = 0.447999 
total_CMD = 21781775 
util_bw = 9758216 
Wasted_Col = 5499237 
Wasted_Row = 2240077 
Idle = 4284245 

BW Util Bottlenecks: 
RCDc_limit = 5448430 
RCDWRc_limit = 42247 
WTRc_limit = 244677 
RTWc_limit = 286284 
CCDLc_limit = 1844895 
rwq = 0 
CCDLc_limit_alone = 1812137 
WTRc_limit_alone = 234076 
RTWc_limit_alone = 264127 

Commands details: 
total_CMD = 21781775 
n_nop = 18548775 
Read = 2393002 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 404387 
n_pre = 404371 
n_ref = 4572360550251980812 
n_req = 2404640 
total_req = 2439554 

Dual Bus Interface Util: 
issued_total_row = 808758 
issued_total_col = 2439554 
Row_Bus_Util =  0.037130 
CoL_Bus_Util = 0.112000 
Either_Row_CoL_Bus_Util = 0.148427 
Issued_on_Two_Bus_Simul_Util = 0.000703 
issued_two_Eff = 0.004736 
queue_avg = 4.473786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.47379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18549147 n_act=404114 n_pre=404098 n_ref_event=0 n_req=2404769 n_rd=2393129 n_rd_L2_A=0 n_write=0 n_wr_bk=46560 bw_util=0.448
n_activity=19320695 dram_eff=0.5051
bk0: 149817a 19475109i bk1: 149826a 19482246i bk2: 149575a 19479193i bk3: 149575a 19484916i bk4: 149565a 19493543i bk5: 149527a 19495717i bk6: 149483a 19472032i bk7: 149481a 19493572i bk8: 149545a 19482339i bk9: 149548a 19493188i bk10: 149511a 19476429i bk11: 149510a 19485584i bk12: 149544a 19486653i bk13: 149571a 19494053i bk14: 149500a 19476922i bk15: 149551a 19498948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831955
Row_Buffer_Locality_read = 0.833915
Row_Buffer_Locality_write = 0.429038
Bank_Level_Parallism = 2.270513
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.242844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448024 
total_CMD = 21781775 
util_bw = 9758756 
Wasted_Col = 5495018 
Wasted_Row = 2243699 
Idle = 4284302 

BW Util Bottlenecks: 
RCDc_limit = 5443514 
RCDWRc_limit = 41329 
WTRc_limit = 245510 
RTWc_limit = 290327 
CCDLc_limit = 1845604 
rwq = 0 
CCDLc_limit_alone = 1813245 
WTRc_limit_alone = 234634 
RTWc_limit_alone = 268844 

Commands details: 
total_CMD = 21781775 
n_nop = 18549147 
Read = 2393129 
Write = 0 
L2_Alloc = 0 
L2_WB = 46560 
n_act = 404114 
n_pre = 404098 
n_ref = 0 
n_req = 2404769 
total_req = 2439689 

Dual Bus Interface Util: 
issued_total_row = 808212 
issued_total_col = 2439689 
Row_Bus_Util =  0.037105 
CoL_Bus_Util = 0.112006 
Either_Row_CoL_Bus_Util = 0.148410 
Issued_on_Two_Bus_Simul_Util = 0.000701 
issued_two_Eff = 0.004725 
queue_avg = 4.490276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49028
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18548655 n_act=404344 n_pre=404328 n_ref_event=0 n_req=2404853 n_rd=2393217 n_rd_L2_A=0 n_write=0 n_wr_bk=46544 bw_util=0.448
n_activity=19335040 dram_eff=0.5047
bk0: 149806a 19477046i bk1: 149832a 19487495i bk2: 149592a 19463820i bk3: 149605a 19494619i bk4: 149547a 19485760i bk5: 149537a 19490035i bk6: 149516a 19472675i bk7: 149539a 19488861i bk8: 149533a 19480893i bk9: 149535a 19489621i bk10: 149525a 19485022i bk11: 149497a 19498767i bk12: 149553a 19484751i bk13: 149554a 19499947i bk14: 149531a 19485875i bk15: 149515a 19491846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831865
Row_Buffer_Locality_read = 0.833858
Row_Buffer_Locality_write = 0.421966
Bank_Level_Parallism = 2.268701
Bank_Level_Parallism_Col = 1.836514
Bank_Level_Parallism_Ready = 1.243619
write_to_read_ratio_blp_rw_average = 0.030079
GrpLevelPara = 1.709436 

BW Util details:
bwutil = 0.448037 
total_CMD = 21781775 
util_bw = 9759044 
Wasted_Col = 5509874 
Wasted_Row = 2238661 
Idle = 4274196 

BW Util Bottlenecks: 
RCDc_limit = 5448963 
RCDWRc_limit = 41672 
WTRc_limit = 249012 
RTWc_limit = 286255 
CCDLc_limit = 1853629 
rwq = 0 
CCDLc_limit_alone = 1820238 
WTRc_limit_alone = 237513 
RTWc_limit_alone = 264363 

Commands details: 
total_CMD = 21781775 
n_nop = 18548655 
Read = 2393217 
Write = 0 
L2_Alloc = 0 
L2_WB = 46544 
n_act = 404344 
n_pre = 404328 
n_ref = 0 
n_req = 2404853 
total_req = 2439761 

Dual Bus Interface Util: 
issued_total_row = 808672 
issued_total_col = 2439761 
Row_Bus_Util =  0.037126 
CoL_Bus_Util = 0.112009 
Either_Row_CoL_Bus_Util = 0.148432 
Issued_on_Two_Bus_Simul_Util = 0.000703 
issued_two_Eff = 0.004736 
queue_avg = 4.506959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18547657 n_act=404759 n_pre=404743 n_ref_event=0 n_req=2404703 n_rd=2393067 n_rd_L2_A=0 n_write=0 n_wr_bk=46544 bw_util=0.448
n_activity=19343965 dram_eff=0.5045
bk0: 149809a 19474907i bk1: 149770a 19487073i bk2: 149635a 19479526i bk3: 149662a 19503560i bk4: 149520a 19482426i bk5: 149547a 19491939i bk6: 149493a 19473462i bk7: 149493a 19489946i bk8: 149503a 19478288i bk9: 149525a 19487475i bk10: 149512a 19480098i bk11: 149516a 19494690i bk12: 149549a 19477034i bk13: 149576a 19496978i bk14: 149477a 19474050i bk15: 149480a 19491461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831682
Row_Buffer_Locality_read = 0.833668
Row_Buffer_Locality_write = 0.423169
Bank_Level_Parallism = 2.268023
Bank_Level_Parallism_Col = 1.835571
Bank_Level_Parallism_Ready = 1.240468
write_to_read_ratio_blp_rw_average = 0.030458
GrpLevelPara = 1.708809 

BW Util details:
bwutil = 0.448010 
total_CMD = 21781775 
util_bw = 9758444 
Wasted_Col = 5516275 
Wasted_Row = 2244712 
Idle = 4262344 

BW Util Bottlenecks: 
RCDc_limit = 5457282 
RCDWRc_limit = 42293 
WTRc_limit = 249473 
RTWc_limit = 291192 
CCDLc_limit = 1853211 
rwq = 0 
CCDLc_limit_alone = 1819521 
WTRc_limit_alone = 238234 
RTWc_limit_alone = 268741 

Commands details: 
total_CMD = 21781775 
n_nop = 18547657 
Read = 2393067 
Write = 0 
L2_Alloc = 0 
L2_WB = 46544 
n_act = 404759 
n_pre = 404743 
n_ref = 0 
n_req = 2404703 
total_req = 2439611 

Dual Bus Interface Util: 
issued_total_row = 809502 
issued_total_col = 2439611 
Row_Bus_Util =  0.037164 
CoL_Bus_Util = 0.112002 
Either_Row_CoL_Bus_Util = 0.148478 
Issued_on_Two_Bus_Simul_Util = 0.000688 
issued_two_Eff = 0.004637 
queue_avg = 4.499366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49937
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18548084 n_act=404556 n_pre=404540 n_ref_event=0 n_req=2404835 n_rd=2393199 n_rd_L2_A=0 n_write=0 n_wr_bk=46544 bw_util=0.448
n_activity=19322472 dram_eff=0.5051
bk0: 149816a 19468456i bk1: 149781a 19476093i bk2: 149636a 19467927i bk3: 149635a 19480485i bk4: 149557a 19486951i bk5: 149553a 19490988i bk6: 149517a 19480582i bk7: 149537a 19495805i bk8: 149532a 19471081i bk9: 149557a 19490134i bk10: 149519a 19473451i bk11: 149522a 19489741i bk12: 149545a 19481033i bk13: 149542a 19499271i bk14: 149501a 19483341i bk15: 149449a 19504003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831776
Row_Buffer_Locality_read = 0.833759
Row_Buffer_Locality_write = 0.423771
Bank_Level_Parallism = 2.272083
Bank_Level_Parallism_Col = 1.838857
Bank_Level_Parallism_Ready = 1.243672
write_to_read_ratio_blp_rw_average = 0.030408
GrpLevelPara = 1.710984 

BW Util details:
bwutil = 0.448034 
total_CMD = 21781775 
util_bw = 9758972 
Wasted_Col = 5503745 
Wasted_Row = 2236316 
Idle = 4282742 

BW Util Bottlenecks: 
RCDc_limit = 5448288 
RCDWRc_limit = 41927 
WTRc_limit = 252203 
RTWc_limit = 292339 
CCDLc_limit = 1850290 
rwq = 0 
CCDLc_limit_alone = 1815697 
WTRc_limit_alone = 240390 
RTWc_limit_alone = 269559 

Commands details: 
total_CMD = 21781775 
n_nop = 18548084 
Read = 2393199 
Write = 0 
L2_Alloc = 0 
L2_WB = 46544 
n_act = 404556 
n_pre = 404540 
n_ref = 0 
n_req = 2404835 
total_req = 2439743 

Dual Bus Interface Util: 
issued_total_row = 809096 
issued_total_col = 2439743 
Row_Bus_Util =  0.037146 
CoL_Bus_Util = 0.112008 
Either_Row_CoL_Bus_Util = 0.148459 
Issued_on_Two_Bus_Simul_Util = 0.000695 
issued_two_Eff = 0.004684 
queue_avg = 4.504434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18548079 n_act=404519 n_pre=404503 n_ref_event=0 n_req=2404842 n_rd=2393207 n_rd_L2_A=0 n_write=0 n_wr_bk=46540 bw_util=0.448
n_activity=19308354 dram_eff=0.5054
bk0: 149801a 19467070i bk1: 149795a 19481460i bk2: 149608a 19467466i bk3: 149561a 19489682i bk4: 149579a 19478279i bk5: 149572a 19497155i bk6: 149520a 19488748i bk7: 149529a 19491521i bk8: 149560a 19472637i bk9: 149542a 19492033i bk10: 149507a 19470714i bk11: 149516a 19487881i bk12: 149543a 19477830i bk13: 149566a 19496494i bk14: 149499a 19485233i bk15: 149509a 19495325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831791
Row_Buffer_Locality_read = 0.833749
Row_Buffer_Locality_write = 0.429136
Bank_Level_Parallism = 2.273039
Bank_Level_Parallism_Col = 1.839099
Bank_Level_Parallism_Ready = 1.242110
write_to_read_ratio_blp_rw_average = 0.030338
GrpLevelPara = 1.711923 

BW Util details:
bwutil = 0.448035 
total_CMD = 21781775 
util_bw = 9758988 
Wasted_Col = 5503112 
Wasted_Row = 2228706 
Idle = 4290969 

BW Util Bottlenecks: 
RCDc_limit = 5449956 
RCDWRc_limit = 41341 
WTRc_limit = 252886 
RTWc_limit = 292670 
CCDLc_limit = 1850039 
rwq = 0 
CCDLc_limit_alone = 1815664 
WTRc_limit_alone = 241024 
RTWc_limit_alone = 270157 

Commands details: 
total_CMD = 21781775 
n_nop = 18548079 
Read = 2393207 
Write = 0 
L2_Alloc = 0 
L2_WB = 46540 
n_act = 404519 
n_pre = 404503 
n_ref = 0 
n_req = 2404842 
total_req = 2439747 

Dual Bus Interface Util: 
issued_total_row = 809022 
issued_total_col = 2439747 
Row_Bus_Util =  0.037142 
CoL_Bus_Util = 0.112009 
Either_Row_CoL_Bus_Util = 0.148459 
Issued_on_Two_Bus_Simul_Util = 0.000692 
issued_two_Eff = 0.004661 
queue_avg = 4.505227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50523
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18546567 n_act=405369 n_pre=405353 n_ref_event=0 n_req=2404748 n_rd=2393114 n_rd_L2_A=0 n_write=0 n_wr_bk=46536 bw_util=0.448
n_activity=19329402 dram_eff=0.5049
bk0: 149799a 19470685i bk1: 149814a 19475264i bk2: 149523a 19475021i bk3: 149549a 19483941i bk4: 149560a 19477206i bk5: 149568a 19484216i bk6: 149516a 19466779i bk7: 149514a 19482580i bk8: 149547a 19472779i bk9: 149540a 19482008i bk10: 149514a 19477584i bk11: 149512a 19482415i bk12: 149594a 19484058i bk13: 149564a 19491910i bk14: 149507a 19477047i bk15: 149493a 19495290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831431
Row_Buffer_Locality_read = 0.833398
Row_Buffer_Locality_write = 0.426852
Bank_Level_Parallism = 2.273293
Bank_Level_Parallism_Col = 1.840051
Bank_Level_Parallism_Ready = 1.243922
write_to_read_ratio_blp_rw_average = 0.030397
GrpLevelPara = 1.712741 

BW Util details:
bwutil = 0.448017 
total_CMD = 21781775 
util_bw = 9758600 
Wasted_Col = 5512174 
Wasted_Row = 2242854 
Idle = 4268147 

BW Util Bottlenecks: 
RCDc_limit = 5463474 
RCDWRc_limit = 40940 
WTRc_limit = 248061 
RTWc_limit = 292221 
CCDLc_limit = 1846639 
rwq = 0 
CCDLc_limit_alone = 1812773 
WTRc_limit_alone = 237108 
RTWc_limit_alone = 269308 

Commands details: 
total_CMD = 21781775 
n_nop = 18546567 
Read = 2393114 
Write = 0 
L2_Alloc = 0 
L2_WB = 46536 
n_act = 405369 
n_pre = 405353 
n_ref = 0 
n_req = 2404748 
total_req = 2439650 

Dual Bus Interface Util: 
issued_total_row = 810722 
issued_total_col = 2439650 
Row_Bus_Util =  0.037220 
CoL_Bus_Util = 0.112004 
Either_Row_CoL_Bus_Util = 0.148528 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.004687 
queue_avg = 4.511879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.51188
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18546615 n_act=405349 n_pre=405333 n_ref_event=0 n_req=2404784 n_rd=2393150 n_rd_L2_A=0 n_write=0 n_wr_bk=46536 bw_util=0.448
n_activity=19335572 dram_eff=0.5047
bk0: 149818a 19471421i bk1: 149836a 19480681i bk2: 149542a 19472274i bk3: 149605a 19480869i bk4: 149557a 19483379i bk5: 149561a 19491852i bk6: 149483a 19472796i bk7: 149476a 19493621i bk8: 149513a 19463880i bk9: 149528a 19488158i bk10: 149522a 19470263i bk11: 149542a 19479405i bk12: 149570a 19480717i bk13: 149552a 19478117i bk14: 149516a 19478253i bk15: 149529a 19492932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831442
Row_Buffer_Locality_read = 0.833412
Row_Buffer_Locality_write = 0.426251
Bank_Level_Parallism = 2.272661
Bank_Level_Parallism_Col = 1.840075
Bank_Level_Parallism_Ready = 1.243491
write_to_read_ratio_blp_rw_average = 0.030651
GrpLevelPara = 1.712153 

BW Util details:
bwutil = 0.448023 
total_CMD = 21781775 
util_bw = 9758744 
Wasted_Col = 5512479 
Wasted_Row = 2245826 
Idle = 4264726 

BW Util Bottlenecks: 
RCDc_limit = 5459718 
RCDWRc_limit = 41896 
WTRc_limit = 248392 
RTWc_limit = 292309 
CCDLc_limit = 1847804 
rwq = 0 
CCDLc_limit_alone = 1813569 
WTRc_limit_alone = 237119 
RTWc_limit_alone = 269347 

Commands details: 
total_CMD = 21781775 
n_nop = 18546615 
Read = 2393150 
Write = 0 
L2_Alloc = 0 
L2_WB = 46536 
n_act = 405349 
n_pre = 405333 
n_ref = 0 
n_req = 2404784 
total_req = 2439686 

Dual Bus Interface Util: 
issued_total_row = 810682 
issued_total_col = 2439686 
Row_Bus_Util =  0.037218 
CoL_Bus_Util = 0.112006 
Either_Row_CoL_Bus_Util = 0.148526 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.004701 
queue_avg = 4.516781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51678
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18546606 n_act=405435 n_pre=405419 n_ref_event=0 n_req=2404730 n_rd=2393095 n_rd_L2_A=0 n_write=0 n_wr_bk=46540 bw_util=0.448
n_activity=19331584 dram_eff=0.5048
bk0: 149817a 19467098i bk1: 149788a 19491219i bk2: 149601a 19474250i bk3: 149598a 19486279i bk4: 149541a 19470297i bk5: 149585a 19496867i bk6: 149542a 19476493i bk7: 149538a 19492740i bk8: 149512a 19469699i bk9: 149563a 19477561i bk10: 149461a 19467054i bk11: 149471a 19492475i bk12: 149526a 19477759i bk13: 149532a 19483469i bk14: 149500a 19468215i bk15: 149520a 19482843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831403
Row_Buffer_Locality_read = 0.833399
Row_Buffer_Locality_write = 0.420885
Bank_Level_Parallism = 2.274817
Bank_Level_Parallism_Col = 1.841073
Bank_Level_Parallism_Ready = 1.244087
write_to_read_ratio_blp_rw_average = 0.030427
GrpLevelPara = 1.713326 

BW Util details:
bwutil = 0.448014 
total_CMD = 21781775 
util_bw = 9758540 
Wasted_Col = 5507320 
Wasted_Row = 2239745 
Idle = 4276170 

BW Util Bottlenecks: 
RCDc_limit = 5454756 
RCDWRc_limit = 42021 
WTRc_limit = 250303 
RTWc_limit = 291158 
CCDLc_limit = 1846462 
rwq = 0 
CCDLc_limit_alone = 1811420 
WTRc_limit_alone = 238609 
RTWc_limit_alone = 267810 

Commands details: 
total_CMD = 21781775 
n_nop = 18546606 
Read = 2393095 
Write = 0 
L2_Alloc = 0 
L2_WB = 46540 
n_act = 405435 
n_pre = 405419 
n_ref = 0 
n_req = 2404730 
total_req = 2439635 

Dual Bus Interface Util: 
issued_total_row = 810854 
issued_total_col = 2439635 
Row_Bus_Util =  0.037226 
CoL_Bus_Util = 0.112003 
Either_Row_CoL_Bus_Util = 0.148526 
Issued_on_Two_Bus_Simul_Util = 0.000703 
issued_two_Eff = 0.004735 
queue_avg = 4.519373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51937
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18548117 n_act=404347 n_pre=404331 n_ref_event=0 n_req=2404888 n_rd=2393252 n_rd_L2_A=0 n_write=0 n_wr_bk=46544 bw_util=0.448
n_activity=19328098 dram_eff=0.5049
bk0: 149812a 19471001i bk1: 149783a 19483451i bk2: 149593a 19480458i bk3: 149621a 19487004i bk4: 149575a 19481958i bk5: 149565a 19498492i bk6: 149530a 19487283i bk7: 149570a 19503187i bk8: 149548a 19485125i bk9: 149562a 19492269i bk10: 149486a 19479019i bk11: 149510a 19496035i bk12: 149479a 19476228i bk13: 149514a 19492465i bk14: 149568a 19479268i bk15: 149536a 19491312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831866
Row_Buffer_Locality_read = 0.833869
Row_Buffer_Locality_write = 0.419990
Bank_Level_Parallism = 2.269807
Bank_Level_Parallism_Col = 1.837911
Bank_Level_Parallism_Ready = 1.242059
write_to_read_ratio_blp_rw_average = 0.030450
GrpLevelPara = 1.710780 

BW Util details:
bwutil = 0.448044 
total_CMD = 21781775 
util_bw = 9759184 
Wasted_Col = 5501753 
Wasted_Row = 2237313 
Idle = 4283525 

BW Util Bottlenecks: 
RCDc_limit = 5443754 
RCDWRc_limit = 41568 
WTRc_limit = 246957 
RTWc_limit = 291495 
CCDLc_limit = 1849356 
rwq = 0 
CCDLc_limit_alone = 1815472 
WTRc_limit_alone = 235683 
RTWc_limit_alone = 268885 

Commands details: 
total_CMD = 21781775 
n_nop = 18548117 
Read = 2393252 
Write = 0 
L2_Alloc = 0 
L2_WB = 46544 
n_act = 404347 
n_pre = 404331 
n_ref = 0 
n_req = 2404888 
total_req = 2439796 

Dual Bus Interface Util: 
issued_total_row = 808678 
issued_total_col = 2439796 
Row_Bus_Util =  0.037126 
CoL_Bus_Util = 0.112011 
Either_Row_CoL_Bus_Util = 0.148457 
Issued_on_Two_Bus_Simul_Util = 0.000680 
issued_two_Eff = 0.004582 
queue_avg = 4.506473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50647
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18548740 n_act=404116 n_pre=404100 n_ref_event=0 n_req=2404857 n_rd=2393219 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.448
n_activity=19323414 dram_eff=0.505
bk0: 149839a 19465856i bk1: 149825a 19480179i bk2: 149608a 19480889i bk3: 149571a 19484602i bk4: 149544a 19491332i bk5: 149509a 19498899i bk6: 149531a 19489380i bk7: 149511a 19505782i bk8: 149563a 19473083i bk9: 149555a 19487980i bk10: 149529a 19489063i bk11: 149516a 19497790i bk12: 149518a 19477137i bk13: 149514a 19495543i bk14: 149551a 19472044i bk15: 149535a 19497252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831960
Row_Buffer_Locality_read = 0.833974
Row_Buffer_Locality_write = 0.417769
Bank_Level_Parallism = 2.270289
Bank_Level_Parallism_Col = 1.837458
Bank_Level_Parallism_Ready = 1.241943
write_to_read_ratio_blp_rw_average = 0.030570
GrpLevelPara = 1.710882 

BW Util details:
bwutil = 0.448039 
total_CMD = 21781775 
util_bw = 9759084 
Wasted_Col = 5501079 
Wasted_Row = 2232538 
Idle = 4289074 

BW Util Bottlenecks: 
RCDc_limit = 5438580 
RCDWRc_limit = 42452 
WTRc_limit = 251785 
RTWc_limit = 293050 
CCDLc_limit = 1851305 
rwq = 0 
CCDLc_limit_alone = 1817188 
WTRc_limit_alone = 240223 
RTWc_limit_alone = 270495 

Commands details: 
total_CMD = 21781775 
n_nop = 18548740 
Read = 2393219 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 404116 
n_pre = 404100 
n_ref = 0 
n_req = 2404857 
total_req = 2439771 

Dual Bus Interface Util: 
issued_total_row = 808216 
issued_total_col = 2439771 
Row_Bus_Util =  0.037105 
CoL_Bus_Util = 0.112010 
Either_Row_CoL_Bus_Util = 0.148428 
Issued_on_Two_Bus_Simul_Util = 0.000686 
issued_two_Eff = 0.004625 
queue_avg = 4.491096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4911
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21781775 n_nop=18548967 n_act=404059 n_pre=404043 n_ref_event=0 n_req=2404811 n_rd=2393174 n_rd_L2_A=0 n_write=0 n_wr_bk=46548 bw_util=0.448
n_activity=19326006 dram_eff=0.505
bk0: 149805a 19474528i bk1: 149804a 19494623i bk2: 149604a 19481407i bk3: 149596a 19487891i bk4: 149566a 19480518i bk5: 149560a 19495740i bk6: 149509a 19482143i bk7: 149515a 19487408i bk8: 149544a 19478585i bk9: 149550a 19488254i bk10: 149498a 19483660i bk11: 149501a 19496871i bk12: 149537a 19474975i bk13: 149524a 19490643i bk14: 149529a 19479784i bk15: 149532a 19491747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831981
Row_Buffer_Locality_read = 0.833978
Row_Buffer_Locality_write = 0.421243
Bank_Level_Parallism = 2.271285
Bank_Level_Parallism_Col = 1.840189
Bank_Level_Parallism_Ready = 1.243266
write_to_read_ratio_blp_rw_average = 0.030445
GrpLevelPara = 1.712358 

BW Util details:
bwutil = 0.448030 
total_CMD = 21781775 
util_bw = 9758888 
Wasted_Col = 5492940 
Wasted_Row = 2241636 
Idle = 4288311 

BW Util Bottlenecks: 
RCDc_limit = 5439862 
RCDWRc_limit = 41708 
WTRc_limit = 249437 
RTWc_limit = 292699 
CCDLc_limit = 1845126 
rwq = 0 
CCDLc_limit_alone = 1811099 
WTRc_limit_alone = 238214 
RTWc_limit_alone = 269895 

Commands details: 
total_CMD = 21781775 
n_nop = 18548967 
Read = 2393174 
Write = 0 
L2_Alloc = 0 
L2_WB = 46548 
n_act = 404059 
n_pre = 404043 
n_ref = 0 
n_req = 2404811 
total_req = 2439722 

Dual Bus Interface Util: 
issued_total_row = 808102 
issued_total_col = 2439722 
Row_Bus_Util =  0.037100 
CoL_Bus_Util = 0.112007 
Either_Row_CoL_Bus_Util = 0.148418 
Issued_on_Two_Bus_Simul_Util = 0.000689 
issued_two_Eff = 0.004645 
queue_avg = 4.502598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1635428, Miss = 1219977, Miss_rate = 0.746, Pending_hits = 213813, Reservation_fails = 0
L2_cache_bank[1]: Access = 1635370, Miss = 1219913, Miss_rate = 0.746, Pending_hits = 214381, Reservation_fails = 0
L2_cache_bank[2]: Access = 1635030, Miss = 1219996, Miss_rate = 0.746, Pending_hits = 214200, Reservation_fails = 0
L2_cache_bank[3]: Access = 1635425, Miss = 1220025, Miss_rate = 0.746, Pending_hits = 214735, Reservation_fails = 0
L2_cache_bank[4]: Access = 1635435, Miss = 1220039, Miss_rate = 0.746, Pending_hits = 214441, Reservation_fails = 0
L2_cache_bank[5]: Access = 1635064, Miss = 1220050, Miss_rate = 0.746, Pending_hits = 214667, Reservation_fails = 0
L2_cache_bank[6]: Access = 1635509, Miss = 1219934, Miss_rate = 0.746, Pending_hits = 214225, Reservation_fails = 0
L2_cache_bank[7]: Access = 1635490, Miss = 1220005, Miss_rate = 0.746, Pending_hits = 214923, Reservation_fails = 0
L2_cache_bank[8]: Access = 1635199, Miss = 1220059, Miss_rate = 0.746, Pending_hits = 215049, Reservation_fails = 0
L2_cache_bank[9]: Access = 1635596, Miss = 1220012, Miss_rate = 0.746, Pending_hits = 214988, Reservation_fails = 0
L2_cache_bank[10]: Access = 1635690, Miss = 1220053, Miss_rate = 0.746, Pending_hits = 214678, Reservation_fails = 0
L2_cache_bank[11]: Access = 1635308, Miss = 1220026, Miss_rate = 0.746, Pending_hits = 214601, Reservation_fails = 0
L2_cache_bank[12]: Access = 1635579, Miss = 1219996, Miss_rate = 0.746, Pending_hits = 214149, Reservation_fails = 0
L2_cache_bank[13]: Access = 1635529, Miss = 1219990, Miss_rate = 0.746, Pending_hits = 214304, Reservation_fails = 0
L2_cache_bank[14]: Access = 1635207, Miss = 1219957, Miss_rate = 0.746, Pending_hits = 214175, Reservation_fails = 0
L2_cache_bank[15]: Access = 1635740, Miss = 1220065, Miss_rate = 0.746, Pending_hits = 214479, Reservation_fails = 0
L2_cache_bank[16]: Access = 1635411, Miss = 1219936, Miss_rate = 0.746, Pending_hits = 214607, Reservation_fails = 0
L2_cache_bank[17]: Access = 1634972, Miss = 1220031, Miss_rate = 0.746, Pending_hits = 215055, Reservation_fails = 0
L2_cache_bank[18]: Access = 1635460, Miss = 1220027, Miss_rate = 0.746, Pending_hits = 214131, Reservation_fails = 0
L2_cache_bank[19]: Access = 1635300, Miss = 1220097, Miss_rate = 0.746, Pending_hits = 214044, Reservation_fails = 0
L2_cache_bank[20]: Access = 1635022, Miss = 1220119, Miss_rate = 0.746, Pending_hits = 214095, Reservation_fails = 0
L2_cache_bank[21]: Access = 1635358, Miss = 1219972, Miss_rate = 0.746, Pending_hits = 213453, Reservation_fails = 0
L2_cache_bank[22]: Access = 1635326, Miss = 1220028, Miss_rate = 0.746, Pending_hits = 213622, Reservation_fails = 0
L2_cache_bank[23]: Access = 1634972, Miss = 1220018, Miss_rate = 0.746, Pending_hits = 214450, Reservation_fails = 0
L2_total_cache_accesses = 39248420
L2_total_cache_misses = 29280325
L2_total_cache_miss_rate = 0.7460
L2_total_cache_pending_hits = 5145265
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4664169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5145265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7193301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21524524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5145265
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 140625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 421875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38527259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 721161
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=39248420
icnt_total_pkts_simt_to_mem=39248420
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39248420
Req_Network_cycles = 8493686
Req_Network_injected_packets_per_cycle =       4.6209 
Req_Network_conflicts_per_cycle =       0.7766
Req_Network_conflicts_per_cycle_util =       0.7890
Req_Bank_Level_Parallism =       4.6946
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2844
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1925

Reply_Network_injected_packets_num = 39248420
Reply_Network_cycles = 8493686
Reply_Network_injected_packets_per_cycle =        4.6209
Reply_Network_conflicts_per_cycle =        2.4002
Reply_Network_conflicts_per_cycle_util =       2.4357
Reply_Bank_Level_Parallism =       4.6891
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2394
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1540
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 10 hrs, 57 min, 55 sec (125875 sec)
gpgpu_simulation_rate = 84979 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77ec7d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7d18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7cfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77ec7db8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5616ab3a6b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 9 is = 10000
Simulation cycle for kernel 9 is = 15000
Simulation cycle for kernel 9 is = 20000
Simulation cycle for kernel 9 is = 25000
Simulation cycle for kernel 9 is = 30000
Simulation cycle for kernel 9 is = 35000
Simulation cycle for kernel 9 is = 40000
Simulation cycle for kernel 9 is = 45000
Simulation cycle for kernel 9 is = 50000
Simulation cycle for kernel 9 is = 55000
Simulation cycle for kernel 9 is = 60000
Simulation cycle for kernel 9 is = 65000
Simulation cycle for kernel 9 is = 70000
Simulation cycle for kernel 9 is = 75000
Simulation cycle for kernel 9 is = 80000
Simulation cycle for kernel 9 is = 85000
Simulation cycle for kernel 9 is = 90000
Simulation cycle for kernel 9 is = 95000
Simulation cycle for kernel 9 is = 100000
Simulation cycle for kernel 9 is = 105000
Simulation cycle for kernel 9 is = 110000
Simulation cycle for kernel 9 is = 115000
Simulation cycle for kernel 9 is = 120000
Simulation cycle for kernel 9 is = 125000
Simulation cycle for kernel 9 is = 130000
Simulation cycle for kernel 9 is = 135000
Simulation cycle for kernel 9 is = 140000
Simulation cycle for kernel 9 is = 145000
Simulation cycle for kernel 9 is = 150000
Simulation cycle for kernel 9 is = 155000
Simulation cycle for kernel 9 is = 160000
Simulation cycle for kernel 9 is = 165000
Simulation cycle for kernel 9 is = 170000
Simulation cycle for kernel 9 is = 175000
Simulation cycle for kernel 9 is = 180000
Simulation cycle for kernel 9 is = 185000
Simulation cycle for kernel 9 is = 190000
Simulation cycle for kernel 9 is = 195000
Simulation cycle for kernel 9 is = 200000
Simulation cycle for kernel 9 is = 205000
Simulation cycle for kernel 9 is = 210000
Simulation cycle for kernel 9 is = 215000
Simulation cycle for kernel 9 is = 220000
Simulation cycle for kernel 9 is = 225000
Simulation cycle for kernel 9 is = 230000
Simulation cycle for kernel 9 is = 235000
Simulation cycle for kernel 9 is = 240000
Simulation cycle for kernel 9 is = 245000
Simulation cycle for kernel 9 is = 250000
Simulation cycle for kernel 9 is = 255000
Simulation cycle for kernel 9 is = 260000
Simulation cycle for kernel 9 is = 265000
Simulation cycle for kernel 9 is = 270000
Simulation cycle for kernel 9 is = 275000
Simulation cycle for kernel 9 is = 280000
Simulation cycle for kernel 9 is = 285000
Simulation cycle for kernel 9 is = 290000
Simulation cycle for kernel 9 is = 295000
Simulation cycle for kernel 9 is = 300000
Simulation cycle for kernel 9 is = 305000
Simulation cycle for kernel 9 is = 310000
Simulation cycle for kernel 9 is = 315000
Simulation cycle for kernel 9 is = 320000
Simulation cycle for kernel 9 is = 325000
Simulation cycle for kernel 9 is = 330000
Simulation cycle for kernel 9 is = 335000
Simulation cycle for kernel 9 is = 340000
Simulation cycle for kernel 9 is = 345000
Simulation cycle for kernel 9 is = 350000
Simulation cycle for kernel 9 is = 355000
Simulation cycle for kernel 9 is = 360000
Simulation cycle for kernel 9 is = 365000
Simulation cycle for kernel 9 is = 370000
Simulation cycle for kernel 9 is = 375000
Simulation cycle for kernel 9 is = 380000
Simulation cycle for kernel 9 is = 385000
Simulation cycle for kernel 9 is = 390000
Simulation cycle for kernel 9 is = 395000
Simulation cycle for kernel 9 is = 400000
Simulation cycle for kernel 9 is = 405000
Simulation cycle for kernel 9 is = 410000
Simulation cycle for kernel 9 is = 415000
Simulation cycle for kernel 9 is = 420000
Simulation cycle for kernel 9 is = 425000
Simulation cycle for kernel 9 is = 430000
Simulation cycle for kernel 9 is = 435000
Simulation cycle for kernel 9 is = 440000
Simulation cycle for kernel 9 is = 445000
Simulation cycle for kernel 9 is = 450000
Simulation cycle for kernel 9 is = 455000
Simulation cycle for kernel 9 is = 460000
Simulation cycle for kernel 9 is = 465000
Simulation cycle for kernel 9 is = 470000
Simulation cycle for kernel 9 is = 475000
Simulation cycle for kernel 9 is = 480000
Simulation cycle for kernel 9 is = 485000
Simulation cycle for kernel 9 is = 490000
Simulation cycle for kernel 9 is = 495000
Simulation cycle for kernel 9 is = 500000
Simulation cycle for kernel 9 is = 505000
Simulation cycle for kernel 9 is = 510000
Simulation cycle for kernel 9 is = 515000
Simulation cycle for kernel 9 is = 520000
Simulation cycle for kernel 9 is = 525000
Simulation cycle for kernel 9 is = 530000
Simulation cycle for kernel 9 is = 535000
Simulation cycle for kernel 9 is = 540000
Simulation cycle for kernel 9 is = 545000
Simulation cycle for kernel 9 is = 550000
Simulation cycle for kernel 9 is = 555000
Simulation cycle for kernel 9 is = 560000
Simulation cycle for kernel 9 is = 565000
Simulation cycle for kernel 9 is = 570000
Simulation cycle for kernel 9 is = 575000
Simulation cycle for kernel 9 is = 580000
Simulation cycle for kernel 9 is = 585000
Simulation cycle for kernel 9 is = 590000
Simulation cycle for kernel 9 is = 595000
Simulation cycle for kernel 9 is = 600000
Simulation cycle for kernel 9 is = 605000
Simulation cycle for kernel 9 is = 610000
Simulation cycle for kernel 9 is = 615000
Simulation cycle for kernel 9 is = 620000
Simulation cycle for kernel 9 is = 625000
Simulation cycle for kernel 9 is = 630000
Simulation cycle for kernel 9 is = 635000
Simulation cycle for kernel 9 is = 640000
Simulation cycle for kernel 9 is = 645000
Simulation cycle for kernel 9 is = 650000
Simulation cycle for kernel 9 is = 655000
Simulation cycle for kernel 9 is = 660000
Simulation cycle for kernel 9 is = 665000
Simulation cycle for kernel 9 is = 670000
Simulation cycle for kernel 9 is = 675000
Simulation cycle for kernel 9 is = 680000
Simulation cycle for kernel 9 is = 685000
Simulation cycle for kernel 9 is = 690000
Simulation cycle for kernel 9 is = 695000
Simulation cycle for kernel 9 is = 700000
Simulation cycle for kernel 9 is = 705000
Simulation cycle for kernel 9 is = 710000
Simulation cycle for kernel 9 is = 715000
Simulation cycle for kernel 9 is = 720000
Simulation cycle for kernel 9 is = 725000
Simulation cycle for kernel 9 is = 730000
Simulation cycle for kernel 9 is = 735000
Simulation cycle for kernel 9 is = 740000
Simulation cycle for kernel 9 is = 745000
Simulation cycle for kernel 9 is = 750000
Simulation cycle for kernel 9 is = 755000
Simulation cycle for kernel 9 is = 760000
Simulation cycle for kernel 9 is = 765000
Simulation cycle for kernel 9 is = 770000
Simulation cycle for kernel 9 is = 775000
Simulation cycle for kernel 9 is = 780000
Simulation cycle for kernel 9 is = 785000
Simulation cycle for kernel 9 is = 790000
Simulation cycle for kernel 9 is = 795000
Simulation cycle for kernel 9 is = 800000
Simulation cycle for kernel 9 is = 805000
Simulation cycle for kernel 9 is = 810000
Simulation cycle for kernel 9 is = 815000
Simulation cycle for kernel 9 is = 820000
Simulation cycle for kernel 9 is = 825000
Simulation cycle for kernel 9 is = 830000
Simulation cycle for kernel 9 is = 835000
Simulation cycle for kernel 9 is = 840000
Simulation cycle for kernel 9 is = 845000
Simulation cycle for kernel 9 is = 850000
Simulation cycle for kernel 9 is = 855000
Simulation cycle for kernel 9 is = 860000
Simulation cycle for kernel 9 is = 865000
Simulation cycle for kernel 9 is = 870000
Simulation cycle for kernel 9 is = 875000
Simulation cycle for kernel 9 is = 880000
Simulation cycle for kernel 9 is = 885000
Simulation cycle for kernel 9 is = 890000
Simulation cycle for kernel 9 is = 895000
Simulation cycle for kernel 9 is = 900000
Simulation cycle for kernel 9 is = 905000
Simulation cycle for kernel 9 is = 910000
Simulation cycle for kernel 9 is = 915000
Simulation cycle for kernel 9 is = 920000
Simulation cycle for kernel 9 is = 925000
Destroy streams for kernel 10: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 926608
gpu_sim_insn = 1162882784
gpu_ipc =    1254.9890
gpu_tot_sim_cycle = 9420294
gpu_tot_sim_insn = 11859646637
gpu_tot_ipc =    1258.9465
gpu_tot_issued_cta = 32060
gpu_occupancy = 98.6517% 
gpu_tot_occupancy = 98.9208% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5905
partiton_level_parallism_total  =       4.6179
partiton_level_parallism_util =       4.6939
partiton_level_parallism_util_total  =       4.6946
L2_BW  =     200.5125 GB/Sec
L2_BW_total  =     201.7100 GB/Sec
gpu_total_sim_rate=85321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1807602, Miss = 1446859, Miss_rate = 0.800, Pending_hits = 350877, Reservation_fails = 96778
	L1D_cache_core[1]: Access = 1813604, Miss = 1460896, Miss_rate = 0.806, Pending_hits = 346375, Reservation_fails = 102946
	L1D_cache_core[2]: Access = 1803115, Miss = 1453523, Miss_rate = 0.806, Pending_hits = 343276, Reservation_fails = 103255
	L1D_cache_core[3]: Access = 1802408, Miss = 1445055, Miss_rate = 0.802, Pending_hits = 349550, Reservation_fails = 100664
	L1D_cache_core[4]: Access = 1808716, Miss = 1452127, Miss_rate = 0.803, Pending_hits = 349025, Reservation_fails = 94864
	L1D_cache_core[5]: Access = 1789683, Miss = 1431364, Miss_rate = 0.800, Pending_hits = 351292, Reservation_fails = 98633
	L1D_cache_core[6]: Access = 1806676, Miss = 1457555, Miss_rate = 0.807, Pending_hits = 343021, Reservation_fails = 103943
	L1D_cache_core[7]: Access = 1801120, Miss = 1434762, Miss_rate = 0.797, Pending_hits = 353556, Reservation_fails = 96992
	L1D_cache_core[8]: Access = 1807938, Miss = 1449641, Miss_rate = 0.802, Pending_hits = 351611, Reservation_fails = 98620
	L1D_cache_core[9]: Access = 1811592, Miss = 1457063, Miss_rate = 0.804, Pending_hits = 346983, Reservation_fails = 103357
	L1D_cache_core[10]: Access = 1801501, Miss = 1438356, Miss_rate = 0.798, Pending_hits = 355935, Reservation_fails = 98334
	L1D_cache_core[11]: Access = 1796429, Miss = 1435502, Miss_rate = 0.799, Pending_hits = 351394, Reservation_fails = 106666
	L1D_cache_core[12]: Access = 1804941, Miss = 1441741, Miss_rate = 0.799, Pending_hits = 356154, Reservation_fails = 101939
	L1D_cache_core[13]: Access = 1792049, Miss = 1427317, Miss_rate = 0.796, Pending_hits = 351243, Reservation_fails = 100072
	L1D_cache_core[14]: Access = 1799641, Miss = 1447818, Miss_rate = 0.805, Pending_hits = 344870, Reservation_fails = 100772
	L1D_cache_core[15]: Access = 1805253, Miss = 1454373, Miss_rate = 0.806, Pending_hits = 344230, Reservation_fails = 96933
	L1D_cache_core[16]: Access = 1805517, Miss = 1450170, Miss_rate = 0.803, Pending_hits = 347302, Reservation_fails = 99998
	L1D_cache_core[17]: Access = 1799082, Miss = 1446188, Miss_rate = 0.804, Pending_hits = 345717, Reservation_fails = 103660
	L1D_cache_core[18]: Access = 1799835, Miss = 1444878, Miss_rate = 0.803, Pending_hits = 346592, Reservation_fails = 105202
	L1D_cache_core[19]: Access = 1783679, Miss = 1422074, Miss_rate = 0.797, Pending_hits = 353552, Reservation_fails = 102979
	L1D_cache_core[20]: Access = 1796852, Miss = 1439573, Miss_rate = 0.801, Pending_hits = 350647, Reservation_fails = 103410
	L1D_cache_core[21]: Access = 1793836, Miss = 1435897, Miss_rate = 0.800, Pending_hits = 350262, Reservation_fails = 100027
	L1D_cache_core[22]: Access = 1797965, Miss = 1436769, Miss_rate = 0.799, Pending_hits = 351735, Reservation_fails = 98935
	L1D_cache_core[23]: Access = 1806919, Miss = 1450046, Miss_rate = 0.802, Pending_hits = 349506, Reservation_fails = 107914
	L1D_cache_core[24]: Access = 1810391, Miss = 1459402, Miss_rate = 0.806, Pending_hits = 344721, Reservation_fails = 99218
	L1D_cache_core[25]: Access = 1797442, Miss = 1441101, Miss_rate = 0.802, Pending_hits = 349682, Reservation_fails = 102599
	L1D_cache_core[26]: Access = 1797798, Miss = 1432443, Miss_rate = 0.797, Pending_hits = 354028, Reservation_fails = 98537
	L1D_cache_core[27]: Access = 1807118, Miss = 1448003, Miss_rate = 0.801, Pending_hits = 351910, Reservation_fails = 102609
	L1D_cache_core[28]: Access = 1806322, Miss = 1450647, Miss_rate = 0.803, Pending_hits = 346809, Reservation_fails = 107550
	L1D_cache_core[29]: Access = 1808267, Miss = 1453716, Miss_rate = 0.804, Pending_hits = 348224, Reservation_fails = 100245
	L1D_total_cache_accesses = 54063291
	L1D_total_cache_misses = 43344859
	L1D_total_cache_miss_rate = 0.8017
	L1D_total_cache_pending_hits = 10480079
	L1D_total_cache_reservation_fails = 3037651
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10480079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11839546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2989435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 30863763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10480079
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 183030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 458520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53264598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 798693

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2989435
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48216
ctas_completed 32060, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
390332, 457389, 457389, 457389, 457389, 457389, 457389, 390740, 389280, 455679, 455679, 455679, 455679, 455679, 455679, 389280, 390740, 457389, 457389, 457389, 457389, 457389, 457389, 390740, 389280, 455679, 455679, 455679, 455679, 455679, 455679, 389280, 
gpgpu_n_tot_thrd_icount = 13490000256
gpgpu_n_tot_w_icount = 421562508
gpgpu_n_stall_shd_mem = 8966242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42703309
gpgpu_n_mem_write_global = 798693
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 335802365
gpgpu_n_store_insn = 5000000
gpgpu_n_shmem_insn = 1968842680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57451520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2238
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8964004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34992262	W0_Idle:467296	W0_Scoreboard:661466678	W1:832234	W2:835672	W3:832117	W4:832117	W5:832117	W6:838039	W7:832117	W8:832117	W9:832117	W10:832762	W11:832117	W12:832117	W13:832117	W14:1761724	W15:1683335	W16:1664351	W17:1664351	W18:1664351	W19:1664351	W20:1664351	W21:1664351	W22:1664351	W23:1664351	W24:1664351	W25:1664351	W26:1664351	W27:1664351	W28:1664351	W29:1664351	W30:1664351	W31:1664351	W32:380660073
single_issue_nums: WS0:101407107	WS1:109374147	WS2:109374147	WS3:101407107	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 341626472 {8:42703309,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31947720 {40:798693,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1708132360 {40:42703309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6389544 {8:798693,}
maxmflatency = 752 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 90 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 3 
mrq_lat_table:10726252 	1358670 	1668951 	3226057 	9941657 	4289418 	777997 	15991 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5822813 	37662726 	16463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	43014010 	471179 	16813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33839334 	7061392 	2169041 	407125 	25016 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	9370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8636      8531      8769      8911      8753      8673      8773      8689      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8756      8740      8908      8897      8684      8627      8609      8639      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8530      8506      8973      8966      8701      8655      8651      8808      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8758      8558      9036      9037      8654      8598      8803      8771      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8756      8741      9003      8941      8683      8674      8794      8911      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8797      8744      8936      8946      8681      8655      8650      8509      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8635      8628      8962      8901      8653      8661      8594      8605      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8628      8553      8856      8732      8776      8786      8426      8441      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8707      8592      8742      8753      8788      8695      8782      8780      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8801      8649      8805      8786      8724      8695      8852      8684      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8644      8543      8816      8763      8690      8850      8759      8793      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8674      8497      8802      8790      8708      8645      8827      9019      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.964755  5.971650  5.953176  5.950839  5.943394  5.980047  5.912056  5.955735  5.921254  5.925112  5.978149  5.951636  5.918860  5.934991  5.940308  5.905120 
dram[1]:  5.941218  5.947213  5.972069  5.939771  5.972120  5.991514  5.939593  5.978644  5.938173  5.954511  5.927593  5.924847  5.936865  5.929766  5.921548  5.958733 
dram[2]:  5.955155  5.964267  5.906888  5.964386  5.955614  5.937397  5.934286  5.969871  5.935276  5.940461  5.952657  5.950239  5.935781  5.950296  5.934884  5.915353 
dram[3]:  5.941846  5.944897  5.939901  5.978610  5.938411  5.946048  5.933115  5.934803  5.926892  5.934221  5.939004  5.945789  5.918662  5.964640  5.899685  5.929723 
dram[4]:  5.942587  5.945783  5.929104  5.918162  5.970584  5.953058  5.936471  5.961112  5.893400  5.935926  5.919100  5.936749  5.943182  5.979043  5.933179  5.982827 
dram[5]:  5.947097  5.934802  5.912307  5.952452  5.929695  5.962897  5.976541  5.958129  5.909687  5.953094  5.917342  5.928160  5.924901  5.973868  5.949889  5.962457 
dram[6]:  5.924313  5.928665  5.919226  5.931770  5.930290  5.919621  5.898464  5.917451  5.920172  5.928729  5.932588  5.913531  5.949174  5.940965  5.949714  5.954813 
dram[7]:  5.939947  5.945203  5.944771  5.944263  5.930254  5.930325  5.918734  5.947825  5.889349  5.906970  5.899377  5.903915  5.947680  5.911032  5.939465  5.945402 
dram[8]:  5.929231  5.977206  5.957176  5.966624  5.912261  5.965606  5.933903  5.948945  5.895569  5.897834  5.902328  5.927715  5.910142  5.911304  5.916285  5.934459 
dram[9]:  5.948339  5.960782  5.974138  5.975996  5.948251  5.983056  5.933020  5.977798  5.936522  5.919834  5.909601  5.949006  5.906277  5.933011  5.925476  5.935271 
dram[10]:  5.929489  5.950529  5.964668  5.954015  5.975652  5.973434  5.967231  5.963560  5.902709  5.934793  5.962638  5.973147  5.925035  5.942368  5.913337  5.964558 
dram[11]:  5.949955  5.977030  5.962288  5.958878  5.937656  5.964675  5.953150  5.948652  5.939583  5.943677  5.943347  5.962954  5.920382  5.940140  5.932768  5.972611 
average row locality = 32005079/5387156 = 5.940998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    166169    166175    165973    165967    165829    165834    165784    165770    165830    165825    165823    165826    165816    165819    165806    165764 
dram[1]:    166204    166212    165940    165935    165852    165824    165764    165771    165837    165837    165800    165788    165836    165868    165801    165846 
dram[2]:    166185    166208    165951    165976    165850    165838    165811    165837    165821    165824    165801    165776    165860    165851    165826    165816 
dram[3]:    166186    166141    166004    166033    165814    165838    165790    165784    165799    165827    165800    165806    165841    165865    165770    165775 
dram[4]:    166189    166154    166015    166003    165839    165838    165811    165825    165830    165863    165804    165808    165836    165825    165790    165748 
dram[5]:    166178    166166    165968    165922    165860    165857    165814    165831    165865    165838    165791    165810    165833    165860    165800    165813 
dram[6]:    166167    166182    165885    165918    165853    165861    165808    165794    165841    165821    165799    165802    165885    165857    165808    165790 
dram[7]:    166192    166215    165903    165966    165852    165854    165765    165751    165792    165812    165826    165843    165861    165839    165818    165824 
dram[8]:    166193    166170    165958    165961    165843    165885    165824    165824    165797    165861    165751    165756    165808    165821    165789    165820 
dram[9]:    166202    166170    165950    165972    165870    165863    165817    165866    165856    165867    165773    165795    165764    165800    165870    165825 
dram[10]:    166224    166204    165960    165936    165843    165817    165823    165798    165863    165849    165819    165814    165819    165831    165841    165824 
dram[11]:    166176    166182    165965    165959    165870    165859    165787    165792    165834    165831    165798    165799    165848    165822    165820    165822 
total dram reads = 31849747
bank skew: 166224/165748 = 1.00
chip skew: 2654265/2654010 = 1.00
number of total write accesses:
dram[0]:      3472      3456      3340      3340      3200      3200      3200      3200      3200      3201      3176      3181      3176      3176      3136      3136 
dram[1]:      3476      3476      3341      3320      3200      3200      3200      3200      3200      3200      3180      3180      3176      3176      3136      3136 
dram[2]:      3476      3476      3320      3320      3200      3201      3200      3200      3200      3200      3181      3180      3172      3172      3136      3136 
dram[3]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3180      3180      3172      3172      3136      3137 
dram[4]:      3476      3476      3320      3320      3200      3200      3202      3200      3200      3200      3180      3180      3172      3172      3136      3136 
dram[5]:      3477      3476      3320      3320      3200      3200      3200      3200      3200      3201      3176      3177      3172      3172      3137      3136 
dram[6]:      3476      3477      3320      3320      3200      3200      3200      3200      3200      3200      3176      3176      3172      3172      3136      3136 
dram[7]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3181      3180      3172      3172      3136      3136 
dram[8]:      3476      3476      3321      3320      3200      3200      3200      3200      3200      3200      3180      3180      3172      3174      3136      3136 
dram[9]:      3476      3476      3320      3320      3200      3201      3200      3201      3200      3200      3180      3180      3172      3172      3136      3136 
dram[10]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3180      3180      3172      3172      3137      3136 
dram[11]:      3476      3477      3320      3320      3200      3200      3200      3200      3201      3200      3176      3176      3172      3172      3136      3136 
total dram writes = 621262
bank skew: 3477/3136 = 1.11
chip skew: 51797/51761 = 1.00
average mf latency per bank:
dram[0]:        465       465       465       466       465       465       465       466       465       465       464       465       465       465       466       466
dram[1]:        465       466       466       467       464       465       465       465       465       466       465       466       465       465       465       465
dram[2]:        465       465       466       466       465       466       465       465       464       465       465       465       465       465       465       465
dram[3]:        465       466       466       466       465       465       465       465       465       465       465       465       465       465       465       466
dram[4]:        466       466       465       466       465       465       464       465       465       465       465       465       465       465       465       465
dram[5]:        465       465       466       466       465       466       465       465       465       465       465       465       465       465       465       465
dram[6]:        465       466       466       466       465       465       465       466       465       466       465       465       465       465       465       465
dram[7]:        465       465       466       466       465       466       465       465       465       466       465       465       464       465       465       465
dram[8]:        465       465       466       466       465       465       465       465       465       466       465       465       465       465       465       465
dram[9]:        465       465       465       466       465       465       465       465       465       465       465       465       465       465       465       466
dram[10]:        465       465       465       466       464       465       464       464       465       465       465       465       465       465       465       465
dram[11]:        464       465       465       465       465       465       464       465       464       465       464       464       465       465       465       465
maximum mf latency per bank:
dram[0]:        698       704       634       635       620       641       546       558       529       597       531       597       607       611       523       533
dram[1]:        696       605       629       634       634       631       525       527       528       524       545       542       578       604       565       548
dram[2]:        586       752       632       628       630       648       577       571       538       555       528       552       588       594       547       542
dram[3]:        665       668       629       633       645       638       571       546       536       619       546       525       651       605       575       534
dram[4]:        732       750       643       642       626       631       514       531       540       563       545       561       603       539       525       530
dram[5]:        582       699       626       632       644       629       542       581       582       586       536       538       595       615       520       546
dram[6]:        548       556       629       627       636       636       563       587       533       531       540       569       558       546       536       581
dram[7]:        558       716       623       634       635       632       600       537       549       542       512       616       543       604       527       543
dram[8]:        676       685       638       641       616       624       523       538       560       573       545       566       550       608       531       540
dram[9]:        561       552       629       623       634       638       567       515       565       561       557       557       536       563       577       576
dram[10]:        555       556       624       633       637       618       552       515       552       550       540       539       543       586       561       564
dram[11]:        687       550       629       622       619       621       530       542       561       531       518       531       575       562       538       526

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20571766 n_act=448676 n_pre=448660 n_ref_event=4572360550251980812 n_req=2666959 n_rd=2654010 n_rd_L2_A=0 n_write=0 n_wr_bk=51790 bw_util=0.448
n_activity=21437771 dram_eff=0.5049
bk0: 166169a 21595919i bk1: 166175a 21614313i bk2: 165973a 21602542i bk3: 165967a 21606230i bk4: 165829a 21615949i bk5: 165834a 21630236i bk6: 165784a 21602786i bk7: 165770a 21622833i bk8: 165830a 21601095i bk9: 165825a 21612353i bk10: 165823a 21620986i bk11: 165826a 21625366i bk12: 165816a 21600141i bk13: 165819a 21617588i bk14: 165806a 21603070i bk15: 165764a 21611944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831766
Row_Buffer_Locality_read = 0.833766
Row_Buffer_Locality_write = 0.422040
Bank_Level_Parallism = 2.266923
Bank_Level_Parallism_Col = 1.838786
Bank_Level_Parallism_Ready = 1.240673
write_to_read_ratio_blp_rw_average = 0.030218
GrpLevelPara = 1.709932 

BW Util details:
bwutil = 0.448017 
total_CMD = 24158030 
util_bw = 10823200 
Wasted_Col = 6120904 
Wasted_Row = 2485863 
Idle = 4728063 

BW Util Bottlenecks: 
RCDc_limit = 6058052 
RCDWRc_limit = 47071 
WTRc_limit = 272810 
RTWc_limit = 319079 
CCDLc_limit = 2051016 
rwq = 0 
CCDLc_limit_alone = 2014737 
WTRc_limit_alone = 260920 
RTWc_limit_alone = 294690 

Commands details: 
total_CMD = 24158030 
n_nop = 20571766 
Read = 2654010 
Write = 0 
L2_Alloc = 0 
L2_WB = 51790 
n_act = 448676 
n_pre = 448660 
n_ref = 4572360550251980812 
n_req = 2666959 
total_req = 2705800 

Dual Bus Interface Util: 
issued_total_row = 897336 
issued_total_col = 2705800 
Row_Bus_Util =  0.037144 
CoL_Bus_Util = 0.112004 
Either_Row_CoL_Bus_Util = 0.148450 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.004705 
queue_avg = 4.522441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20572176 n_act=448377 n_pre=448361 n_ref_event=0 n_req=2667065 n_rd=2654115 n_rd_L2_A=0 n_write=0 n_wr_bk=51797 bw_util=0.448
n_activity=21432939 dram_eff=0.505
bk0: 166204a 21591478i bk1: 166212a 21601770i bk2: 165940a 21603923i bk3: 165935a 21608470i bk4: 165852a 21619240i bk5: 165824a 21623301i bk6: 165764a 21599070i bk7: 165771a 21621939i bk8: 165837a 21607897i bk9: 165837a 21620223i bk10: 165800a 21602023i bk11: 165788a 21614836i bk12: 165836a 21610015i bk13: 165868a 21617518i bk14: 165801a 21600315i bk15: 165846a 21625407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831885
Row_Buffer_Locality_read = 0.833872
Row_Buffer_Locality_write = 0.424633
Bank_Level_Parallism = 2.268622
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.241710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448035 
total_CMD = 24158030 
util_bw = 10823648 
Wasted_Col = 6111648 
Wasted_Row = 2489467 
Idle = 4733267 

BW Util Bottlenecks: 
RCDc_limit = 6051193 
RCDWRc_limit = 46403 
WTRc_limit = 273223 
RTWc_limit = 321875 
CCDLc_limit = 2048634 
rwq = 0 
CCDLc_limit_alone = 2012891 
WTRc_limit_alone = 261194 
RTWc_limit_alone = 298161 

Commands details: 
total_CMD = 24158030 
n_nop = 20572176 
Read = 2654115 
Write = 0 
L2_Alloc = 0 
L2_WB = 51797 
n_act = 448377 
n_pre = 448361 
n_ref = 0 
n_req = 2667065 
total_req = 2705912 

Dual Bus Interface Util: 
issued_total_row = 896738 
issued_total_col = 2705912 
Row_Bus_Util =  0.037120 
CoL_Bus_Util = 0.112009 
Either_Row_CoL_Bus_Util = 0.148433 
Issued_on_Two_Bus_Simul_Util = 0.000695 
issued_two_Eff = 0.004684 
queue_avg = 4.535519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53552
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20571416 n_act=448730 n_pre=448714 n_ref_event=0 n_req=2667175 n_rd=2654231 n_rd_L2_A=0 n_write=0 n_wr_bk=51770 bw_util=0.448
n_activity=21448350 dram_eff=0.5047
bk0: 166185a 21598700i bk1: 166208a 21610642i bk2: 165951a 21587673i bk3: 165976a 21619161i bk4: 165850a 21609484i bk5: 165838a 21612982i bk6: 165811a 21598949i bk7: 165837a 21617129i bk8: 165821a 21605705i bk9: 165824a 21614960i bk10: 165801a 21610839i bk11: 165776a 21627291i bk12: 165860a 21608200i bk13: 165851a 21624627i bk14: 165826a 21610451i bk15: 165816a 21617479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831760
Row_Buffer_Locality_read = 0.833764
Row_Buffer_Locality_write = 0.420813
Bank_Level_Parallism = 2.266709
Bank_Level_Parallism_Col = 1.833903
Bank_Level_Parallism_Ready = 1.241767
write_to_read_ratio_blp_rw_average = 0.030209
GrpLevelPara = 1.708875 

BW Util details:
bwutil = 0.448050 
total_CMD = 24158030 
util_bw = 10824004 
Wasted_Col = 6126460 
Wasted_Row = 2486323 
Idle = 4721243 

BW Util Bottlenecks: 
RCDc_limit = 6058601 
RCDWRc_limit = 46418 
WTRc_limit = 276696 
RTWc_limit = 318884 
CCDLc_limit = 2057737 
rwq = 0 
CCDLc_limit_alone = 2020651 
WTRc_limit_alone = 263970 
RTWc_limit_alone = 294524 

Commands details: 
total_CMD = 24158030 
n_nop = 20571416 
Read = 2654231 
Write = 0 
L2_Alloc = 0 
L2_WB = 51770 
n_act = 448730 
n_pre = 448714 
n_ref = 0 
n_req = 2667175 
total_req = 2706001 

Dual Bus Interface Util: 
issued_total_row = 897444 
issued_total_col = 2706001 
Row_Bus_Util =  0.037149 
CoL_Bus_Util = 0.112012 
Either_Row_CoL_Bus_Util = 0.148465 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.004693 
queue_avg = 4.548866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20570502 n_act=449112 n_pre=449096 n_ref_event=0 n_req=2667016 n_rd=2654073 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.448
n_activity=21451996 dram_eff=0.5045
bk0: 166186a 21595769i bk1: 166141a 21612512i bk2: 166004a 21602562i bk3: 166033a 21629335i bk4: 165814a 21604608i bk5: 165838a 21617566i bk6: 165790a 21600562i bk7: 165784a 21614210i bk8: 165799a 21604123i bk9: 165827a 21614612i bk10: 165800a 21604301i bk11: 165806a 21620874i bk12: 165841a 21599873i bk13: 165865a 21623108i bk14: 165770a 21596356i bk15: 165775a 21615230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831607
Row_Buffer_Locality_read = 0.833606
Row_Buffer_Locality_write = 0.421541
Bank_Level_Parallism = 2.266284
Bank_Level_Parallism_Col = 1.833177
Bank_Level_Parallism_Ready = 1.238988
write_to_read_ratio_blp_rw_average = 0.030495
GrpLevelPara = 1.708347 

BW Util details:
bwutil = 0.448024 
total_CMD = 24158030 
util_bw = 10823368 
Wasted_Col = 6133445 
Wasted_Row = 2491421 
Idle = 4709796 

BW Util Bottlenecks: 
RCDc_limit = 6066200 
RCDWRc_limit = 47375 
WTRc_limit = 276424 
RTWc_limit = 323841 
CCDLc_limit = 2057440 
rwq = 0 
CCDLc_limit_alone = 2020311 
WTRc_limit_alone = 264069 
RTWc_limit_alone = 299067 

Commands details: 
total_CMD = 24158030 
n_nop = 20570502 
Read = 2654073 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 449112 
n_pre = 449096 
n_ref = 0 
n_req = 2667016 
total_req = 2705842 

Dual Bus Interface Util: 
issued_total_row = 898208 
issued_total_col = 2705842 
Row_Bus_Util =  0.037181 
CoL_Bus_Util = 0.112006 
Either_Row_CoL_Bus_Util = 0.148502 
Issued_on_Two_Bus_Simul_Util = 0.000684 
issued_two_Eff = 0.004605 
queue_avg = 4.545263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54526
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20571155 n_act=448831 n_pre=448815 n_ref_event=0 n_req=2667122 n_rd=2654178 n_rd_L2_A=0 n_write=0 n_wr_bk=51770 bw_util=0.448
n_activity=21432400 dram_eff=0.505
bk0: 166189a 21591161i bk1: 166154a 21598236i bk2: 166015a 21591660i bk3: 166003a 21607745i bk4: 165839a 21611984i bk5: 165838a 21618975i bk6: 165811a 21608114i bk7: 165825a 21626116i bk8: 165830a 21594538i bk9: 165863a 21616790i bk10: 165804a 21595732i bk11: 165808a 21615533i bk12: 165836a 21606125i bk13: 165825a 21622521i bk14: 165790a 21605996i bk15: 165748a 21628552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831719
Row_Buffer_Locality_read = 0.833717
Row_Buffer_Locality_write = 0.421972
Bank_Level_Parallism = 2.269708
Bank_Level_Parallism_Col = 1.835890
Bank_Level_Parallism_Ready = 1.242166
write_to_read_ratio_blp_rw_average = 0.030468
GrpLevelPara = 1.710038 

BW Util details:
bwutil = 0.448041 
total_CMD = 24158030 
util_bw = 10823792 
Wasted_Col = 6122251 
Wasted_Row = 2480812 
Idle = 4731175 

BW Util Bottlenecks: 
RCDc_limit = 6054487 
RCDWRc_limit = 46750 
WTRc_limit = 280555 
RTWc_limit = 325598 
CCDLc_limit = 2054692 
rwq = 0 
CCDLc_limit_alone = 2016448 
WTRc_limit_alone = 267481 
RTWc_limit_alone = 300428 

Commands details: 
total_CMD = 24158030 
n_nop = 20571155 
Read = 2654178 
Write = 0 
L2_Alloc = 0 
L2_WB = 51770 
n_act = 448831 
n_pre = 448815 
n_ref = 0 
n_req = 2667122 
total_req = 2705948 

Dual Bus Interface Util: 
issued_total_row = 897646 
issued_total_col = 2705948 
Row_Bus_Util =  0.037157 
CoL_Bus_Util = 0.112010 
Either_Row_CoL_Bus_Util = 0.148475 
Issued_on_Two_Bus_Simul_Util = 0.000692 
issued_two_Eff = 0.004661 
queue_avg = 4.546597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5466
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20571157 n_act=448773 n_pre=448757 n_ref_event=0 n_req=2667150 n_rd=2654206 n_rd_L2_A=0 n_write=0 n_wr_bk=51764 bw_util=0.448
n_activity=21420414 dram_eff=0.5053
bk0: 166178a 21591866i bk1: 166166a 21604279i bk2: 165968a 21591083i bk3: 165922a 21615775i bk4: 165860a 21605773i bk5: 165857a 21626362i bk6: 165814a 21620581i bk7: 165831a 21621312i bk8: 165865a 21596432i bk9: 165838a 21622266i bk10: 165791a 21594639i bk11: 165810a 21612338i bk12: 165833a 21598394i bk13: 165860a 21620625i bk14: 165800a 21609079i bk15: 165813a 21620441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831742
Row_Buffer_Locality_read = 0.833719
Row_Buffer_Locality_write = 0.426298
Bank_Level_Parallism = 2.269864
Bank_Level_Parallism_Col = 1.835638
Bank_Level_Parallism_Ready = 1.240507
write_to_read_ratio_blp_rw_average = 0.030339
GrpLevelPara = 1.710527 

BW Util details:
bwutil = 0.448045 
total_CMD = 24158030 
util_bw = 10823880 
Wasted_Col = 6121708 
Wasted_Row = 2474585 
Idle = 4737857 

BW Util Bottlenecks: 
RCDc_limit = 6057128 
RCDWRc_limit = 46387 
WTRc_limit = 280931 
RTWc_limit = 324139 
CCDLc_limit = 2055226 
rwq = 0 
CCDLc_limit_alone = 2017271 
WTRc_limit_alone = 267808 
RTWc_limit_alone = 299307 

Commands details: 
total_CMD = 24158030 
n_nop = 20571157 
Read = 2654206 
Write = 0 
L2_Alloc = 0 
L2_WB = 51764 
n_act = 448773 
n_pre = 448757 
n_ref = 0 
n_req = 2667150 
total_req = 2705970 

Dual Bus Interface Util: 
issued_total_row = 897530 
issued_total_col = 2705970 
Row_Bus_Util =  0.037152 
CoL_Bus_Util = 0.112011 
Either_Row_CoL_Bus_Util = 0.148475 
Issued_on_Two_Bus_Simul_Util = 0.000688 
issued_two_Eff = 0.004636 
queue_avg = 4.544472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54447
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20569225 n_act=449853 n_pre=449837 n_ref_event=0 n_req=2667012 n_rd=2654071 n_rd_L2_A=0 n_write=0 n_wr_bk=51761 bw_util=0.448
n_activity=21442815 dram_eff=0.5048
bk0: 166167a 21591527i bk1: 166182a 21597284i bk2: 165885a 21598058i bk3: 165918a 21606117i bk4: 165853a 21602233i bk5: 165861a 21608756i bk6: 165808a 21596530i bk7: 165794a 21614025i bk8: 165841a 21599243i bk9: 165821a 21610513i bk10: 165799a 21602176i bk11: 165802a 21610164i bk12: 165885a 21603874i bk13: 165857a 21615458i bk14: 165808a 21602027i bk15: 165790a 21620886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831328
Row_Buffer_Locality_read = 0.833308
Row_Buffer_Locality_write = 0.425315
Bank_Level_Parallism = 2.270052
Bank_Level_Parallism_Col = 1.836041
Bank_Level_Parallism_Ready = 1.241673
write_to_read_ratio_blp_rw_average = 0.030400
GrpLevelPara = 1.710971 

BW Util details:
bwutil = 0.448022 
total_CMD = 24158030 
util_bw = 10823328 
Wasted_Col = 6134983 
Wasted_Row = 2488736 
Idle = 4710983 

BW Util Bottlenecks: 
RCDc_limit = 6076630 
RCDWRc_limit = 45934 
WTRc_limit = 275289 
RTWc_limit = 324568 
CCDLc_limit = 2053043 
rwq = 0 
CCDLc_limit_alone = 2015624 
WTRc_limit_alone = 263126 
RTWc_limit_alone = 299312 

Commands details: 
total_CMD = 24158030 
n_nop = 20569225 
Read = 2654071 
Write = 0 
L2_Alloc = 0 
L2_WB = 51761 
n_act = 449853 
n_pre = 449837 
n_ref = 0 
n_req = 2667012 
total_req = 2705832 

Dual Bus Interface Util: 
issued_total_row = 899690 
issued_total_col = 2705832 
Row_Bus_Util =  0.037242 
CoL_Bus_Util = 0.112005 
Either_Row_CoL_Bus_Util = 0.148555 
Issued_on_Two_Bus_Simul_Util = 0.000692 
issued_two_Eff = 0.004658 
queue_avg = 4.554192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55419
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20568990 n_act=449933 n_pre=449917 n_ref_event=0 n_req=2667056 n_rd=2654113 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.448
n_activity=21447277 dram_eff=0.5047
bk0: 166192a 21591425i bk1: 166215a 21604656i bk2: 165903a 21595696i bk3: 165966a 21607705i bk4: 165852a 21605808i bk5: 165854a 21615744i bk6: 165765a 21595775i bk7: 165751a 21622526i bk8: 165792a 21592045i bk9: 165812a 21612374i bk10: 165826a 21594911i bk11: 165843a 21607565i bk12: 165861a 21608530i bk13: 165839a 21603981i bk14: 165818a 21603910i bk15: 165824a 21618892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831301
Row_Buffer_Locality_read = 0.833282
Row_Buffer_Locality_write = 0.425172
Bank_Level_Parallism = 2.269797
Bank_Level_Parallism_Col = 1.836262
Bank_Level_Parallism_Ready = 1.241121
write_to_read_ratio_blp_rw_average = 0.030772
GrpLevelPara = 1.710667 

BW Util details:
bwutil = 0.448030 
total_CMD = 24158030 
util_bw = 10823528 
Wasted_Col = 6134186 
Wasted_Row = 2489775 
Idle = 4710541 

BW Util Bottlenecks: 
RCDc_limit = 6071504 
RCDWRc_limit = 46743 
WTRc_limit = 275800 
RTWc_limit = 326293 
CCDLc_limit = 2055182 
rwq = 0 
CCDLc_limit_alone = 2016957 
WTRc_limit_alone = 263352 
RTWc_limit_alone = 300516 

Commands details: 
total_CMD = 24158030 
n_nop = 20568990 
Read = 2654113 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 449933 
n_pre = 449917 
n_ref = 0 
n_req = 2667056 
total_req = 2705882 

Dual Bus Interface Util: 
issued_total_row = 899850 
issued_total_col = 2705882 
Row_Bus_Util =  0.037248 
CoL_Bus_Util = 0.112008 
Either_Row_CoL_Bus_Util = 0.148565 
Issued_on_Two_Bus_Simul_Util = 0.000691 
issued_two_Eff = 0.004651 
queue_avg = 4.555593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55559
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20569585 n_act=449728 n_pre=449712 n_ref_event=0 n_req=2667006 n_rd=2654061 n_rd_L2_A=0 n_write=0 n_wr_bk=51771 bw_util=0.448
n_activity=21442655 dram_eff=0.5048
bk0: 166193a 21587263i bk1: 166170a 21615588i bk2: 165958a 21600275i bk3: 165961a 21614131i bk4: 165843a 21591198i bk5: 165885a 21620399i bk6: 165824a 21603754i bk7: 165824a 21619958i bk8: 165797a 21591942i bk9: 165861a 21600248i bk10: 165751a 21592370i bk11: 165756a 21617547i bk12: 165808a 21599613i bk13: 165821a 21611113i bk14: 165789a 21593837i bk15: 165820a 21608442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831375
Row_Buffer_Locality_read = 0.833376
Row_Buffer_Locality_write = 0.421166
Bank_Level_Parallism = 2.272836
Bank_Level_Parallism_Col = 1.839014
Bank_Level_Parallism_Ready = 1.242727
write_to_read_ratio_blp_rw_average = 0.030558
GrpLevelPara = 1.713092 

BW Util details:
bwutil = 0.448022 
total_CMD = 24158030 
util_bw = 10823328 
Wasted_Col = 6120555 
Wasted_Row = 2487568 
Idle = 4726579 

BW Util Bottlenecks: 
RCDc_limit = 6061671 
RCDWRc_limit = 46873 
WTRc_limit = 277039 
RTWc_limit = 324785 
CCDLc_limit = 2049771 
rwq = 0 
CCDLc_limit_alone = 2010847 
WTRc_limit_alone = 264237 
RTWc_limit_alone = 298663 

Commands details: 
total_CMD = 24158030 
n_nop = 20569585 
Read = 2654061 
Write = 0 
L2_Alloc = 0 
L2_WB = 51771 
n_act = 449728 
n_pre = 449712 
n_ref = 0 
n_req = 2667006 
total_req = 2705832 

Dual Bus Interface Util: 
issued_total_row = 899440 
issued_total_col = 2705832 
Row_Bus_Util =  0.037232 
CoL_Bus_Util = 0.112005 
Either_Row_CoL_Bus_Util = 0.148540 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.004689 
queue_avg = 4.562171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56217
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20571046 n_act=448674 n_pre=448658 n_ref_event=0 n_req=2667204 n_rd=2654260 n_rd_L2_A=0 n_write=0 n_wr_bk=51770 bw_util=0.4481
n_activity=21436334 dram_eff=0.5049
bk0: 166202a 21592160i bk1: 166170a 21606752i bk2: 165950a 21605053i bk3: 165972a 21610288i bk4: 165870a 21606068i bk5: 165863a 21625631i bk6: 165817a 21612975i bk7: 165866a 21631817i bk8: 165856a 21607236i bk9: 165867a 21615118i bk10: 165773a 21600660i bk11: 165795a 21621155i bk12: 165764a 21601776i bk13: 165800a 21619705i bk14: 165870a 21603231i bk15: 165825a 21618947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831783
Row_Buffer_Locality_read = 0.833781
Row_Buffer_Locality_write = 0.421972
Bank_Level_Parallism = 2.268429
Bank_Level_Parallism_Col = 1.835736
Bank_Level_Parallism_Ready = 1.240788
write_to_read_ratio_blp_rw_average = 0.030511
GrpLevelPara = 1.710425 

BW Util details:
bwutil = 0.448055 
total_CMD = 24158030 
util_bw = 10824120 
Wasted_Col = 6117736 
Wasted_Row = 2480471 
Idle = 4735703 

BW Util Bottlenecks: 
RCDc_limit = 6050998 
RCDWRc_limit = 46188 
WTRc_limit = 276087 
RTWc_limit = 324343 
CCDLc_limit = 2054193 
rwq = 0 
CCDLc_limit_alone = 2016746 
WTRc_limit_alone = 263577 
RTWc_limit_alone = 299406 

Commands details: 
total_CMD = 24158030 
n_nop = 20571046 
Read = 2654260 
Write = 0 
L2_Alloc = 0 
L2_WB = 51770 
n_act = 448674 
n_pre = 448658 
n_ref = 0 
n_req = 2667204 
total_req = 2706030 

Dual Bus Interface Util: 
issued_total_row = 897332 
issued_total_col = 2706030 
Row_Bus_Util =  0.037144 
CoL_Bus_Util = 0.112014 
Either_Row_CoL_Bus_Util = 0.148480 
Issued_on_Two_Bus_Simul_Util = 0.000678 
issued_two_Eff = 0.004566 
queue_avg = 4.556547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55655
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20571985 n_act=448294 n_pre=448278 n_ref_event=0 n_req=2667208 n_rd=2654265 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.4481
n_activity=21427910 dram_eff=0.5051
bk0: 166224a 21588809i bk1: 166204a 21605525i bk2: 165960a 21607681i bk3: 165936a 21610778i bk4: 165843a 21618161i bk5: 165817a 21625940i bk6: 165823a 21618443i bk7: 165798a 21636710i bk8: 165863a 21594990i bk9: 165849a 21615975i bk10: 165819a 21612598i bk11: 165814a 21619872i bk12: 165819a 21600682i bk13: 165831a 21619082i bk14: 165841a 21593320i bk15: 165824a 21620314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831925
Row_Buffer_Locality_read = 0.833939
Row_Buffer_Locality_write = 0.419068
Bank_Level_Parallism = 2.268927
Bank_Level_Parallism_Col = 1.835332
Bank_Level_Parallism_Ready = 1.240749
write_to_read_ratio_blp_rw_average = 0.030578
GrpLevelPara = 1.710521 

BW Util details:
bwutil = 0.448055 
total_CMD = 24158030 
util_bw = 10824136 
Wasted_Col = 6114897 
Wasted_Row = 2474741 
Idle = 4744256 

BW Util Bottlenecks: 
RCDc_limit = 6042375 
RCDWRc_limit = 47320 
WTRc_limit = 281431 
RTWc_limit = 325214 
CCDLc_limit = 2055533 
rwq = 0 
CCDLc_limit_alone = 2017636 
WTRc_limit_alone = 268587 
RTWc_limit_alone = 300161 

Commands details: 
total_CMD = 24158030 
n_nop = 20571985 
Read = 2654265 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 448294 
n_pre = 448278 
n_ref = 0 
n_req = 2667208 
total_req = 2706034 

Dual Bus Interface Util: 
issued_total_row = 896572 
issued_total_col = 2706034 
Row_Bus_Util =  0.037113 
CoL_Bus_Util = 0.112014 
Either_Row_CoL_Bus_Util = 0.148441 
Issued_on_Two_Bus_Simul_Util = 0.000686 
issued_two_Eff = 0.004618 
queue_avg = 4.539503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5395
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24158030 n_nop=20572206 n_act=448223 n_pre=448207 n_ref_event=0 n_req=2667106 n_rd=2654164 n_rd_L2_A=0 n_write=0 n_wr_bk=51762 bw_util=0.448
n_activity=21432077 dram_eff=0.505
bk0: 166176a 21597603i bk1: 166182a 21616437i bk2: 165965a 21605462i bk3: 165959a 21614516i bk4: 165870a 21602951i bk5: 165859a 21625182i bk6: 165787a 21609854i bk7: 165792a 21615944i bk8: 165834a 21604822i bk9: 165831a 21615158i bk10: 165798a 21605175i bk11: 165799a 21623571i bk12: 165848a 21596008i bk13: 165822a 21614015i bk14: 165820a 21599778i bk15: 165822a 21614396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831946
Row_Buffer_Locality_read = 0.833948
Row_Buffer_Locality_write = 0.421341
Bank_Level_Parallism = 2.270185
Bank_Level_Parallism_Col = 1.838482
Bank_Level_Parallism_Ready = 1.241850
write_to_read_ratio_blp_rw_average = 0.030612
GrpLevelPara = 1.712245 

BW Util details:
bwutil = 0.448038 
total_CMD = 24158030 
util_bw = 10823704 
Wasted_Col = 6104991 
Wasted_Row = 2486135 
Idle = 4743200 

BW Util Bottlenecks: 
RCDc_limit = 6043226 
RCDWRc_limit = 46325 
WTRc_limit = 278481 
RTWc_limit = 326795 
CCDLc_limit = 2048077 
rwq = 0 
CCDLc_limit_alone = 2010226 
WTRc_limit_alone = 265972 
RTWc_limit_alone = 301453 

Commands details: 
total_CMD = 24158030 
n_nop = 20572206 
Read = 2654164 
Write = 0 
L2_Alloc = 0 
L2_WB = 51762 
n_act = 448223 
n_pre = 448207 
n_ref = 0 
n_req = 2667106 
total_req = 2705926 

Dual Bus Interface Util: 
issued_total_row = 896430 
issued_total_col = 2705926 
Row_Bus_Util =  0.037107 
CoL_Bus_Util = 0.112009 
Either_Row_CoL_Bus_Util = 0.148432 
Issued_on_Two_Bus_Simul_Util = 0.000684 
issued_two_Eff = 0.004610 
queue_avg = 4.550887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1812671, Miss = 1353090, Miss_rate = 0.746, Pending_hits = 235885, Reservation_fails = 0
L2_cache_bank[1]: Access = 1812616, Miss = 1353022, Miss_rate = 0.746, Pending_hits = 236709, Reservation_fails = 0
L2_cache_bank[2]: Access = 1812269, Miss = 1353095, Miss_rate = 0.747, Pending_hits = 236653, Reservation_fails = 0
L2_cache_bank[3]: Access = 1812623, Miss = 1353121, Miss_rate = 0.746, Pending_hits = 237251, Reservation_fails = 0
L2_cache_bank[4]: Access = 1812604, Miss = 1353146, Miss_rate = 0.747, Pending_hits = 236853, Reservation_fails = 0
L2_cache_bank[5]: Access = 1812210, Miss = 1353167, Miss_rate = 0.747, Pending_hits = 237155, Reservation_fails = 0
L2_cache_bank[6]: Access = 1812629, Miss = 1353044, Miss_rate = 0.746, Pending_hits = 236677, Reservation_fails = 0
L2_cache_bank[7]: Access = 1812619, Miss = 1353110, Miss_rate = 0.746, Pending_hits = 237402, Reservation_fails = 0
L2_cache_bank[8]: Access = 1812352, Miss = 1353156, Miss_rate = 0.747, Pending_hits = 237463, Reservation_fails = 0
L2_cache_bank[9]: Access = 1812772, Miss = 1353104, Miss_rate = 0.746, Pending_hits = 237334, Reservation_fails = 0
L2_cache_bank[10]: Access = 1812906, Miss = 1353151, Miss_rate = 0.746, Pending_hits = 236857, Reservation_fails = 0
L2_cache_bank[11]: Access = 1812552, Miss = 1353139, Miss_rate = 0.747, Pending_hits = 236701, Reservation_fails = 0
L2_cache_bank[12]: Access = 1812858, Miss = 1353086, Miss_rate = 0.746, Pending_hits = 236191, Reservation_fails = 0
L2_cache_bank[13]: Access = 1812826, Miss = 1353066, Miss_rate = 0.746, Pending_hits = 236609, Reservation_fails = 0
L2_cache_bank[14]: Access = 1812492, Miss = 1353050, Miss_rate = 0.747, Pending_hits = 236384, Reservation_fails = 0
L2_cache_bank[15]: Access = 1813025, Miss = 1353144, Miss_rate = 0.746, Pending_hits = 236769, Reservation_fails = 0
L2_cache_bank[16]: Access = 1812701, Miss = 1353004, Miss_rate = 0.746, Pending_hits = 236758, Reservation_fails = 0
L2_cache_bank[17]: Access = 1812264, Miss = 1353140, Miss_rate = 0.747, Pending_hits = 237267, Reservation_fails = 0
L2_cache_bank[18]: Access = 1812749, Miss = 1353142, Miss_rate = 0.746, Pending_hits = 236123, Reservation_fails = 0
L2_cache_bank[19]: Access = 1812578, Miss = 1353200, Miss_rate = 0.747, Pending_hits = 236074, Reservation_fails = 0
L2_cache_bank[20]: Access = 1812277, Miss = 1353233, Miss_rate = 0.747, Pending_hits = 236067, Reservation_fails = 0
L2_cache_bank[21]: Access = 1812617, Miss = 1353113, Miss_rate = 0.746, Pending_hits = 235478, Reservation_fails = 0
L2_cache_bank[22]: Access = 1812577, Miss = 1353139, Miss_rate = 0.747, Pending_hits = 235768, Reservation_fails = 0
L2_cache_bank[23]: Access = 1812215, Miss = 1353107, Miss_rate = 0.747, Pending_hits = 236645, Reservation_fails = 0
L2_total_cache_accesses = 43502002
L2_total_cache_misses = 32474769
L2_total_cache_miss_rate = 0.7465
L2_total_cache_pending_hits = 5679073
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5174489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5679073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7977006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23872741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5679073
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 173671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 468750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42703309
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 798693
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=43502002
icnt_total_pkts_simt_to_mem=43502002
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43502002
Req_Network_cycles = 9420294
Req_Network_injected_packets_per_cycle =       4.6179 
Req_Network_conflicts_per_cycle =       0.7758
Req_Network_conflicts_per_cycle_util =       0.7886
Req_Bank_Level_Parallism =       4.6946
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2838
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1924

Reply_Network_injected_packets_num = 43502002
Reply_Network_cycles = 9420294
Reply_Network_injected_packets_per_cycle =        4.6179
Reply_Network_conflicts_per_cycle =        2.3916
Reply_Network_conflicts_per_cycle_util =       2.4284
Reply_Bank_Level_Parallism =       4.6890
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2380
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1539
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 14 hrs, 36 min, 40 sec (139000 sec)
gpgpu_simulation_rate = 85321 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim: *** exit detected ***
