--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programy\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml test_ekstra.twx test_ekstra.ncd -o test_ekstra.twr
test_ekstra.pcf -ucf PHY.ucf -ucf GenIO.ucf

Design file:              test_ekstra.ncd
Physical constraint file: test_ekstra.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 787 paths analyzed, 231 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.908ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/read_address_counter_minus_one_2 (SLICE_X30Y53.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/read_address_counter_7 (FF)
  Destination:          XLXI_2/XLXI_1/read_address_counter_minus_one_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.908ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/read_address_counter_7 to XLXI_2/XLXI_1/read_address_counter_minus_one_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y44.XQ      Tcko                  0.591   XLXI_2/XLXI_1/read_address_counter<7>
                                                       XLXI_2/XLXI_1/read_address_counter_7
    SLICE_X55Y46.G3      net (fanout=11)       1.641   XLXI_2/XLXI_1/read_address_counter<7>
    SLICE_X55Y46.COUT    Topcyg                1.001   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_lut<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.F4      net (fanout=1)        0.509   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.X       Tilo                  0.704   XLXI_2/XLXI_1/read_address_counter_not0001
                                                       XLXI_2/XLXI_1/read_address_counter_not00011
    SLICE_X30Y53.CE      net (fanout=19)       2.789   XLXI_2/XLXI_1/read_address_counter_not0001
    SLICE_X30Y53.CLK     Tceck                 0.555   XLXI_2/XLXI_1/read_address_counter_minus_one<2>
                                                       XLXI_2/XLXI_1/read_address_counter_minus_one_2
    -------------------------------------------------  ---------------------------
    Total                                      7.908ns (2.969ns logic, 4.939ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/read_address_counter_5 (FF)
  Destination:          XLXI_2/XLXI_1/read_address_counter_minus_one_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.745ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/read_address_counter_5 to XLXI_2/XLXI_1/read_address_counter_minus_one_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.XQ      Tcko                  0.592   XLXI_2/XLXI_1/read_address_counter<5>
                                                       XLXI_2/XLXI_1/read_address_counter_5
    SLICE_X55Y46.F1      net (fanout=9)        1.316   XLXI_2/XLXI_1/read_address_counter<5>
    SLICE_X55Y46.COUT    Topcyf                1.162   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_lut<2>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.F4      net (fanout=1)        0.509   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.X       Tilo                  0.704   XLXI_2/XLXI_1/read_address_counter_not0001
                                                       XLXI_2/XLXI_1/read_address_counter_not00011
    SLICE_X30Y53.CE      net (fanout=19)       2.789   XLXI_2/XLXI_1/read_address_counter_not0001
    SLICE_X30Y53.CLK     Tceck                 0.555   XLXI_2/XLXI_1/read_address_counter_minus_one<2>
                                                       XLXI_2/XLXI_1/read_address_counter_minus_one_2
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (3.131ns logic, 4.614ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/read_address_counter_3 (FF)
  Destination:          XLXI_2/XLXI_1/read_address_counter_minus_one_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.657ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/read_address_counter_3 to XLXI_2/XLXI_1/read_address_counter_minus_one_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.XQ      Tcko                  0.591   XLXI_2/XLXI_1/read_address_counter<3>
                                                       XLXI_2/XLXI_1/read_address_counter_3
    SLICE_X55Y45.G3      net (fanout=11)       1.272   XLXI_2/XLXI_1/read_address_counter<3>
    SLICE_X55Y45.COUT    Topcyg                1.001   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_lut<1>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X55Y46.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X55Y46.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.F4      net (fanout=1)        0.509   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.X       Tilo                  0.704   XLXI_2/XLXI_1/read_address_counter_not0001
                                                       XLXI_2/XLXI_1/read_address_counter_not00011
    SLICE_X30Y53.CE      net (fanout=19)       2.789   XLXI_2/XLXI_1/read_address_counter_not0001
    SLICE_X30Y53.CLK     Tceck                 0.555   XLXI_2/XLXI_1/read_address_counter_minus_one<2>
                                                       XLXI_2/XLXI_1/read_address_counter_minus_one_2
    -------------------------------------------------  ---------------------------
    Total                                      7.657ns (3.087ns logic, 4.570ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/read_address_counter_minus_one_6 (SLICE_X30Y52.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/read_address_counter_7 (FF)
  Destination:          XLXI_2/XLXI_1/read_address_counter_minus_one_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.908ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/read_address_counter_7 to XLXI_2/XLXI_1/read_address_counter_minus_one_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y44.XQ      Tcko                  0.591   XLXI_2/XLXI_1/read_address_counter<7>
                                                       XLXI_2/XLXI_1/read_address_counter_7
    SLICE_X55Y46.G3      net (fanout=11)       1.641   XLXI_2/XLXI_1/read_address_counter<7>
    SLICE_X55Y46.COUT    Topcyg                1.001   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_lut<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.F4      net (fanout=1)        0.509   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.X       Tilo                  0.704   XLXI_2/XLXI_1/read_address_counter_not0001
                                                       XLXI_2/XLXI_1/read_address_counter_not00011
    SLICE_X30Y52.CE      net (fanout=19)       2.789   XLXI_2/XLXI_1/read_address_counter_not0001
    SLICE_X30Y52.CLK     Tceck                 0.555   XLXI_2/XLXI_1/read_address_counter_minus_one<6>
                                                       XLXI_2/XLXI_1/read_address_counter_minus_one_6
    -------------------------------------------------  ---------------------------
    Total                                      7.908ns (2.969ns logic, 4.939ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/read_address_counter_5 (FF)
  Destination:          XLXI_2/XLXI_1/read_address_counter_minus_one_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.745ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/read_address_counter_5 to XLXI_2/XLXI_1/read_address_counter_minus_one_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.XQ      Tcko                  0.592   XLXI_2/XLXI_1/read_address_counter<5>
                                                       XLXI_2/XLXI_1/read_address_counter_5
    SLICE_X55Y46.F1      net (fanout=9)        1.316   XLXI_2/XLXI_1/read_address_counter<5>
    SLICE_X55Y46.COUT    Topcyf                1.162   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_lut<2>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.F4      net (fanout=1)        0.509   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.X       Tilo                  0.704   XLXI_2/XLXI_1/read_address_counter_not0001
                                                       XLXI_2/XLXI_1/read_address_counter_not00011
    SLICE_X30Y52.CE      net (fanout=19)       2.789   XLXI_2/XLXI_1/read_address_counter_not0001
    SLICE_X30Y52.CLK     Tceck                 0.555   XLXI_2/XLXI_1/read_address_counter_minus_one<6>
                                                       XLXI_2/XLXI_1/read_address_counter_minus_one_6
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (3.131ns logic, 4.614ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/read_address_counter_3 (FF)
  Destination:          XLXI_2/XLXI_1/read_address_counter_minus_one_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.657ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/read_address_counter_3 to XLXI_2/XLXI_1/read_address_counter_minus_one_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.XQ      Tcko                  0.591   XLXI_2/XLXI_1/read_address_counter<3>
                                                       XLXI_2/XLXI_1/read_address_counter_3
    SLICE_X55Y45.G3      net (fanout=11)       1.272   XLXI_2/XLXI_1/read_address_counter<3>
    SLICE_X55Y45.COUT    Topcyg                1.001   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_lut<1>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X55Y46.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X55Y46.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.F4      net (fanout=1)        0.509   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.X       Tilo                  0.704   XLXI_2/XLXI_1/read_address_counter_not0001
                                                       XLXI_2/XLXI_1/read_address_counter_not00011
    SLICE_X30Y52.CE      net (fanout=19)       2.789   XLXI_2/XLXI_1/read_address_counter_not0001
    SLICE_X30Y52.CLK     Tceck                 0.555   XLXI_2/XLXI_1/read_address_counter_minus_one<6>
                                                       XLXI_2/XLXI_1/read_address_counter_minus_one_6
    -------------------------------------------------  ---------------------------
    Total                                      7.657ns (3.087ns logic, 4.570ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/read_address_counter_minus_one_4 (SLICE_X32Y53.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/read_address_counter_7 (FF)
  Destination:          XLXI_2/XLXI_1/read_address_counter_minus_one_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/read_address_counter_7 to XLXI_2/XLXI_1/read_address_counter_minus_one_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y44.XQ      Tcko                  0.591   XLXI_2/XLXI_1/read_address_counter<7>
                                                       XLXI_2/XLXI_1/read_address_counter_7
    SLICE_X55Y46.G3      net (fanout=11)       1.641   XLXI_2/XLXI_1/read_address_counter<7>
    SLICE_X55Y46.COUT    Topcyg                1.001   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_lut<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.F4      net (fanout=1)        0.509   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.X       Tilo                  0.704   XLXI_2/XLXI_1/read_address_counter_not0001
                                                       XLXI_2/XLXI_1/read_address_counter_not00011
    SLICE_X32Y53.CE      net (fanout=19)       2.786   XLXI_2/XLXI_1/read_address_counter_not0001
    SLICE_X32Y53.CLK     Tceck                 0.555   XLXI_2/XLXI_1/read_address_counter_minus_one<4>
                                                       XLXI_2/XLXI_1/read_address_counter_minus_one_4
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (2.969ns logic, 4.936ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/read_address_counter_5 (FF)
  Destination:          XLXI_2/XLXI_1/read_address_counter_minus_one_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/read_address_counter_5 to XLXI_2/XLXI_1/read_address_counter_minus_one_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.XQ      Tcko                  0.592   XLXI_2/XLXI_1/read_address_counter<5>
                                                       XLXI_2/XLXI_1/read_address_counter_5
    SLICE_X55Y46.F1      net (fanout=9)        1.316   XLXI_2/XLXI_1/read_address_counter<5>
    SLICE_X55Y46.COUT    Topcyf                1.162   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_lut<2>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.F4      net (fanout=1)        0.509   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.X       Tilo                  0.704   XLXI_2/XLXI_1/read_address_counter_not0001
                                                       XLXI_2/XLXI_1/read_address_counter_not00011
    SLICE_X32Y53.CE      net (fanout=19)       2.786   XLXI_2/XLXI_1/read_address_counter_not0001
    SLICE_X32Y53.CLK     Tceck                 0.555   XLXI_2/XLXI_1/read_address_counter_minus_one<4>
                                                       XLXI_2/XLXI_1/read_address_counter_minus_one_4
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (3.131ns logic, 4.611ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/read_address_counter_3 (FF)
  Destination:          XLXI_2/XLXI_1/read_address_counter_minus_one_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/read_address_counter_3 to XLXI_2/XLXI_1/read_address_counter_minus_one_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.XQ      Tcko                  0.591   XLXI_2/XLXI_1/read_address_counter<3>
                                                       XLXI_2/XLXI_1/read_address_counter_3
    SLICE_X55Y45.G3      net (fanout=11)       1.272   XLXI_2/XLXI_1/read_address_counter<3>
    SLICE_X55Y45.COUT    Topcyg                1.001   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_lut<1>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X55Y46.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X55Y46.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X55Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.F4      net (fanout=1)        0.509   XLXI_2/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X55Y48.X       Tilo                  0.704   XLXI_2/XLXI_1/read_address_counter_not0001
                                                       XLXI_2/XLXI_1/read_address_counter_not00011
    SLICE_X32Y53.CE      net (fanout=19)       2.786   XLXI_2/XLXI_1/read_address_counter_not0001
    SLICE_X32Y53.CLK     Tceck                 0.555   XLXI_2/XLXI_1/read_address_counter_minus_one<4>
                                                       XLXI_2/XLXI_1/read_address_counter_minus_one_4
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (3.087ns logic, 4.567ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/temp_43 (SLICE_X51Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.950ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/doB_latched_3 (FF)
  Destination:          XLXI_3/temp_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.009 - 0.016)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/doB_latched_3 to XLXI_3/temp_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.XQ      Tcko                  0.473   XLXI_2/XLXI_1/doB_latched<3>
                                                       XLXI_2/XLXI_1/doB_latched_3
    SLICE_X51Y65.BX      net (fanout=1)        0.377   XLXI_2/XLXI_1/doB_latched<3>
    SLICE_X51Y65.CLK     Tckdi       (-Th)    -0.093   XLXI_3/temp<43>
                                                       XLXI_3/temp_43
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.566ns logic, 0.377ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/temp_42 (SLICE_X51Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/doB_latched_2 (FF)
  Destination:          XLXI_3/temp_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.009 - 0.016)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/doB_latched_2 to XLXI_3/temp_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.YQ      Tcko                  0.470   XLXI_2/XLXI_1/doB_latched<3>
                                                       XLXI_2/XLXI_1/doB_latched_2
    SLICE_X51Y65.BY      net (fanout=1)        0.379   XLXI_2/XLXI_1/doB_latched<2>
    SLICE_X51Y65.CLK     Tckdi       (-Th)    -0.135   XLXI_3/temp<43>
                                                       XLXI_3/temp_42
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.605ns logic, 0.379ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/address_counter_0 (SLICE_X49Y57.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/enable (FF)
  Destination:          XLXI_3/address_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.058 - 0.066)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/enable to XLXI_3/address_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.XQ      Tcko                  0.474   XLXI_4/enable
                                                       XLXI_4/enable
    SLICE_X49Y57.CE      net (fanout=6)        0.573   XLXI_4/enable
    SLICE_X49Y57.CLK     Tckce       (-Th)    -0.069   XLXI_3/address_counter<0>
                                                       XLXI_3/address_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.543ns logic, 0.573ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_3/RAMB16_S1_S2_inst/CLKB
  Logical resource: XLXI_2/XLXI_3/RAMB16_S1_S2_inst.B/CLKB
  Location pin: RAMB16_X1Y1.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_3/RAMB16_S1_S2_inst/CLKB
  Logical resource: XLXI_2/XLXI_3/RAMB16_S1_S2_inst.B/CLKB
  Location pin: RAMB16_X1Y1.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_3/RAMB16_S1_S2_inst/CLKB
  Logical resource: XLXI_2/XLXI_3/RAMB16_S1_S2_inst.B/CLKB
  Location pin: RAMB16_X1Y1.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.908|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 787 paths, 0 nets, and 366 connections

Design statistics:
   Minimum period:   7.908ns{1}   (Maximum frequency: 126.454MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 24 00:23:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



