<stg><name>conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2></name>


<trans_list>

<trans id="450" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="5" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="11" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="28" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="28" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="28" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="1"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="30" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="31" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="33" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl3:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl3:1  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
codeRepl3:2  %tmpdata_V = alloca [3 x i16], align 2

]]></Node>
<StgValue><ssdm name="tmpdata_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
codeRepl3:3  %layer_out_i = alloca [32 x i16], align 2

]]></Node>
<StgValue><ssdm name="layer_out_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:4  %layer_out_i_addr = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="layer_out_i_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:5  %layer_out_i_addr_1 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:6  %layer_out_i_addr_2 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:7  %layer_out_i_addr_66 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_66"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:8  %layer_out_i_addr_4 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:9  %layer_out_i_addr_5 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:10  %layer_out_i_addr_6 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:11  %layer_out_i_addr_7 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:12  %layer_out_i_addr_8 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:13  %layer_out_i_addr_9 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:14  %layer_out_i_addr_10 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:15  %layer_out_i_addr_11 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:16  %layer_out_i_addr_12 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_12"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:17  %layer_out_i_addr_13 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_13"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:18  %layer_out_i_addr_14 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:19  %layer_out_i_addr_15 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_15"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:20  %layer_out_i_addr_16 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_16"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:21  %layer_out_i_addr_17 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_17"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:22  %layer_out_i_addr_18 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_18"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:23  %layer_out_i_addr_19 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_19"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:24  %layer_out_i_addr_20 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_20"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:25  %layer_out_i_addr_21 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_21"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:26  %layer_out_i_addr_22 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_22"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:27  %layer_out_i_addr_23 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_23"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:28  %layer_out_i_addr_24 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_24"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:29  %layer_out_i_addr_25 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_25"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:30  %layer_out_i_addr_26 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_26"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:31  %layer_out_i_addr_27 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_27"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:32  %layer_out_i_addr_28 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_28"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:33  %layer_out_i_addr_29 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_29"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:34  %layer_out_i_addr_30 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_30"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl3:35  %layer_out_i_addr_31 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_31"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
codeRepl3:36  br label %0

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i11 [ 0, %codeRepl3 ], [ %i, %10 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln245 = icmp eq i11 %i_0_i, -892

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1156, i64 1156, i64 1156)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %i = add i11 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln245, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>.exit", label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0">
<![CDATA[
conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln313"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i1_0_i = phi i2 [ %i1, %1 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:1  %icmp_ln247 = icmp eq i2 %i1_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:3  %i1 = add i2 %i1_0_i, 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln247, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:0  call fastcc void @"cnnshift_arr_buffer<ap_fixed,ap_fixed,config2>"([3 x i16]* %tmpdata_V, [27 x i16]* @layer_in_V_9)

]]></Node>
<StgValue><ssdm name="call_ln252"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="2">
<![CDATA[
:0  %zext_ln249 = zext i2 %i1_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %tmpdata_V_addr = getelementptr [3 x i16]* %tmpdata_V, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="tmpdata_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
:3  store i16 %tmp_V, i16* %tmpdata_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
:0  call fastcc void @"cnnshift_arr_buffer<ap_fixed,ap_fixed,config2>"([3 x i16]* %tmpdata_V, [27 x i16]* @layer_in_V_9)

]]></Node>
<StgValue><ssdm name="call_ln252"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
:1  %sX_4_load = load i32* @sX_4, align 4

]]></Node>
<StgValue><ssdm name="sX_4_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln255 = icmp eq i32 %sX_4_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
:3  %sY_4_load = load i32* @sY_4, align 4

]]></Node>
<StgValue><ssdm name="sY_4_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln255_7 = icmp eq i32 %sY_4_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln255_7"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
:5  %pY_4_load = load i32* @pY_4, align 4

]]></Node>
<StgValue><ssdm name="pY_4_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_127 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_4_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %icmp_ln255_8 = icmp sgt i31 %tmp_127, 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_8"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
:8  %pX_4_load = load i32* @pX_4, align 4

]]></Node>
<StgValue><ssdm name="pX_4_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_128 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_4_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:10  %icmp_ln255_9 = icmp sgt i31 %tmp_128, 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_9"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln255 = and i1 %icmp_ln255, %icmp_ln255_7

]]></Node>
<StgValue><ssdm name="and_ln255"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %and_ln255_5 = and i1 %icmp_ln255_8, %icmp_ln255_9

]]></Node>
<StgValue><ssdm name="and_ln255_5"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln255_6 = and i1 %and_ln255_5, %and_ln255

]]></Node>
<StgValue><ssdm name="and_ln255_6"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %and_ln255_6, label %hls_label_0_begin, label %._crit_edge44.i

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str82)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:1  %rbegin47_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([135 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_16_MC_AC_4_MC_AC_I_2) nounwind

]]></Node>
<StgValue><ssdm name="rbegin47_i"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:2  br label %.preheader80.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:0  %acc_V_31_0 = phi i16 [ 384, %hls_label_0_begin ], [ %acc_31_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_31_0"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:1  %acc_V_30_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_30_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_30_0"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:2  %acc_V_29_0 = phi i16 [ -128, %hls_label_0_begin ], [ %acc_29_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_29_0"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:3  %acc_V_28_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_28_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_28_0"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:4  %acc_V_27_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_27_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_27_0"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:5  %acc_V_26_0 = phi i16 [ -256, %hls_label_0_begin ], [ %acc_26_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_26_0"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:6  %acc_V_25_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_25_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_25_0"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:7  %acc_V_24_0 = phi i16 [ -384, %hls_label_0_begin ], [ %acc_24_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_24_0"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:8  %acc_V_23_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_23_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_23_0"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:9  %acc_V_22_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_22_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_22_0"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:10  %acc_V_21_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_21_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_21_0"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:11  %acc_V_20_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_20_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_20_0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:12  %acc_V_19_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_19_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_19_0"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:13  %acc_V_18_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_18_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_18_0"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:14  %acc_V_17_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_17_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_17_0"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:15  %acc_V_16_0 = phi i16 [ -128, %hls_label_0_begin ], [ %acc_16_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_16_0"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:16  %acc_V_15_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_15_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_15_0"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:17  %acc_V_14_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_14_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_14_0"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:18  %acc_V_13_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_13_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_13_0"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:19  %acc_V_12_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_12_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_12_0"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:20  %acc_V_11_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_11_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_11_0"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:21  %acc_V_10_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_10_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_10_0"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:22  %acc_V_9_0 = phi i16 [ 512, %hls_label_0_begin ], [ %acc_9_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_9_0"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:23  %acc_V_8_0 = phi i16 [ 512, %hls_label_0_begin ], [ %acc_8_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_8_0"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:24  %acc_V_7_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_7_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_7_0"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:25  %acc_V_6_0 = phi i16 [ 0, %hls_label_0_begin ], [ %acc_6_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_6_0"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:26  %acc_V_5_0 = phi i16 [ 0, %hls_label_0_begin ], [ %acc_5_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_5_0"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:27  %acc_V_4_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_4_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_4_0"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:28  %acc_V_3_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_3_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_3_0"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:29  %acc_V_2_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_2_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_2_0"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:30  %acc_V_1_0 = phi i16 [ 128, %hls_label_0_begin ], [ %acc_1_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_1_0"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:31  %acc_V_0_0 = phi i16 [ 256, %hls_label_0_begin ], [ %acc_0_V, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="acc_V_0_0"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader80.i.i.i:32  %in_index = phi i5 [ 0, %hls_label_0_begin ], [ %ir, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader80.i.i.i:33  %icmp_ln336 = icmp eq i5 %in_index, -5

]]></Node>
<StgValue><ssdm name="icmp_ln336"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader80.i.i.i:34  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader80.i.i.i:35  %ir = add i5 %in_index, 1

]]></Node>
<StgValue><ssdm name="ir"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader80.i.i.i:36  br i1 %icmp_ln336, label %"nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end", label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="5">
<![CDATA[
hls_label_3:2  %zext_ln344 = zext i5 %in_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:3  %layer_in_V_9_addr = getelementptr [27 x i16]* @layer_in_V_9, i64 0, i64 %zext_ln344

]]></Node>
<StgValue><ssdm name="layer_in_V_9_addr"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="5">
<![CDATA[
hls_label_3:4  %layer_in_V_9_load = load i16* %layer_in_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="layer_in_V_9_load"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="191" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:5  %w2_V_addr = getelementptr [27 x i191]* @w2_V, i64 0, i64 %zext_ln344

]]></Node>
<StgValue><ssdm name="w2_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="191" op_0_bw="5">
<![CDATA[
hls_label_3:6  %w2_V_load = load i191* %w2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="w2_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="5">
<![CDATA[
hls_label_3:4  %layer_in_V_9_load = load i16* %layer_in_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="layer_in_V_9_load"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="191" op_0_bw="5">
<![CDATA[
hls_label_3:6  %w2_V_load = load i191* %w2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="w2_V_load"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="191">
<![CDATA[
hls_label_3:7  %trunc_ln344 = trunc i191 %w2_V_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln344"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:12  %tmp_96 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:16  %tmp_97 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:20  %tmp_98 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:24  %tmp_99 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 24, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:28  %tmp_100 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 30, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:32  %tmp_101 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 36, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:36  %tmp_102 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 42, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:40  %tmp_103 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 48, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:44  %tmp_104 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 54, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:48  %tmp_105 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 60, i32 65)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:52  %tmp_106 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 66, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:56  %tmp_107 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 72, i32 77)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:60  %tmp_108 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 78, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:64  %tmp_109 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 84, i32 89)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:68  %tmp_110 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 90, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:72  %tmp_111 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 96, i32 101)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:76  %tmp_112 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 102, i32 107)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:80  %tmp_113 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 108, i32 113)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:84  %tmp_114 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 114, i32 119)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:88  %tmp_115 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 120, i32 125)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:92  %tmp_116 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 126, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:96  %tmp_117 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 132, i32 137)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:100  %tmp_118 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 138, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:104  %tmp_119 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 144, i32 149)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:108  %tmp_120 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 150, i32 155)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:112  %tmp_121 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 156, i32 161)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:116  %tmp_122 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 162, i32 167)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:120  %tmp_123 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 168, i32 173)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:124  %tmp_124 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 174, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:128  %tmp_125 = call i6 @_ssdm_op_PartSelect.i6.i191.i32.i32(i191 %w2_V_load, i32 180, i32 185)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="191" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:132  %tmp_126 = call i5 @_ssdm_op_PartSelect.i5.i191.i32.i32(i191 %w2_V_load, i32 186, i32 190)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="16">
<![CDATA[
hls_label_3:8  %sext_ln1116_cast = sext i16 %layer_in_V_9_load to i21

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:9  %sext_ln1118 = sext i6 %trunc_ln344 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:10  %mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:13  %sext_ln1118_99 = sext i6 %tmp_96 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:14  %mul_ln1118_99 = mul i21 %sext_ln1118_99, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:17  %sext_ln1118_100 = sext i6 %tmp_97 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:18  %mul_ln1118_100 = mul i21 %sext_ln1118_100, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:21  %sext_ln1118_101 = sext i6 %tmp_98 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:22  %mul_ln1118_101 = mul i21 %sext_ln1118_101, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:25  %sext_ln1118_102 = sext i6 %tmp_99 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:26  %mul_ln1118_102 = mul i21 %sext_ln1118_102, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:29  %sext_ln1118_103 = sext i6 %tmp_100 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:30  %mul_ln1118_103 = mul i21 %sext_ln1118_103, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:33  %sext_ln1118_104 = sext i6 %tmp_101 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:34  %mul_ln1118_104 = mul i21 %sext_ln1118_104, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:37  %sext_ln1118_105 = sext i6 %tmp_102 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:38  %mul_ln1118_105 = mul i21 %sext_ln1118_105, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:41  %sext_ln1118_106 = sext i6 %tmp_103 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:42  %mul_ln1118_106 = mul i21 %sext_ln1118_106, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:45  %sext_ln1118_107 = sext i6 %tmp_104 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_107"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:46  %mul_ln1118_107 = mul i21 %sext_ln1118_107, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:49  %sext_ln1118_108 = sext i6 %tmp_105 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_108"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:50  %mul_ln1118_108 = mul i21 %sext_ln1118_108, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:53  %sext_ln1118_109 = sext i6 %tmp_106 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_109"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:54  %mul_ln1118_109 = mul i21 %sext_ln1118_109, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:57  %sext_ln1118_110 = sext i6 %tmp_107 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_110"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:58  %mul_ln1118_110 = mul i21 %sext_ln1118_110, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:61  %sext_ln1118_111 = sext i6 %tmp_108 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:62  %mul_ln1118_111 = mul i21 %sext_ln1118_111, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:65  %sext_ln1118_112 = sext i6 %tmp_109 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_112"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:66  %mul_ln1118_112 = mul i21 %sext_ln1118_112, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:69  %sext_ln1118_113 = sext i6 %tmp_110 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_113"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:70  %mul_ln1118_113 = mul i21 %sext_ln1118_113, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:73  %sext_ln1118_114 = sext i6 %tmp_111 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_114"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:74  %mul_ln1118_114 = mul i21 %sext_ln1118_114, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:77  %sext_ln1118_115 = sext i6 %tmp_112 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_115"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:78  %mul_ln1118_115 = mul i21 %sext_ln1118_115, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:81  %sext_ln1118_116 = sext i6 %tmp_113 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_116"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:82  %mul_ln1118_116 = mul i21 %sext_ln1118_116, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:85  %sext_ln1118_117 = sext i6 %tmp_114 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_117"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:86  %mul_ln1118_117 = mul i21 %sext_ln1118_117, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:89  %sext_ln1118_118 = sext i6 %tmp_115 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_118"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:90  %mul_ln1118_118 = mul i21 %sext_ln1118_118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:93  %sext_ln1118_119 = sext i6 %tmp_116 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_119"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:94  %mul_ln1118_119 = mul i21 %sext_ln1118_119, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:97  %sext_ln1118_120 = sext i6 %tmp_117 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_120"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:98  %mul_ln1118_120 = mul i21 %sext_ln1118_120, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:101  %sext_ln1118_121 = sext i6 %tmp_118 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_121"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:102  %mul_ln1118_121 = mul i21 %sext_ln1118_121, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:105  %sext_ln1118_122 = sext i6 %tmp_119 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_122"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:106  %mul_ln1118_122 = mul i21 %sext_ln1118_122, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:109  %sext_ln1118_123 = sext i6 %tmp_120 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_123"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:110  %mul_ln1118_123 = mul i21 %sext_ln1118_123, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:113  %sext_ln1118_124 = sext i6 %tmp_121 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_124"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:114  %mul_ln1118_124 = mul i21 %sext_ln1118_124, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:117  %sext_ln1118_125 = sext i6 %tmp_122 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_125"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:118  %mul_ln1118_125 = mul i21 %sext_ln1118_125, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:121  %sext_ln1118_126 = sext i6 %tmp_123 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_126"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:122  %mul_ln1118_126 = mul i21 %sext_ln1118_126, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:125  %sext_ln1118_127 = sext i6 %tmp_124 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_127"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:126  %mul_ln1118_127 = mul i21 %sext_ln1118_127, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="21" op_0_bw="6">
<![CDATA[
hls_label_3:129  %sext_ln1118_128 = sext i6 %tmp_125 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_128"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:130  %mul_ln1118_128 = mul i21 %sext_ln1118_128, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="5">
<![CDATA[
hls_label_3:133  %sext_ln1118_129 = sext i5 %tmp_126 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_129"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:134  %mul_ln1118_129 = mul i21 %sext_ln1118_129, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="248" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:10  %mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:14  %mul_ln1118_99 = mul i21 %sext_ln1118_99, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:18  %mul_ln1118_100 = mul i21 %sext_ln1118_100, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:22  %mul_ln1118_101 = mul i21 %sext_ln1118_101, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:26  %mul_ln1118_102 = mul i21 %sext_ln1118_102, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:30  %mul_ln1118_103 = mul i21 %sext_ln1118_103, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:34  %mul_ln1118_104 = mul i21 %sext_ln1118_104, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:38  %mul_ln1118_105 = mul i21 %sext_ln1118_105, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:42  %mul_ln1118_106 = mul i21 %sext_ln1118_106, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:46  %mul_ln1118_107 = mul i21 %sext_ln1118_107, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:50  %mul_ln1118_108 = mul i21 %sext_ln1118_108, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:54  %mul_ln1118_109 = mul i21 %sext_ln1118_109, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:58  %mul_ln1118_110 = mul i21 %sext_ln1118_110, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:62  %mul_ln1118_111 = mul i21 %sext_ln1118_111, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:66  %mul_ln1118_112 = mul i21 %sext_ln1118_112, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:70  %mul_ln1118_113 = mul i21 %sext_ln1118_113, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:74  %mul_ln1118_114 = mul i21 %sext_ln1118_114, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:78  %mul_ln1118_115 = mul i21 %sext_ln1118_115, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:82  %mul_ln1118_116 = mul i21 %sext_ln1118_116, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:86  %mul_ln1118_117 = mul i21 %sext_ln1118_117, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:90  %mul_ln1118_118 = mul i21 %sext_ln1118_118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:94  %mul_ln1118_119 = mul i21 %sext_ln1118_119, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:98  %mul_ln1118_120 = mul i21 %sext_ln1118_120, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:102  %mul_ln1118_121 = mul i21 %sext_ln1118_121, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:106  %mul_ln1118_122 = mul i21 %sext_ln1118_122, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:110  %mul_ln1118_123 = mul i21 %sext_ln1118_123, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:114  %mul_ln1118_124 = mul i21 %sext_ln1118_124, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:118  %mul_ln1118_125 = mul i21 %sext_ln1118_125, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:122  %mul_ln1118_126 = mul i21 %sext_ln1118_126, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:126  %mul_ln1118_127 = mul i21 %sext_ln1118_127, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:130  %mul_ln1118_128 = mul i21 %sext_ln1118_128, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:134  %mul_ln1118_129 = mul i21 %sext_ln1118_129, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:135  %trunc_ln708_31 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_129, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="281" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:10  %mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:14  %mul_ln1118_99 = mul i21 %sext_ln1118_99, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:18  %mul_ln1118_100 = mul i21 %sext_ln1118_100, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:22  %mul_ln1118_101 = mul i21 %sext_ln1118_101, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:26  %mul_ln1118_102 = mul i21 %sext_ln1118_102, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:30  %mul_ln1118_103 = mul i21 %sext_ln1118_103, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:34  %mul_ln1118_104 = mul i21 %sext_ln1118_104, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:38  %mul_ln1118_105 = mul i21 %sext_ln1118_105, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:42  %mul_ln1118_106 = mul i21 %sext_ln1118_106, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:46  %mul_ln1118_107 = mul i21 %sext_ln1118_107, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:50  %mul_ln1118_108 = mul i21 %sext_ln1118_108, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:54  %mul_ln1118_109 = mul i21 %sext_ln1118_109, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:58  %mul_ln1118_110 = mul i21 %sext_ln1118_110, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:62  %mul_ln1118_111 = mul i21 %sext_ln1118_111, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:66  %mul_ln1118_112 = mul i21 %sext_ln1118_112, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:70  %mul_ln1118_113 = mul i21 %sext_ln1118_113, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:74  %mul_ln1118_114 = mul i21 %sext_ln1118_114, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:78  %mul_ln1118_115 = mul i21 %sext_ln1118_115, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:82  %mul_ln1118_116 = mul i21 %sext_ln1118_116, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:86  %mul_ln1118_117 = mul i21 %sext_ln1118_117, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:90  %mul_ln1118_118 = mul i21 %sext_ln1118_118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:94  %mul_ln1118_119 = mul i21 %sext_ln1118_119, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:98  %mul_ln1118_120 = mul i21 %sext_ln1118_120, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:102  %mul_ln1118_121 = mul i21 %sext_ln1118_121, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:106  %mul_ln1118_122 = mul i21 %sext_ln1118_122, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:110  %mul_ln1118_123 = mul i21 %sext_ln1118_123, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:114  %mul_ln1118_124 = mul i21 %sext_ln1118_124, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:118  %mul_ln1118_125 = mul i21 %sext_ln1118_125, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:122  %mul_ln1118_126 = mul i21 %sext_ln1118_126, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:126  %mul_ln1118_127 = mul i21 %sext_ln1118_127, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_3:130  %mul_ln1118_128 = mul i21 %sext_ln1118_128, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:167  %acc_31_V = add i16 %acc_V_31_0, %trunc_ln708_31

]]></Node>
<StgValue><ssdm name="acc_31_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str83)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln337"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:11  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:15  %trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_99, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:19  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_100, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:23  %trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_101, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:27  %trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_102, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:31  %trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_103, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:35  %trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_104, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:39  %trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_105, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:43  %trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_106, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:47  %trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_107, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:51  %trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_108, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:55  %trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_109, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:59  %trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_110, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:63  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_111, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:67  %trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_112, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:71  %trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_113, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:75  %trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_114, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:79  %trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_115, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:83  %trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_116, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:87  %trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_117, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:91  %trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_118, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:95  %trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_119, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:99  %trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_120, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:103  %trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_121, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:107  %trunc_ln708_24 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_122, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:111  %trunc_ln708_25 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_123, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:115  %trunc_ln708_26 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_124, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:119  %trunc_ln708_27 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_125, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:123  %trunc_ln708_28 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_126, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:127  %trunc_ln708_29 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_127, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:131  %trunc_ln708_30 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_128, i32 5, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:136  %acc_0_V = add i16 %acc_V_0_0, %trunc_ln

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:137  %acc_1_V = add i16 %acc_V_1_0, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:138  %acc_2_V = add i16 %acc_V_2_0, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:139  %acc_3_V = add i16 %acc_V_3_0, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:140  %acc_4_V = add i16 %acc_V_4_0, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:141  %acc_5_V = add i16 %acc_V_5_0, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:142  %acc_6_V = add i16 %acc_V_6_0, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:143  %acc_7_V = add i16 %acc_V_7_0, %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:144  %acc_8_V = add i16 %acc_V_8_0, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:145  %acc_9_V = add i16 %acc_V_9_0, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:146  %acc_10_V = add i16 %acc_V_10_0, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:147  %acc_11_V = add i16 %acc_V_11_0, %trunc_ln708_11

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:148  %acc_12_V = add i16 %acc_V_12_0, %trunc_ln708_12

]]></Node>
<StgValue><ssdm name="acc_12_V"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:149  %acc_13_V = add i16 %acc_V_13_0, %trunc_ln708_13

]]></Node>
<StgValue><ssdm name="acc_13_V"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:150  %acc_14_V = add i16 %acc_V_14_0, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="acc_14_V"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:151  %acc_15_V = add i16 %acc_V_15_0, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="acc_15_V"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:152  %acc_16_V = add i16 %acc_V_16_0, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="acc_16_V"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:153  %acc_17_V = add i16 %acc_V_17_0, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="acc_17_V"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:154  %acc_18_V = add i16 %acc_V_18_0, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="acc_18_V"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:155  %acc_19_V = add i16 %acc_V_19_0, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="acc_19_V"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:156  %acc_20_V = add i16 %acc_V_20_0, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="acc_20_V"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:157  %acc_21_V = add i16 %acc_V_21_0, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="acc_21_V"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:158  %acc_22_V = add i16 %acc_V_22_0, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="acc_22_V"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:159  %acc_23_V = add i16 %acc_V_23_0, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="acc_23_V"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:160  %acc_24_V = add i16 %acc_V_24_0, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="acc_24_V"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:161  %acc_25_V = add i16 %acc_V_25_0, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="acc_25_V"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:162  %acc_26_V = add i16 %acc_V_26_0, %trunc_ln708_26

]]></Node>
<StgValue><ssdm name="acc_26_V"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:163  %acc_27_V = add i16 %acc_V_27_0, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="acc_27_V"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:164  %acc_28_V = add i16 %acc_V_28_0, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="acc_28_V"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:165  %acc_29_V = add i16 %acc_V_29_0, %trunc_ln708_29

]]></Node>
<StgValue><ssdm name="acc_29_V"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:166  %acc_30_V = add i16 %acc_V_30_0, %trunc_ln708_30

]]></Node>
<StgValue><ssdm name="acc_30_V"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:168  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str83, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:169  br label %.preheader80.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="379" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:0  store i16 %acc_V_0_0, i16* %layer_out_i_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:1  store i16 %acc_V_1_0, i16* %layer_out_i_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="381" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:2  store i16 %acc_V_2_0, i16* %layer_out_i_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:3  store i16 %acc_V_3_0, i16* %layer_out_i_addr_66, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="383" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:4  store i16 %acc_V_4_0, i16* %layer_out_i_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:5  store i16 %acc_V_5_0, i16* %layer_out_i_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="385" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:6  store i16 %acc_V_6_0, i16* %layer_out_i_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:7  store i16 %acc_V_7_0, i16* %layer_out_i_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="387" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:8  store i16 %acc_V_8_0, i16* %layer_out_i_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:9  store i16 %acc_V_9_0, i16* %layer_out_i_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="389" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:10  store i16 %acc_V_10_0, i16* %layer_out_i_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:11  store i16 %acc_V_11_0, i16* %layer_out_i_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="391" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:12  store i16 %acc_V_12_0, i16* %layer_out_i_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:13  store i16 %acc_V_13_0, i16* %layer_out_i_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="393" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:14  store i16 %acc_V_14_0, i16* %layer_out_i_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:15  store i16 %acc_V_15_0, i16* %layer_out_i_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="395" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:16  store i16 %acc_V_16_0, i16* %layer_out_i_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:17  store i16 %acc_V_17_0, i16* %layer_out_i_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="397" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:18  store i16 %acc_V_18_0, i16* %layer_out_i_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:19  store i16 %acc_V_19_0, i16* %layer_out_i_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="399" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:20  store i16 %acc_V_20_0, i16* %layer_out_i_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:21  store i16 %acc_V_21_0, i16* %layer_out_i_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="401" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:22  store i16 %acc_V_22_0, i16* %layer_out_i_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:23  store i16 %acc_V_23_0, i16* %layer_out_i_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="403" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:24  store i16 %acc_V_24_0, i16* %layer_out_i_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:25  store i16 %acc_V_25_0, i16* %layer_out_i_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="405" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:26  store i16 %acc_V_26_0, i16* %layer_out_i_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:27  store i16 %acc_V_27_0, i16* %layer_out_i_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="407" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:28  store i16 %acc_V_28_0, i16* %layer_out_i_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="408" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:29  store i16 %acc_V_29_0, i16* %layer_out_i_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="409" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:30  store i16 %acc_V_30_0, i16* %layer_out_i_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:31  store i16 %acc_V_31_0, i16* %layer_out_i_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:32  %rend48_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([135 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_16_MC_AC_4_MC_AC_I_2, i32 %rbegin47_i) nounwind

]]></Node>
<StgValue><ssdm name="rend48_i"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:33  br label %3

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="413" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_ic_0_i = phi i6 [ 0, %"nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end" ], [ %i_ic, %4 ]

]]></Node>
<StgValue><ssdm name="i_ic_0_i"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln266 = icmp eq i6 %i_ic_0_i, -32

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_ic = add i6 %i_ic_0_i, 1

]]></Node>
<StgValue><ssdm name="i_ic"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln266, label %hls_label_0_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln268 = zext i6 %i_ic_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %layer_out_i_addr_3 = getelementptr [32 x i16]* %layer_out_i, i64 0, i64 %zext_ln268

]]></Node>
<StgValue><ssdm name="layer_out_i_addr_3"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="5">
<![CDATA[
:3  %res_pack_V = load i16* %layer_out_i_addr_3, align 2

]]></Node>
<StgValue><ssdm name="res_pack_V"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
<literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str82, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln255_6" val="1"/>
<literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %._crit_edge44.i

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge44.i:0  %icmp_ln277 = icmp eq i32 %pX_4_load, 33

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge44.i:1  br i1 %icmp_ln277, label %5, label %9

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln290 = add nsw i32 %pX_4_load, 1

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln290, i32* @pX_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="0"/>
<literal name="icmp_ln255" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="0"/>
<literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln292 = add i32 %sX_4_load, 1

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln292 = select i1 %icmp_ln255, i32 2, i32 %add_ln292

]]></Node>
<StgValue><ssdm name="select_ln292"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln281 = icmp eq i32 %pY_4_load, 33

]]></Node>
<StgValue><ssdm name="icmp_ln281"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln281, label %6, label %7

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln285 = add nsw i32 %pY_4_load, 1

]]></Node>
<StgValue><ssdm name="add_ln285"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln285, i32* @pY_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
<literal name="icmp_ln255_7" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
<literal name="icmp_ln255_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln287 = add i32 %sY_4_load, 1

]]></Node>
<StgValue><ssdm name="add_ln287"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln287 = select i1 %icmp_ln255_7, i32 2, i32 %add_ln287

]]></Node>
<StgValue><ssdm name="select_ln287"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="1"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="1"/>
</and_exp><and_exp><literal name="and_ln255_6" val="0"/>
<literal name="icmp_ln277" val="1"/>
<literal name="icmp_ln281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="439" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="5">
<![CDATA[
:3  %res_pack_V = load i16* %layer_out_i_addr_3, align 2

]]></Node>
<StgValue><ssdm name="res_pack_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="440" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln266"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %res_pack_V)

]]></Node>
<StgValue><ssdm name="write_ln269"/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="443" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln292, i32* @sX_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="445" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="446" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i = phi i32 [ %select_ln287, %7 ], [ 0, %6 ]

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="447" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i, i32* @sY_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="448" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %10

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="449" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
