INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreasb/intelFPGA_lite/21.1/vivado_projects/lab3/lab3.srcs/sim_1/new/VGA_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_controller_tb'
