# System Verilog - Language Support

This package add language support for Verilog/SystemVerilog. It supports systemverilog syntax, with planned support for signal intelliSense.

- [GitHub](https://github.com/eirikpre/VSCode-SystemVerilog)

## Features
- Syntax Highlighting

## Known Issues
- Corner case with `'{ ... }`

## Release Notes
### 0.0.1 - Initial alpha release
