{"vcs1":{"timestamp_begin":1739359908.585637171, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739359908.937585925, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739359909.243811712, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739359908.359095175}
{"VCS_COMP_START_TIME": 1739359908.359095175}
{"VCS_COMP_END_TIME": 1739359909.460953374}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150356}}
