$comment
	File created using the following command:
		vcd file cpu.msim.vcd -direction
$end
$date
	Thu Sep 19 19:07:39 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module contador_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " clr [7:0] $end
$var reg 8 # pr [7:0] $end
$var wire 1 $ q [7] $end
$var wire 1 % q [6] $end
$var wire 1 & q [5] $end
$var wire 1 ' q [4] $end
$var wire 1 ( q [3] $end
$var wire 1 ) q [2] $end
$var wire 1 * q [1] $end
$var wire 1 + q [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 clr[7]~input_o $end
$var wire 1 4 pr[7]~input_o $end
$var wire 1 5 inst7~1_combout $end
$var wire 1 6 clk~input_o $end
$var wire 1 7 clk~inputCLKENA0_outclk $end
$var wire 1 8 clr[6]~input_o $end
$var wire 1 9 pr[6]~input_o $end
$var wire 1 : inst6~1_combout $end
$var wire 1 ; pr[5]~input_o $end
$var wire 1 < clr[5]~input_o $end
$var wire 1 = inst5~1_combout $end
$var wire 1 > pr[4]~input_o $end
$var wire 1 ? clr[4]~input_o $end
$var wire 1 @ inst4~1_combout $end
$var wire 1 A clr[3]~input_o $end
$var wire 1 B pr[3]~input_o $end
$var wire 1 C inst3~1_combout $end
$var wire 1 D pr[2]~input_o $end
$var wire 1 E clr[2]~input_o $end
$var wire 1 F inst2~1_combout $end
$var wire 1 G pr[0]~input_o $end
$var wire 1 H clr[0]~input_o $end
$var wire 1 I inst~1_combout $end
$var wire 1 J inst~3_combout $end
$var wire 1 K inst~0_combout $end
$var wire 1 L inst~_emulated_q $end
$var wire 1 M inst~2_combout $end
$var wire 1 N pr[1]~input_o $end
$var wire 1 O clr[1]~input_o $end
$var wire 1 P inst1~1_combout $end
$var wire 1 Q inst1~5_combout $end
$var wire 1 R inst1~3_combout $end
$var wire 1 S inst1~0_combout $end
$var wire 1 T inst1~_emulated_q $end
$var wire 1 U inst1~2_combout $end
$var wire 1 V inst2~3_combout $end
$var wire 1 W inst2~0_combout $end
$var wire 1 X inst2~_emulated_q $end
$var wire 1 Y inst2~2_combout $end
$var wire 1 Z inst9~combout $end
$var wire 1 [ inst3~3_combout $end
$var wire 1 \ inst3~0_combout $end
$var wire 1 ] inst3~_emulated_q $end
$var wire 1 ^ inst3~2_combout $end
$var wire 1 _ inst10~combout $end
$var wire 1 ` inst4~3_combout $end
$var wire 1 a inst4~0_combout $end
$var wire 1 b inst4~_emulated_q $end
$var wire 1 c inst4~2_combout $end
$var wire 1 d inst11~combout $end
$var wire 1 e inst5~3_combout $end
$var wire 1 f inst5~0_combout $end
$var wire 1 g inst5~_emulated_q $end
$var wire 1 h inst5~2_combout $end
$var wire 1 i inst12~combout $end
$var wire 1 j inst6~3_combout $end
$var wire 1 k inst6~0_combout $end
$var wire 1 l inst6~_emulated_q $end
$var wire 1 m inst6~2_combout $end
$var wire 1 n inst13~combout $end
$var wire 1 o inst7~3_combout $end
$var wire 1 p inst7~0_combout $end
$var wire 1 q inst7~_emulated_q $end
$var wire 1 r inst7~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
x+
x*
x)
x(
x'
x&
x%
x$
0,
1-
x.
1/
10
11
02
03
04
x5
06
07
08
09
x:
0;
0<
x=
0>
0?
x@
0A
0B
xC
0D
0E
xF
0G
0H
xI
xJ
0K
0L
xM
0N
0O
xP
xQ
xR
0S
0T
xU
xV
0W
0X
xY
xZ
x[
0\
0]
x^
x_
x`
0a
0b
xc
xd
xe
0f
0g
xh
xi
xj
0k
0l
xm
xn
xo
0p
0q
xr
$end
#500000
1!
16
17
xq
xl
xg
xb
x]
xX
xT
xL
#1000000
0!
06
07
#1500000
1!
16
17
#2000000
0!
06
07
#2500000
1!
16
17
#3000000
0!
06
07
#3500000
1!
16
17
#4000000
0!
06
07
#4500000
1!
16
17
#5000000
0!
06
07
#5500000
1!
16
17
#6000000
0!
06
07
#6500000
1!
16
17
#7000000
0!
06
07
#7500000
1!
16
17
#8000000
0!
06
07
#8500000
1!
16
17
#9000000
0!
06
07
#9500000
1!
16
17
#10000000
