

================================================================
== Vitis HLS Report for 'CNN'
================================================================
* Date:           Sat Jun  1 06:31:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.587 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1735898|  1735898|  17.359 ms|  17.359 ms|  1735899|  1735899|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv6_i_loc = alloca i64 1"   --->   Operation 78 'alloca' 'conv6_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%out_Dense = alloca i64 1" [Dense.cpp:13->CNN.cpp:51]   --->   Operation 79 'alloca' 'out_Dense' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%OutPadConv0 = alloca i64 1" [CNN.cpp:7]   --->   Operation 80 'alloca' 'OutPadConv0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%OutConv0 = alloca i64 1" [CNN.cpp:8]   --->   Operation 81 'alloca' 'OutConv0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%OutPadConv1 = alloca i64 1" [CNN.cpp:9]   --->   Operation 82 'alloca' 'OutPadConv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%OutConv1 = alloca i64 1" [CNN.cpp:10]   --->   Operation 83 'alloca' 'OutConv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%OutPool0 = alloca i64 1" [CNN.cpp:11]   --->   Operation 84 'alloca' 'OutPool0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%OutPadConv2 = alloca i64 1" [CNN.cpp:12]   --->   Operation 85 'alloca' 'OutPadConv2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%OutConv2 = alloca i64 1" [CNN.cpp:13]   --->   Operation 86 'alloca' 'OutConv2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%OutPadConv3 = alloca i64 1" [CNN.cpp:14]   --->   Operation 87 'alloca' 'OutPadConv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%OutConv3 = alloca i64 1" [CNN.cpp:15]   --->   Operation 88 'alloca' 'OutConv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%OutPool1 = alloca i64 1" [CNN.cpp:16]   --->   Operation 89 'alloca' 'OutPool1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%OutPadConv4 = alloca i64 1" [CNN.cpp:17]   --->   Operation 90 'alloca' 'OutPadConv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%OutConv4 = alloca i64 1" [CNN.cpp:18]   --->   Operation 91 'alloca' 'OutConv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%OutPadConv5 = alloca i64 1" [CNN.cpp:19]   --->   Operation 92 'alloca' 'OutPadConv5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%OutConv5 = alloca i64 1" [CNN.cpp:20]   --->   Operation 93 'alloca' 'OutConv5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%OutPool2 = alloca i64 1" [CNN.cpp:21]   --->   Operation 94 'alloca' 'OutPool2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%OutPadConv6 = alloca i64 1" [CNN.cpp:22]   --->   Operation 95 'alloca' 'OutPadConv6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%OutConv6 = alloca i64 1" [CNN.cpp:23]   --->   Operation 96 'alloca' 'OutConv6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%OutPadConv7 = alloca i64 1" [CNN.cpp:24]   --->   Operation 97 'alloca' 'OutPadConv7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%OutConv7 = alloca i64 1" [CNN.cpp:25]   --->   Operation 98 'alloca' 'OutConv7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%OutPool3 = alloca i64 1" [CNN.cpp:26]   --->   Operation 99 'alloca' 'OutPool3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%OutGAP4 = alloca i64 1" [CNN.cpp:27]   --->   Operation 100 'alloca' 'OutGAP4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%OutDense0 = alloca i64 1" [CNN.cpp:28]   --->   Operation 101 'alloca' 'OutDense0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i32 %OutPadConv0, i32 %InModel"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i32 %OutPadConv0, i32 %InModel"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0, i32 %Weights, i32 %OutPadConv0, i32 %OutConv0"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0, i32 %Weights, i32 %OutPadConv0, i32 %OutConv0"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i32 %OutPadConv1, i32 %OutConv0"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i32 %OutPadConv1, i32 %OutConv0"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1, i32 %Weights, i32 %OutPadConv1, i32 %OutConv1"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1, i32 %Weights, i32 %OutPadConv1, i32 %OutConv1"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i32 %OutConv1, i32 %OutPool0"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i32 %OutConv1, i32 %OutPool0"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i32 %OutPadConv2, i32 %OutPool0"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i32 %OutPadConv2, i32 %OutPool0"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2, i32 %Weights, i32 %OutPadConv2, i32 %OutConv2"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2, i32 %Weights, i32 %OutPadConv2, i32 %OutConv2"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i32 %OutPadConv3, i32 %OutConv2"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i32 %OutPadConv3, i32 %OutConv2"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3, i32 %Weights, i32 %OutPadConv3, i32 %OutConv3"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3, i32 %Weights, i32 %OutPadConv3, i32 %OutConv3"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 120 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i32 %OutConv3, i32 %OutPool1"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i32 %OutConv3, i32 %OutPool1"   --->   Operation 121 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i32 %OutPadConv4, i32 %OutPool1"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i32 %OutPadConv4, i32 %OutPool1"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4, i32 %Weights, i32 %OutPadConv4, i32 %OutConv4"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4, i32 %Weights, i32 %OutPadConv4, i32 %OutConv4"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i32 %OutPadConv5, i32 %OutConv4"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i32 %OutPadConv5, i32 %OutConv4"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i32 %Weights, i32 %OutPadConv5, i32 %OutConv5"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i32 %Weights, i32 %OutPadConv5, i32 %OutConv5"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i32 %OutConv5, i32 %OutPool2"   --->   Operation 130 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i32 %OutConv5, i32 %OutPool2"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i32 %OutPadConv6, i32 %OutPool2"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i32 %OutPadConv6, i32 %OutPool2"   --->   Operation 133 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i32 %Weights, i32 %OutPadConv6, i32 %OutConv6"   --->   Operation 134 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i32 %Weights, i32 %OutPadConv6, i32 %OutConv6"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i32 %OutPadConv7, i32 %OutConv6"   --->   Operation 136 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i32 %OutPadConv7, i32 %OutConv6"   --->   Operation 137 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i32 %Weights, i32 %OutPadConv7, i32 %OutConv7"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i32 %Weights, i32 %OutPadConv7, i32 %OutConv7"   --->   Operation 139 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 140 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i32 %OutConv7, i32 %OutPool3"   --->   Operation 140 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i32 %OutConv7, i32 %OutPool3"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_gap_4, i32 %OutPool3, i32 %OutGAP4"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_gap_4, i32 %OutPool3, i32 %OutGAP4"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 1.23>
ST_43 : Operation 144 [1/1] (0.00ns)   --->   "%OutGAP4_addr = getelementptr i32 %OutGAP4, i64 0, i64 0" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 144 'getelementptr' 'OutGAP4_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 145 [2/2] (1.23ns)   --->   "%OutGAP4_load = load i5 %OutGAP4_addr" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 145 'load' 'OutGAP4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_43 : Operation 146 [1/1] (0.00ns)   --->   "%OutGAP4_addr_1 = getelementptr i32 %OutGAP4, i64 0, i64 1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 146 'getelementptr' 'OutGAP4_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 147 [2/2] (1.23ns)   --->   "%OutGAP4_load_1 = load i5 %OutGAP4_addr_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 147 'load' 'OutGAP4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 44 <SV = 43> <Delay = 1.23>
ST_44 : Operation 148 [1/2] (1.23ns)   --->   "%OutGAP4_load = load i5 %OutGAP4_addr" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 148 'load' 'OutGAP4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 149 [1/2] (1.23ns)   --->   "%OutGAP4_load_1 = load i5 %OutGAP4_addr_1" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 149 'load' 'OutGAP4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 150 [1/1] (0.00ns)   --->   "%OutGAP4_addr_2 = getelementptr i32 %OutGAP4, i64 0, i64 2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 150 'getelementptr' 'OutGAP4_addr_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 151 [2/2] (1.23ns)   --->   "%OutGAP4_load_2 = load i5 %OutGAP4_addr_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 151 'load' 'OutGAP4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 152 [1/1] (0.00ns)   --->   "%OutGAP4_addr_3 = getelementptr i32 %OutGAP4, i64 0, i64 3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 152 'getelementptr' 'OutGAP4_addr_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 153 [2/2] (1.23ns)   --->   "%OutGAP4_load_3 = load i5 %OutGAP4_addr_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 153 'load' 'OutGAP4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 45 <SV = 44> <Delay = 1.23>
ST_45 : Operation 154 [1/2] (1.23ns)   --->   "%OutGAP4_load_2 = load i5 %OutGAP4_addr_2" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 154 'load' 'OutGAP4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 155 [1/2] (1.23ns)   --->   "%OutGAP4_load_3 = load i5 %OutGAP4_addr_3" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 155 'load' 'OutGAP4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 156 [1/1] (0.00ns)   --->   "%OutGAP4_addr_4 = getelementptr i32 %OutGAP4, i64 0, i64 4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 156 'getelementptr' 'OutGAP4_addr_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 157 [2/2] (1.23ns)   --->   "%OutGAP4_load_4 = load i5 %OutGAP4_addr_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 157 'load' 'OutGAP4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 158 [1/1] (0.00ns)   --->   "%OutGAP4_addr_5 = getelementptr i32 %OutGAP4, i64 0, i64 5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 158 'getelementptr' 'OutGAP4_addr_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 159 [2/2] (1.23ns)   --->   "%OutGAP4_load_5 = load i5 %OutGAP4_addr_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 159 'load' 'OutGAP4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 46 <SV = 45> <Delay = 1.23>
ST_46 : Operation 160 [1/2] (1.23ns)   --->   "%OutGAP4_load_4 = load i5 %OutGAP4_addr_4" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 160 'load' 'OutGAP4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 161 [1/2] (1.23ns)   --->   "%OutGAP4_load_5 = load i5 %OutGAP4_addr_5" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 161 'load' 'OutGAP4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 162 [1/1] (0.00ns)   --->   "%OutGAP4_addr_6 = getelementptr i32 %OutGAP4, i64 0, i64 6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 162 'getelementptr' 'OutGAP4_addr_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 163 [2/2] (1.23ns)   --->   "%OutGAP4_load_6 = load i5 %OutGAP4_addr_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 163 'load' 'OutGAP4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 164 [1/1] (0.00ns)   --->   "%OutGAP4_addr_7 = getelementptr i32 %OutGAP4, i64 0, i64 7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 164 'getelementptr' 'OutGAP4_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 165 [2/2] (1.23ns)   --->   "%OutGAP4_load_7 = load i5 %OutGAP4_addr_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 165 'load' 'OutGAP4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 47 <SV = 46> <Delay = 1.23>
ST_47 : Operation 166 [1/2] (1.23ns)   --->   "%OutGAP4_load_6 = load i5 %OutGAP4_addr_6" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 166 'load' 'OutGAP4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 167 [1/2] (1.23ns)   --->   "%OutGAP4_load_7 = load i5 %OutGAP4_addr_7" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 167 'load' 'OutGAP4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 168 [1/1] (0.00ns)   --->   "%OutGAP4_addr_8 = getelementptr i32 %OutGAP4, i64 0, i64 8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 168 'getelementptr' 'OutGAP4_addr_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 169 [2/2] (1.23ns)   --->   "%OutGAP4_load_8 = load i5 %OutGAP4_addr_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 169 'load' 'OutGAP4_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 170 [1/1] (0.00ns)   --->   "%OutGAP4_addr_9 = getelementptr i32 %OutGAP4, i64 0, i64 9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 170 'getelementptr' 'OutGAP4_addr_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 171 [2/2] (1.23ns)   --->   "%OutGAP4_load_9 = load i5 %OutGAP4_addr_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 171 'load' 'OutGAP4_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 48 <SV = 47> <Delay = 1.23>
ST_48 : Operation 172 [1/2] (1.23ns)   --->   "%OutGAP4_load_8 = load i5 %OutGAP4_addr_8" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 172 'load' 'OutGAP4_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_48 : Operation 173 [1/2] (1.23ns)   --->   "%OutGAP4_load_9 = load i5 %OutGAP4_addr_9" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 173 'load' 'OutGAP4_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_48 : Operation 174 [1/1] (0.00ns)   --->   "%OutGAP4_addr_10 = getelementptr i32 %OutGAP4, i64 0, i64 10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 174 'getelementptr' 'OutGAP4_addr_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 175 [2/2] (1.23ns)   --->   "%OutGAP4_load_10 = load i5 %OutGAP4_addr_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 175 'load' 'OutGAP4_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_48 : Operation 176 [1/1] (0.00ns)   --->   "%OutGAP4_addr_11 = getelementptr i32 %OutGAP4, i64 0, i64 11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 176 'getelementptr' 'OutGAP4_addr_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 177 [2/2] (1.23ns)   --->   "%OutGAP4_load_11 = load i5 %OutGAP4_addr_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 177 'load' 'OutGAP4_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 49 <SV = 48> <Delay = 1.23>
ST_49 : Operation 178 [1/2] (1.23ns)   --->   "%OutGAP4_load_10 = load i5 %OutGAP4_addr_10" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 178 'load' 'OutGAP4_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 179 [1/2] (1.23ns)   --->   "%OutGAP4_load_11 = load i5 %OutGAP4_addr_11" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 179 'load' 'OutGAP4_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 180 [1/1] (0.00ns)   --->   "%OutGAP4_addr_12 = getelementptr i32 %OutGAP4, i64 0, i64 12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 180 'getelementptr' 'OutGAP4_addr_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 181 [2/2] (1.23ns)   --->   "%OutGAP4_load_12 = load i5 %OutGAP4_addr_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 181 'load' 'OutGAP4_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 182 [1/1] (0.00ns)   --->   "%OutGAP4_addr_13 = getelementptr i32 %OutGAP4, i64 0, i64 13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 182 'getelementptr' 'OutGAP4_addr_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 183 [2/2] (1.23ns)   --->   "%OutGAP4_load_13 = load i5 %OutGAP4_addr_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 183 'load' 'OutGAP4_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 50 <SV = 49> <Delay = 1.23>
ST_50 : Operation 184 [1/2] (1.23ns)   --->   "%OutGAP4_load_12 = load i5 %OutGAP4_addr_12" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 184 'load' 'OutGAP4_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 185 [1/2] (1.23ns)   --->   "%OutGAP4_load_13 = load i5 %OutGAP4_addr_13" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 185 'load' 'OutGAP4_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 186 [1/1] (0.00ns)   --->   "%OutGAP4_addr_14 = getelementptr i32 %OutGAP4, i64 0, i64 14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 186 'getelementptr' 'OutGAP4_addr_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 187 [2/2] (1.23ns)   --->   "%OutGAP4_load_14 = load i5 %OutGAP4_addr_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 187 'load' 'OutGAP4_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 188 [1/1] (0.00ns)   --->   "%OutGAP4_addr_15 = getelementptr i32 %OutGAP4, i64 0, i64 15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 188 'getelementptr' 'OutGAP4_addr_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 189 [2/2] (1.23ns)   --->   "%OutGAP4_load_15 = load i5 %OutGAP4_addr_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 189 'load' 'OutGAP4_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 51 <SV = 50> <Delay = 1.23>
ST_51 : Operation 190 [1/2] (1.23ns)   --->   "%OutGAP4_load_14 = load i5 %OutGAP4_addr_14" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 190 'load' 'OutGAP4_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 191 [1/2] (1.23ns)   --->   "%OutGAP4_load_15 = load i5 %OutGAP4_addr_15" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 191 'load' 'OutGAP4_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 192 [1/1] (0.00ns)   --->   "%OutGAP4_addr_16 = getelementptr i32 %OutGAP4, i64 0, i64 16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 192 'getelementptr' 'OutGAP4_addr_16' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 193 [2/2] (1.23ns)   --->   "%OutGAP4_load_16 = load i5 %OutGAP4_addr_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 193 'load' 'OutGAP4_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 194 [1/1] (0.00ns)   --->   "%OutGAP4_addr_17 = getelementptr i32 %OutGAP4, i64 0, i64 17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 194 'getelementptr' 'OutGAP4_addr_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 195 [2/2] (1.23ns)   --->   "%OutGAP4_load_17 = load i5 %OutGAP4_addr_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 195 'load' 'OutGAP4_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 52 <SV = 51> <Delay = 1.23>
ST_52 : Operation 196 [1/2] (1.23ns)   --->   "%OutGAP4_load_16 = load i5 %OutGAP4_addr_16" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 196 'load' 'OutGAP4_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 197 [1/2] (1.23ns)   --->   "%OutGAP4_load_17 = load i5 %OutGAP4_addr_17" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 197 'load' 'OutGAP4_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 198 [1/1] (0.00ns)   --->   "%OutGAP4_addr_18 = getelementptr i32 %OutGAP4, i64 0, i64 18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 198 'getelementptr' 'OutGAP4_addr_18' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 199 [2/2] (1.23ns)   --->   "%OutGAP4_load_18 = load i5 %OutGAP4_addr_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 199 'load' 'OutGAP4_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 200 [1/1] (0.00ns)   --->   "%OutGAP4_addr_19 = getelementptr i32 %OutGAP4, i64 0, i64 19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 200 'getelementptr' 'OutGAP4_addr_19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 201 [2/2] (1.23ns)   --->   "%OutGAP4_load_19 = load i5 %OutGAP4_addr_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 201 'load' 'OutGAP4_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 53 <SV = 52> <Delay = 1.23>
ST_53 : Operation 202 [1/2] (1.23ns)   --->   "%OutGAP4_load_18 = load i5 %OutGAP4_addr_18" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 202 'load' 'OutGAP4_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 203 [1/2] (1.23ns)   --->   "%OutGAP4_load_19 = load i5 %OutGAP4_addr_19" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 203 'load' 'OutGAP4_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 204 [1/1] (0.00ns)   --->   "%OutGAP4_addr_20 = getelementptr i32 %OutGAP4, i64 0, i64 20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 204 'getelementptr' 'OutGAP4_addr_20' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 205 [2/2] (1.23ns)   --->   "%OutGAP4_load_20 = load i5 %OutGAP4_addr_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 205 'load' 'OutGAP4_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 206 [1/1] (0.00ns)   --->   "%OutGAP4_addr_21 = getelementptr i32 %OutGAP4, i64 0, i64 21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 206 'getelementptr' 'OutGAP4_addr_21' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 207 [2/2] (1.23ns)   --->   "%OutGAP4_load_21 = load i5 %OutGAP4_addr_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 207 'load' 'OutGAP4_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 54 <SV = 53> <Delay = 1.23>
ST_54 : Operation 208 [1/2] (1.23ns)   --->   "%OutGAP4_load_20 = load i5 %OutGAP4_addr_20" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 208 'load' 'OutGAP4_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 209 [1/2] (1.23ns)   --->   "%OutGAP4_load_21 = load i5 %OutGAP4_addr_21" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 209 'load' 'OutGAP4_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 210 [1/1] (0.00ns)   --->   "%OutGAP4_addr_22 = getelementptr i32 %OutGAP4, i64 0, i64 22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 210 'getelementptr' 'OutGAP4_addr_22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 211 [2/2] (1.23ns)   --->   "%OutGAP4_load_22 = load i5 %OutGAP4_addr_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 211 'load' 'OutGAP4_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 212 [1/1] (0.00ns)   --->   "%OutGAP4_addr_23 = getelementptr i32 %OutGAP4, i64 0, i64 23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 212 'getelementptr' 'OutGAP4_addr_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 213 [2/2] (1.23ns)   --->   "%OutGAP4_load_23 = load i5 %OutGAP4_addr_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 213 'load' 'OutGAP4_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 55 <SV = 54> <Delay = 1.23>
ST_55 : Operation 214 [1/2] (1.23ns)   --->   "%OutGAP4_load_22 = load i5 %OutGAP4_addr_22" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 214 'load' 'OutGAP4_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 215 [1/2] (1.23ns)   --->   "%OutGAP4_load_23 = load i5 %OutGAP4_addr_23" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 215 'load' 'OutGAP4_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 216 [1/1] (0.00ns)   --->   "%OutGAP4_addr_24 = getelementptr i32 %OutGAP4, i64 0, i64 24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 216 'getelementptr' 'OutGAP4_addr_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 217 [2/2] (1.23ns)   --->   "%OutGAP4_load_24 = load i5 %OutGAP4_addr_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 217 'load' 'OutGAP4_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 218 [1/1] (0.00ns)   --->   "%OutGAP4_addr_25 = getelementptr i32 %OutGAP4, i64 0, i64 25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 218 'getelementptr' 'OutGAP4_addr_25' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 219 [2/2] (1.23ns)   --->   "%OutGAP4_load_25 = load i5 %OutGAP4_addr_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 219 'load' 'OutGAP4_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 56 <SV = 55> <Delay = 1.23>
ST_56 : Operation 220 [1/2] (1.23ns)   --->   "%OutGAP4_load_24 = load i5 %OutGAP4_addr_24" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 220 'load' 'OutGAP4_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_56 : Operation 221 [1/2] (1.23ns)   --->   "%OutGAP4_load_25 = load i5 %OutGAP4_addr_25" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 221 'load' 'OutGAP4_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_56 : Operation 222 [1/1] (0.00ns)   --->   "%OutGAP4_addr_26 = getelementptr i32 %OutGAP4, i64 0, i64 26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 222 'getelementptr' 'OutGAP4_addr_26' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 223 [2/2] (1.23ns)   --->   "%OutGAP4_load_26 = load i5 %OutGAP4_addr_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 223 'load' 'OutGAP4_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_56 : Operation 224 [1/1] (0.00ns)   --->   "%OutGAP4_addr_27 = getelementptr i32 %OutGAP4, i64 0, i64 27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 224 'getelementptr' 'OutGAP4_addr_27' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 225 [2/2] (1.23ns)   --->   "%OutGAP4_load_27 = load i5 %OutGAP4_addr_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 225 'load' 'OutGAP4_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 57 <SV = 56> <Delay = 1.23>
ST_57 : Operation 226 [1/2] (1.23ns)   --->   "%OutGAP4_load_26 = load i5 %OutGAP4_addr_26" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 226 'load' 'OutGAP4_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 227 [1/2] (1.23ns)   --->   "%OutGAP4_load_27 = load i5 %OutGAP4_addr_27" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 227 'load' 'OutGAP4_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 228 [1/1] (0.00ns)   --->   "%OutGAP4_addr_28 = getelementptr i32 %OutGAP4, i64 0, i64 28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 228 'getelementptr' 'OutGAP4_addr_28' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 229 [2/2] (1.23ns)   --->   "%OutGAP4_load_28 = load i5 %OutGAP4_addr_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 229 'load' 'OutGAP4_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 230 [1/1] (0.00ns)   --->   "%OutGAP4_addr_29 = getelementptr i32 %OutGAP4, i64 0, i64 29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 230 'getelementptr' 'OutGAP4_addr_29' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 231 [2/2] (1.23ns)   --->   "%OutGAP4_load_29 = load i5 %OutGAP4_addr_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 231 'load' 'OutGAP4_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 58 <SV = 57> <Delay = 1.23>
ST_58 : Operation 232 [1/2] (1.23ns)   --->   "%OutGAP4_load_28 = load i5 %OutGAP4_addr_28" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 232 'load' 'OutGAP4_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 233 [1/2] (1.23ns)   --->   "%OutGAP4_load_29 = load i5 %OutGAP4_addr_29" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 233 'load' 'OutGAP4_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 234 [1/1] (0.00ns)   --->   "%OutGAP4_addr_30 = getelementptr i32 %OutGAP4, i64 0, i64 30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 234 'getelementptr' 'OutGAP4_addr_30' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 235 [2/2] (1.23ns)   --->   "%OutGAP4_load_30 = load i5 %OutGAP4_addr_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 235 'load' 'OutGAP4_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 236 [1/1] (0.00ns)   --->   "%OutGAP4_addr_31 = getelementptr i32 %OutGAP4, i64 0, i64 31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 236 'getelementptr' 'OutGAP4_addr_31' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 237 [2/2] (1.23ns)   --->   "%OutGAP4_load_31 = load i5 %OutGAP4_addr_31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 237 'load' 'OutGAP4_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 59 <SV = 58> <Delay = 1.23>
ST_59 : Operation 238 [1/2] (1.23ns)   --->   "%OutGAP4_load_30 = load i5 %OutGAP4_addr_30" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 238 'load' 'OutGAP4_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 239 [1/2] (1.23ns)   --->   "%OutGAP4_load_31 = load i5 %OutGAP4_addr_31" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 239 'load' 'OutGAP4_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 240 [2/2] (0.00ns)   --->   "%call_ln7 = call void @CNN_Pipeline_loop_for_a_Dense_0, i32 %Weights, i32 %OutGAP4_load, i32 %OutGAP4_load_1, i32 %OutGAP4_load_2, i32 %OutGAP4_load_3, i32 %OutGAP4_load_4, i32 %OutGAP4_load_5, i32 %OutGAP4_load_6, i32 %OutGAP4_load_7, i32 %OutGAP4_load_8, i32 %OutGAP4_load_9, i32 %OutGAP4_load_10, i32 %OutGAP4_load_11, i32 %OutGAP4_load_12, i32 %OutGAP4_load_13, i32 %OutGAP4_load_14, i32 %OutGAP4_load_15, i32 %OutGAP4_load_16, i32 %OutGAP4_load_17, i32 %OutGAP4_load_18, i32 %OutGAP4_load_19, i32 %OutGAP4_load_20, i32 %OutGAP4_load_21, i32 %OutGAP4_load_22, i32 %OutGAP4_load_23, i32 %OutGAP4_load_24, i32 %OutGAP4_load_25, i32 %OutGAP4_load_26, i32 %OutGAP4_load_27, i32 %OutGAP4_load_28, i32 %OutGAP4_load_29, i32 %OutGAP4_load_30, i32 %OutGAP4_load_31, i32 %OutDense0" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 240 'call' 'call_ln7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 241 [1/2] (0.00ns)   --->   "%call_ln7 = call void @CNN_Pipeline_loop_for_a_Dense_0, i32 %Weights, i32 %OutGAP4_load, i32 %OutGAP4_load_1, i32 %OutGAP4_load_2, i32 %OutGAP4_load_3, i32 %OutGAP4_load_4, i32 %OutGAP4_load_5, i32 %OutGAP4_load_6, i32 %OutGAP4_load_7, i32 %OutGAP4_load_8, i32 %OutGAP4_load_9, i32 %OutGAP4_load_10, i32 %OutGAP4_load_11, i32 %OutGAP4_load_12, i32 %OutGAP4_load_13, i32 %OutGAP4_load_14, i32 %OutGAP4_load_15, i32 %OutGAP4_load_16, i32 %OutGAP4_load_17, i32 %OutGAP4_load_18, i32 %OutGAP4_load_19, i32 %OutGAP4_load_20, i32 %OutGAP4_load_21, i32 %OutGAP4_load_22, i32 %OutGAP4_load_23, i32 %OutGAP4_load_24, i32 %OutGAP4_load_25, i32 %OutGAP4_load_26, i32 %OutGAP4_load_27, i32 %OutGAP4_load_28, i32 %OutGAP4_load_29, i32 %OutGAP4_load_30, i32 %OutGAP4_load_31, i32 %OutDense0" [Dense.cpp:7->CNN.cpp:50]   --->   Operation 241 'call' 'call_ln7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.67>
ST_61 : Operation 242 [1/1] (0.00ns)   --->   "%OutDense0_addr = getelementptr i32 %OutDense0, i64 0, i64 0" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 242 'getelementptr' 'OutDense0_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 243 [2/2] (0.67ns)   --->   "%OutDense0_load = load i5 %OutDense0_addr" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 243 'load' 'OutDense0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_61 : Operation 244 [1/1] (0.00ns)   --->   "%OutDense0_addr_1 = getelementptr i32 %OutDense0, i64 0, i64 1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 244 'getelementptr' 'OutDense0_addr_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 245 [2/2] (0.67ns)   --->   "%OutDense0_load_1 = load i5 %OutDense0_addr_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 245 'load' 'OutDense0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 62 <SV = 61> <Delay = 0.67>
ST_62 : Operation 246 [1/2] (0.67ns)   --->   "%OutDense0_load = load i5 %OutDense0_addr" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 246 'load' 'OutDense0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_62 : Operation 247 [1/2] (0.67ns)   --->   "%OutDense0_load_1 = load i5 %OutDense0_addr_1" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 247 'load' 'OutDense0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_62 : Operation 248 [1/1] (0.00ns)   --->   "%OutDense0_addr_2 = getelementptr i32 %OutDense0, i64 0, i64 2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 248 'getelementptr' 'OutDense0_addr_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 249 [2/2] (0.67ns)   --->   "%OutDense0_load_2 = load i5 %OutDense0_addr_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 249 'load' 'OutDense0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_62 : Operation 250 [1/1] (0.00ns)   --->   "%OutDense0_addr_3 = getelementptr i32 %OutDense0, i64 0, i64 3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 250 'getelementptr' 'OutDense0_addr_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 251 [2/2] (0.67ns)   --->   "%OutDense0_load_3 = load i5 %OutDense0_addr_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 251 'load' 'OutDense0_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 63 <SV = 62> <Delay = 0.67>
ST_63 : Operation 252 [1/2] (0.67ns)   --->   "%OutDense0_load_2 = load i5 %OutDense0_addr_2" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 252 'load' 'OutDense0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_63 : Operation 253 [1/2] (0.67ns)   --->   "%OutDense0_load_3 = load i5 %OutDense0_addr_3" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 253 'load' 'OutDense0_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_63 : Operation 254 [1/1] (0.00ns)   --->   "%OutDense0_addr_4 = getelementptr i32 %OutDense0, i64 0, i64 4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 254 'getelementptr' 'OutDense0_addr_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 255 [2/2] (0.67ns)   --->   "%OutDense0_load_4 = load i5 %OutDense0_addr_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 255 'load' 'OutDense0_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_63 : Operation 256 [1/1] (0.00ns)   --->   "%OutDense0_addr_5 = getelementptr i32 %OutDense0, i64 0, i64 5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 256 'getelementptr' 'OutDense0_addr_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 257 [2/2] (0.67ns)   --->   "%OutDense0_load_5 = load i5 %OutDense0_addr_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 257 'load' 'OutDense0_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 64 <SV = 63> <Delay = 0.67>
ST_64 : Operation 258 [1/2] (0.67ns)   --->   "%OutDense0_load_4 = load i5 %OutDense0_addr_4" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 258 'load' 'OutDense0_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_64 : Operation 259 [1/2] (0.67ns)   --->   "%OutDense0_load_5 = load i5 %OutDense0_addr_5" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 259 'load' 'OutDense0_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_64 : Operation 260 [1/1] (0.00ns)   --->   "%OutDense0_addr_6 = getelementptr i32 %OutDense0, i64 0, i64 6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 260 'getelementptr' 'OutDense0_addr_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 261 [2/2] (0.67ns)   --->   "%OutDense0_load_6 = load i5 %OutDense0_addr_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 261 'load' 'OutDense0_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_64 : Operation 262 [1/1] (0.00ns)   --->   "%OutDense0_addr_7 = getelementptr i32 %OutDense0, i64 0, i64 7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 262 'getelementptr' 'OutDense0_addr_7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 263 [2/2] (0.67ns)   --->   "%OutDense0_load_7 = load i5 %OutDense0_addr_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 263 'load' 'OutDense0_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 65 <SV = 64> <Delay = 0.67>
ST_65 : Operation 264 [1/2] (0.67ns)   --->   "%OutDense0_load_6 = load i5 %OutDense0_addr_6" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 264 'load' 'OutDense0_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_65 : Operation 265 [1/2] (0.67ns)   --->   "%OutDense0_load_7 = load i5 %OutDense0_addr_7" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 265 'load' 'OutDense0_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_65 : Operation 266 [1/1] (0.00ns)   --->   "%OutDense0_addr_8 = getelementptr i32 %OutDense0, i64 0, i64 8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 266 'getelementptr' 'OutDense0_addr_8' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 267 [2/2] (0.67ns)   --->   "%OutDense0_load_8 = load i5 %OutDense0_addr_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 267 'load' 'OutDense0_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_65 : Operation 268 [1/1] (0.00ns)   --->   "%OutDense0_addr_9 = getelementptr i32 %OutDense0, i64 0, i64 9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 268 'getelementptr' 'OutDense0_addr_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 269 [2/2] (0.67ns)   --->   "%OutDense0_load_9 = load i5 %OutDense0_addr_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 269 'load' 'OutDense0_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 66 <SV = 65> <Delay = 0.67>
ST_66 : Operation 270 [1/2] (0.67ns)   --->   "%OutDense0_load_8 = load i5 %OutDense0_addr_8" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 270 'load' 'OutDense0_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_66 : Operation 271 [1/2] (0.67ns)   --->   "%OutDense0_load_9 = load i5 %OutDense0_addr_9" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 271 'load' 'OutDense0_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_66 : Operation 272 [1/1] (0.00ns)   --->   "%OutDense0_addr_10 = getelementptr i32 %OutDense0, i64 0, i64 10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 272 'getelementptr' 'OutDense0_addr_10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 273 [2/2] (0.67ns)   --->   "%OutDense0_load_10 = load i5 %OutDense0_addr_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 273 'load' 'OutDense0_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_66 : Operation 274 [1/1] (0.00ns)   --->   "%OutDense0_addr_11 = getelementptr i32 %OutDense0, i64 0, i64 11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 274 'getelementptr' 'OutDense0_addr_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 275 [2/2] (0.67ns)   --->   "%OutDense0_load_11 = load i5 %OutDense0_addr_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 275 'load' 'OutDense0_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 67 <SV = 66> <Delay = 0.67>
ST_67 : Operation 276 [1/2] (0.67ns)   --->   "%OutDense0_load_10 = load i5 %OutDense0_addr_10" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 276 'load' 'OutDense0_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_67 : Operation 277 [1/2] (0.67ns)   --->   "%OutDense0_load_11 = load i5 %OutDense0_addr_11" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 277 'load' 'OutDense0_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_67 : Operation 278 [1/1] (0.00ns)   --->   "%OutDense0_addr_12 = getelementptr i32 %OutDense0, i64 0, i64 12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 278 'getelementptr' 'OutDense0_addr_12' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 279 [2/2] (0.67ns)   --->   "%OutDense0_load_12 = load i5 %OutDense0_addr_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 279 'load' 'OutDense0_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_67 : Operation 280 [1/1] (0.00ns)   --->   "%OutDense0_addr_13 = getelementptr i32 %OutDense0, i64 0, i64 13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 280 'getelementptr' 'OutDense0_addr_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 281 [2/2] (0.67ns)   --->   "%OutDense0_load_13 = load i5 %OutDense0_addr_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 281 'load' 'OutDense0_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 68 <SV = 67> <Delay = 0.67>
ST_68 : Operation 282 [1/2] (0.67ns)   --->   "%OutDense0_load_12 = load i5 %OutDense0_addr_12" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 282 'load' 'OutDense0_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_68 : Operation 283 [1/2] (0.67ns)   --->   "%OutDense0_load_13 = load i5 %OutDense0_addr_13" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 283 'load' 'OutDense0_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_68 : Operation 284 [1/1] (0.00ns)   --->   "%OutDense0_addr_14 = getelementptr i32 %OutDense0, i64 0, i64 14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 284 'getelementptr' 'OutDense0_addr_14' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 285 [2/2] (0.67ns)   --->   "%OutDense0_load_14 = load i5 %OutDense0_addr_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 285 'load' 'OutDense0_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_68 : Operation 286 [1/1] (0.00ns)   --->   "%OutDense0_addr_15 = getelementptr i32 %OutDense0, i64 0, i64 15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 286 'getelementptr' 'OutDense0_addr_15' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 287 [2/2] (0.67ns)   --->   "%OutDense0_load_15 = load i5 %OutDense0_addr_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 287 'load' 'OutDense0_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 69 <SV = 68> <Delay = 0.67>
ST_69 : Operation 288 [1/2] (0.67ns)   --->   "%OutDense0_load_14 = load i5 %OutDense0_addr_14" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 288 'load' 'OutDense0_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_69 : Operation 289 [1/2] (0.67ns)   --->   "%OutDense0_load_15 = load i5 %OutDense0_addr_15" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 289 'load' 'OutDense0_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_69 : Operation 290 [1/1] (0.00ns)   --->   "%OutDense0_addr_16 = getelementptr i32 %OutDense0, i64 0, i64 16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 290 'getelementptr' 'OutDense0_addr_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 291 [2/2] (0.67ns)   --->   "%OutDense0_load_16 = load i5 %OutDense0_addr_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 291 'load' 'OutDense0_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_69 : Operation 292 [1/1] (0.00ns)   --->   "%OutDense0_addr_17 = getelementptr i32 %OutDense0, i64 0, i64 17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 292 'getelementptr' 'OutDense0_addr_17' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 293 [2/2] (0.67ns)   --->   "%OutDense0_load_17 = load i5 %OutDense0_addr_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 293 'load' 'OutDense0_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 70 <SV = 69> <Delay = 0.67>
ST_70 : Operation 294 [1/2] (0.67ns)   --->   "%OutDense0_load_16 = load i5 %OutDense0_addr_16" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 294 'load' 'OutDense0_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_70 : Operation 295 [1/2] (0.67ns)   --->   "%OutDense0_load_17 = load i5 %OutDense0_addr_17" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 295 'load' 'OutDense0_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_70 : Operation 296 [1/1] (0.00ns)   --->   "%OutDense0_addr_18 = getelementptr i32 %OutDense0, i64 0, i64 18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 296 'getelementptr' 'OutDense0_addr_18' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 297 [2/2] (0.67ns)   --->   "%OutDense0_load_18 = load i5 %OutDense0_addr_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 297 'load' 'OutDense0_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_70 : Operation 298 [1/1] (0.00ns)   --->   "%OutDense0_addr_19 = getelementptr i32 %OutDense0, i64 0, i64 19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 298 'getelementptr' 'OutDense0_addr_19' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 299 [2/2] (0.67ns)   --->   "%OutDense0_load_19 = load i5 %OutDense0_addr_19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 299 'load' 'OutDense0_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 71 <SV = 70> <Delay = 0.67>
ST_71 : Operation 300 [1/2] (0.67ns)   --->   "%OutDense0_load_18 = load i5 %OutDense0_addr_18" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 300 'load' 'OutDense0_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_71 : Operation 301 [1/2] (0.67ns)   --->   "%OutDense0_load_19 = load i5 %OutDense0_addr_19" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 301 'load' 'OutDense0_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_71 : Operation 302 [2/2] (0.00ns)   --->   "%call_ln19 = call void @CNN_Pipeline_loop_for_a_Dense_1, i32 %Weights, i32 %OutDense0_load, i32 %OutDense0_load_1, i32 %OutDense0_load_2, i32 %OutDense0_load_3, i32 %OutDense0_load_4, i32 %OutDense0_load_5, i32 %OutDense0_load_6, i32 %OutDense0_load_7, i32 %OutDense0_load_8, i32 %OutDense0_load_9, i32 %OutDense0_load_10, i32 %OutDense0_load_11, i32 %OutDense0_load_12, i32 %OutDense0_load_13, i32 %OutDense0_load_14, i32 %OutDense0_load_15, i32 %OutDense0_load_16, i32 %OutDense0_load_17, i32 %OutDense0_load_18, i32 %OutDense0_load_19, i32 %out_Dense" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 302 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 0.00>
ST_72 : Operation 303 [1/2] (0.00ns)   --->   "%call_ln19 = call void @CNN_Pipeline_loop_for_a_Dense_1, i32 %Weights, i32 %OutDense0_load, i32 %OutDense0_load_1, i32 %OutDense0_load_2, i32 %OutDense0_load_3, i32 %OutDense0_load_4, i32 %OutDense0_load_5, i32 %OutDense0_load_6, i32 %OutDense0_load_7, i32 %OutDense0_load_8, i32 %OutDense0_load_9, i32 %OutDense0_load_10, i32 %OutDense0_load_11, i32 %OutDense0_load_12, i32 %OutDense0_load_13, i32 %OutDense0_load_14, i32 %OutDense0_load_15, i32 %OutDense0_load_16, i32 %OutDense0_load_17, i32 %OutDense0_load_18, i32 %OutDense0_load_19, i32 %out_Dense" [Dense.cpp:19->CNN.cpp:51]   --->   Operation 303 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 0.67>
ST_73 : Operation 304 [1/1] (0.00ns)   --->   "%out_Dense_addr = getelementptr i32 %out_Dense, i64 0, i64 0" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 304 'getelementptr' 'out_Dense_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 305 [2/2] (0.67ns)   --->   "%maxindex = load i3 %out_Dense_addr" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 305 'load' 'maxindex' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 74 <SV = 73> <Delay = 0.67>
ST_74 : Operation 306 [1/2] (0.67ns)   --->   "%maxindex = load i3 %out_Dense_addr" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 306 'load' 'maxindex' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 75 <SV = 74> <Delay = 0.42>
ST_75 : Operation 307 [2/2] (0.42ns)   --->   "%call_ln23 = call void @CNN_Pipeline_loop_detect, i32 %maxindex, i32 %out_Dense, i32 %conv6_i_loc" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 307 'call' 'call_ln23' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 308 [1/2] (0.00ns)   --->   "%call_ln23 = call void @CNN_Pipeline_loop_detect, i32 %maxindex, i32 %out_Dense, i32 %conv6_i_loc" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 308 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 309 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [CNN.cpp:6]   --->   Operation 309 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %InModel, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 311 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %InModel"   --->   Operation 311 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 312 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OutModel"   --->   Operation 312 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OutModel, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 315 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Weights"   --->   Operation 315 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 316 [1/1] (0.00ns)   --->   "%conv6_i_loc_load = load i32 %conv6_i_loc"   --->   Operation 316 'load' 'conv6_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %conv6_i_loc_load" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 317 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %OutModel, i32 %bitcast_ln29" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 318 'write' 'write_ln29' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 319 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [CNN.cpp:52]   --->   Operation 319 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('OutGAP4_addr', Dense.cpp:7->CNN.cpp:50) [56]  (0.000 ns)
	'load' operation 32 bit ('OutGAP4_load', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [57]  (1.237 ns)

 <State 44>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [57]  (1.237 ns)

 <State 45>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_2', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [61]  (1.237 ns)

 <State 46>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_4', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [65]  (1.237 ns)

 <State 47>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_6', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [69]  (1.237 ns)

 <State 48>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_8', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [73]  (1.237 ns)

 <State 49>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_10', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [77]  (1.237 ns)

 <State 50>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_12', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [81]  (1.237 ns)

 <State 51>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_14', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [85]  (1.237 ns)

 <State 52>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_16', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [89]  (1.237 ns)

 <State 53>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_18', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [93]  (1.237 ns)

 <State 54>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_20', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [97]  (1.237 ns)

 <State 55>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_22', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [101]  (1.237 ns)

 <State 56>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_24', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [105]  (1.237 ns)

 <State 57>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_26', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [109]  (1.237 ns)

 <State 58>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_28', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [113]  (1.237 ns)

 <State 59>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutGAP4_load_30', Dense.cpp:7->CNN.cpp:50) on array 'input_Dense', CNN.cpp:27 [117]  (1.237 ns)

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('OutDense0_addr', Dense.cpp:19->CNN.cpp:51) [121]  (0.000 ns)
	'load' operation 32 bit ('OutDense0_load', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [122]  (0.677 ns)

 <State 62>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [122]  (0.677 ns)

 <State 63>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load_2', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [126]  (0.677 ns)

 <State 64>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load_4', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [130]  (0.677 ns)

 <State 65>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load_6', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [134]  (0.677 ns)

 <State 66>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load_8', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [138]  (0.677 ns)

 <State 67>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load_10', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [142]  (0.677 ns)

 <State 68>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load_12', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [146]  (0.677 ns)

 <State 69>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load_14', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [150]  (0.677 ns)

 <State 70>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load_16', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [154]  (0.677 ns)

 <State 71>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('OutDense0_load_18', Dense.cpp:19->CNN.cpp:51) on array 'output_Dense', CNN.cpp:28 [158]  (0.677 ns)

 <State 72>: 0.000ns
The critical path consists of the following:

 <State 73>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('out_Dense_addr', Dense.cpp:23->CNN.cpp:51) [162]  (0.000 ns)
	'load' operation 32 bit ('maxindex', Dense.cpp:23->CNN.cpp:51) on array 'out_Dense', Dense.cpp:13->CNN.cpp:51 [163]  (0.677 ns)

 <State 74>: 0.677ns
The critical path consists of the following:
	'load' operation 32 bit ('maxindex', Dense.cpp:23->CNN.cpp:51) on array 'out_Dense', Dense.cpp:13->CNN.cpp:51 [163]  (0.677 ns)

 <State 75>: 0.427ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln23', Dense.cpp:23->CNN.cpp:51) to 'CNN_Pipeline_loop_detect' [164]  (0.427 ns)

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
