# SOC_LAB

This repository contains Verilog hardware description language (HDL) modules for digital design.
Includes testbenches, simulation scripts, and synthesis constraints for FPGA implementation.
