ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_ADC1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_ADC1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_ADC1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/adc.c"
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** 
  29:Core/Src/adc.c **** /* ADC1 init function */
  30:Core/Src/adc.c **** void MX_ADC1_Init(void)
  31:Core/Src/adc.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  32:Core/Src/adc.c **** 
  33:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  34:Core/Src/adc.c **** 
  35:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  36:Core/Src/adc.c **** 
  37:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0193     		str	r3, [sp, #4]
  42 0008 0293     		str	r3, [sp, #8]
  43 000a 0393     		str	r3, [sp, #12]
  38:Core/Src/adc.c **** 
  39:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  40:Core/Src/adc.c **** 
  41:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  42:Core/Src/adc.c **** 
  43:Core/Src/adc.c ****   /** Common config
  44:Core/Src/adc.c ****   */
  45:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  44              		.loc 1 45 3 is_stmt 1 view .LVU3
  45              		.loc 1 45 18 is_stmt 0 view .LVU4
  46 000c 1148     		ldr	r0, .L7
  47 000e 124A     		ldr	r2, .L7+4
  48 0010 0260     		str	r2, [r0]
  46:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  49              		.loc 1 46 3 is_stmt 1 view .LVU5
  50              		.loc 1 46 27 is_stmt 0 view .LVU6
  51 0012 8360     		str	r3, [r0, #8]
  47:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  52              		.loc 1 47 3 is_stmt 1 view .LVU7
  53              		.loc 1 47 33 is_stmt 0 view .LVU8
  54 0014 0373     		strb	r3, [r0, #12]
  48:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  55              		.loc 1 48 3 is_stmt 1 view .LVU9
  56              		.loc 1 48 36 is_stmt 0 view .LVU10
  57 0016 0375     		strb	r3, [r0, #20]
  49:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  58              		.loc 1 49 3 is_stmt 1 view .LVU11
  59              		.loc 1 49 31 is_stmt 0 view .LVU12
  60 0018 4FF46022 		mov	r2, #917504
  61 001c C261     		str	r2, [r0, #28]
  50:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  62              		.loc 1 50 3 is_stmt 1 view .LVU13
  63              		.loc 1 50 24 is_stmt 0 view .LVU14
  64 001e 4360     		str	r3, [r0, #4]
  51:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s 			page 3


  65              		.loc 1 51 3 is_stmt 1 view .LVU15
  66              		.loc 1 51 30 is_stmt 0 view .LVU16
  67 0020 0123     		movs	r3, #1
  68 0022 0361     		str	r3, [r0, #16]
  52:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  69              		.loc 1 52 3 is_stmt 1 view .LVU17
  70              		.loc 1 52 7 is_stmt 0 view .LVU18
  71 0024 FFF7FEFF 		bl	HAL_ADC_Init
  72              	.LVL0:
  73              		.loc 1 52 6 view .LVU19
  74 0028 68B9     		cbnz	r0, .L5
  75              	.L2:
  53:Core/Src/adc.c ****   {
  54:Core/Src/adc.c ****     Error_Handler();
  55:Core/Src/adc.c ****   }
  56:Core/Src/adc.c **** 
  57:Core/Src/adc.c ****   /** Configure Regular Channel
  58:Core/Src/adc.c ****   */
  59:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
  76              		.loc 1 59 3 is_stmt 1 view .LVU20
  77              		.loc 1 59 19 is_stmt 0 view .LVU21
  78 002a 1023     		movs	r3, #16
  79 002c 0193     		str	r3, [sp, #4]
  60:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
  80              		.loc 1 60 3 is_stmt 1 view .LVU22
  81              		.loc 1 60 16 is_stmt 0 view .LVU23
  82 002e 0123     		movs	r3, #1
  83 0030 0293     		str	r3, [sp, #8]
  61:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
  84              		.loc 1 61 3 is_stmt 1 view .LVU24
  85              		.loc 1 61 24 is_stmt 0 view .LVU25
  86 0032 0323     		movs	r3, #3
  87 0034 0393     		str	r3, [sp, #12]
  62:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
  88              		.loc 1 62 3 is_stmt 1 view .LVU26
  89              		.loc 1 62 7 is_stmt 0 view .LVU27
  90 0036 01A9     		add	r1, sp, #4
  91 0038 0648     		ldr	r0, .L7
  92 003a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
  93              	.LVL1:
  94              		.loc 1 62 6 view .LVU28
  95 003e 28B9     		cbnz	r0, .L6
  96              	.L1:
  63:Core/Src/adc.c ****   {
  64:Core/Src/adc.c ****     Error_Handler();
  65:Core/Src/adc.c ****   }
  66:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  67:Core/Src/adc.c **** 
  68:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  69:Core/Src/adc.c **** 
  70:Core/Src/adc.c **** }
  97              		.loc 1 70 1 view .LVU29
  98 0040 05B0     		add	sp, sp, #20
  99              	.LCFI2:
 100              		.cfi_remember_state
 101              		.cfi_def_cfa_offset 4
 102              		@ sp needed
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s 			page 4


 103 0042 5DF804FB 		ldr	pc, [sp], #4
 104              	.L5:
 105              	.LCFI3:
 106              		.cfi_restore_state
  54:Core/Src/adc.c ****   }
 107              		.loc 1 54 5 is_stmt 1 view .LVU30
 108 0046 FFF7FEFF 		bl	Error_Handler
 109              	.LVL2:
 110 004a EEE7     		b	.L2
 111              	.L6:
  64:Core/Src/adc.c ****   }
 112              		.loc 1 64 5 view .LVU31
 113 004c FFF7FEFF 		bl	Error_Handler
 114              	.LVL3:
 115              		.loc 1 70 1 is_stmt 0 view .LVU32
 116 0050 F6E7     		b	.L1
 117              	.L8:
 118 0052 00BF     		.align	2
 119              	.L7:
 120 0054 00000000 		.word	.LANCHOR0
 121 0058 00240140 		.word	1073816576
 122              		.cfi_endproc
 123              	.LFE65:
 125              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 126              		.align	1
 127              		.global	HAL_ADC_MspInit
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 132              	HAL_ADC_MspInit:
 133              	.LVL4:
 134              	.LFB66:
  71:Core/Src/adc.c **** 
  72:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
  73:Core/Src/adc.c **** {
 135              		.loc 1 73 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 8
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
  74:Core/Src/adc.c **** 
  75:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 140              		.loc 1 75 3 view .LVU34
 141              		.loc 1 75 15 is_stmt 0 view .LVU35
 142 0000 0268     		ldr	r2, [r0]
 143              		.loc 1 75 5 view .LVU36
 144 0002 094B     		ldr	r3, .L16
 145 0004 9A42     		cmp	r2, r3
 146 0006 00D0     		beq	.L15
 147 0008 7047     		bx	lr
 148              	.L15:
  73:Core/Src/adc.c **** 
 149              		.loc 1 73 1 view .LVU37
 150 000a 82B0     		sub	sp, sp, #8
 151              	.LCFI4:
 152              		.cfi_def_cfa_offset 8
  76:Core/Src/adc.c ****   {
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s 			page 5


  77:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  78:Core/Src/adc.c **** 
  79:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
  80:Core/Src/adc.c ****     /* ADC1 clock enable */
  81:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 153              		.loc 1 81 5 is_stmt 1 view .LVU38
 154              	.LBB2:
 155              		.loc 1 81 5 view .LVU39
 156              		.loc 1 81 5 view .LVU40
 157 000c 03F56C43 		add	r3, r3, #60416
 158 0010 9A69     		ldr	r2, [r3, #24]
 159 0012 42F40072 		orr	r2, r2, #512
 160 0016 9A61     		str	r2, [r3, #24]
 161              		.loc 1 81 5 view .LVU41
 162 0018 9B69     		ldr	r3, [r3, #24]
 163 001a 03F40073 		and	r3, r3, #512
 164 001e 0193     		str	r3, [sp, #4]
 165              		.loc 1 81 5 view .LVU42
 166 0020 019B     		ldr	r3, [sp, #4]
 167              	.LBE2:
 168              		.loc 1 81 5 view .LVU43
  82:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
  83:Core/Src/adc.c **** 
  84:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
  85:Core/Src/adc.c ****   }
  86:Core/Src/adc.c **** }
 169              		.loc 1 86 1 is_stmt 0 view .LVU44
 170 0022 02B0     		add	sp, sp, #8
 171              	.LCFI5:
 172              		.cfi_def_cfa_offset 0
 173              		@ sp needed
 174 0024 7047     		bx	lr
 175              	.L17:
 176 0026 00BF     		.align	2
 177              	.L16:
 178 0028 00240140 		.word	1073816576
 179              		.cfi_endproc
 180              	.LFE66:
 182              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 183              		.align	1
 184              		.global	HAL_ADC_MspDeInit
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 189              	HAL_ADC_MspDeInit:
 190              	.LVL5:
 191              	.LFB67:
  87:Core/Src/adc.c **** 
  88:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
  89:Core/Src/adc.c **** {
 192              		.loc 1 89 1 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196              		@ link register save eliminated.
  90:Core/Src/adc.c **** 
  91:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s 			page 6


 197              		.loc 1 91 3 view .LVU46
 198              		.loc 1 91 15 is_stmt 0 view .LVU47
 199 0000 0268     		ldr	r2, [r0]
 200              		.loc 1 91 5 view .LVU48
 201 0002 054B     		ldr	r3, .L21
 202 0004 9A42     		cmp	r2, r3
 203 0006 00D0     		beq	.L20
 204              	.L18:
  92:Core/Src/adc.c ****   {
  93:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
  94:Core/Src/adc.c **** 
  95:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
  96:Core/Src/adc.c ****     /* Peripheral clock disable */
  97:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
  98:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
  99:Core/Src/adc.c **** 
 100:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 101:Core/Src/adc.c ****   }
 102:Core/Src/adc.c **** }
 205              		.loc 1 102 1 view .LVU49
 206 0008 7047     		bx	lr
 207              	.L20:
  97:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 208              		.loc 1 97 5 is_stmt 1 view .LVU50
 209 000a 044A     		ldr	r2, .L21+4
 210 000c 9369     		ldr	r3, [r2, #24]
 211 000e 23F40073 		bic	r3, r3, #512
 212 0012 9361     		str	r3, [r2, #24]
 213              		.loc 1 102 1 is_stmt 0 view .LVU51
 214 0014 F8E7     		b	.L18
 215              	.L22:
 216 0016 00BF     		.align	2
 217              	.L21:
 218 0018 00240140 		.word	1073816576
 219 001c 00100240 		.word	1073876992
 220              		.cfi_endproc
 221              	.LFE67:
 223              		.global	hadc1
 224              		.section	.bss.hadc1,"aw",%nobits
 225              		.align	2
 226              		.set	.LANCHOR0,. + 0
 229              	hadc1:
 230 0000 00000000 		.space	48
 230      00000000 
 230      00000000 
 230      00000000 
 230      00000000 
 231              		.text
 232              	.Letext0:
 233              		.file 2 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\machine\\_default_types.
 234              		.file 3 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 235              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 236              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 237              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 238              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 239              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 240              		.file 9 "Core/Inc/main.h"
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s 			page 7


 241              		.file 10 "Core/Inc/adc.h"
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 adc.c
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:18     .text.MX_ADC1_Init:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:24     .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:120    .text.MX_ADC1_Init:00000054 $d
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:126    .text.HAL_ADC_MspInit:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:132    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:178    .text.HAL_ADC_MspInit:00000028 $d
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:183    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:189    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:218    .text.HAL_ADC_MspDeInit:00000018 $d
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:229    .bss.hadc1:00000000 hadc1
C:\Users\Andre\AppData\Local\Temp\ccl63zh5.s:225    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
