// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module BGD_accumulate_float_8u_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_values_dout,
        p_values_empty_n,
        p_values_read,
        p_accumulator_address0,
        p_accumulator_ce0,
        p_accumulator_we0,
        p_accumulator_d0,
        p_accumulator_q0,
        p_accumulator_address1,
        p_accumulator_ce1,
        p_accumulator_we1,
        p_accumulator_d1,
        p_accumulator_q1,
        p_weightGradientAvg_offset_dout,
        p_weightGradientAvg_offset_empty_n,
        p_weightGradientAvg_offset_read,
        mul_ln559_loc_dout,
        mul_ln559_loc_empty_n,
        mul_ln559_loc_read,
        p_initZero_dout,
        p_initZero_empty_n,
        p_initZero_read
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_pp0_stage0 = 10'd2;
parameter    ap_ST_fsm_pp0_stage1 = 10'd4;
parameter    ap_ST_fsm_pp0_stage2 = 10'd8;
parameter    ap_ST_fsm_pp0_stage3 = 10'd16;
parameter    ap_ST_fsm_pp0_stage4 = 10'd32;
parameter    ap_ST_fsm_pp0_stage5 = 10'd64;
parameter    ap_ST_fsm_pp0_stage6 = 10'd128;
parameter    ap_ST_fsm_pp0_stage7 = 10'd256;
parameter    ap_ST_fsm_state26 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] p_values_dout;
input   p_values_empty_n;
output   p_values_read;
output  [15:0] p_accumulator_address0;
output   p_accumulator_ce0;
output   p_accumulator_we0;
output  [31:0] p_accumulator_d0;
input  [31:0] p_accumulator_q0;
output  [15:0] p_accumulator_address1;
output   p_accumulator_ce1;
output   p_accumulator_we1;
output  [31:0] p_accumulator_d1;
input  [31:0] p_accumulator_q1;
input  [15:0] p_weightGradientAvg_offset_dout;
input   p_weightGradientAvg_offset_empty_n;
output   p_weightGradientAvg_offset_read;
input  [31:0] mul_ln559_loc_dout;
input   mul_ln559_loc_empty_n;
output   mul_ln559_loc_read;
input  [0:0] p_initZero_dout;
input   p_initZero_empty_n;
output   p_initZero_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_values_read;
reg[15:0] p_accumulator_address0;
reg p_accumulator_ce0;
reg p_accumulator_we0;
reg[31:0] p_accumulator_d0;
reg[15:0] p_accumulator_address1;
reg p_accumulator_ce1;
reg p_accumulator_we1;
reg[31:0] p_accumulator_d1;
reg p_weightGradientAvg_offset_read;
reg mul_ln559_loc_read;
reg p_initZero_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_values_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln409_reg_563;
reg    p_weightGradientAvg_offset_blk_n;
reg    mul_ln559_loc_blk_n;
reg    p_initZero_blk_n;
reg   [28:0] i_reg_205;
reg   [31:0] reg_220;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_state19_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] p_initZero_read_reg_548;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_state20_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln409_reg_563_pp0_iter1_reg;
wire   [31:0] grp_fu_216_p2;
reg   [31:0] reg_224;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state16_pp0_stage6_iter1;
wire    ap_block_state24_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state17_pp0_stage7_iter1;
wire    ap_block_state25_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage4;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_state22_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] icmp_ln409_reg_563_pp0_iter2_reg;
reg   [31:0] reg_230;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_state21_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] reg_235;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state18_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_state23_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
reg   [15:0] p_weightGradientAvg_offset_read_reg_536;
reg    ap_block_state1;
reg   [28:0] trunc_ln_reg_558;
wire   [0:0] icmp_ln409_fu_266_p2;
wire   [28:0] add_ln409_fu_271_p2;
reg   [28:0] add_ln409_reg_567;
wire   [15:0] tmp_s_fu_281_p3;
reg   [15:0] tmp_s_reg_572;
reg   [15:0] tmp_s_reg_572_pp0_iter1_reg;
reg   [15:0] p_accumulator_addr_reg_583;
wire   [31:0] trunc_ln674_fu_299_p1;
reg   [31:0] trunc_ln674_reg_588;
reg   [31:0] p_Result_i_i_reg_593;
reg   [31:0] p_Result_i_i_reg_593_pp0_iter1_reg;
reg   [31:0] p_Result_60_i_i_reg_598;
reg   [31:0] p_Result_60_i_i_reg_598_pp0_iter1_reg;
reg   [31:0] p_Result_61_i_i_reg_603;
reg   [31:0] p_Result_61_i_i_reg_603_pp0_iter1_reg;
reg   [31:0] p_Result_62_i_i_reg_608;
reg   [31:0] p_Result_62_i_i_reg_608_pp0_iter1_reg;
reg   [31:0] p_Result_63_i_i_reg_613;
reg   [31:0] p_Result_63_i_i_reg_613_pp0_iter1_reg;
reg   [31:0] p_Result_64_i_i_reg_618;
reg   [31:0] p_Result_64_i_i_reg_618_pp0_iter1_reg;
reg   [31:0] p_Result_65_i_i_reg_623;
reg   [31:0] p_Result_65_i_i_reg_623_pp0_iter1_reg;
wire   [31:0] bitcast_ln101_fu_373_p1;
wire   [31:0] grp_fu_240_p3;
reg   [15:0] p_accumulator_addr_15_reg_638;
reg   [15:0] p_accumulator_addr_15_reg_638_pp0_iter2_reg;
reg   [15:0] p_accumulator_addr_16_reg_644;
reg   [15:0] p_accumulator_addr_16_reg_644_pp0_iter2_reg;
reg   [15:0] p_accumulator_addr_17_reg_650;
reg   [15:0] p_accumulator_addr_17_reg_650_pp0_iter2_reg;
reg   [31:0] p_accumulator_load_17_reg_656;
reg   [15:0] p_accumulator_addr_18_reg_661;
reg   [15:0] p_accumulator_addr_18_reg_661_pp0_iter2_reg;
reg   [15:0] p_accumulator_addr_19_reg_667;
reg   [15:0] p_accumulator_addr_19_reg_667_pp0_iter2_reg;
wire   [31:0] bitcast_ln101_58_fu_452_p1;
wire   [31:0] grp_fu_248_p3;
reg   [31:0] p_accumulator_load_19_reg_683;
reg   [15:0] p_accumulator_addr_20_reg_688;
reg   [15:0] p_accumulator_addr_20_reg_688_pp0_iter2_reg;
reg   [15:0] p_accumulator_addr_21_reg_694;
reg   [15:0] p_accumulator_addr_21_reg_694_pp0_iter2_reg;
wire   [31:0] bitcast_ln101_59_fu_486_p1;
wire   [31:0] select_ln403_10_fu_490_p3;
reg   [31:0] select_ln403_10_reg_709;
reg   [31:0] select_ln403_11_reg_714;
wire   [31:0] select_ln403_12_fu_496_p3;
reg   [31:0] select_ln403_12_reg_719;
wire   [31:0] select_ln403_13_fu_502_p3;
reg   [31:0] select_ln403_13_reg_724;
wire   [31:0] select_ln403_14_fu_509_p3;
reg   [31:0] select_ln403_14_reg_729;
wire   [31:0] bitcast_ln101_60_fu_516_p1;
wire   [31:0] bitcast_ln101_61_fu_520_p1;
wire   [31:0] bitcast_ln101_62_fu_524_p1;
wire   [31:0] bitcast_ln101_63_fu_528_p1;
wire   [31:0] bitcast_ln101_64_fu_532_p1;
reg   [31:0] add3_3_i_i_reg_759;
reg   [31:0] add3_4_i_i_reg_764;
reg   [31:0] add3_5_i_i_reg_769;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage7_subdone;
reg   [28:0] ap_phi_mux_i_phi_fu_209_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln416_fu_294_p1;
wire   [63:0] zext_ln416_15_fu_387_p1;
wire   [63:0] zext_ln416_16_fu_402_p1;
wire   [63:0] zext_ln416_17_fu_417_p1;
wire   [63:0] zext_ln416_18_fu_432_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln416_19_fu_447_p1;
wire   [63:0] zext_ln416_20_fu_466_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln416_21_fu_481_p1;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
reg   [31:0] grp_fu_216_p0;
reg   [31:0] grp_fu_216_p1;
wire   [12:0] empty_fu_277_p1;
wire   [15:0] add_ln416_fu_289_p2;
wire   [15:0] or_ln416_fu_377_p2;
wire   [15:0] add_ln416_8_fu_382_p2;
wire   [15:0] or_ln416_13_fu_392_p2;
wire   [15:0] add_ln416_9_fu_397_p2;
wire   [15:0] or_ln416_14_fu_407_p2;
wire   [15:0] add_ln416_10_fu_412_p2;
wire   [15:0] or_ln416_15_fu_422_p2;
wire   [15:0] add_ln416_11_fu_427_p2;
wire   [15:0] or_ln416_16_fu_437_p2;
wire   [15:0] add_ln416_12_fu_442_p2;
wire   [15:0] or_ln416_17_fu_456_p2;
wire   [15:0] add_ln416_13_fu_461_p2;
wire   [15:0] or_ln416_18_fu_471_p2;
wire   [15:0] add_ln416_14_fu_476_p2;
reg    grp_fu_216_ce;
wire    ap_CS_fsm_state26;
reg   [9:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0;
reg    ap_predicate_op46_load_state2;
reg    ap_enable_operation_46;
reg    ap_enable_state2_pp0_iter0_stage0;
reg    ap_predicate_op56_load_state3;
reg    ap_enable_operation_56;
reg    ap_enable_state3_pp0_iter0_stage1;
reg    ap_enable_operation_64;
reg    ap_enable_state9_pp0_iter0_stage7;
reg    ap_enable_operation_153;
reg    ap_enable_state22_pp0_iter2_stage4;
reg    ap_enable_operation_154;
reg    ap_enable_operation_157;
reg    ap_enable_state23_pp0_iter2_stage5;
reg    ap_enable_operation_158;
reg    ap_enable_operation_160;
reg    ap_enable_state24_pp0_iter2_stage6;
reg    ap_enable_operation_161;
reg    ap_enable_operation_164;
reg    ap_enable_state25_pp0_iter2_stage7;
reg    ap_predicate_op69_load_state10;
reg    ap_enable_operation_69;
reg    ap_enable_state10_pp0_iter1_stage0;
reg    ap_predicate_op70_load_state11;
reg    ap_enable_operation_70;
reg    ap_enable_state11_pp0_iter1_stage1;
reg    ap_predicate_op75_load_state11;
reg    ap_enable_operation_75;
reg    ap_predicate_op81_load_state12;
reg    ap_enable_operation_81;
reg    ap_enable_state12_pp0_iter1_stage2;
reg    ap_predicate_op80_load_state11;
reg    ap_enable_operation_80;
reg    ap_predicate_op82_load_state12;
reg    ap_enable_operation_82;
reg    ap_predicate_op87_load_state12;
reg    ap_enable_operation_87;
reg    ap_predicate_op96_load_state13;
reg    ap_enable_operation_96;
reg    ap_enable_state13_pp0_iter1_stage3;
reg    ap_predicate_op92_load_state12;
reg    ap_enable_operation_92;
reg    ap_predicate_op97_load_state13;
reg    ap_enable_operation_97;
reg    ap_predicate_op102_load_state13;
reg    ap_enable_operation_102;
reg    ap_predicate_op115_load_state14;
reg    ap_enable_operation_115;
reg    ap_enable_state14_pp0_iter1_stage4;
reg    ap_predicate_op107_load_state13;
reg    ap_enable_operation_107;
reg    ap_predicate_op117_load_state14;
reg    ap_enable_operation_117;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_850;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

BGD_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U361(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_216_p0),
    .din1(grp_fu_216_p1),
    .ce(grp_fu_216_ce),
    .dout(grp_fu_216_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((p_initZero_empty_n == 1'b0) | (mul_ln559_loc_empty_n == 1'b0) | (p_weightGradientAvg_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((p_initZero_empty_n == 1'b0) | (mul_ln559_loc_empty_n == 1'b0) | (p_weightGradientAvg_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((p_initZero_empty_n == 1'b0) | (mul_ln559_loc_empty_n == 1'b0) | (p_weightGradientAvg_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_205 <= 29'd0;
    end else if (((icmp_ln409_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_reg_205 <= add_ln409_reg_567;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_850)) begin
        if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_230 <= p_accumulator_q1;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_230 <= p_accumulator_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        add3_3_i_i_reg_759 <= grp_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        add3_4_i_i_reg_764 <= grp_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        add3_5_i_i_reg_769 <= grp_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln409_reg_567 <= add_ln409_fu_271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln409_reg_563 <= icmp_ln409_fu_266_p2;
        icmp_ln409_reg_563_pp0_iter1_reg <= icmp_ln409_reg_563;
        icmp_ln409_reg_563_pp0_iter2_reg <= icmp_ln409_reg_563_pp0_iter1_reg;
        p_accumulator_addr_15_reg_638_pp0_iter2_reg <= p_accumulator_addr_15_reg_638;
        tmp_s_reg_572_pp0_iter1_reg[15 : 3] <= tmp_s_reg_572[15 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Result_60_i_i_reg_598 <= {{p_values_dout[95:64]}};
        p_Result_61_i_i_reg_603 <= {{p_values_dout[127:96]}};
        p_Result_62_i_i_reg_608 <= {{p_values_dout[159:128]}};
        p_Result_63_i_i_reg_613 <= {{p_values_dout[191:160]}};
        p_Result_64_i_i_reg_618 <= {{p_values_dout[223:192]}};
        p_Result_65_i_i_reg_623 <= {{p_values_dout[255:224]}};
        p_Result_i_i_reg_593 <= {{p_values_dout[63:32]}};
        trunc_ln674_reg_588 <= trunc_ln674_fu_299_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Result_60_i_i_reg_598_pp0_iter1_reg <= p_Result_60_i_i_reg_598;
        p_Result_61_i_i_reg_603_pp0_iter1_reg <= p_Result_61_i_i_reg_603;
        p_Result_62_i_i_reg_608_pp0_iter1_reg <= p_Result_62_i_i_reg_608;
        p_Result_63_i_i_reg_613_pp0_iter1_reg <= p_Result_63_i_i_reg_613;
        p_Result_64_i_i_reg_618_pp0_iter1_reg <= p_Result_64_i_i_reg_618;
        p_Result_65_i_i_reg_623_pp0_iter1_reg <= p_Result_65_i_i_reg_623;
        p_Result_i_i_reg_593_pp0_iter1_reg <= p_Result_i_i_reg_593;
        p_accumulator_addr_16_reg_644_pp0_iter2_reg <= p_accumulator_addr_16_reg_644;
        p_accumulator_addr_17_reg_650_pp0_iter2_reg <= p_accumulator_addr_17_reg_650;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_accumulator_addr_15_reg_638 <= zext_ln416_15_fu_387_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0))) begin
        p_accumulator_addr_16_reg_644 <= zext_ln416_16_fu_402_p1;
        p_accumulator_addr_17_reg_650 <= zext_ln416_17_fu_417_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0))) begin
        p_accumulator_addr_18_reg_661 <= zext_ln416_18_fu_432_p1;
        p_accumulator_addr_19_reg_667 <= zext_ln416_19_fu_447_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_accumulator_addr_18_reg_661_pp0_iter2_reg <= p_accumulator_addr_18_reg_661;
        p_accumulator_addr_19_reg_667_pp0_iter2_reg <= p_accumulator_addr_19_reg_667;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0))) begin
        p_accumulator_addr_20_reg_688 <= zext_ln416_20_fu_466_p1;
        p_accumulator_addr_21_reg_694 <= zext_ln416_21_fu_481_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_accumulator_addr_20_reg_688_pp0_iter2_reg <= p_accumulator_addr_20_reg_688;
        p_accumulator_addr_21_reg_694_pp0_iter2_reg <= p_accumulator_addr_21_reg_694;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln409_fu_266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_accumulator_addr_reg_583 <= zext_ln416_fu_294_p1;
        tmp_s_reg_572[15 : 3] <= tmp_s_fu_281_p3[15 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((p_initZero_read_reg_548 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_accumulator_load_17_reg_656 <= p_accumulator_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_initZero_read_reg_548 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_accumulator_load_19_reg_683 <= p_accumulator_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((p_initZero_empty_n == 1'b0) | (mul_ln559_loc_empty_n == 1'b0) | (p_weightGradientAvg_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_initZero_read_reg_548 <= p_initZero_dout;
        p_weightGradientAvg_offset_read_reg_536 <= p_weightGradientAvg_offset_dout;
        trunc_ln_reg_558 <= {{mul_ln559_loc_dout[31:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_initZero_read_reg_548 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_220 <= p_accumulator_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln409_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_224 <= grp_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0)))) begin
        reg_235 <= grp_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0))) begin
        select_ln403_10_reg_709 <= select_ln403_10_fu_490_p3;
        select_ln403_12_reg_719 <= select_ln403_12_fu_496_p3;
        select_ln403_13_reg_724 <= select_ln403_13_fu_502_p3;
        select_ln403_14_reg_729 <= select_ln403_14_fu_509_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        select_ln403_11_reg_714 <= grp_fu_248_p3;
    end
end

always @ (*) begin
    if ((icmp_ln409_fu_266_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln409_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i_phi_fu_209_p4 = add_ln409_reg_567;
    end else begin
        ap_phi_mux_i_phi_fu_209_p4 = i_reg_205;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_216_ce = 1'b1;
    end else begin
        grp_fu_216_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_216_p0 = select_ln403_14_reg_729;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_216_p0 = select_ln403_13_reg_724;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_216_p0 = select_ln403_12_reg_719;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_216_p0 = select_ln403_11_reg_714;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_216_p0 = select_ln403_10_reg_709;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_216_p0 = grp_fu_248_p3;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_216_p0 = grp_fu_240_p3;
    end else begin
        grp_fu_216_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_216_p1 = bitcast_ln101_64_fu_532_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_216_p1 = bitcast_ln101_63_fu_528_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_216_p1 = bitcast_ln101_62_fu_524_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_216_p1 = bitcast_ln101_61_fu_520_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_216_p1 = bitcast_ln101_60_fu_516_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_216_p1 = bitcast_ln101_59_fu_486_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_216_p1 = bitcast_ln101_58_fu_452_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_216_p1 = bitcast_ln101_fu_373_p1;
    end else begin
        grp_fu_216_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln559_loc_blk_n = mul_ln559_loc_empty_n;
    end else begin
        mul_ln559_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_initZero_empty_n == 1'b0) | (mul_ln559_loc_empty_n == 1'b0) | (p_weightGradientAvg_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln559_loc_read = 1'b1;
    end else begin
        mul_ln559_loc_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_address0 = p_accumulator_addr_21_reg_694_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_address0 = p_accumulator_addr_20_reg_688_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_address0 = p_accumulator_addr_18_reg_661_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_address0 = p_accumulator_addr_16_reg_644_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_accumulator_address0 = zext_ln416_21_fu_481_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_accumulator_address0 = zext_ln416_19_fu_447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_accumulator_address0 = zext_ln416_17_fu_417_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_accumulator_address0 = zext_ln416_15_fu_387_p1;
    end else begin
        p_accumulator_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_address1 = p_accumulator_addr_19_reg_667_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_address1 = p_accumulator_addr_17_reg_650_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_address1 = p_accumulator_addr_15_reg_638_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_accumulator_address1 = zext_ln416_20_fu_466_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_accumulator_address1 = zext_ln416_18_fu_432_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_accumulator_address1 = zext_ln416_16_fu_402_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_accumulator_address1 = p_accumulator_addr_reg_583;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_accumulator_address1 = zext_ln416_fu_294_p1;
    end else begin
        p_accumulator_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        p_accumulator_ce0 = 1'b1;
    end else begin
        p_accumulator_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        p_accumulator_ce1 = 1'b1;
    end else begin
        p_accumulator_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_d0 = reg_224;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_d0 = add3_4_i_i_reg_764;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_accumulator_d0 = reg_235;
    end else begin
        p_accumulator_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_d1 = add3_5_i_i_reg_769;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_accumulator_d1 = add3_3_i_i_reg_759;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        p_accumulator_d1 = reg_224;
    end else begin
        p_accumulator_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_accumulator_we0 = 1'b1;
    end else begin
        p_accumulator_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln409_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_accumulator_we1 = 1'b1;
    end else begin
        p_accumulator_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_initZero_blk_n = p_initZero_empty_n;
    end else begin
        p_initZero_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_initZero_empty_n == 1'b0) | (mul_ln559_loc_empty_n == 1'b0) | (p_weightGradientAvg_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_initZero_read = 1'b1;
    end else begin
        p_initZero_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln409_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_values_blk_n = p_values_empty_n;
    end else begin
        p_values_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln409_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_values_read = 1'b1;
    end else begin
        p_values_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_weightGradientAvg_offset_blk_n = p_weightGradientAvg_offset_empty_n;
    end else begin
        p_weightGradientAvg_offset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_initZero_empty_n == 1'b0) | (mul_ln559_loc_empty_n == 1'b0) | (p_weightGradientAvg_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_weightGradientAvg_offset_read = 1'b1;
    end else begin
        p_weightGradientAvg_offset_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_initZero_empty_n == 1'b0) | (mul_ln559_loc_empty_n == 1'b0) | (p_weightGradientAvg_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln409_fu_266_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln409_fu_266_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((~((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln409_fu_271_p2 = (ap_phi_mux_i_phi_fu_209_p4 + 29'd1);

assign add_ln416_10_fu_412_p2 = (p_weightGradientAvg_offset_read_reg_536 + or_ln416_14_fu_407_p2);

assign add_ln416_11_fu_427_p2 = (p_weightGradientAvg_offset_read_reg_536 + or_ln416_15_fu_422_p2);

assign add_ln416_12_fu_442_p2 = (p_weightGradientAvg_offset_read_reg_536 + or_ln416_16_fu_437_p2);

assign add_ln416_13_fu_461_p2 = (p_weightGradientAvg_offset_read_reg_536 + or_ln416_17_fu_456_p2);

assign add_ln416_14_fu_476_p2 = (p_weightGradientAvg_offset_read_reg_536 + or_ln416_18_fu_471_p2);

assign add_ln416_8_fu_382_p2 = (p_weightGradientAvg_offset_read_reg_536 + or_ln416_fu_377_p2);

assign add_ln416_9_fu_397_p2 = (p_weightGradientAvg_offset_read_reg_536 + or_ln416_13_fu_392_p2);

assign add_ln416_fu_289_p2 = (p_weightGradientAvg_offset_read_reg_536 + tmp_s_fu_281_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd9];

always @ (*) begin
    ap_block_pp0 = (((1'b1 == ap_block_pp0_stage6_subdone) & (ap_ST_fsm_pp0_stage6 == ap_CS_fsm)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((1'b1 == ap_block_pp0_stage7_subdone) & (ap_ST_fsm_pp0_stage7 == ap_CS_fsm)) | ((ap_ST_fsm_pp0_stage5 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage5_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)) | ((ap_ST_fsm_pp0_stage3 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage3_subdone)) | ((ap_ST_fsm_pp0_stage4 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage4_subdone)) | ((ap_ST_fsm_pp0_stage2 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage2_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln409_reg_563 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (p_values_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((icmp_ln409_reg_563 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (p_values_empty_n == 1'b0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((p_initZero_empty_n == 1'b0) | (mul_ln559_loc_empty_n == 1'b0) | (p_weightGradientAvg_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((icmp_ln409_reg_563 == 1'd0) & (p_values_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_850 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_load_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_load_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_115 = (ap_predicate_op115_load_state14 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_117 = (ap_predicate_op117_load_state14 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_153 = (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_154 = (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_157 = (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_158 = (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_160 = (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_161 = (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_164 = (icmp_ln409_reg_563_pp0_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_46 = (ap_predicate_op46_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_56 = (ap_predicate_op56_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_64 = (icmp_ln409_reg_563 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_69 = (ap_predicate_op69_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_70 = (ap_predicate_op70_load_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_75 = (ap_predicate_op75_load_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_80 = (ap_predicate_op80_load_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_81 = (ap_predicate_op81_load_state12 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (ap_predicate_op82_load_state12 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_87 = (ap_predicate_op87_load_state12 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_92 = (ap_predicate_op92_load_state12 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_96 = (ap_predicate_op96_load_state13 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_97 = (ap_predicate_op97_load_state13 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state10_pp0_iter1_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_state11_pp0_iter1_stage1 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_state12_pp0_iter1_stage2 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_state13_pp0_iter1_stage3 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_state14_pp0_iter1_stage4 = ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_state22_pp0_iter2_stage4 = ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_state23_pp0_iter2_stage5 = ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_state24_pp0_iter2_stage6 = ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_state25_pp0_iter2_stage7 = ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_state2_pp0_iter0_stage0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage1 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state9_pp0_iter0_stage7 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_predicate_op102_load_state13 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_load_state13 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op115_load_state14 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op117_load_state14 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_load_state2 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_fu_266_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op56_load_state3 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563 == 1'd0));
end

always @ (*) begin
    ap_predicate_op69_load_state10 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563 == 1'd0));
end

always @ (*) begin
    ap_predicate_op70_load_state11 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_load_state11 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op80_load_state11 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_load_state12 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_load_state12 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_load_state12 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op92_load_state12 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_load_state13 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_load_state13 = ((p_initZero_read_reg_548 == 1'd0) & (icmp_ln409_reg_563_pp0_iter1_reg == 1'd0));
end

assign bitcast_ln101_58_fu_452_p1 = p_Result_i_i_reg_593_pp0_iter1_reg;

assign bitcast_ln101_59_fu_486_p1 = p_Result_60_i_i_reg_598_pp0_iter1_reg;

assign bitcast_ln101_60_fu_516_p1 = p_Result_61_i_i_reg_603_pp0_iter1_reg;

assign bitcast_ln101_61_fu_520_p1 = p_Result_62_i_i_reg_608_pp0_iter1_reg;

assign bitcast_ln101_62_fu_524_p1 = p_Result_63_i_i_reg_613_pp0_iter1_reg;

assign bitcast_ln101_63_fu_528_p1 = p_Result_64_i_i_reg_618_pp0_iter1_reg;

assign bitcast_ln101_64_fu_532_p1 = p_Result_65_i_i_reg_623_pp0_iter1_reg;

assign bitcast_ln101_fu_373_p1 = trunc_ln674_reg_588;

assign empty_fu_277_p1 = ap_phi_mux_i_phi_fu_209_p4[12:0];

assign grp_fu_240_p3 = ((p_initZero_read_reg_548[0:0] === 1'b1) ? 32'd0 : reg_220);

assign grp_fu_248_p3 = ((p_initZero_read_reg_548[0:0] === 1'b1) ? 32'd0 : reg_230);

assign icmp_ln409_fu_266_p2 = ((ap_phi_mux_i_phi_fu_209_p4 == trunc_ln_reg_558) ? 1'b1 : 1'b0);

assign or_ln416_13_fu_392_p2 = (tmp_s_reg_572_pp0_iter1_reg | 16'd2);

assign or_ln416_14_fu_407_p2 = (tmp_s_reg_572_pp0_iter1_reg | 16'd3);

assign or_ln416_15_fu_422_p2 = (tmp_s_reg_572_pp0_iter1_reg | 16'd4);

assign or_ln416_16_fu_437_p2 = (tmp_s_reg_572_pp0_iter1_reg | 16'd5);

assign or_ln416_17_fu_456_p2 = (tmp_s_reg_572_pp0_iter1_reg | 16'd6);

assign or_ln416_18_fu_471_p2 = (tmp_s_reg_572_pp0_iter1_reg | 16'd7);

assign or_ln416_fu_377_p2 = (tmp_s_reg_572 | 16'd1);

assign select_ln403_10_fu_490_p3 = ((p_initZero_read_reg_548[0:0] === 1'b1) ? 32'd0 : p_accumulator_load_17_reg_656);

assign select_ln403_12_fu_496_p3 = ((p_initZero_read_reg_548[0:0] === 1'b1) ? 32'd0 : p_accumulator_load_19_reg_683);

assign select_ln403_13_fu_502_p3 = ((p_initZero_read_reg_548[0:0] === 1'b1) ? 32'd0 : p_accumulator_q1);

assign select_ln403_14_fu_509_p3 = ((p_initZero_read_reg_548[0:0] === 1'b1) ? 32'd0 : p_accumulator_q0);

assign tmp_s_fu_281_p3 = {{empty_fu_277_p1}, {3'd0}};

assign trunc_ln674_fu_299_p1 = p_values_dout[31:0];

assign zext_ln416_15_fu_387_p1 = add_ln416_8_fu_382_p2;

assign zext_ln416_16_fu_402_p1 = add_ln416_9_fu_397_p2;

assign zext_ln416_17_fu_417_p1 = add_ln416_10_fu_412_p2;

assign zext_ln416_18_fu_432_p1 = add_ln416_11_fu_427_p2;

assign zext_ln416_19_fu_447_p1 = add_ln416_12_fu_442_p2;

assign zext_ln416_20_fu_466_p1 = add_ln416_13_fu_461_p2;

assign zext_ln416_21_fu_481_p1 = add_ln416_14_fu_476_p2;

assign zext_ln416_fu_294_p1 = add_ln416_fu_289_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_572[2:0] <= 3'b000;
    tmp_s_reg_572_pp0_iter1_reg[2:0] <= 3'b000;
end

endmodule //BGD_accumulate_float_8u_2
