Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 18:01:55 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-16  Warning           Large setup violation          47          
TIMING-18  Warning           Missing input or output delay  202         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.941    -1314.718                     47                 1584        0.085        0.000                      0                 1584        2.100        0.000                       0                   559  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
SYSCLK_P  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P          -29.941    -1314.718                     47                 1569        0.085        0.000                      0                 1569        2.100        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_P           SYSCLK_P                 3.843        0.000                      0                   15        0.295        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        SYSCLK_P                    
(none)                      SYSCLK_P      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           47  Failing Endpoints,  Worst Slack      -29.941ns,  Total Violation    -1314.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.941ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.793ns  (logic 23.277ns (66.901%)  route 11.516ns (33.099%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 9.139 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    39.062    adjustable_clock/clear
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.471     9.139    adjustable_clock/clk_BUFG
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism              0.245     9.384    
                         clock uncertainty           -0.035     9.348    
    SLICE_X166Y301       FDRE (Setup_fdre_C_R)       -0.228     9.120    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -39.062    
  -------------------------------------------------------------------
                         slack                                -29.941    

Slack (VIOLATED) :        -29.941ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.793ns  (logic 23.277ns (66.901%)  route 11.516ns (33.099%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 9.139 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    39.062    adjustable_clock/clear
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.471     9.139    adjustable_clock/clk_BUFG
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism              0.245     9.384    
                         clock uncertainty           -0.035     9.348    
    SLICE_X166Y301       FDRE (Setup_fdre_C_R)       -0.228     9.120    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -39.062    
  -------------------------------------------------------------------
                         slack                                -29.941    

Slack (VIOLATED) :        -29.941ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.793ns  (logic 23.277ns (66.901%)  route 11.516ns (33.099%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 9.139 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    39.062    adjustable_clock/clear
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.471     9.139    adjustable_clock/clk_BUFG
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism              0.245     9.384    
                         clock uncertainty           -0.035     9.348    
    SLICE_X166Y301       FDRE (Setup_fdre_C_R)       -0.228     9.120    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -39.062    
  -------------------------------------------------------------------
                         slack                                -29.941    

Slack (VIOLATED) :        -29.941ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.793ns  (logic 23.277ns (66.901%)  route 11.516ns (33.099%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 9.139 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    39.062    adjustable_clock/clear
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.471     9.139    adjustable_clock/clk_BUFG
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism              0.245     9.384    
                         clock uncertainty           -0.035     9.348    
    SLICE_X166Y301       FDRE (Setup_fdre_C_R)       -0.228     9.120    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -39.062    
  -------------------------------------------------------------------
                         slack                                -29.941    

Slack (VIOLATED) :        -29.941ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.793ns  (logic 23.277ns (66.901%)  route 11.516ns (33.099%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 9.139 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    39.062    adjustable_clock/clear
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.471     9.139    adjustable_clock/clk_BUFG
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[18]/C
                         clock pessimism              0.245     9.384    
                         clock uncertainty           -0.035     9.348    
    SLICE_X166Y301       FDRE (Setup_fdre_C_R)       -0.228     9.120    adjustable_clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -39.062    
  -------------------------------------------------------------------
                         slack                                -29.941    

Slack (VIOLATED) :        -29.941ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.793ns  (logic 23.277ns (66.901%)  route 11.516ns (33.099%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 9.139 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    39.062    adjustable_clock/clear
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.471     9.139    adjustable_clock/clk_BUFG
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[19]/C
                         clock pessimism              0.245     9.384    
                         clock uncertainty           -0.035     9.348    
    SLICE_X166Y301       FDRE (Setup_fdre_C_R)       -0.228     9.120    adjustable_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -39.062    
  -------------------------------------------------------------------
                         slack                                -29.941    

Slack (VIOLATED) :        -29.941ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.793ns  (logic 23.277ns (66.901%)  route 11.516ns (33.099%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 9.139 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    39.062    adjustable_clock/clear
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.471     9.139    adjustable_clock/clk_BUFG
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[8]/C
                         clock pessimism              0.245     9.384    
                         clock uncertainty           -0.035     9.348    
    SLICE_X166Y301       FDRE (Setup_fdre_C_R)       -0.228     9.120    adjustable_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -39.062    
  -------------------------------------------------------------------
                         slack                                -29.941    

Slack (VIOLATED) :        -29.941ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.793ns  (logic 23.277ns (66.901%)  route 11.516ns (33.099%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 9.139 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    39.062    adjustable_clock/clear
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.471     9.139    adjustable_clock/clk_BUFG
    SLICE_X166Y301       FDRE                                         r  adjustable_clock/counter_reg[9]/C
                         clock pessimism              0.245     9.384    
                         clock uncertainty           -0.035     9.348    
    SLICE_X166Y301       FDRE (Setup_fdre_C_R)       -0.228     9.120    adjustable_clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                         -39.062    
  -------------------------------------------------------------------
                         slack                                -29.941    

Slack (VIOLATED) :        -29.888ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.716ns  (logic 23.277ns (67.049%)  route 11.439ns (32.951%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 9.141 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.461    38.985    adjustable_clock/clear
    SLICE_X169Y300       FDRE                                         r  adjustable_clock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.473     9.141    adjustable_clock/clk_BUFG
    SLICE_X169Y300       FDRE                                         r  adjustable_clock/counter_reg[24]/C
                         clock pessimism              0.245     9.386    
                         clock uncertainty           -0.035     9.350    
    SLICE_X169Y300       FDRE (Setup_fdre_C_R)       -0.253     9.097    adjustable_clock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                         -38.985    
  -------------------------------------------------------------------
                         slack                                -29.888    

Slack (VIOLATED) :        -29.888ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.716ns  (logic 23.277ns (67.049%)  route 11.439ns (32.951%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=19 LUT3=1 LUT4=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 9.141 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.356     4.269    clk_BUFG
    SLICE_X168Y169       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y169       FDSE (Prop_fdse_C_Q)         0.259     4.528 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.836    adjustable_clock/divisor[15]
    DSP48_X16Y66         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.573 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.593     8.166    adjustable_clock/counter3_n_104
    SLICE_X168Y171       LUT1 (Prop_lut1_I0_O)        0.043     8.209 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.209    adjustable_clock/clk_out_i_577_n_0
    SLICE_X168Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.465 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.465    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X168Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.519 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.519    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.573 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.573    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.627 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     8.634    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.688 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.688    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.742 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     9.396    adjustable_clock/counter2[24]
    SLICE_X169Y171       LUT2 (Prop_lut2_I1_O)        0.043     9.439 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.439    adjustable_clock/clk_out_i_691_n_0
    SLICE_X169Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.706 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.706    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X169Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.759 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.759    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.812 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.812    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.865 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.007     9.872    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.925 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.925    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.978 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.978    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.117 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.282    10.399    adjustable_clock/counter2[23]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    10.530 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.786 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.786    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.840 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.840    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.894 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.894    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.948 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.189 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.376    11.565    adjustable_clock/counter2[22]
    SLICE_X169Y183       LUT2 (Prop_lut2_I1_O)        0.128    11.693 r  adjustable_clock/clk_out_i_694/O
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_i_694_n_0
    SLICE_X169Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.960 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.960    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.013 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.013    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.066 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.066    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.119 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.119    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.172 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.172    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.225 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.225    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.364 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.712    adjustable_clock/counter2[21]
    SLICE_X168Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.097 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.097    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.151 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.151    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.205 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.205    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.259 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.259    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.313 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.313    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.367 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.367    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.500 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.385    13.885    adjustable_clock/counter2[20]
    SLICE_X169Y193       LUT2 (Prop_lut2_I1_O)        0.128    14.013 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.013    adjustable_clock/clk_out_i_702_n_0
    SLICE_X169Y193       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.280 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.280    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X169Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.333 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.333    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X169Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.386 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X169Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.439 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.439    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X169Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.492 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.492    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X169Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.545 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.545    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X169Y199       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.684 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.362    15.046    adjustable_clock/counter2[19]
    SLICE_X170Y199       LUT2 (Prop_lut2_I1_O)        0.131    15.177 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_i_713_n_0
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.433 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001    15.433    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.487 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.487    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X170Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.541 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.541    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X170Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.595 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.595    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X170Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.649 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.649    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X170Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.703 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.703    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X170Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.836 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.221    adjustable_clock/counter2[18]
    SLICE_X171Y205       LUT2 (Prop_lut2_I1_O)        0.128    16.349 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.349    adjustable_clock/clk_out_i_709_n_0
    SLICE_X171Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.616 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.616    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X171Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.669 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.669    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X171Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.722 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.722    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X171Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.775 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.775    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X171Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.828 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.828    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X171Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.881 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.881    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X171Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.020 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.407    17.428    adjustable_clock/counter2[17]
    SLICE_X170Y211       LUT2 (Prop_lut2_I1_O)        0.131    17.559 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.559    adjustable_clock/clk_out_i_760_n_0
    SLICE_X170Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.815 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.815    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X170Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.869 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.869    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X170Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.923 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.923    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X170Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.977 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.977    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X170Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.031 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.031    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X170Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.085 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.085    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X170Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.218 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    18.588    adjustable_clock/counter2[16]
    SLICE_X171Y216       LUT2 (Prop_lut2_I1_O)        0.128    18.716 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.716    adjustable_clock/clk_out_i_757_n_0
    SLICE_X171Y216       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.983 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.983    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X171Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.036 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    19.036    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X171Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X171Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X171Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.195 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.195    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X171Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.248 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.248    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X171Y222       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.387 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.275    19.662    adjustable_clock/counter2[15]
    SLICE_X170Y222       LUT2 (Prop_lut2_I1_O)        0.131    19.793 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.793    adjustable_clock/clk_out_i_767_n_0
    SLICE_X170Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.049 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.049    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X170Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.103 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.103    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X170Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.157 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    20.164    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X170Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.218 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.218    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X170Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.272 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.272    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X170Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.326 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.326    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X170Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.459 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.350    20.810    adjustable_clock/counter2[14]
    SLICE_X172Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    21.192 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.192    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X172Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.246 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.246    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X172Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.300 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.300    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X172Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.354 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.354    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X172Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.408 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.408    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X172Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.462 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.462    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X172Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.595 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.352    21.946    adjustable_clock/counter2[13]
    SLICE_X171Y233       LUT2 (Prop_lut2_I1_O)        0.128    22.074 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.074    adjustable_clock/clk_out_i_774_n_0
    SLICE_X171Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.341 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.341    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X171Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.394 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.394    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X171Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.447 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.447    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X171Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.500 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.500    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X171Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.553 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.553    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X171Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.606 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.606    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X171Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.745 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.458    23.203    adjustable_clock/counter2[12]
    SLICE_X170Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    23.588 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.588    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X170Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.642 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.642    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X170Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.696 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.696    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X170Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.750 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.750    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X170Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.804 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.804    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.858    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.991 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.380    24.371    adjustable_clock/counter2[11]
    SLICE_X169Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    24.743 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.743    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.796 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.796    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.849 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.849    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X169Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.902 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.902    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X169Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.955 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.955    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X169Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.008 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.008    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.147 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    25.418    adjustable_clock/counter2[10]
    SLICE_X169Y247       LUT2 (Prop_lut2_I1_O)        0.131    25.549 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.549    adjustable_clock/clk_out_i_778_n_0
    SLICE_X169Y247       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.816 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.816    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X169Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.869 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.869    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X169Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.922 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.001    25.923    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X169Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.976 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.976    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X169Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.029 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.029    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X169Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.082 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.082    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X169Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.221 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.391    26.612    adjustable_clock/counter2[9]
    SLICE_X169Y256       LUT3 (Prop_lut3_I0_O)        0.131    26.743 r  adjustable_clock/clk_out_i_616/O
                         net (fo=1, routed)           0.000    26.743    adjustable_clock/clk_out_i_616_n_0
    SLICE_X169Y256       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.010 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.010    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.063 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.063    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.116 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.116    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.169 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.169    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.308 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    27.693    adjustable_clock/counter2[8]
    SLICE_X168Y258       LUT2 (Prop_lut2_I1_O)        0.131    27.824 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.824    adjustable_clock/clk_out_i_785_n_0
    SLICE_X168Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.080 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.080    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X168Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.134 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.134    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X168Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.188 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.188    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X168Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.242 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.242    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X168Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.296 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.296    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X168Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.350 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.350    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.483 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.374    28.857    adjustable_clock/counter2[7]
    SLICE_X169Y263       LUT2 (Prop_lut2_I1_O)        0.128    28.985 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.985    adjustable_clock/clk_out_i_796_n_0
    SLICE_X169Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.252 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.252    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X169Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.305 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.305    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X169Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.358 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.358    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X169Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.411 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.411    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X169Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.464 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.464    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X169Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.517 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.517    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.656 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    30.035    adjustable_clock/counter2[6]
    SLICE_X168Y267       LUT2 (Prop_lut2_I1_O)        0.131    30.166 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.166    adjustable_clock/clk_out_i_792_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.422 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.422    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.476 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.476    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.530 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.530    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.584 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.584    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X168Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.638 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.638    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X168Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.692 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.692    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X168Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.825 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.358    31.183    adjustable_clock/counter2[5]
    SLICE_X170Y273       LUT2 (Prop_lut2_I1_O)        0.128    31.311 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.311    adjustable_clock/clk_out_i_804_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.567 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.567    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.621 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    31.628    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.682 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.682    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.736 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.736    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.790 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.790    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.844 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.844    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.977 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.362    adjustable_clock/counter2[4]
    SLICE_X171Y279       LUT2 (Prop_lut2_I1_O)        0.128    32.490 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.490    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.757 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.757    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.810 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.810    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.863 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.863    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.916 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.916    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.969 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.969    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.022 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.022    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.161 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.364    33.525    adjustable_clock/counter2[3]
    SLICE_X172Y285       LUT2 (Prop_lut2_I1_O)        0.131    33.656 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.656    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.912 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.912    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.966 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.966    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.020 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.020    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.074 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.074    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.128 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.128    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.182 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.182    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.315 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.362    34.677    adjustable_clock/counter2[2]
    SLICE_X170Y290       LUT2 (Prop_lut2_I1_O)        0.128    34.805 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.805    adjustable_clock/clk_out_i_808_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.061 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.061    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.115 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.115    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.169 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.169    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.223 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.223    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.277 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.277    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.331 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.331    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.464 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.523    35.987    adjustable_clock/counter2[1]
    SLICE_X171Y290       LUT2 (Prop_lut2_I1_O)        0.128    36.115 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.115    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.374 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.374    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.427 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.427    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.480 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.480    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.533 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.533    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.586 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.586    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.639 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.425    37.064    adjustable_clock/counter2[0]
    SLICE_X168Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.361 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.361    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X168Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.415 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.415    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X168Y297       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.580 r  adjustable_clock/counter_reg[0]_i_47/O[1]
                         net (fo=2, routed)           0.446    38.026    adjustable_clock/counter1[10]
    SLICE_X167Y299       LUT4 (Prop_lut4_I1_O)        0.125    38.151 r  adjustable_clock/counter[0]_i_31/O
                         net (fo=1, routed)           0.000    38.151    adjustable_clock/counter[0]_i_31_n_0
    SLICE_X167Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.418 r  adjustable_clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001    38.418    adjustable_clock/counter_reg[0]_i_13_n_0
    SLICE_X167Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.471 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.471    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X167Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.524 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.461    38.985    adjustable_clock/clear
    SLICE_X169Y300       FDRE                                         r  adjustable_clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.473     9.141    adjustable_clock/clk_BUFG
    SLICE_X169Y300       FDRE                                         r  adjustable_clock/counter_reg[25]/C
                         clock pessimism              0.245     9.386    
                         clock uncertainty           -0.035     9.350    
    SLICE_X169Y300       FDRE (Setup_fdre_C_R)       -0.253     9.097    adjustable_clock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                         -38.985    
  -------------------------------------------------------------------
                         slack                                -29.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_spiACTDAC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/O_CSB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.624     1.998    clk_BUFG
    SLICE_X169Y164       FDRE                                         r  r_spiACTDAC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y164       FDRE (Prop_fdre_C_Q)         0.100     2.098 f  r_spiACTDAC_reg[6]/Q
                         net (fo=1, routed)           0.055     2.153    DAC_SPI/Q[6]
    SLICE_X168Y164       LUT5 (Prop_lut5_I0_O)        0.028     2.181 r  DAC_SPI/O_CSB[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.181    DAC_SPI/O_CSB[6]_i_1__0_n_0
    SLICE_X168Y164       FDRE                                         r  DAC_SPI/O_CSB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.824     2.353    DAC_SPI/clk_BUFG
    SLICE_X168Y164       FDRE                                         r  DAC_SPI/O_CSB_reg[6]/C
                         clock pessimism             -0.344     2.009    
    SLICE_X168Y164       FDRE (Hold_fdre_C_D)         0.087     2.096    DAC_SPI/O_CSB_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 r_spiACTPLL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/O_CSB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.622     1.996    clk_BUFG
    SLICE_X169Y167       FDRE                                         r  r_spiACTPLL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y167       FDRE (Prop_fdre_C_Q)         0.100     2.096 f  r_spiACTPLL_reg[6]/Q
                         net (fo=1, routed)           0.081     2.177    PLL_SPI/Q[6]
    SLICE_X168Y167       LUT5 (Prop_lut5_I0_O)        0.028     2.205 r  PLL_SPI/O_CSB[6]_i_1/O
                         net (fo=1, routed)           0.000     2.205    PLL_SPI/O_CSB[6]_i_1_n_0
    SLICE_X168Y167       FDRE                                         r  PLL_SPI/O_CSB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.350    PLL_SPI/clk_BUFG
    SLICE_X168Y167       FDRE                                         r  PLL_SPI/O_CSB_reg[6]/C
                         clock pessimism             -0.343     2.007    
    SLICE_X168Y167       FDRE (Hold_fdre_C_D)         0.087     2.094    PLL_SPI/O_CSB_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 r_spiACTPLL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/O_CSB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.087%)  route 0.104ns (44.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.621     1.995    clk_BUFG
    SLICE_X167Y166       FDRE                                         r  r_spiACTPLL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y166       FDRE (Prop_fdre_C_Q)         0.100     2.095 f  r_spiACTPLL_reg[3]/Q
                         net (fo=1, routed)           0.104     2.199    PLL_SPI/Q[3]
    SLICE_X168Y166       LUT5 (Prop_lut5_I0_O)        0.028     2.227 r  PLL_SPI/O_CSB[3]_i_1/O
                         net (fo=1, routed)           0.000     2.227    PLL_SPI/O_CSB[3]_i_1_n_0
    SLICE_X168Y166       FDRE                                         r  PLL_SPI/O_CSB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.822     2.351    PLL_SPI/clk_BUFG
    SLICE_X168Y166       FDRE                                         r  PLL_SPI/O_CSB_reg[3]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X168Y166       FDRE (Hold_fdre_C_D)         0.087     2.115    PLL_SPI/O_CSB_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 r_spiACTPLL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/O_CSB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.624     1.998    clk_BUFG
    SLICE_X169Y165       FDRE                                         r  r_spiACTPLL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y165       FDRE (Prop_fdre_C_Q)         0.100     2.098 f  r_spiACTPLL_reg[1]/Q
                         net (fo=1, routed)           0.083     2.181    PLL_SPI/Q[1]
    SLICE_X168Y165       LUT5 (Prop_lut5_I0_O)        0.028     2.209 r  PLL_SPI/O_CSB[1]_i_1/O
                         net (fo=1, routed)           0.000     2.209    PLL_SPI/O_CSB[1]_i_1_n_0
    SLICE_X168Y165       FDRE                                         r  PLL_SPI/O_CSB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.823     2.352    PLL_SPI/clk_BUFG
    SLICE_X168Y165       FDRE                                         r  PLL_SPI/O_CSB_reg[1]/C
                         clock pessimism             -0.343     2.009    
    SLICE_X168Y165       FDRE (Hold_fdre_C_D)         0.087     2.096    PLL_SPI/O_CSB_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.100ns (25.655%)  route 0.290ns (74.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.969    signalgen/clk_BUFG
    SLICE_X159Y158       FDRE                                         r  signalgen/memory_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y158       FDRE (Prop_fdre_C_Q)         0.100     2.069 r  signalgen/memory_idx_reg[6]/Q
                         net (fo=15, routed)          0.290     2.359    signalgen/memory_idx_reg_rep[6]
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.857     2.385    signalgen/clk_BUFG
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKBWRCLK
                         clock pessimism             -0.323     2.063    
    RAMB36_X10Y31        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.246    signalgen/r_memory_Q_reg_0
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.100ns (25.561%)  route 0.291ns (74.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.969    signalgen/clk_BUFG
    SLICE_X159Y158       FDRE                                         r  signalgen/memory_idx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y158       FDRE (Prop_fdre_C_Q)         0.100     2.069 r  signalgen/memory_idx_reg[8]/Q
                         net (fo=15, routed)          0.291     2.360    signalgen/memory_idx_reg_rep[8]
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.857     2.385    signalgen/clk_BUFG
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKBWRCLK
                         clock pessimism             -0.323     2.063    
    RAMB36_X10Y31        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.246    signalgen/r_memory_Q_reg_0
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.511%)  route 0.292ns (74.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.969    signalgen/clk_BUFG
    SLICE_X159Y158       FDRE                                         r  signalgen/memory_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y158       FDRE (Prop_fdre_C_Q)         0.100     2.069 r  signalgen/memory_idx_reg[4]/Q
                         net (fo=15, routed)          0.292     2.361    signalgen/memory_idx_reg_rep[4]
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.857     2.385    signalgen/clk_BUFG
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKBWRCLK
                         clock pessimism             -0.323     2.063    
    RAMB36_X10Y31        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.246    signalgen/r_memory_Q_reg_0
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.091ns (16.480%)  route 0.461ns (83.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.969    signalgen/clk_BUFG
    SLICE_X157Y158       FDRE                                         r  signalgen/memory_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y158       FDRE (Prop_fdre_C_Q)         0.091     2.060 r  signalgen/memory_idx_reg[1]/Q
                         net (fo=15, routed)          0.461     2.521    signalgen/memory_idx_reg_rep[1]
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_I_reg_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.894     2.422    signalgen/clk_BUFG
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_I_reg_4/CLKBWRCLK
                         clock pessimism             -0.163     2.260    
    RAMB36_X9Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.145     2.405    signalgen/r_memory_I_reg_4
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.100ns (25.052%)  route 0.299ns (74.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.969    signalgen/clk_BUFG
    SLICE_X159Y158       FDRE                                         r  signalgen/memory_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y158       FDRE (Prop_fdre_C_Q)         0.100     2.069 r  signalgen/memory_idx_reg[2]/Q
                         net (fo=15, routed)          0.299     2.368    signalgen/memory_idx_reg_rep[2]
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.857     2.385    signalgen/clk_BUFG
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKBWRCLK
                         clock pessimism             -0.323     2.063    
    RAMB36_X10Y31        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.246    signalgen/r_memory_Q_reg_0
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.966%)  route 0.219ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.592     1.966    clk_BUFG
    SLICE_X150Y161       FDRE                                         r  r_dac_I_lsb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y161       FDRE (Prop_fdre_C_Q)         0.118     2.084 r  r_dac_I_lsb_reg[1]/Q
                         net (fo=1, routed)           0.219     2.304    signalgen/I_Idata[1]
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_I_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.817     2.345    signalgen/clk_BUFG
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_I_reg_0/CLKARDCLK
                         clock pessimism             -0.323     2.023    
    RAMB36_X9Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.178    signalgen/r_memory_I_reg_0
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y33    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y30   signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y28    signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y29    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y28   signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y31   signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y31    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y30    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y33   signalgen/r_memory_Q_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X159Y164  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X159Y164  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X160Y162  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X160Y162  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X160Y162  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X160Y162  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X160Y162  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X160Y162  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X160Y162  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X160Y162  r_dacDataLength_lsb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X159Y164  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X159Y164  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X159Y164  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X159Y164  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X159Y164  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X159Y164  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X171Y167  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X171Y167  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X171Y167  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X171Y167  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :            0  Failing Endpoints,  Worst Slack        3.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.204ns (25.424%)  route 0.598ns (74.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 8.829 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.598     5.009    trx/div/AR[0]
    SLICE_X159Y173       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.161     8.829    trx/div/clk_BUFG
    SLICE_X159Y173       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.354     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X159Y173       FDCE (Recov_fdce_C_CLR)     -0.295     8.852    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.204ns (25.424%)  route 0.598ns (74.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 8.829 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.598     5.009    trx/div/AR[0]
    SLICE_X159Y173       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.161     8.829    trx/div/clk_BUFG
    SLICE_X159Y173       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.354     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X159Y173       FDCE (Recov_fdce_C_CLR)     -0.295     8.852    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.204ns (28.761%)  route 0.505ns (71.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.505     4.916    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.354     9.184    
                         clock uncertainty           -0.035     9.148    
    SLICE_X159Y172       FDCE (Recov_fdce_C_CLR)     -0.295     8.853    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.204ns (28.761%)  route 0.505ns (71.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.505     4.916    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.354     9.184    
                         clock uncertainty           -0.035     9.148    
    SLICE_X159Y172       FDCE (Recov_fdce_C_CLR)     -0.295     8.853    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.204ns (28.761%)  route 0.505ns (71.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.505     4.916    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.354     9.184    
                         clock uncertainty           -0.035     9.148    
    SLICE_X159Y172       FDCE (Recov_fdce_C_CLR)     -0.295     8.853    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.204ns (28.761%)  route 0.505ns (71.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.505     4.916    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism              0.354     9.184    
                         clock uncertainty           -0.035     9.148    
    SLICE_X159Y172       FDCE (Recov_fdce_C_CLR)     -0.295     8.853    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.050%)  route 0.453ns (68.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 8.833 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.453     4.864    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.165     8.833    trx/div/clk_BUFG
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.354     9.187    
                         clock uncertainty           -0.035     9.151    
    SLICE_X159Y170       FDCE (Recov_fdce_C_CLR)     -0.295     8.856    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.050%)  route 0.453ns (68.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 8.833 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.453     4.864    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.165     8.833    trx/div/clk_BUFG
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.354     9.187    
                         clock uncertainty           -0.035     9.151    
    SLICE_X159Y170       FDCE (Recov_fdce_C_CLR)     -0.295     8.856    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.050%)  route 0.453ns (68.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 8.833 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.453     4.864    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.165     8.833    trx/div/clk_BUFG
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.354     9.187    
                         clock uncertainty           -0.035     9.151    
    SLICE_X159Y170       FDCE (Recov_fdce_C_CLR)     -0.295     8.856    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.050%)  route 0.453ns (68.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 8.833 - 5.000 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.294     4.207    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.204     4.411 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.453     4.864    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.165     8.833    trx/div/clk_BUFG
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.354     9.187    
                         clock uncertainty           -0.035     9.151    
    SLICE_X159Y170       FDCE (Recov_fdce_C_CLR)     -0.295     8.856    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  3.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.714%)  route 0.108ns (54.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.108     2.159    trx/div/AR[0]
    SLICE_X157Y172       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X157Y172       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.342     1.971    
    SLICE_X157Y172       FDCE (Remov_fdce_C_CLR)     -0.107     1.864    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.839%)  route 0.163ns (64.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.163     2.214    trx/div/AR[0]
    SLICE_X159Y171       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.785     2.314    trx/div/clk_BUFG
    SLICE_X159Y171       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.342     1.972    
    SLICE_X159Y171       FDCE (Remov_fdce_C_CLR)     -0.107     1.865    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.839%)  route 0.163ns (64.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.163     2.214    trx/div/AR[0]
    SLICE_X159Y171       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.785     2.314    trx/div/clk_BUFG
    SLICE_X159Y171       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.342     1.972    
    SLICE_X159Y171       FDCE (Remov_fdce_C_CLR)     -0.107     1.865    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.839%)  route 0.163ns (64.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.163     2.214    trx/div/AR[0]
    SLICE_X159Y171       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.785     2.314    trx/div/clk_BUFG
    SLICE_X159Y171       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.342     1.972    
    SLICE_X159Y171       FDCE (Remov_fdce_C_CLR)     -0.107     1.865    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.839%)  route 0.163ns (64.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.163     2.214    trx/div/AR[0]
    SLICE_X159Y171       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.785     2.314    trx/div/clk_BUFG
    SLICE_X159Y171       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.342     1.972    
    SLICE_X159Y171       FDCE (Remov_fdce_C_CLR)     -0.107     1.865    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.091ns (29.739%)  route 0.215ns (70.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.215     2.266    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.786     2.315    trx/div/clk_BUFG
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.342     1.973    
    SLICE_X159Y170       FDCE (Remov_fdce_C_CLR)     -0.107     1.866    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.091ns (29.739%)  route 0.215ns (70.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.215     2.266    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.786     2.315    trx/div/clk_BUFG
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.342     1.973    
    SLICE_X159Y170       FDCE (Remov_fdce_C_CLR)     -0.107     1.866    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.091ns (29.739%)  route 0.215ns (70.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.215     2.266    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.786     2.315    trx/div/clk_BUFG
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.342     1.973    
    SLICE_X159Y170       FDCE (Remov_fdce_C_CLR)     -0.107     1.866    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.091ns (29.739%)  route 0.215ns (70.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.215     2.266    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.786     2.315    trx/div/clk_BUFG
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.342     1.973    
    SLICE_X159Y170       FDCE (Remov_fdce_C_CLR)     -0.107     1.866    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.091ns (26.430%)  route 0.253ns (73.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    trx/clk_BUFG
    SLICE_X157Y171       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y171       FDRE (Prop_fdre_C_Q)         0.091     2.051 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.253     2.304    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.342     1.971    
    SLICE_X159Y172       FDCE (Remov_fdce_C_CLR)     -0.107     1.864    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.440    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     6.940 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     6.940    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     6.940 r  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     6.940    DACCLK_P[7]
    L31                                                               r  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     6.911 r  OBUFDS_DATACLK[7]/OB
                         net (fo=0)                   0.000     6.911    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     6.911 r  OBUFDS_DATACLK[7]/O
                         net (fo=0)                   0.000     6.911    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_OB)    1.342     6.825 r  OBUFDS_DATACLK[4]/OB
                         net (fo=0)                   0.000     6.825    DATACLK_N[4]
    M39                                                               r  DATACLK_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_O)     1.342     6.825 r  OBUFDS_DATACLK[4]/O
                         net (fo=0)                   0.000     6.825    DATACLK_P[4]
    N38                                                               r  DATACLK_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_OB)    1.449     6.806 r  OBUFDS_DACCLK[5]/OB
                         net (fo=0)                   0.000     6.806    DACCLK_N[5]
    J38                                                               r  DACCLK_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_O)     1.449     6.806 r  OBUFDS_DACCLK[5]/O
                         net (fo=0)                   0.000     6.806    DACCLK_P[5]
    J37                                                               r  DACCLK_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_OB)    1.457     6.803 r  OBUFDS_DATACLK[6]/OB
                         net (fo=0)                   0.000     6.803    DATACLK_N[6]
    F37                                                               r  DATACLK_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_O)     1.457     6.803 r  OBUFDS_DATACLK[6]/O
                         net (fo=0)                   0.000     6.803    DATACLK_P[6]
    F36                                                               r  DATACLK_P[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.824 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.824    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.824 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.824    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.851ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.851 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.851    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.851ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.851 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.851    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.857ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.857 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.857    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.857ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.857 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.857    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.864ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.864 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.864    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.864ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.864 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.864    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.867ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.867 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.867    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.867ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.230     0.230 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.230    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.867 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.867    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK_P
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 1.755ns (21.333%)  route 6.470ns (78.667%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.675     4.588    adjustable_clock/clk_BUFG
    SLICE_X169Y301       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y301       FDRE (Prop_fdre_C_Q)         0.204     4.792 r  adjustable_clock/clk_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           6.470    11.262    lopt_51
    G32                  OBUFDS (Prop_obufds_I_OB)    1.551    12.812 r  OBUFDS_DACData6[1]/OB
                         net (fo=0)                   0.000    12.812    DACData6_N[1]
    F32                                                               r  DACData6_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 1.755ns (21.333%)  route 6.470ns (78.667%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.675     4.588    adjustable_clock/clk_BUFG
    SLICE_X169Y301       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y301       FDRE (Prop_fdre_C_Q)         0.204     4.792 r  adjustable_clock/clk_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           6.470    11.262    lopt_51
    G32                  OBUFDS (Prop_obufds_I_O)     1.551    12.812 r  OBUFDS_DACData6[1]/O
                         net (fo=0)                   0.000    12.812    DACData6_P[1]
    G32                                                               r  DACData6_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[1]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 1.800ns (21.497%)  route 6.573ns (78.503%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.395     4.307    signalgen/clk_BUFG
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y31        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.107 r  signalgen/r_memory_Q_reg_0/DOBDO[1]
                         net (fo=2, routed)           6.573    12.680    w_DACData_Q[1]
    OLOGIC_X0Y274        ODDR                                         r  ODDR_DACData1[1]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 2.317ns (28.731%)  route 5.747ns (71.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.307     4.220    clk_BUFG
    SLICE_X156Y159       FDSE                                         r  r_ledval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y159       FDSE (Prop_fdse_C_Q)         0.259     4.479 r  r_ledval_reg[4]/Q
                         net (fo=1, routed)           5.747    10.226    GPIO_LED_OBUF[4]
    AR35                 OBUF (Prop_obuf_I_O)         2.058    12.284 r  GPIO_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.284    GPIO_LED[4]
    AR35                                                              r  GPIO_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 2.334ns (29.470%)  route 5.586ns (70.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.293     4.206    trx/clk_BUFG
    SLICE_X154Y171       FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y171       FDSE (Prop_fdse_C_Q)         0.259     4.465 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           5.586    10.051    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.075    12.126 r  UART_Buffer/O
                         net (fo=0)                   0.000    12.126    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[0]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 1.800ns (23.391%)  route 5.895ns (76.609%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.395     4.307    signalgen/clk_BUFG
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y31        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     6.107 r  signalgen/r_memory_Q_reg_0/DOBDO[0]
                         net (fo=2, routed)           5.895    12.002    w_DACData_Q[0]
    OLOGIC_X0Y288        ODDR                                         r  ODDR_DACData1[0]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[9]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 1.800ns (24.401%)  route 5.577ns (75.599%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.568     4.480    signalgen/clk_BUFG
    RAMB36_X10Y29        RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y29        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.280 r  signalgen/r_memory_Q_reg_4/DOBDO[1]
                         net (fo=2, routed)           5.577    11.857    w_DACData_Q[9]
    OLOGIC_X0Y270        ODDR                                         r  ODDR_DACData1[9]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.314     5.768    adjustable_clock/clk
    SLICE_X163Y167       LUT3 (Prop_lut3_I0_O)        0.043     5.811 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.319    10.130    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.496 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.496    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_OB)    1.316    11.812 r  OBUFDS_DACData7[3]/OB
                         net (fo=0)                   0.000    11.812    DACData7_N[3]
    K38                                                               r  DACData7_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.314     5.768    adjustable_clock/clk
    SLICE_X163Y167       LUT3 (Prop_lut3_I0_O)        0.043     5.811 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.319    10.130    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.496 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.496    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_O)     1.316    11.812 r  OBUFDS_DACData7[3]/O
                         net (fo=0)                   0.000    11.812    DACData7_P[3]
    K37                                                               r  DACData7_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.314     5.768    adjustable_clock/clk
    SLICE_X163Y167       LUT3 (Prop_lut3_I0_O)        0.043     5.811 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.222    10.033    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366    10.399 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000    10.399    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_OB)    1.340    11.739 r  OBUFDS_DACData7[2]/OB
                         net (fo=0)                   0.000    11.739    DACData7_N[2]
    L37                                                               r  DACData7_N[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_OB)    0.586     2.765 r  OBUFDS_DACCLK[1]/OB
                         net (fo=0)                   0.000     2.765    DACCLK_N[1]
    AA30                                                              r  DACCLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_O)     0.586     2.765 r  OBUFDS_DACCLK[1]/O
                         net (fo=0)                   0.000     2.765    DACCLK_P[1]
    AA29                                                              r  DACCLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_OB)    0.597     2.769 r  OBUFDS_DACCLK[2]/OB
                         net (fo=0)                   0.000     2.769    DACCLK_N[2]
    AA35                                                              r  DACCLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_O)     0.597     2.769 r  OBUFDS_DACCLK[2]/O
                         net (fo=0)                   0.000     2.769    DACCLK_P[2]
    AA34                                                              r  DACCLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_OB)    0.619     2.790 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000     2.790    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_O)     0.619     2.790 r  OBUFDS_DACCLK[0]/O
                         net (fo=0)                   0.000     2.790    DACCLK_P[0]
    AE32                                                              r  DACCLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_OB)    0.669     2.823 r  OBUFDS_DATACLK[2]/OB
                         net (fo=0)                   0.000     2.823    DATACLK_N[2]
    AC41                                                              r  DATACLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_O)     0.669     2.823 r  OBUFDS_DATACLK[2]/O
                         net (fo=0)                   0.000     2.823    DATACLK_P[2]
    AC40                                                              r  DATACLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_OB)    0.600     2.842 r  OBUFDS_DATACLK[0]/OB
                         net (fo=0)                   0.000     2.842    DATACLK_N[0]
    N34                                                               r  DATACLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_O)     0.600     2.842 r  OBUFDS_DATACLK[0]/O
                         net (fo=0)                   0.000     2.842    DATACLK_P[0]
    N33                                                               r  DATACLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SYSCLK_P

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.030ns  (logic 0.636ns (10.547%)  route 5.394ns (89.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           5.394     6.030    rcv/dataRcv
    SLICE_X156Y161       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     2.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.171     3.839    rcv/clk_BUFG
    SLICE_X156Y161       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.319ns  (logic 0.143ns (4.295%)  route 3.177ns (95.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.177     3.319    rcv/dataRcv
    SLICE_X156Y161       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.795     2.324    rcv/clk_BUFG
    SLICE_X156Y161       FDRE                                         r  rcv/r_DataR_reg/C





