<profile>

<section name = "Vivado HLS Report for 'Loop_FRAMES_CP_OUTER'" level="0">
<item name = "Date">Tue Apr 14 19:36:09 2020
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">optical-flow</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v2000tfhg1761-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">69, 69, 69, 69, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- FRAMES_CP_OUTER_FRAMES_CP_INNER">67, 67, 19, 1, 1, 50, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 167</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 133, 80</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 183</column>
<column name="Register">0, -, 410, 128</column>
<specialColumn name="Available SLR">646, 540, 610800, 305400</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0</specialColumn>
<specialColumn name="Available">2584, 2160, 2443200, 1221600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="optical_flow_urembkb_U5">optical_flow_urembkb, 0, 0, 133, 80</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_i_i_op_fu_280_p2">+, 0, 0, 13, 1, 4</column>
<column name="indvar_flatten_next_s_fu_248_p2">+, 0, 0, 15, 6, 1</column>
<column name="r7_i_fu_260_p2">+, 0, 0, 12, 3, 1</column>
<column name="sum3_i_fu_328_p2">+, 0, 0, 37, 30, 30</column>
<column name="tmp_29_i_fu_236_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp_57_mid1_i_fu_312_p2">+, 0, 0, 15, 6, 6</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp0_stage0_iter17">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_i_fu_242_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="exitcond_i14_i_fu_254_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="tmp_124_fu_333_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp0_stage0_iter18">or, 0, 0, 2, 1, 1</column>
<column name="c_fu_286_p3">select, 0, 0, 4, 1, 1</column>
<column name="r_i_mid2_i_fu_266_p3">select, 0, 0, 3, 1, 3</column>
<column name="tmp_122_fu_318_p3">select, 0, 0, 6, 1, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter18">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_i_phi_fu_172_p4">9, 2, 6, 12</column>
<column name="ap_sig_ioackin_m_axi_frames_V_ARREADY">9, 2, 1, 2</column>
<column name="c_i_i_reg_191">9, 2, 4, 8</column>
<column name="frame1_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame2_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame3_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame3_b_V_blk_n">9, 2, 1, 2</column>
<column name="frame4_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame5_a_V_blk_n">9, 2, 1, 2</column>
<column name="frames_V_blk_n_AR">9, 2, 1, 2</column>
<column name="frames_V_blk_n_R">9, 2, 1, 2</column>
<column name="frames_V_offset_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_i_reg_168">9, 2, 6, 12</column>
<column name="r_i_i_reg_180">9, 2, 3, 6</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_frames_V_ARREADY">1, 0, 1, 0</column>
<column name="c_i_i_reg_191">4, 0, 4, 0</column>
<column name="exitcond_flatten_i_reg_403">1, 0, 1, 0</column>
<column name="exitcond_i14_i_reg_412">1, 0, 1, 0</column>
<column name="indvar_flatten_i_reg_168">6, 0, 6, 0</column>
<column name="indvar_flatten_next_s_reg_407">6, 0, 6, 0</column>
<column name="p_Result_1_i_i_reg_453">8, 0, 8, 0</column>
<column name="p_Result_2_i_i_reg_458">8, 0, 8, 0</column>
<column name="p_Result_3_i_i_reg_464">8, 0, 8, 0</column>
<column name="p_Result_4_i_i_reg_469">8, 0, 8, 0</column>
<column name="r7_i_reg_417">3, 0, 3, 0</column>
<column name="r_i_i_reg_180">3, 0, 3, 0</column>
<column name="sext_cast_i_reg_393">29, 0, 30, 1</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sum3_i_reg_433">30, 0, 30, 0</column>
<column name="tmp_124_reg_438">1, 0, 1, 0</column>
<column name="tmp_125_reg_448">8, 0, 8, 0</column>
<column name="tmp_29_i_reg_398">5, 0, 6, 1</column>
<column name="exitcond_flatten_i_reg_403">64, 32, 1, 0</column>
<column name="exitcond_i14_i_reg_412">64, 32, 1, 0</column>
<column name="r7_i_reg_417">64, 32, 3, 0</column>
<column name="tmp_29_i_reg_398">64, 32, 6, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="m_axi_frames_V_AWVALID">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWREADY">in, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWADDR">out, 32, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWID">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWLEN">out, 32, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWSIZE">out, 3, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWBURST">out, 2, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWLOCK">out, 2, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWCACHE">out, 4, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWPROT">out, 3, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWQOS">out, 4, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWREGION">out, 4, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_AWUSER">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_WVALID">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_WREADY">in, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_WDATA">out, 64, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_WSTRB">out, 8, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_WLAST">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_WID">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_WUSER">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARVALID">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARREADY">in, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARADDR">out, 32, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARID">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARLEN">out, 32, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARSIZE">out, 3, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARBURST">out, 2, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARLOCK">out, 2, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARCACHE">out, 4, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARPROT">out, 3, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARQOS">out, 4, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARREGION">out, 4, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_ARUSER">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_RVALID">in, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_RREADY">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_RDATA">in, 64, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_RLAST">in, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_RID">in, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_RUSER">in, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_RRESP">in, 2, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_BVALID">in, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_BREADY">out, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_BRESP">in, 2, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_BID">in, 1, m_axi, frames_V, pointer</column>
<column name="m_axi_frames_V_BUSER">in, 1, m_axi, frames_V, pointer</column>
<column name="frames_V_offset_dout">in, 32, ap_fifo, frames_V_offset, pointer</column>
<column name="frames_V_offset_empty_n">in, 1, ap_fifo, frames_V_offset, pointer</column>
<column name="frames_V_offset_read">out, 1, ap_fifo, frames_V_offset, pointer</column>
<column name="frame1_a_V_din">out, 8, ap_fifo, frame1_a_V, pointer</column>
<column name="frame1_a_V_full_n">in, 1, ap_fifo, frame1_a_V, pointer</column>
<column name="frame1_a_V_write">out, 1, ap_fifo, frame1_a_V, pointer</column>
<column name="frame2_a_V_din">out, 8, ap_fifo, frame2_a_V, pointer</column>
<column name="frame2_a_V_full_n">in, 1, ap_fifo, frame2_a_V, pointer</column>
<column name="frame2_a_V_write">out, 1, ap_fifo, frame2_a_V, pointer</column>
<column name="frame3_a_V_din">out, 8, ap_fifo, frame3_a_V, pointer</column>
<column name="frame3_a_V_full_n">in, 1, ap_fifo, frame3_a_V, pointer</column>
<column name="frame3_a_V_write">out, 1, ap_fifo, frame3_a_V, pointer</column>
<column name="frame3_b_V_din">out, 8, ap_fifo, frame3_b_V, pointer</column>
<column name="frame3_b_V_full_n">in, 1, ap_fifo, frame3_b_V, pointer</column>
<column name="frame3_b_V_write">out, 1, ap_fifo, frame3_b_V, pointer</column>
<column name="frame4_a_V_din">out, 8, ap_fifo, frame4_a_V, pointer</column>
<column name="frame4_a_V_full_n">in, 1, ap_fifo, frame4_a_V, pointer</column>
<column name="frame4_a_V_write">out, 1, ap_fifo, frame4_a_V, pointer</column>
<column name="frame5_a_V_din">out, 8, ap_fifo, frame5_a_V, pointer</column>
<column name="frame5_a_V_full_n">in, 1, ap_fifo, frame5_a_V, pointer</column>
<column name="frame5_a_V_write">out, 1, ap_fifo, frame5_a_V, pointer</column>
</table>
</item>
</section>
</profile>
