{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 14:02:31 2018 " "Info: Processing started: Mon May 21 14:02:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.v(132) " "Warning (10268): Verilog HDL information at piano.v(132): always construct contains both blocking and non-blocking assignments" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "newcont newCont piano.v(59) " "Info (10281): Verilog HDL Declaration information at piano.v(59): object \"newcont\" differs only in case from object \"newCont\" in the same scope" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Info: Found entity 1: piano" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_codec_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_codec_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_codec_control " "Info: Found entity 1: i2c_codec_control" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/i2c_codec_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Info: Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 piano.v(75) " "Warning (10230): Verilog HDL assignment warning at piano.v(75): truncated value with size 32 to match size of target (20)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(95) " "Warning (10230): Verilog HDL assignment warning at piano.v(95): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 piano.v(110) " "Warning (10230): Verilog HDL assignment warning at piano.v(110): truncated value with size 32 to match size of target (9)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(139) " "Warning (10230): Verilog HDL assignment warning at piano.v(139): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(144) " "Warning (10230): Verilog HDL assignment warning at piano.v(144): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(151) " "Warning (10230): Verilog HDL assignment warning at piano.v(151): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(156) " "Warning (10230): Verilog HDL assignment warning at piano.v(156): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(161) " "Warning (10230): Verilog HDL assignment warning at piano.v(161): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(166) " "Warning (10230): Verilog HDL assignment warning at piano.v(166): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(172) " "Warning (10230): Verilog HDL assignment warning at piano.v(172): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(177) " "Warning (10230): Verilog HDL assignment warning at piano.v(177): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(185) " "Warning (10230): Verilog HDL assignment warning at piano.v(185): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(190) " "Warning (10230): Verilog HDL assignment warning at piano.v(190): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(198) " "Warning (10230): Verilog HDL assignment warning at piano.v(198): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(203) " "Warning (10230): Verilog HDL assignment warning at piano.v(203): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(211) " "Warning (10230): Verilog HDL assignment warning at piano.v(211): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(216) " "Warning (10230): Verilog HDL assignment warning at piano.v(216): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(224) " "Warning (10230): Verilog HDL assignment warning at piano.v(224): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(229) " "Warning (10230): Verilog HDL assignment warning at piano.v(229): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(237) " "Warning (10230): Verilog HDL assignment warning at piano.v(237): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(242) " "Warning (10230): Verilog HDL assignment warning at piano.v(242): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(250) " "Warning (10230): Verilog HDL assignment warning at piano.v(250): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(255) " "Warning (10230): Verilog HDL assignment warning at piano.v(255): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(263) " "Warning (10230): Verilog HDL assignment warning at piano.v(263): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(268) " "Warning (10230): Verilog HDL assignment warning at piano.v(268): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(275) " "Warning (10230): Verilog HDL assignment warning at piano.v(275): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(280) " "Warning (10230): Verilog HDL assignment warning at piano.v(280): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(285) " "Warning (10230): Verilog HDL assignment warning at piano.v(285): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(290) " "Warning (10230): Verilog HDL assignment warning at piano.v(290): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(295) " "Warning (10230): Verilog HDL assignment warning at piano.v(295): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(300) " "Warning (10230): Verilog HDL assignment warning at piano.v(300): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(306) " "Warning (10230): Verilog HDL assignment warning at piano.v(306): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(311) " "Warning (10230): Verilog HDL assignment warning at piano.v(311): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(318) " "Warning (10230): Verilog HDL assignment warning at piano.v(318): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(323) " "Warning (10230): Verilog HDL assignment warning at piano.v(323): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(328) " "Warning (10230): Verilog HDL assignment warning at piano.v(328): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(334) " "Warning (10230): Verilog HDL assignment warning at piano.v(334): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(339) " "Warning (10230): Verilog HDL assignment warning at piano.v(339): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(347) " "Warning (10230): Verilog HDL assignment warning at piano.v(347): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(352) " "Warning (10230): Verilog HDL assignment warning at piano.v(352): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(360) " "Warning (10230): Verilog HDL assignment warning at piano.v(360): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(365) " "Warning (10230): Verilog HDL assignment warning at piano.v(365): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(372) " "Warning (10230): Verilog HDL assignment warning at piano.v(372): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(377) " "Warning (10230): Verilog HDL assignment warning at piano.v(377): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(382) " "Warning (10230): Verilog HDL assignment warning at piano.v(382): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(388) " "Warning (10230): Verilog HDL assignment warning at piano.v(388): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(393) " "Warning (10230): Verilog HDL assignment warning at piano.v(393): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(398) " "Warning (10230): Verilog HDL assignment warning at piano.v(398): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(409) " "Warning (10230): Verilog HDL assignment warning at piano.v(409): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(416) " "Warning (10230): Verilog HDL assignment warning at piano.v(416): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(427) " "Warning (10230): Verilog HDL assignment warning at piano.v(427): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(436) " "Warning (10230): Verilog HDL assignment warning at piano.v(436): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(442) " "Warning (10230): Verilog HDL assignment warning at piano.v(442): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(447) " "Warning (10230): Verilog HDL assignment warning at piano.v(447): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(454) " "Warning (10230): Verilog HDL assignment warning at piano.v(454): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(463) " "Warning (10230): Verilog HDL assignment warning at piano.v(463): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(468) " "Warning (10230): Verilog HDL assignment warning at piano.v(468): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(473) " "Warning (10230): Verilog HDL assignment warning at piano.v(473): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(478) " "Warning (10230): Verilog HDL assignment warning at piano.v(478): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(483) " "Warning (10230): Verilog HDL assignment warning at piano.v(483): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(489) " "Warning (10230): Verilog HDL assignment warning at piano.v(489): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(494) " "Warning (10230): Verilog HDL assignment warning at piano.v(494): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(499) " "Warning (10230): Verilog HDL assignment warning at piano.v(499): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(508) " "Warning (10230): Verilog HDL assignment warning at piano.v(508): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(514) " "Warning (10230): Verilog HDL assignment warning at piano.v(514): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(519) " "Warning (10230): Verilog HDL assignment warning at piano.v(519): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(528) " "Warning (10230): Verilog HDL assignment warning at piano.v(528): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(532) " "Warning (10230): Verilog HDL assignment warning at piano.v(532): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(537) " "Warning (10230): Verilog HDL assignment warning at piano.v(537): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(542) " "Warning (10230): Verilog HDL assignment warning at piano.v(542): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(547) " "Warning (10230): Verilog HDL assignment warning at piano.v(547): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(552) " "Warning (10230): Verilog HDL assignment warning at piano.v(552): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(558) " "Warning (10230): Verilog HDL assignment warning at piano.v(558): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(563) " "Warning (10230): Verilog HDL assignment warning at piano.v(563): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(570) " "Warning (10230): Verilog HDL assignment warning at piano.v(570): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(575) " "Warning (10230): Verilog HDL assignment warning at piano.v(575): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(580) " "Warning (10230): Verilog HDL assignment warning at piano.v(580): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(586) " "Warning (10230): Verilog HDL assignment warning at piano.v(586): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(591) " "Warning (10230): Verilog HDL assignment warning at piano.v(591): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(598) " "Warning (10230): Verilog HDL assignment warning at piano.v(598): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(603) " "Warning (10230): Verilog HDL assignment warning at piano.v(603): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(608) " "Warning (10230): Verilog HDL assignment warning at piano.v(608): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(613) " "Warning (10230): Verilog HDL assignment warning at piano.v(613): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(273) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(273): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 273 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(278) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(278): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 278 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(283) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(283): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 283 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(288) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(288): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 288 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(293) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(293): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 293 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(298) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(298): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 298 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(321) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(321): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 321 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(326) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(326): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 326 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "piano.v(487) " "Warning (10272): Verilog HDL Case Statement warning at piano.v(487): case item expression covers a value already covered by a previous case item" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 487 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(627) " "Warning (10230): Verilog HDL assignment warning at piano.v(627): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(633) " "Warning (10230): Verilog HDL assignment warning at piano.v(633): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(638) " "Warning (10230): Verilog HDL assignment warning at piano.v(638): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(643) " "Warning (10230): Verilog HDL assignment warning at piano.v(643): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(648) " "Warning (10230): Verilog HDL assignment warning at piano.v(648): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(653) " "Warning (10230): Verilog HDL assignment warning at piano.v(653): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(658) " "Warning (10230): Verilog HDL assignment warning at piano.v(658): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(663) " "Warning (10230): Verilog HDL assignment warning at piano.v(663): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(668) " "Warning (10230): Verilog HDL assignment warning at piano.v(668): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(673) " "Warning (10230): Verilog HDL assignment warning at piano.v(673): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(678) " "Warning (10230): Verilog HDL assignment warning at piano.v(678): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(683) " "Warning (10230): Verilog HDL assignment warning at piano.v(683): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(688) " "Warning (10230): Verilog HDL assignment warning at piano.v(688): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(694) " "Warning (10230): Verilog HDL assignment warning at piano.v(694): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 piano.v(707) " "Warning (10230): Verilog HDL assignment warning at piano.v(707): truncated value with size 32 to match size of target (30)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(721) " "Warning (10230): Verilog HDL assignment warning at piano.v(721): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(727) " "Warning (10230): Verilog HDL assignment warning at piano.v(727): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(733) " "Warning (10230): Verilog HDL assignment warning at piano.v(733): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(739) " "Warning (10230): Verilog HDL assignment warning at piano.v(739): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(745) " "Warning (10230): Verilog HDL assignment warning at piano.v(745): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(751) " "Warning (10230): Verilog HDL assignment warning at piano.v(751): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(757) " "Warning (10230): Verilog HDL assignment warning at piano.v(757): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(763) " "Warning (10230): Verilog HDL assignment warning at piano.v(763): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(769) " "Warning (10230): Verilog HDL assignment warning at piano.v(769): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(775) " "Warning (10230): Verilog HDL assignment warning at piano.v(775): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(781) " "Warning (10230): Verilog HDL assignment warning at piano.v(781): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(787) " "Warning (10230): Verilog HDL assignment warning at piano.v(787): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(793) " "Warning (10230): Verilog HDL assignment warning at piano.v(793): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(810) " "Warning (10230): Verilog HDL assignment warning at piano.v(810): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(811) " "Warning (10230): Verilog HDL assignment warning at piano.v(811): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(812) " "Warning (10230): Verilog HDL assignment warning at piano.v(812): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 piano.v(822) " "Warning (10230): Verilog HDL assignment warning at piano.v(822): truncated value with size 32 to match size of target (2)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(829) " "Warning (10230): Verilog HDL assignment warning at piano.v(829): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_codec_control i2c_codec_control:u1 " "Info: Elaborating entity \"i2c_codec_control\" for hierarchy \"i2c_codec_control:u1\"" {  } { { "piano.v" "u1" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDO i2c_codec_control.v(16) " "Warning (10036): Verilog HDL or VHDL warning at i2c_codec_control.v(16): object \"SDO\" assigned a value but never read" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/i2c_codec_control.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_codec_control.v(19) " "Warning (10230): Verilog HDL assignment warning at i2c_codec_control.v(19): truncated value with size 32 to match size of target (1)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/i2c_codec_control.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_codec_control.v(33) " "Warning (10230): Verilog HDL assignment warning at i2c_codec_control.v(33): truncated value with size 32 to match size of target (16)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/i2c_codec_control.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_codec_control.v(48) " "Warning (10230): Verilog HDL assignment warning at i2c_codec_control.v(48): truncated value with size 32 to match size of target (6)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/i2c_codec_control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_codec_control.v(145) " "Warning (10230): Verilog HDL assignment warning at i2c_codec_control.v(145): truncated value with size 32 to match size of target (4)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/i2c_codec_control.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning: Bidir \"I2C_SDAT\" has no driver" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 11 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/i2c_codec_control.v" 9 -1 0 } } { "i2c_codec_control.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/i2c_codec_control.v" 10 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_codec_control:u1\|mSetup_ST~9 " "Info: Register \"i2c_codec_control:u1\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.map.smsg " "Info: Generated suppressed messages file C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "Warning (15610): No output dependent on input pin \"CLOCK_50\"" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1053 " "Info: Implemented 1053 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1000 " "Info: Implemented 1000 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 14:02:36 2018 " "Info: Processing ended: Mon May 21 14:02:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
