

================================================================
== Vivado HLS Report for 'spk_packet_rx'
================================================================
* Date:           Sun Sep 25 20:40:22 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        spk_rx
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.35|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|   31|    5|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- write_loop  |   19|   19|         2|          1|          1|    19|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	6  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (tmp_1)
	14  / (!tmp_1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (!tmp_last)
	12  / (tmp_last)
12 --> 
	13  / true
13 --> 
	14  / (exitcond)
	12  / (!exitcond)
14 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: tmp [2/2] 0.00ns
.preheader.preheader:17  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, i32 1)


 <State 2>: 0.71ns
ST_2: stg_16 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i5* %pre_in_V_user_V), !map !36

ST_2: stg_17 [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pre_in_V_last), !map !40

ST_2: stg_18 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i6* %pre_in_V_id_V), !map !44

ST_2: stg_19 [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i96* %pre_in_V_data_V), !map !48

ST_2: stg_20 [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i5* %post_in_V_user_V), !map !52

ST_2: stg_21 [1/1] 0.00ns
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %post_in_V_last), !map !56

ST_2: stg_22 [1/1] 0.00ns
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %post_in_V_id_V), !map !60

ST_2: stg_23 [1/1] 0.00ns
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i96* %post_in_V_data_V), !map !64

ST_2: stg_24 [1/1] 0.00ns
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %time_stamp_V), !map !68

ST_2: stg_25 [1/1] 0.00ns
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i6* %spk_out_stream_V_id_V), !map !72

ST_2: stg_26 [1/1] 0.00ns
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %spk_out_stream_V_user), !map !76

ST_2: stg_27 [1/1] 0.00ns
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i96* %spk_out_stream_V_data_V), !map !80

ST_2: stg_28 [1/1] 0.00ns
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @spk_packet_rx_str) nounwind

ST_2: stg_29 [1/1] 0.00ns
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i6* %spk_out_stream_V_id_V, i32* %spk_out_stream_V_user, i96* %spk_out_stream_V_data_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_30 [1/1] 0.00ns
.preheader.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_31 [1/1] 0.00ns
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_32 [1/1] 0.00ns
.preheader.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i32* %time_stamp_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/2] 0.00ns
.preheader.preheader:17  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, i32 1)

ST_2: stg_34 [1/1] 0.00ns
.preheader.preheader:18  br i1 %tmp, label %0, label %._crit_edge35

ST_2: empty [1/1] 0.00ns
:0  %empty = call { i5, i1, i6, i96 } @_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V)


 <State 3>: 1.02ns
ST_3: tmp_user_V [1/1] 0.00ns
:1  %tmp_user_V = extractvalue { i5, i1, i6, i96 } %empty, 0

ST_3: tmp_id_V_1 [1/1] 0.00ns
:2  %tmp_id_V_1 = extractvalue { i5, i1, i6, i96 } %empty, 2

ST_3: tmp_data_V [1/1] 0.00ns
:3  %tmp_data_V = extractvalue { i5, i1, i6, i96 } %empty, 3

ST_3: tmp_3_cast [1/1] 0.00ns
:5  %tmp_3_cast = zext i6 %tmp_id_V_1 to i11

ST_3: tmp_8 [3/3] 1.02ns
:6  %tmp_8 = mul i11 %tmp_3_cast, 19


 <State 4>: 1.02ns
ST_4: tmp_8 [2/3] 1.02ns
:6  %tmp_8 = mul i11 %tmp_3_cast, 19


 <State 5>: 2.70ns
ST_5: tmp_2_cast [1/1] 0.00ns
:4  %tmp_2_cast = zext i5 %tmp_user_V to i11

ST_5: tmp_8 [1/3] 0.00ns
:6  %tmp_8 = mul i11 %tmp_3_cast, 19

ST_5: tmp_s [1/1] 2.70ns
:7  %tmp_s = add i11 %tmp_8, %tmp_2_cast


 <State 6>: 2.05ns
ST_6: tmp_10_cast [1/1] 0.00ns
:8  %tmp_10_cast = sext i11 %tmp_s to i64

ST_6: spk_V_addr [1/1] 0.00ns
:9  %spk_V_addr = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_10_cast

ST_6: stg_47 [1/1] 2.05ns
:10  store i96 %tmp_data_V, i96* %spk_V_addr, align 16

ST_6: stg_48 [1/1] 0.00ns
:11  br label %._crit_edge35

ST_6: tmp_1 [2/2] 0.00ns
._crit_edge35:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, i32 1)


 <State 7>: 0.71ns
ST_7: tmp_1 [1/2] 0.00ns
._crit_edge35:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, i32 1)

ST_7: stg_51 [1/1] 0.00ns
._crit_edge35:1  br i1 %tmp_1, label %1, label %._crit_edge36

ST_7: empty_2 [1/1] 0.00ns
:0  %empty_2 = call { i5, i1, i6, i96 } @_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V)


 <State 8>: 3.04ns
ST_8: tmp_id_V [1/1] 0.00ns
:3  %tmp_id_V = extractvalue { i5, i1, i6, i96 } %empty_2, 2

ST_8: tmp_7_cast [1/1] 0.00ns
:6  %tmp_7_cast = zext i6 %tmp_id_V to i11

ST_8: tmp_2 [3/3] 3.04ns
:7  %tmp_2 = mul i11 %tmp_7_cast, 19


 <State 9>: 3.04ns
ST_9: tmp_2 [2/3] 3.04ns
:7  %tmp_2 = mul i11 %tmp_7_cast, 19


 <State 10>: 3.04ns
ST_10: tmp_2 [1/3] 3.04ns
:7  %tmp_2 = mul i11 %tmp_7_cast, 19


 <State 11>: 3.35ns
ST_11: tmp_user_V_1 [1/1] 0.00ns (grouped into LUT with out node tmp_3)
:1  %tmp_user_V_1 = extractvalue { i5, i1, i6, i96 } %empty_2, 0

ST_11: tmp_last [1/1] 0.00ns
:2  %tmp_last = extractvalue { i5, i1, i6, i96 } %empty_2, 1

ST_11: tmp_data_V_1 [1/1] 0.00ns
:4  %tmp_data_V_1 = extractvalue { i5, i1, i6, i96 } %empty_2, 3

ST_11: tmp_6_cast [1/1] 0.00ns (grouped into LUT with out node tmp_3)
:5  %tmp_6_cast = zext i5 %tmp_user_V_1 to i11

ST_11: tmp_3 [1/1] 1.30ns (out node of the LUT)
:8  %tmp_3 = add i11 %tmp_2, %tmp_6_cast

ST_11: tmp_12_cast [1/1] 0.00ns
:9  %tmp_12_cast = sext i11 %tmp_3 to i64

ST_11: spk_V_addr_1 [1/1] 0.00ns
:10  %spk_V_addr_1 = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_12_cast

ST_11: stg_65 [1/1] 2.05ns
:11  store i96 %tmp_data_V_1, i96* %spk_V_addr_1, align 16

ST_11: stg_66 [1/1] 0.00ns
:12  br i1 %tmp_last, label %2, label %.loopexit

ST_11: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %time_stamp_V)

ST_11: stg_68 [1/1] 0.89ns
:1  br label %3


 <State 12>: 3.35ns
ST_12: j1 [1/1] 0.00ns
:0  %j1 = phi i5 [ 0, %2 ], [ %j, %3 ]

ST_12: tmp_9_cast [1/1] 0.00ns
:5  %tmp_9_cast = zext i5 %j1 to i11

ST_12: tmp_4 [1/1] 1.30ns
:6  %tmp_4 = add i11 %tmp_2, %tmp_9_cast

ST_12: tmp_13_cast [1/1] 0.00ns
:7  %tmp_13_cast = sext i11 %tmp_4 to i64

ST_12: spk_V_addr_2 [1/1] 0.00ns
:8  %spk_V_addr_2 = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_13_cast

ST_12: tmp_data_V_2 [2/2] 2.05ns
:9  %tmp_data_V_2 = load i96* %spk_V_addr_2, align 16

ST_12: j [1/1] 1.24ns
:12  %j = add i5 %j1, 1

ST_12: exitcond [1/1] 1.17ns
:13  %exitcond = icmp eq i5 %j1, -14

ST_12: stg_77 [1/1] 0.00ns
:14  br i1 %exitcond, label %.loopexit, label %3


 <State 13>: 2.05ns
ST_13: empty_3 [1/1] 0.00ns
:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

ST_13: stg_79 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_13: tmp_5 [1/1] 0.00ns
:3  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)

ST_13: stg_81 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_13: tmp_data_V_2 [1/2] 2.05ns
:9  %tmp_data_V_2 = load i96* %spk_V_addr_2, align 16

ST_13: stg_83 [1/1] 0.00ns
:10  call void @_ssdm_op_Write.axis.volatile.i6P.i32P.i96P(i6* %spk_out_stream_V_id_V, i32* %spk_out_stream_V_user, i96* %spk_out_stream_V_data_V, i6 %tmp_id_V, i32 %tmp_6, i96 %tmp_data_V_2)

ST_13: empty_4 [1/1] 0.00ns
:11  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_5)


 <State 14>: 0.00ns
ST_14: stg_85 [1/1] 0.00ns
.loopexit:0  br label %._crit_edge36

ST_14: stg_86 [1/1] 0.00ns
._crit_edge36:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
