/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [31:0] _02_;
  reg [4:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [27:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_7z ^ celloutsig_0_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_2z ^ celloutsig_1_0z[21]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z ^ _00_);
  assign celloutsig_1_7z = ~(_01_ ^ in_data[141]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z ^ celloutsig_1_0z[0]);
  assign celloutsig_1_19z = ~(celloutsig_1_6z ^ celloutsig_1_2z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_1z ^ celloutsig_0_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_7z ^ celloutsig_0_8z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z ^ celloutsig_0_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_11z ^ celloutsig_0_15z[6]);
  assign celloutsig_0_19z = ~(celloutsig_0_16z[10] ^ celloutsig_0_0z);
  assign celloutsig_0_21z = ~(celloutsig_0_0z ^ celloutsig_0_8z);
  assign celloutsig_0_22z = ~(celloutsig_0_19z ^ celloutsig_0_6z);
  assign celloutsig_0_27z = ~(celloutsig_0_22z ^ celloutsig_0_1z);
  reg [31:0] _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 32'd0;
    else _20_ <= { in_data[111:103], celloutsig_1_0z, celloutsig_1_1z };
  assign { _02_[31:10], _00_, _02_[8:5], _01_, _02_[3:0] } = _20_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 5'h00;
    else _03_ <= _02_[21:17];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 10'h000;
    else _04_ <= { in_data[74:66], celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[190:187] == in_data[151:148];
  assign celloutsig_1_18z = { in_data[133:129], celloutsig_1_14z, celloutsig_1_7z } == { _03_, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, 1'h1, celloutsig_0_9z } == celloutsig_0_4z;
  assign celloutsig_0_0z = in_data[52:45] && in_data[56:49];
  assign celloutsig_1_1z = celloutsig_1_0z[6:3] && celloutsig_1_0z[14:11];
  assign celloutsig_1_8z = _02_[25:19] && { _03_[2:0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_10z = in_data[116:108] && { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_5z = { in_data[89:87], celloutsig_0_4z, celloutsig_0_1z } && in_data[12:2];
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } && { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_14z = celloutsig_1_12z[9:0] && { _00_, _02_[8:5], _01_, _02_[3:0] };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } && celloutsig_0_4z;
  assign celloutsig_0_8z = 1'h1 && { in_data[23:7], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_9z = in_data[57:54] && { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[68:64] && { in_data[11:8], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[88:83], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } && { in_data[26:18], celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_24z[3:1], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_27z } >>> { _04_[4:0], celloutsig_0_27z };
  assign celloutsig_1_0z = in_data[126:105] >>> in_data[127:106];
  assign celloutsig_0_4z = { in_data[63:58], celloutsig_0_0z } >>> { in_data[31:26], celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_0z[19:13], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_6z } >>> { _02_[30:21], celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_0z, 1'h1, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, 1'h1, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z } >>> { celloutsig_0_4z[5:0], celloutsig_0_5z, _04_ };
  assign celloutsig_0_15z = { _04_[5:4], celloutsig_0_10z, celloutsig_0_7z, _04_, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_13z, 1'h1, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z } >>> { in_data[38:21], 1'h1, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_15z[7:5], celloutsig_0_2z, celloutsig_0_4z } >>> { celloutsig_0_14z[16:8], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_1z, celloutsig_0_4z } >>> { in_data[25:24], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_24z = { celloutsig_0_15z[24:21], celloutsig_0_18z } >>> { celloutsig_0_23z[6:3], celloutsig_0_7z };
  assign { _02_[9], _02_[4] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
