# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../velocity_memory.vhd" \
"../../../../velocity_memory_tb.vhd" \

# Do not sort compile order
nosort
