// Seed: 2272175021
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    output uwire id_2
);
  reg id_4;
  always id_4 <= #1 1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    output wor id_6,
    output supply1 id_7,
    input wire id_8,
    output logic id_9
);
  always @(id_2 << 1) begin
    id_9 <= id_4 * id_3 * id_8;
  end
  module_0(
      id_2, id_2, id_5
  );
endmodule
