git clone --depth 1 --no-tags https://github.com/malejaroti/pH-y-teclado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110284222
git clone --depth 1 --no-tags https://github.com/pshunshao/Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113492818
git clone --depth 1 --no-tags https://github.com/arthurpavlov/Minesweeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113509215
git clone --depth 1 --no-tags https://github.com/isaacmarcus/The-Colour-Theory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113514174
git clone --depth 1 --no-tags https://github.com/esharp054/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113635161
git clone --depth 1 --no-tags https://github.com/barbara-x/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114382257
git clone --depth 1 --no-tags https://github.com/husseinadell/Verilog-pipelined-Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112915368
git clone --depth 1 --no-tags https://github.com/HenryLeinen/LedPanelFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112823543
git clone --depth 1 --no-tags https://github.com/prushik/fpga_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112861986
git clone --depth 1 --no-tags https://github.com/jiawen456/InSyncCreate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113526310
git clone --depth 1 --no-tags https://github.com/dracepj/keypad_lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108939569
git clone --depth 1 --no-tags https://github.com/david810113/adaptive-filter_32-order.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109208463
git clone --depth 1 --no-tags https://github.com/ritik99/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109607407
git clone --depth 1 --no-tags https://github.com/Nie13/xam_mdt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108880069
git clone --depth 1 --no-tags https://github.com/ericchuong/Superboy_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110108193
git clone --depth 1 --no-tags https://github.com/lvyufeng/step_into_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118303050
git clone --depth 1 --no-tags https://github.com/zephray/VerilogBoy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120639044
git clone --depth 1 --no-tags https://github.com/hunterlew/convolution_network_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117946624
git clone --depth 1 --no-tags https://github.com/1801BM1/vm80a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119828919
git clone --depth 1 --no-tags https://github.com/icebreaker-fpga/icebreaker-verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120582043
git clone --depth 1 --no-tags https://github.com/ataradov/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116588652
git clone --depth 1 --no-tags https://github.com/dukelec/cdpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122833793
git clone --depth 1 --no-tags https://github.com/gupta409/Processor-UVM-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117873222
git clone --depth 1 --no-tags https://github.com/xenowing/xenowing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120834015
git clone --depth 1 --no-tags https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123455675
git clone --depth 1 --no-tags https://github.com/revaldinho/cpc_ram_expansion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123612637
git clone --depth 1 --no-tags https://github.com/abnoname/iceZ0mb1e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119453325
git clone --depth 1 --no-tags https://github.com/bakhshalipour/NoC-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120124970
git clone --depth 1 --no-tags https://github.com/vpecanins/max1000-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117067945
git clone --depth 1 --no-tags https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122122299
git clone --depth 1 --no-tags https://github.com/zephray/vga_to_ascii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122774145
git clone --depth 1 --no-tags https://github.com/raymondrc/FPGA_SM4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124642985
git clone --depth 1 --no-tags https://github.com/yztong/LeNet_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124846744
git clone --depth 1 --no-tags https://github.com/jfoshea/Viterbi-Decoder-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125450996
git clone --depth 1 --no-tags https://github.com/maomran/softmax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123984156
git clone --depth 1 --no-tags https://github.com/jdocampom/JPEG-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124300867
git clone --depth 1 --no-tags https://github.com/jonthomasson/Spartan-Mini-NES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124144351
git clone --depth 1 --no-tags https://github.com/sh-vlad/FPGA_rtime_HDR_video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120944384
git clone --depth 1 --no-tags https://github.com/desaster/c64-dodgypla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119435777
git clone --depth 1 --no-tags https://github.com/uXeBoy/VGA1306.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124817750
git clone --depth 1 --no-tags https://github.com/gtjennings1/UPDuino-OV7670-Camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119874795
git clone --depth 1 --no-tags https://github.com/go4retro/Nu6509.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122271920
git clone --depth 1 --no-tags https://github.com/amungo/nut2nt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122740090
git clone --depth 1 --no-tags https://github.com/txstate-pcarch-blue/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125592111
git clone --depth 1 --no-tags https://github.com/nqHITSZ/Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121242393
git clone --depth 1 --no-tags https://github.com/ZipCPU/arrowzip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122079025
git clone --depth 1 --no-tags https://github.com/MightyDevices/DSITx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122184933
git clone --depth 1 --no-tags https://github.com/Digilent/Arty-A7-35-XADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119882216
git clone --depth 1 --no-tags https://github.com/YosysHQ/yosys-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122963789
git clone --depth 1 --no-tags https://github.com/synxlin/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124803629
git clone --depth 1 --no-tags https://github.com/govindjeevan/Weighted-Round-Robin-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124647558
git clone --depth 1 --no-tags https://github.com/azonenberg/protohdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118027048
git clone --depth 1 --no-tags https://github.com/suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123866943
git clone --depth 1 --no-tags https://github.com/watz0n/arty_xjtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124071857
git clone --depth 1 --no-tags https://github.com/ChenJianyunp/Posit32-2-exact-multiply-accumulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119151282
git clone --depth 1 --no-tags https://github.com/zhujingyang520/vlsi_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124729786
git clone --depth 1 --no-tags https://github.com/overlogged/sky-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119546745
git clone --depth 1 --no-tags https://github.com/OpenBanboo/High-Performance-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119107706
git clone --depth 1 --no-tags https://github.com/gtjennings1/JPEG_Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122503496
git clone --depth 1 --no-tags https://github.com/westonb/cute-qcw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119753247
git clone --depth 1 --no-tags https://github.com/ChrisPVille/jtaglet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117296368
git clone --depth 1 --no-tags https://github.com/Shashi18/I2C-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121769335
git clone --depth 1 --no-tags https://github.com/woshiyyya/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117053577
git clone --depth 1 --no-tags https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121993028
git clone --depth 1 --no-tags https://github.com/pulp-platform/jtag_pulp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118765017
git clone --depth 1 --no-tags https://github.com/google/yaricv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116704972
git clone --depth 1 --no-tags https://github.com/lab11/uSDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122125962
git clone --depth 1 --no-tags https://github.com/hoglet67/Ice40LogicSniffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120905844
git clone --depth 1 --no-tags https://github.com/mmicko/workshop_badge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121021251
git clone --depth 1 --no-tags https://github.com/dillonhuff/TinyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124724164
git clone --depth 1 --no-tags https://github.com/ZipCPU/tinyzip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122082103
git clone --depth 1 --no-tags https://github.com/stargate-team/stargate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125531440
git clone --depth 1 --no-tags https://github.com/aignacio/iir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117032809
git clone --depth 1 --no-tags https://github.com/WanQiyang/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119126104
git clone --depth 1 --no-tags https://github.com/akash10295/VLSI-Design-FrontEnd-plus-BackEnd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117900380
git clone --depth 1 --no-tags https://github.com/jinyier/NetA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122542301
git clone --depth 1 --no-tags https://github.com/mrehkopf/n64rgb-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118480210
git clone --depth 1 --no-tags https://github.com/aleek/mc68851.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123036818
git clone --depth 1 --no-tags https://github.com/0x2fed/FPGA-GroestlCoin-Miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121078394
git clone --depth 1 --no-tags https://github.com/SYZYGYfpga/brain-sample-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120851390
git clone --depth 1 --no-tags https://github.com/jacketizer/am2900-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117902949
git clone --depth 1 --no-tags https://github.com/marco1337/HEVC-DCT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121717246
git clone --depth 1 --no-tags https://github.com/BXYMartin/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118895561
git clone --depth 1 --no-tags https://github.com/mmicko/s100fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122656066
git clone --depth 1 --no-tags https://github.com/bryonkucharski/FPGA-ultrasonic-radar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116582430
git clone --depth 1 --no-tags https://github.com/Haleski47/RTL-Implementation-of-Two-Layer-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124352446
git clone --depth 1 --no-tags https://github.com/muweilin/emmc_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118579912
git clone --depth 1 --no-tags https://github.com/chiphackers/AtomFPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124535434
git clone --depth 1 --no-tags https://github.com/nickschiffer/parallel_unsigned_integer_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124604849
git clone --depth 1 --no-tags https://github.com/2122aaor/shakti_custom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117783692
git clone --depth 1 --no-tags https://github.com/secworks/cbc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119045582
git clone --depth 1 --no-tags https://github.com/bwyogatama/OCR-for-Handwritten-Mathematical-Expressions-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119326560
git clone --depth 1 --no-tags https://github.com/jatinmandav/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120438608
git clone --depth 1 --no-tags https://github.com/thejokerlol/AXI_APB_Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124261138
git clone --depth 1 --no-tags https://github.com/SergejShatilov/sdfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117263889
git clone --depth 1 --no-tags https://github.com/ahegazy/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120129768
git clone --depth 1 --no-tags https://github.com/randysuen/heap_sorting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117796784
git clone --depth 1 --no-tags https://github.com/hdmmY/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124844461
