// SW1 CONF
pub const DD_ENABLE: u8 = 0b00000001;
pub const DD_DISABLE: u8 = 0;
pub const RESERVED: u8 = 0;
pub const MEM_16K: u8 = 0b00000000;
pub const MEM_32K: u8 = 0b00000100;
pub const MEM_48K: u8 = 0b00001000;
pub const MEM_64K: u8 = 0b00001100;
pub const DISPLAY_RESERVED: u8 = 0;
pub const DISPLAY_CGA_40_25: u8 = 0b00010000;
pub const DISPLAY_CGA_80_25: u8 = 0b00100000;
pub const DISPLAY_MDA_80_25: u8 = 0b00110000;
pub const DRIVES_1: u8 = 0b00000000;
pub const DRIVES_2: u8 = 0b01000000;
pub const DRIVES_3: u8 = 0b10000000;
pub const DRIVES_4: u8 = 0b11000000;

// SW2 CONF
pub const HIGH_NIBBLE: u8 = 0b11100000;
pub const TOTAL_RAM_0: u8 = 0;
pub const TOTAL_RAM_16: u8 = 0b00000000;
pub const TOTAL_RAM_32: u8 = 0b00000000;
pub const TOTAL_RAM_64: u8 = 0b00000000;
pub const TOTAL_RAM_96: u8 = 0b00000001;
pub const TOTAL_RAM_128: u8 = 0b00000010;
pub const TOTAL_RAM_160: u8 = 0b00000011;
pub const TOTAL_RAM_192: u8 = 0b00000100;
pub const TOTAL_RAM_224: u8 = 0b00000101;
pub const TOTAL_RAM_256: u8 = 0b00000110;
pub const TOTAL_RAM_288: u8 = 0b00000111;
pub const TOTAL_RAM_320: u8 = 0b00001000;
pub const TOTAL_RAM_352: u8 = 0b00001001;
pub const TOTAL_RAM_384: u8 = 0b00001010;
pub const TOTAL_RAM_416: u8 = 0b00001011;
pub const TOTAL_RAM_448: u8 = 0b00001100;
pub const TOTAL_RAM_480: u8 = 0b00001101;
pub const TOTAL_RAM_512: u8 = 0b00001110;
pub const TOTAL_RAM_544: u8 = 0b00001111;
pub const TOTAL_RAM_576: u8 = 0b00010000;
pub const TOTAL_RAM_608: u8 = 0b00010001;
pub const TOTAL_RAM_640: u8 = 0b00010010;
