$date
	Mon Jul  7 17:41:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pll_controller_prep $end
$var wire 26 ! trim [25:0] $end
$var reg 1 " clock $end
$var reg 5 # div [4:0] $end
$var reg 1 $ osc $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 5 & div [4:0] $end
$var wire 1 $ osc $end
$var wire 1 % reset $end
$var wire 26 ' trim [25:0] $end
$var wire 5 ( tint [4:0] $end
$var wire 6 ) sum [5:0] $end
$var reg 5 * count0 [4:0] $end
$var reg 5 + count1 [4:0] $end
$var reg 3 , oscbuf [2:0] $end
$var reg 3 - prep [2:0] $end
$var reg 7 . tval [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b100 &
1%
0$
b100 #
0"
b0 !
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
0%
#25000
b1 )
b1 *
1"
#30000
0"
#35000
b10 )
b10 *
1"
#40000
0"
1$
#45000
b11 )
b11 *
b1 ,
1"
#50000
0"
#55000
b100 )
b100 *
b11 ,
1"
#60000
0"
#65000
b1 -
b1 *
b101 )
b100 +
b111 ,
1"
#70000
0"
#75000
b110 )
b10 *
1"
#80000
0"
0$
#85000
b111 )
b11 *
b110 ,
1"
#90000
0"
#95000
b1000 )
b100 *
b100 ,
1"
#100000
0"
#105000
b11 -
b101 )
b1 *
b0 ,
1"
#110000
0"
#115000
b110 )
b10 *
1"
#120000
0"
1$
#125000
b111 )
b11 *
b1 ,
1"
#130000
0"
#135000
b1000 )
b100 *
b11 ,
1"
#140000
0"
#145000
b111 -
b101 )
b1 *
b111 ,
1"
#150000
0"
#155000
b110 )
b10 *
1"
#160000
0"
0$
#165000
b111 )
b11 *
b110 ,
1"
#170000
0"
#175000
b1000 )
b100 *
b100 ,
1"
#180000
0"
#185000
b1 .
b101 )
b1 *
b0 ,
1"
#190000
0"
#195000
b110 )
b10 *
1"
#200000
0"
1$
#205000
b111 )
b11 *
b1 ,
1"
#210000
0"
#215000
b1000 )
b100 *
b11 ,
1"
#220000
0"
#225000
b10 .
b101 )
b1 *
b111 ,
1"
#230000
0"
#235000
b110 )
b10 *
1"
#240000
0"
0$
#245000
b111 )
b11 *
b110 ,
1"
#250000
0"
#255000
b1000 )
b100 *
b100 ,
1"
#260000
0"
#265000
b11 .
b101 )
b1 *
b0 ,
1"
#270000
0"
#275000
b110 )
b10 *
1"
#280000
0"
1$
#285000
b111 )
b11 *
b1 ,
1"
#290000
0"
#295000
b1000 )
b100 *
b11 ,
1"
#300000
0"
#305000
b1 !
b1 '
b1 (
b100 .
b101 )
b1 *
b111 ,
1"
#310000
0"
#315000
b110 )
b10 *
1"
#320000
0"
0$
#325000
b111 )
b11 *
b110 ,
1"
#330000
0"
#335000
b1000 )
b100 *
b100 ,
1"
#340000
0"
#345000
b101 .
b101 )
b1 *
b0 ,
1"
#350000
0"
#355000
b110 )
b10 *
1"
#360000
0"
1$
#365000
b111 )
b11 *
b1 ,
1"
#370000
0"
#375000
b1000 )
b100 *
b11 ,
1"
#380000
0"
#385000
b110 .
b101 )
b1 *
b111 ,
1"
#390000
0"
#395000
b110 )
b10 *
1"
#400000
0"
0$
#405000
b111 )
b11 *
b110 ,
1"
#410000
0"
#415000
b1000 )
b100 *
b100 ,
1"
#420000
0"
#425000
b111 .
b101 )
b1 *
b0 ,
1"
#430000
0"
#435000
b110 )
b10 *
1"
#440000
0"
1$
#445000
b111 )
b11 *
b1 ,
1"
#450000
0"
#455000
b1000 )
b100 *
b11 ,
1"
#460000
0"
#465000
b1000001 !
b1000001 '
b10 (
b1000 .
b101 )
b1 *
b111 ,
1"
#470000
0"
#475000
b110 )
b10 *
1"
#480000
0"
0$
#485000
b111 )
b11 *
b110 ,
1"
#490000
0"
#495000
b1000 )
b100 *
b100 ,
1"
#500000
0"
#505000
b1001 .
b101 )
b1 *
b0 ,
1"
#510000
0"
#515000
b110 )
b10 *
1"
#520000
0"
1$
#525000
b111 )
b11 *
b1 ,
1"
#530000
0"
#535000
b1000 )
b100 *
b11 ,
1"
#540000
0"
#545000
b1010 .
b101 )
b1 *
b111 ,
1"
#550000
0"
#555000
b110 )
b10 *
1"
#560000
0"
0$
#565000
b111 )
b11 *
b110 ,
1"
#570000
0"
#575000
b1000 )
b100 *
b100 ,
1"
#580000
0"
#585000
b1011 .
b101 )
b1 *
b0 ,
1"
#590000
0"
#595000
b110 )
b10 *
1"
#600000
0"
1$
#605000
b111 )
b11 *
b1 ,
1"
#610000
0"
#615000
b1000 )
b100 *
b11 ,
1"
#620000
0"
#625000
b10001000001 !
b10001000001 '
b11 (
b1100 .
b101 )
b1 *
b111 ,
1"
