--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Dec 15 17:00:34 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     DSI_Workspace
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_20MHz]
            414 items scored, 300 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.362ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \Serial_busP/pars_1717__i0  (from clk_20MHz +)
   Destination:    FD1P3AY    D              \Serial_busP/o_42  (to clk_20MHz +)

   Delay:                  10.216ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

     10.216ns data_path \Serial_busP/pars_1717__i0 to \Serial_busP/o_42 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.362ns

 Path Details: \Serial_busP/pars_1717__i0 to \Serial_busP/o_42

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \Serial_busP/pars_1717__i0 (from clk_20MHz)
Route        18   e 1.569                                  \Serial_busP/pars[0]
LUT4        ---     0.448              B to Z              \Serial_busP/i5534_2_lut_rep_151
Route         6   e 1.218                                  \Serial_busP/n10143
LUT4        ---     0.448              B to Z              \Serial_busP/i1_2_lut_rep_95_3_lut_4_lut
Route         2   e 0.954                                  \Serial_busP/n10087
LUT4        ---     0.448              C to Z              \Serial_busP/mux_45_Mux_1_i31_4_lut_4_lut
Route         1   e 0.020                                  \Serial_busP/n31
MUXL5       ---     0.212           ALUT to Z              \Serial_busP/mux_45_Mux_1_i63
Route         1   e 0.788                                  \Serial_busP/n63
LUT4        ---     0.448              D to Z              \Serial_busP/i8748_4_lut_4_lut
Route         1   e 0.788                                  \Serial_busP/n9493
LUT4        ---     0.448              A to Z              \Serial_busP/i8750_3_lut
Route         1   e 0.788                                  \Serial_busP/tx_N_306
LUT4        ---     0.448              D to Z              \Serial_busP/i2_3_lut_4_lut_adj_124
Route         1   e 0.788                                  \Serial_busP/tx_N_291
                  --------
                   10.216  (32.3% logic, 67.7% route), 8 logic levels.


Error:  The following path violates requirements by 5.360ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \Serial_busP/pars_1717__i2  (from clk_20MHz +)
   Destination:    FD1P3AY    D              \Serial_busP/o_42  (to clk_20MHz +)

   Delay:                  10.214ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

     10.214ns data_path \Serial_busP/pars_1717__i2 to \Serial_busP/o_42 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.360ns

 Path Details: \Serial_busP/pars_1717__i2 to \Serial_busP/o_42

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \Serial_busP/pars_1717__i2 (from clk_20MHz)
Route        17   e 1.567                                  \Serial_busP/pars[2]
LUT4        ---     0.448              C to Z              \Serial_busP/i5534_2_lut_rep_151
Route         6   e 1.218                                  \Serial_busP/n10143
LUT4        ---     0.448              B to Z              \Serial_busP/i1_2_lut_rep_95_3_lut_4_lut
Route         2   e 0.954                                  \Serial_busP/n10087
LUT4        ---     0.448              C to Z              \Serial_busP/mux_45_Mux_1_i31_4_lut_4_lut
Route         1   e 0.020                                  \Serial_busP/n31
MUXL5       ---     0.212           ALUT to Z              \Serial_busP/mux_45_Mux_1_i63
Route         1   e 0.788                                  \Serial_busP/n63
LUT4        ---     0.448              D to Z              \Serial_busP/i8748_4_lut_4_lut
Route         1   e 0.788                                  \Serial_busP/n9493
LUT4        ---     0.448              A to Z              \Serial_busP/i8750_3_lut
Route         1   e 0.788                                  \Serial_busP/tx_N_306
LUT4        ---     0.448              D to Z              \Serial_busP/i2_3_lut_4_lut_adj_124
Route         1   e 0.788                                  \Serial_busP/tx_N_291
                  --------
                   10.214  (32.3% logic, 67.7% route), 8 logic levels.


Error:  The following path violates requirements by 5.350ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \Serial_busP/pars_1717__i1  (from clk_20MHz +)
   Destination:    FD1P3AY    D              \Serial_busP/o_42  (to clk_20MHz +)

   Delay:                  10.204ns  (32.4% logic, 67.6% route), 8 logic levels.

 Constraint Details:

     10.204ns data_path \Serial_busP/pars_1717__i1 to \Serial_busP/o_42 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.350ns

 Path Details: \Serial_busP/pars_1717__i1 to \Serial_busP/o_42

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \Serial_busP/pars_1717__i1 (from clk_20MHz)
Route        14   e 1.557                                  \Serial_busP/pars[1]
LUT4        ---     0.448              A to Z              \Serial_busP/i5534_2_lut_rep_151
Route         6   e 1.218                                  \Serial_busP/n10143
LUT4        ---     0.448              B to Z              \Serial_busP/i1_2_lut_rep_95_3_lut_4_lut
Route         2   e 0.954                                  \Serial_busP/n10087
LUT4        ---     0.448              C to Z              \Serial_busP/mux_45_Mux_1_i31_4_lut_4_lut
Route         1   e 0.020                                  \Serial_busP/n31
MUXL5       ---     0.212           ALUT to Z              \Serial_busP/mux_45_Mux_1_i63
Route         1   e 0.788                                  \Serial_busP/n63
LUT4        ---     0.448              D to Z              \Serial_busP/i8748_4_lut_4_lut
Route         1   e 0.788                                  \Serial_busP/n9493
LUT4        ---     0.448              A to Z              \Serial_busP/i8750_3_lut
Route         1   e 0.788                                  \Serial_busP/tx_N_306
LUT4        ---     0.448              D to Z              \Serial_busP/i2_3_lut_4_lut_adj_124
Route         1   e 0.788                                  \Serial_busP/tx_N_291
                  --------
                   10.204  (32.4% logic, 67.6% route), 8 logic levels.

Warning: 10.362 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             d_1712__i0  (from clk_c +)
   Destination:    FD1S3AX    D              d_1712__i1  (to clk_c +)

   Delay:                   2.807ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.807ns data_path d_1712__i0 to d_1712__i1 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.047ns

 Path Details: d_1712__i0 to d_1712__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              d_1712__i0 (from clk_c)
Route         4   e 1.168                                  d[0]
LUT4        ---     0.448              B to Z              i7657_2_lut
Route         1   e 0.788                                  n19
                  --------
                    2.807  (30.3% logic, 69.7% route), 2 logic levels.


Passed:  The following path meets requirements by 2.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             d_1712__i0  (from clk_c +)
   Destination:    FD1S3AX    D              d_1712__i2  (to clk_c +)

   Delay:                   2.807ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.807ns data_path d_1712__i0 to d_1712__i2 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.047ns

 Path Details: d_1712__i0 to d_1712__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              d_1712__i0 (from clk_c)
Route         4   e 1.168                                  d[0]
LUT4        ---     0.448              B to Z              i7664_2_lut_3_lut
Route         1   e 0.788                                  n18
                  --------
                    2.807  (30.3% logic, 69.7% route), 2 logic levels.


Passed:  The following path meets requirements by 2.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             d_1712__i0  (from clk_c +)
   Destination:    FD1S3AX    D              d_1712__i0  (to clk_c +)

   Delay:                   2.807ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.807ns data_path d_1712__i0 to d_1712__i0 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.047ns

 Path Details: d_1712__i0 to d_1712__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              d_1712__i0 (from clk_c)
Route         4   e 1.168                                  d[0]
LUT4        ---     0.448              A to Z              i7655_1_lut
Route         1   e 0.788                                  n20
                  --------
                    2.807  (30.3% logic, 69.7% route), 2 logic levels.

Report: 2.953 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets VDAC_clk_c]
            3540 items scored, 3540 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 13.354ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             \DSI_control_N/idle_i0_i2  (from VDAC_clk_c +)
   Destination:    FD1P3JX    SP             \DSI_control_N/stateq_i1  (to VDAC_clk_c +)

   Delay:                  18.095ns  (33.1% logic, 66.9% route), 14 logic levels.

 Constraint Details:

     18.095ns data_path \DSI_control_N/idle_i0_i2 to \DSI_control_N/stateq_i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 13.354ns

 Path Details: \DSI_control_N/idle_i0_i2 to \DSI_control_N/stateq_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \DSI_control_N/idle_i0_i2 (from VDAC_clk_c)
Route         7   e 1.303                                  idle[2]
LUT4        ---     0.448              C to Z              \DSI_control_N/i5661_2_lut_3_lut
Route         1   e 0.788                                  \DSI_control_N/n6317
LUT4        ---     0.448              A to Z              \DSI_control_N/i5778_4_lut
Route         2   e 0.954                                  \DSI_control_N/n6439
LUT4        ---     0.448              A to Z              \DSI_control_N/i5782_3_lut
Route         3   e 1.051                                  \DSI_control_N/n6443
LUT4        ---     0.448              A to Z              \DSI_control_N/i5826_3_lut_rep_97
Route         7   e 1.255                                  n10089
LUT4        ---     0.448              D to Z              \DSI_control_N/i5875_2_lut_4_lut
Route         1   e 0.020                                  \DSI_control_N/n73
MUXL5       ---     0.212           BLUT to Z              \DSI_control_N/i107
Route         1   e 0.788                                  \DSI_control_N/n66
LUT4        ---     0.448              D to Z              \DSI_control_N/i110_3_lut_4_lut
Route         1   e 0.788                                  \DSI_control_N/n110_adj_350
LUT4        ---     0.448              B to Z              \DSI_control_N/i1_4_lut_adj_42
Route         1   e 0.788                                  \DSI_control_N/n4_adj_355
LUT4        ---     0.448              B to Z              \DSI_control_N/i2_4_lut_adj_41
Route         3   e 1.051                                  n8501
LUT4        ---     0.448              C to Z              \DSI_control_N/i8652_2_lut_3_lut
Route         1   e 0.788                                  \DSI_control_N/n9394
LUT4        ---     0.448              D to Z              \DSI_control_N/i1_4_lut_adj_31
Route         1   e 0.788                                  \DSI_control_N/n9203
LUT4        ---     0.448              C to Z              \DSI_control_N/i1_4_lut_adj_30
Route         1   e 0.788                                  n36
LUT4        ---     0.448              D to Z              \DSI_control_P/i8875_4_lut_4_lut_4_lut_4_lut
Route         2   e 0.954                                  VDAC_clk_c_enable_30
                  --------
                   18.095  (33.1% logic, 66.9% route), 14 logic levels.


Error:  The following path violates requirements by 13.354ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             \DSI_control_N/idle_i0_i2  (from VDAC_clk_c +)
   Destination:    FD1P3JX    SP             \DSI_control_N/stateq_i0  (to VDAC_clk_c +)

   Delay:                  18.095ns  (33.1% logic, 66.9% route), 14 logic levels.

 Constraint Details:

     18.095ns data_path \DSI_control_N/idle_i0_i2 to \DSI_control_N/stateq_i0 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 13.354ns

 Path Details: \DSI_control_N/idle_i0_i2 to \DSI_control_N/stateq_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \DSI_control_N/idle_i0_i2 (from VDAC_clk_c)
Route         7   e 1.303                                  idle[2]
LUT4        ---     0.448              C to Z              \DSI_control_N/i5661_2_lut_3_lut
Route         1   e 0.788                                  \DSI_control_N/n6317
LUT4        ---     0.448              A to Z              \DSI_control_N/i5778_4_lut
Route         2   e 0.954                                  \DSI_control_N/n6439
LUT4        ---     0.448              A to Z              \DSI_control_N/i5782_3_lut
Route         3   e 1.051                                  \DSI_control_N/n6443
LUT4        ---     0.448              A to Z              \DSI_control_N/i5826_3_lut_rep_97
Route         7   e 1.255                                  n10089
LUT4        ---     0.448              D to Z              \DSI_control_N/i5875_2_lut_4_lut
Route         1   e 0.020                                  \DSI_control_N/n73
MUXL5       ---     0.212           BLUT to Z              \DSI_control_N/i107
Route         1   e 0.788                                  \DSI_control_N/n66
LUT4        ---     0.448              D to Z              \DSI_control_N/i110_3_lut_4_lut
Route         1   e 0.788                                  \DSI_control_N/n110_adj_350
LUT4        ---     0.448              B to Z              \DSI_control_N/i1_4_lut_adj_42
Route         1   e 0.788                                  \DSI_control_N/n4_adj_355
LUT4        ---     0.448              B to Z              \DSI_control_N/i2_4_lut_adj_41
Route         3   e 1.051                                  n8501
LUT4        ---     0.448              C to Z              \DSI_control_N/i8652_2_lut_3_lut
Route         1   e 0.788                                  \DSI_control_N/n9394
LUT4        ---     0.448              D to Z              \DSI_control_N/i1_4_lut_adj_31
Route         1   e 0.788                                  \DSI_control_N/n9203
LUT4        ---     0.448              C to Z              \DSI_control_N/i1_4_lut_adj_30
Route         1   e 0.788                                  n36
LUT4        ---     0.448              D to Z              \DSI_control_P/i8875_4_lut_4_lut_4_lut_4_lut
Route         2   e 0.954                                  VDAC_clk_c_enable_30
                  --------
                   18.095  (33.1% logic, 66.9% route), 14 logic levels.


Error:  The following path violates requirements by 13.317ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \DSI_control_N/idle_i0_i1  (from VDAC_clk_c +)
   Destination:    FD1P3JX    SP             \DSI_control_N/stateq_i1  (to VDAC_clk_c +)

   Delay:                  18.058ns  (33.2% logic, 66.8% route), 14 logic levels.

 Constraint Details:

     18.058ns data_path \DSI_control_N/idle_i0_i1 to \DSI_control_N/stateq_i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 13.317ns

 Path Details: \DSI_control_N/idle_i0_i1 to \DSI_control_N/stateq_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \DSI_control_N/idle_i0_i1 (from VDAC_clk_c)
Route         6   e 1.266                                  idle[1]
LUT4        ---     0.448              B to Z              \DSI_control_N/i5661_2_lut_3_lut
Route         1   e 0.788                                  \DSI_control_N/n6317
LUT4        ---     0.448              A to Z              \DSI_control_N/i5778_4_lut
Route         2   e 0.954                                  \DSI_control_N/n6439
LUT4        ---     0.448              A to Z              \DSI_control_N/i5782_3_lut
Route         3   e 1.051                                  \DSI_control_N/n6443
LUT4        ---     0.448              A to Z              \DSI_control_N/i5826_3_lut_rep_97
Route         7   e 1.255                                  n10089
LUT4        ---     0.448              D to Z              \DSI_control_N/i5875_2_lut_4_lut
Route         1   e 0.020                                  \DSI_control_N/n73
MUXL5       ---     0.212           BLUT to Z              \DSI_control_N/i107
Route         1   e 0.788                                  \DSI_control_N/n66
LUT4        ---     0.448              D to Z              \DSI_control_N/i110_3_lut_4_lut
Route         1   e 0.788                                  \DSI_control_N/n110_adj_350
LUT4        ---     0.448              B to Z              \DSI_control_N/i1_4_lut_adj_42
Route         1   e 0.788                                  \DSI_control_N/n4_adj_355
LUT4        ---     0.448              B to Z              \DSI_control_N/i2_4_lut_adj_41
Route         3   e 1.051                                  n8501
LUT4        ---     0.448              C to Z              \DSI_control_N/i8652_2_lut_3_lut
Route         1   e 0.788                                  \DSI_control_N/n9394
LUT4        ---     0.448              D to Z              \DSI_control_N/i1_4_lut_adj_31
Route         1   e 0.788                                  \DSI_control_N/n9203
LUT4        ---     0.448              C to Z              \DSI_control_N/i1_4_lut_adj_30
Route         1   e 0.788                                  n36
LUT4        ---     0.448              D to Z              \DSI_control_P/i8875_4_lut_4_lut_4_lut_4_lut
Route         2   e 0.954                                  VDAC_clk_c_enable_30
                  --------
                   18.058  (33.2% logic, 66.8% route), 14 logic levels.

Warning: 18.354 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_20MHz]               |     5.000 ns|    10.362 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|     2.953 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets VDAC_clk_c]              |     5.000 ns|    18.354 ns|    14 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\DSI_control_P/n9239                    |       2|    2061|     53.67%
                                        |        |        |
\DSI_control_P/n40_adj_386              |       1|    1823|     47.47%
                                        |        |        |
\DSI_control_P/VDAC_clk_c_enable_39     |      12|    1368|     35.63%
                                        |        |        |
\DSI_control_P/n5_adj_387               |       1|    1368|     35.63%
                                        |        |        |
\DSI_control_P/n891                     |       1|    1174|     30.57%
                                        |        |        |
\DSI_control_P/n7361                    |       7|    1106|     28.80%
                                        |        |        |
\DSI_control_P/n9240                    |       1|    1106|     28.80%
                                        |        |        |
\DSI_control_P/n2382                    |       2|     996|     25.94%
                                        |        |        |
\DSI_control_P/n9257                    |       4|     884|     23.02%
                                        |        |        |
\DSI_control_P/n6471                    |       4|     728|     18.96%
                                        |        |        |
n10113                                  |       9|     712|     18.54%
                                        |        |        |
\DSI_control_P/n6595                    |       3|     562|     14.64%
                                        |        |        |
n10114                                  |       7|     556|     14.48%
                                        |        |        |
\DSI_control_P/n3582                    |       3|     533|     13.88%
                                        |        |        |
\DSI_control_P/n10140                   |       5|     470|     12.24%
                                        |        |        |
\DSI_control_P/n3667                    |       6|     463|     12.06%
                                        |        |        |
n9824                                   |       1|     463|     12.06%
                                        |        |        |
n9825                                   |       1|     463|     12.06%
                                        |        |        |
n9823                                   |       1|     421|     10.96%
                                        |        |        |
\DSI_control_P/n6493                    |       6|     402|     10.47%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 3840  Score: 32921773

Constraints cover  30194 paths, 827 nets, and 2210 connections (87.3% coverage)


Peak memory: 79396864 bytes, TRCE: 7659520 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
