Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Nov 16 12:27:16 2023
| Host         : paxos.inf.pucrs.br running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     208         
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (216)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (478)
5. checking no_input_delay (8)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (216)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: dm_manag/dspl/ck_1KHz_reg/Q (HIGH)

 There are 188 register/latch pins with no clock driven by root clock pin: mod/clock_1_int_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod/clock_2_int_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: update_c/rising_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (478)
--------------------------------------------------
 There are 478 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.630        0.000                      0                  251        0.121        0.000                      0                  251        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.630        0.000                      0                  251        0.121        0.000                      0                  251        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 3.456ns (63.755%)  route 1.965ns (36.245%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.668 r  mod/count_mult_hz_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.668    mod/count_mult_hz_reg[28]_i_1_n_6
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[29]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y96         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[29]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 3.352ns (63.046%)  route 1.965ns (36.954%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.564 r  mod/count_mult_hz_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.564    mod/count_mult_hz_reg[28]_i_1_n_7
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[28]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y96         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[28]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 3.339ns (62.956%)  route 1.965ns (37.045%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.551 r  mod/count_mult_hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.551    mod/count_mult_hz_reg[24]_i_1_n_6
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[25]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y95         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[25]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 3.331ns (62.900%)  route 1.965ns (37.100%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.543 r  mod/count_mult_hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.543    mod/count_mult_hz_reg[24]_i_1_n_4
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[27]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y95         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[27]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 3.255ns (62.359%)  route 1.965ns (37.641%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.467 r  mod/count_mult_hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.467    mod/count_mult_hz_reg[24]_i_1_n_5
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[26]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y95         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[26]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 3.235ns (62.215%)  route 1.965ns (37.785%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.447 r  mod/count_mult_hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.447    mod/count_mult_hz_reg[24]_i_1_n_7
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[24]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y95         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[24]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 3.222ns (62.120%)  route 1.965ns (37.880%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.434 r  mod/count_mult_hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.434    mod/count_mult_hz_reg[20]_i_1_n_6
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[21]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 3.214ns (62.061%)  route 1.965ns (37.939%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.426 r  mod/count_mult_hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.426    mod/count_mult_hz_reg[20]_i_1_n_4
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[23]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[23]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 3.138ns (61.496%)  route 1.965ns (38.504%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.350 r  mod/count_mult_hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.350    mod/count_mult_hz_reg[20]_i_1_n_5
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[22]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 3.118ns (61.345%)  route 1.965ns (38.655%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.968    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.267 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.267    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.643 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.330 r  mod/count_mult_hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.330    mod/count_mult_hz_reg[20]_i_1_n_7
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[20]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[20]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 start_tim/rising_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.247ns (48.479%)  route 0.262ns (51.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    start_tim/CLK
    SLICE_X6Y97          FDCE                                         r  start_tim/rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.148     1.671 f  start_tim/rising_reg/Q
                         net (fo=3, routed)           0.262     1.934    wrapped/start_t_ed
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.099     2.033 r  wrapped/FSM_onehot_EA[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.033    wrapped_n_2
    SLICE_X2Y101         FDPE                                         r  FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X2Y101         FDPE                                         r  FSM_onehot_EA_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDPE (Hold_fdpe_C_D)         0.121     1.912    FSM_onehot_EA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dm_manag/dspl/count_50K_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm_manag/dspl/count_50K_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.751%)  route 0.309ns (57.249%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.576     1.495    dm_manag/dspl/CLK
    SLICE_X11Y99         FDCE                                         r  dm_manag/dspl/count_50K_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  dm_manag/dspl/count_50K_reg[1]/Q
                         net (fo=2, routed)           0.148     1.785    dm_manag/dspl/count_50K[1]
    SLICE_X11Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.830 r  dm_manag/dspl/count_50K[31]_i_4/O
                         net (fo=32, routed)          0.161     1.991    dm_manag/dspl/count_50K[31]_i_4_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.036 r  dm_manag/dspl/count_50K[7]_i_1/O
                         net (fo=1, routed)           0.000     2.036    dm_manag/dspl/count_50K_0[7]
    SLICE_X11Y100        FDCE                                         r  dm_manag/dspl/count_50K_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.841     2.006    dm_manag/dspl/CLK
    SLICE_X11Y100        FDCE                                         r  dm_manag/dspl/count_50K_reg[7]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.092     1.852    dm_manag/dspl/count_50K_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_mod_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.594%)  route 0.121ns (39.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=24, routed)          0.121     1.780    LED_OBUF[2]
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  gen_mod_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    gen_mod_int[0]_i_1_n_0
    SLICE_X0Y101         FDCE                                         r  gen_mod_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  gen_mod_int_reg[0]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.092     1.623    gen_mod_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 FSM_onehot_EA_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_EA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.697%)  route 0.124ns (37.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X2Y101         FDPE                                         r  FSM_onehot_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDPE (Prop_fdpe_C_Q)         0.164     1.682 r  FSM_onehot_EA_reg[1]/Q
                         net (fo=4, routed)           0.124     1.807    start_fib/Q[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  start_fib/FSM_onehot_EA[5]_i_2/O
                         net (fo=1, routed)           0.000     1.852    start_fib_n_1
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_EA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_EA_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.092     1.626    FSM_onehot_EA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 start_fib/FSM_onehot_EA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_fib/rising_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.605     1.524    start_fib/CLK
    SLICE_X3Y97          FDCE                                         r  start_fib/FSM_onehot_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  start_fib/FSM_onehot_EA_reg[1]/Q
                         net (fo=4, routed)           0.168     1.834    start_fib/FSM_onehot_EA_reg_n_0_[1]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.042     1.876 r  start_fib/rising_i_1/O
                         net (fo=1, routed)           0.000     1.876    start_fib/rising_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  start_fib/rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.878     2.043    start_fib/CLK
    SLICE_X3Y97          FDCE                                         r  start_fib/rising_reg/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y97          FDCE (Hold_fdce_C_D)         0.107     1.631    start_fib/rising_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_mod_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.988%)  route 0.165ns (47.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  FSM_onehot_EA_reg[3]/Q
                         net (fo=24, routed)          0.165     1.824    LED_OBUF[2]
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.869 r  gen_mod_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    gen_mod_int[1]_i_1_n_0
    SLICE_X0Y101         FDCE                                         r  gen_mod_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  gen_mod_int_reg[1]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.091     1.622    gen_mod_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 stop_fib_tim/rising_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_EA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.247ns (40.655%)  route 0.361ns (59.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.605     1.524    stop_fib_tim/CLK
    SLICE_X2Y97          FDCE                                         r  stop_fib_tim/rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.148     1.672 f  stop_fib_tim/rising_reg/Q
                         net (fo=7, routed)           0.361     2.033    start_fib/stop_f_t_ed
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.099     2.132 r  start_fib/FSM_onehot_EA[3]_i_1/O
                         net (fo=1, routed)           0.000     2.132    start_fib_n_2
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_EA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_EA_reg[3]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.091     1.882    FSM_onehot_EA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dm_manag/dspl/count_50K_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm_manag/dspl/count_50K_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.231ns (37.691%)  route 0.382ns (62.309%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.576     1.495    dm_manag/dspl/CLK
    SLICE_X11Y99         FDCE                                         r  dm_manag/dspl/count_50K_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  dm_manag/dspl/count_50K_reg[1]/Q
                         net (fo=2, routed)           0.148     1.785    dm_manag/dspl/count_50K[1]
    SLICE_X11Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.830 r  dm_manag/dspl/count_50K[31]_i_4/O
                         net (fo=32, routed)          0.234     2.063    dm_manag/dspl/count_50K[31]_i_4_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I2_O)        0.045     2.108 r  dm_manag/dspl/count_50K[8]_i_1/O
                         net (fo=1, routed)           0.000     2.108    dm_manag/dspl/count_50K_0[8]
    SLICE_X9Y100         FDCE                                         r  dm_manag/dspl/count_50K_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.841     2.006    dm_manag/dspl/CLK
    SLICE_X9Y100         FDCE                                         r  dm_manag/dspl/count_50K_reg[8]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.091     1.851    dm_manag/dspl/count_50K_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mod/count_10hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_10hz_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.190ns (47.452%)  route 0.210ns (52.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.566     1.485    mod/CLK
    SLICE_X49Y96         FDCE                                         r  mod/count_10hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  mod/count_10hz_reg[0]/Q
                         net (fo=26, routed)          0.210     1.837    mod/count_10hz[0]
    SLICE_X51Y97         LUT3 (Prop_lut3_I0_O)        0.049     1.886 r  mod/count_10hz[9]_i_1/O
                         net (fo=1, routed)           0.000     1.886    mod/count_10hz_0[9]
    SLICE_X51Y97         FDCE                                         r  mod/count_10hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.836     2.001    mod/CLK
    SLICE_X51Y97         FDCE                                         r  mod/count_10hz_reg[9]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X51Y97         FDCE (Hold_fdce_C_D)         0.107     1.628    mod/count_10hz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FSM_onehot_EA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_EA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    clock_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  FSM_onehot_EA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_EA_reg[2]/Q
                         net (fo=23, routed)          0.180     1.839    wrapped/Q[2]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.042     1.881 r  wrapped/FSM_onehot_EA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    wrapped_n_1
    SLICE_X3Y103         FDCE                                         r  FSM_onehot_EA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.871     2.036    clock_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  FSM_onehot_EA_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y103         FDCE (Hold_fdce_C_D)         0.105     1.622    FSM_onehot_EA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    FSM_onehot_EA_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    FSM_onehot_EA_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y103    FSM_onehot_EA_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    FSM_onehot_EA_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    FSM_onehot_EA_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    FSM_onehot_EA_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    gen_mod_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    gen_mod_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y101    dm_manag/dspl/ck_1KHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    FSM_onehot_EA_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    FSM_onehot_EA_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    FSM_onehot_EA_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    FSM_onehot_EA_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103    FSM_onehot_EA_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103    FSM_onehot_EA_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_EA_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_EA_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    FSM_onehot_EA_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    FSM_onehot_EA_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    FSM_onehot_EA_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    FSM_onehot_EA_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    FSM_onehot_EA_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    FSM_onehot_EA_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103    FSM_onehot_EA_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103    FSM_onehot_EA_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_EA_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    FSM_onehot_EA_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    FSM_onehot_EA_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    FSM_onehot_EA_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           492 Endpoints
Min Delay           492 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            parity
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.722ns  (logic 4.789ns (40.856%)  route 6.933ns (59.144%))
  Logic Levels:           6  (FDCE=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[1]/C
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  wrapped/t_read_pointer_reg[1]/Q
                         net (fo=48, routed)          2.315     2.771    wrapped/t_read_pointer[1]
    SLICE_X3Y104         LUT6 (Prop_lut6_I2_O)        0.124     2.895 r  wrapped/parity_OBUF_inst_i_41/O
                         net (fo=1, routed)           0.000     2.895    wrapped/parity_OBUF_inst_i_41_n_0
    SLICE_X3Y104         MUXF7 (Prop_muxf7_I1_O)      0.217     3.112 r  wrapped/parity_OBUF_inst_i_18/O
                         net (fo=2, routed)           1.121     4.233    wrapped/parity_OBUF_inst_i_18_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.299     4.532 r  wrapped/parity_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     4.983    wrapped/parity_OBUF_inst_i_5_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.124     5.107 r  wrapped/parity_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.045     8.153    parity_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.722 r  parity_OBUF_inst/O
                         net (fo=0)                   0.000    11.722    parity
    V11                                                               r  parity (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.368ns (51.180%)  route 4.167ns (48.820%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[2]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dm_manag/dspl/selected_dig_reg[2]/Q
                         net (fo=7, routed)           1.173     1.629    dm_manag/dspl/sel0[1]
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.154     1.783 r  dm_manag/dspl/dec_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.994     4.777    dec_cat_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.536 r  dec_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.536    dec_cat[6]
    R10                                                               r  dec_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.461ns  (logic 4.295ns (50.760%)  route 4.166ns (49.240%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[3]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dm_manag/dspl/selected_dig_reg[3]/Q
                         net (fo=7, routed)           0.690     1.109    dm_manag/dspl/sel0[2]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.299     1.408 r  dm_manag/dspl/dec_cat_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.476     4.884    dec_cat_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.461 r  dec_cat_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.461    dec_cat[7]
    T10                                                               r  dec_cat[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 4.141ns (52.074%)  route 3.811ns (47.926%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[1]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dm_manag/dspl/selected_dig_reg[1]/Q
                         net (fo=7, routed)           0.879     1.335    dm_manag/dspl/sel0[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.124     1.459 r  dm_manag/dspl/dec_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.932     4.391    dec_cat_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.952 r  dec_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.952    dec_cat[2]
    T11                                                               r  dec_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.252ns (56.773%)  route 3.237ns (43.227%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[3]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dm_manag/dspl/selected_dig_reg[3]/Q
                         net (fo=7, routed)           0.731     1.150    dm_manag/dspl/sel0[2]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.299     1.449 r  dm_manag/dspl/dec_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.506     3.955    dec_cat_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.489 r  dec_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.489    dec_cat[3]
    P15                                                               r  dec_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 4.504ns (61.214%)  route 2.854ns (38.786%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[3]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dm_manag/dspl/selected_dig_reg[3]/Q
                         net (fo=7, routed)           0.731     1.150    dm_manag/dspl/sel0[2]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.327     1.477 r  dm_manag/dspl/dec_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.123     3.600    dec_cat_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.358 r  dec_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.358    dec_cat[4]
    K13                                                               r  dec_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/an_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 4.030ns (54.778%)  route 3.327ns (45.222%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDPE                         0.000     0.000 r  dm_manag/dspl/an_reg[2]/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  dm_manag/dspl/an_reg[2]/Q
                         net (fo=1, routed)           3.327     3.783    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.358 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.358    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/an_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.147ns (56.587%)  route 3.182ns (43.413%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDPE                         0.000     0.000 r  dm_manag/dspl/an_reg[7]/C
    SLICE_X0Y99          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  dm_manag/dspl/an_reg[7]/Q
                         net (fo=1, routed)           3.182     3.601    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.728     7.329 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.329    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 4.347ns (60.841%)  route 2.798ns (39.159%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[1]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dm_manag/dspl/selected_dig_reg[1]/Q
                         net (fo=7, routed)           0.879     1.335    dm_manag/dspl/sel0[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.152     1.487 r  dm_manag/dspl/dec_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.919     3.406    dec_cat_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.739     7.145 r  dec_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.145    dec_cat[1]
    L18                                                               r  dec_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 4.073ns (58.911%)  route 2.841ns (41.089%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[2]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dm_manag/dspl/selected_dig_reg[2]/Q
                         net (fo=7, routed)           1.173     1.629    dm_manag/dspl/sel0[1]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.124     1.753 r  dm_manag/dspl/dec_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.421    dec_cat_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.914 r  dec_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.914    dec_cat[5]
    K16                                                               r  dec_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fibo/resultado_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.290%)  route 0.139ns (49.710%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE                         0.000     0.000 r  fibo/resultado_reg[3]/C
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[3]/Q
                         net (fo=7, routed)           0.139     0.280    fibo/resultado[3]
    SLICE_X3Y106         FDCE                                         r  fibo/f_out_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.850%)  route 0.160ns (53.150%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE                         0.000     0.000 r  fibo/resultado_reg[2]/C
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[2]/Q
                         net (fo=5, routed)           0.160     0.301    fibo/resultado[2]
    SLICE_X1Y106         FDCE                                         r  fibo/f_out_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.164ns (52.354%)  route 0.149ns (47.646%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE                         0.000     0.000 r  fibo/resultado_reg[7]/C
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fibo/resultado_reg[7]/Q
                         net (fo=6, routed)           0.149     0.313    fibo/resultado[7]
    SLICE_X2Y106         FDCE                                         r  fibo/f_out_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tim/t_valid_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            wrapped/t_write_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.596%)  route 0.143ns (43.404%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE                         0.000     0.000 r  tim/t_valid_int_reg/C
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tim/t_valid_int_reg/Q
                         net (fo=11, routed)          0.143     0.284    wrapped/t_valid_int
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  wrapped/t_write_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    wrapped/t_write_pointer[2]_i_1_n_0
    SLICE_X6Y98          FDCE                                         r  wrapped/t_write_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.071%)  route 0.194ns (57.929%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE                         0.000     0.000 r  fibo/resultado_reg[8]/C
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[8]/Q
                         net (fo=7, routed)           0.194     0.335    fibo/resultado[8]
    SLICE_X2Y106         FDCE                                         r  fibo/f_out_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.362%)  route 0.200ns (58.638%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE                         0.000     0.000 r  fibo/resultado_reg[4]/C
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[4]/Q
                         net (fo=7, routed)           0.200     0.341    fibo/resultado[4]
    SLICE_X3Y107         FDCE                                         r  fibo/f_out_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.339%)  route 0.200ns (58.661%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE                         0.000     0.000 r  fibo/resultado_reg[0]/C
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[0]/Q
                         net (fo=5, routed)           0.200     0.341    fibo/resultado[0]
    SLICE_X3Y106         FDCE                                         r  fibo/f_out_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wrapped/t_read_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[2]/C
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrapped/t_read_pointer_reg[2]/Q
                         net (fo=32, routed)          0.158     0.299    wrapped/t_read_pointer[2]
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.344 r  wrapped/t_read_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.344    wrapped/t_read_pointer[2]_i_1_n_0
    SLICE_X7Y99          FDCE                                         r  wrapped/t_read_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wrapped/t_read_pointer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.964%)  route 0.159ns (46.036%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[2]/C
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrapped/t_read_pointer_reg[2]/Q
                         net (fo=32, routed)          0.159     0.300    wrapped/t_read_pointer[2]
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  wrapped/t_read_pointer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.345    wrapped/t_read_pointer[1]_i_1_n_0
    SLICE_X7Y99          FDCE                                         r  wrapped/t_read_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.796%)  route 0.213ns (60.204%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE                         0.000     0.000 r  fibo/resultado_reg[1]/C
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[1]/Q
                         net (fo=5, routed)           0.213     0.354    fibo/resultado[1]
    SLICE_X2Y106         FDCE                                         r  fibo/f_out_int_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           192 Endpoints
Min Delay           192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_EA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 4.007ns (62.081%)  route 2.447ns (37.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  FSM_onehot_EA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  FSM_onehot_EA_reg[2]/Q
                         net (fo=23, routed)          2.447     8.215    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.765 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.765    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.250ns  (logic 4.009ns (64.138%)  route 2.241ns (35.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.710     5.312    clock_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=24, routed)          2.241     8.010    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.562 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.562    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 4.070ns (65.269%)  route 2.166ns (34.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.710     5.312    clock_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  FSM_onehot_EA_reg[0]/Q
                         net (fo=6, routed)           2.166     7.996    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.548 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.548    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 3.976ns (64.818%)  route 2.158ns (35.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.710     5.312    clock_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=25, routed)          2.158     7.927    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.447 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.447    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 3.991ns (67.633%)  route 1.910ns (32.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          1.910     7.677    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.213 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.213    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.050ns  (logic 0.580ns (14.322%)  route 3.470ns (85.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          2.008     7.775    fibo/Q[2]
    SLICE_X3Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.899 r  fibo/t_buffer[7][10]_i_1/O
                         net (fo=8, routed)           1.462     9.361    wrapped/t_buffer_reg[7][15]_0[10]
    SLICE_X4Y102         FDRE                                         r  wrapped/t_buffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.858ns  (logic 0.580ns (15.033%)  route 3.278ns (84.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          2.235     8.002    fibo/Q[2]
    SLICE_X4Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.126 r  fibo/t_buffer[7][9]_i_1/O
                         net (fo=8, routed)           1.043     9.169    wrapped/t_buffer_reg[7][15]_0[9]
    SLICE_X8Y102         FDRE                                         r  wrapped/t_buffer_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.851ns  (logic 0.580ns (15.061%)  route 3.271ns (84.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          2.234     8.001    fibo/Q[2]
    SLICE_X4Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.125 r  fibo/t_buffer[7][15]_i_2/O
                         net (fo=8, routed)           1.038     9.162    wrapped/t_buffer_reg[7][15]_0[15]
    SLICE_X8Y102         FDRE                                         r  wrapped/t_buffer_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.831ns  (logic 0.580ns (15.139%)  route 3.251ns (84.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          1.827     7.595    fibo/Q[2]
    SLICE_X4Y104         LUT6 (Prop_lut6_I2_O)        0.124     7.719 r  fibo/t_buffer[7][4]_i_1/O
                         net (fo=8, routed)           1.424     9.142    wrapped/t_buffer_reg[7][15]_0[4]
    SLICE_X4Y100         FDRE                                         r  wrapped/t_buffer_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.788ns  (logic 0.580ns (15.312%)  route 3.208ns (84.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          1.827     7.595    fibo/Q[2]
    SLICE_X4Y104         LUT6 (Prop_lut6_I2_O)        0.124     7.719 r  fibo/t_buffer[7][4]_i_1/O
                         net (fo=8, routed)           1.380     9.099    wrapped/t_buffer_reg[7][15]_0[4]
    SLICE_X1Y99          FDRE                                         r  wrapped/t_buffer_reg[4][4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_mod_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm_manag/dspl/selected_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.569%)  route 0.116ns (38.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  gen_mod_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  gen_mod_int_reg[0]/Q
                         net (fo=2, routed)           0.116     1.776    dm_manag/dspl/selected_dig_reg[1]_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  dm_manag/dspl/selected_dig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    dm_manag/dspl/selected_dig[1]
    SLICE_X1Y100         FDCE                                         r  dm_manag/dspl/selected_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_mod_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm_manag/dspl/selected_dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.052%)  route 0.227ns (54.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  gen_mod_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  gen_mod_int_reg[1]/Q
                         net (fo=2, routed)           0.227     1.886    dm_manag/dspl/selected_dig_reg[2]_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  dm_manag/dspl/selected_dig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.931    dm_manag/dspl/selected_dig[2]
    SLICE_X1Y100         FDCE                                         r  dm_manag/dspl/selected_dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.473%)  route 0.285ns (60.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          0.109     1.767    fibo/Q[2]
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  fibo/t_buffer[7][2]_i_1/O
                         net (fo=8, routed)           0.176     1.989    wrapped/t_buffer_reg[7][15]_0[2]
    SLICE_X2Y102         FDRE                                         r  wrapped/t_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.156%)  route 0.289ns (60.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          0.109     1.767    fibo/Q[2]
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  fibo/t_buffer[7][2]_i_1/O
                         net (fo=8, routed)           0.180     1.992    wrapped/t_buffer_reg[7][15]_0[2]
    SLICE_X3Y101         FDRE                                         r  wrapped/t_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.186ns (38.440%)  route 0.298ns (61.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          0.109     1.767    fibo/Q[2]
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  fibo/t_buffer[7][2]_i_1/O
                         net (fo=8, routed)           0.189     2.001    wrapped/t_buffer_reg[7][15]_0[2]
    SLICE_X2Y100         FDRE                                         r  wrapped/t_buffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[6][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.186ns (34.456%)  route 0.354ns (65.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    clock_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  FSM_onehot_EA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_EA_reg[2]/Q
                         net (fo=23, routed)          0.180     1.838    fibo/Q[0]
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  fibo/t_buffer[7][7]_i_1/O
                         net (fo=8, routed)           0.174     2.057    wrapped/t_buffer_reg[7][15]_0[7]
    SLICE_X3Y102         FDRE                                         r  wrapped/t_buffer_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[4][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.186ns (34.408%)  route 0.355ns (65.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    clock_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  FSM_onehot_EA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_EA_reg[2]/Q
                         net (fo=23, routed)          0.180     1.838    fibo/Q[0]
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  fibo/t_buffer[7][7]_i_1/O
                         net (fo=8, routed)           0.175     2.058    wrapped/t_buffer_reg[7][15]_0[7]
    SLICE_X1Y102         FDRE                                         r  wrapped/t_buffer_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.186ns (33.459%)  route 0.370ns (66.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          0.109     1.767    fibo/Q[2]
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  fibo/t_buffer[7][2]_i_1/O
                         net (fo=8, routed)           0.261     2.073    wrapped/t_buffer_reg[7][15]_0[2]
    SLICE_X4Y100         FDRE                                         r  wrapped/t_buffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.186ns (33.208%)  route 0.374ns (66.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    clock_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  FSM_onehot_EA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_EA_reg[2]/Q
                         net (fo=23, routed)          0.180     1.838    fibo/Q[0]
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  fibo/t_buffer[7][7]_i_1/O
                         net (fo=8, routed)           0.195     2.078    wrapped/t_buffer_reg[7][15]_0[7]
    SLICE_X6Y103         FDRE                                         r  wrapped/t_buffer_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.186ns (32.971%)  route 0.378ns (67.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.598     1.517    clock_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  FSM_onehot_EA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_EA_reg[2]/Q
                         net (fo=23, routed)          0.252     1.910    fibo/Q[0]
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.045     1.955 r  fibo/t_buffer[7][6]_i_1/O
                         net (fo=8, routed)           0.127     2.082    wrapped/t_buffer_reg[7][15]_0[6]
    SLICE_X3Y102         FDRE                                         r  wrapped/t_buffer_reg[6][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           294 Endpoints
Min Delay           294 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.101ns  (logic 7.264ns (71.910%)  route 2.837ns (28.090%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.101 r  mod/count_mult_hz_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.101    mod/count_mult_hz_reg[28]_i_1_n_6
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[29]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.997ns  (logic 7.160ns (71.618%)  route 2.837ns (28.382%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.997 r  mod/count_mult_hz_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.997    mod/count_mult_hz_reg[28]_i_1_n_7
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[28]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.984ns  (logic 7.147ns (71.581%)  route 2.837ns (28.419%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.984 r  mod/count_mult_hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.984    mod/count_mult_hz_reg[24]_i_1_n_6
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[25]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.976ns  (logic 7.139ns (71.558%)  route 2.837ns (28.442%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.976 r  mod/count_mult_hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[24]_i_1_n_4
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[27]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.900ns  (logic 7.063ns (71.340%)  route 2.837ns (28.660%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.900 r  mod/count_mult_hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.900    mod/count_mult_hz_reg[24]_i_1_n_5
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[26]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.880ns  (logic 7.043ns (71.282%)  route 2.837ns (28.718%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.880 r  mod/count_mult_hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.880    mod/count_mult_hz_reg[24]_i_1_n_7
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[24]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.867ns  (logic 7.030ns (71.244%)  route 2.837ns (28.756%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.867 r  mod/count_mult_hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.867    mod/count_mult_hz_reg[20]_i_1_n_6
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[21]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.859ns  (logic 7.022ns (71.221%)  route 2.837ns (28.779%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.859 r  mod/count_mult_hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[20]_i_1_n_4
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[23]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.783ns  (logic 6.946ns (70.997%)  route 2.837ns (29.003%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.783 r  mod/count_mult_hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.783    mod/count_mult_hz_reg[20]_i_1_n_5
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[22]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.763ns  (logic 6.926ns (70.938%)  route 2.837ns (29.062%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  mod/multiplier_reg[2]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  mod/multiplier_reg[2]/Q
                         net (fo=1, routed)           0.522     1.324    mod/multiplier[2]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656     4.980 r  mod/count_mult_hz2/P[9]
                         net (fo=2, routed)           1.173     6.152    mod/count_mult_hz2_n_96
    SLICE_X11Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.276 r  mod/count_mult_hz1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.276    mod/count_mult_hz1_carry__0_i_8_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.808 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.922    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.036    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.258 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.143     8.401    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     8.700 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.700    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.076 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.193 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.310 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.427 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.544 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.763 r  mod/count_mult_hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.763    mod/count_mult_hz_reg[20]_i_1_n_7
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapped/data_2_valid_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.845%)  route 0.409ns (66.155%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  wrapped/data_2_valid_int_reg/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  wrapped/data_2_valid_int_reg/Q
                         net (fo=3, routed)           0.409     0.573    wrapped/data_2_valid_int
    SLICE_X2Y101         LUT6 (Prop_lut6_I1_O)        0.045     0.618 r  wrapped/FSM_onehot_EA[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.618    wrapped_n_2
    SLICE_X2Y101         FDPE                                         r  FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X2Y101         FDPE                                         r  FSM_onehot_EA_reg[1]/C

Slack:                    inf
  Source:                 update
                            (input port)
  Destination:            update_c/FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.299ns (41.950%)  route 0.413ns (58.050%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  update (IN)
                         net (fo=0)                   0.000     0.000    update
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  update_IBUF_inst/O
                         net (fo=4, routed)           0.413     0.667    update_c/update_IBUF
    SLICE_X6Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.712 r  update_c/FSM_onehot_EA[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.712    update_c/FSM_onehot_EA[0]_i_1__1_n_0
    SLICE_X6Y91          FDPE                                         r  update_c/FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X6Y91          FDPE                                         r  update_c/FSM_onehot_EA_reg[0]/C

Slack:                    inf
  Source:                 update
                            (input port)
  Destination:            update_c/FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.299ns (41.715%)  route 0.417ns (58.285%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  update (IN)
                         net (fo=0)                   0.000     0.000    update
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  update_IBUF_inst/O
                         net (fo=4, routed)           0.417     0.671    update_c/update_IBUF
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.716 r  update_c/FSM_onehot_EA[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.716    update_c/FSM_onehot_EA[1]_i_1__1_n_0
    SLICE_X6Y91          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X6Y91          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/C

Slack:                    inf
  Source:                 update
                            (input port)
  Destination:            update_c/rising_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.302ns (41.959%)  route 0.417ns (58.041%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  update (IN)
                         net (fo=0)                   0.000     0.000    update
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  update_IBUF_inst/O
                         net (fo=4, routed)           0.417     0.671    update_c/update_IBUF
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.048     0.719 r  update_c/rising_i_1__1/O
                         net (fo=1, routed)           0.000     0.719    update_c/rising_i_1__1_n_0
    SLICE_X6Y91          FDCE                                         r  update_c/rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X6Y91          FDCE                                         r  update_c/rising_reg/C

Slack:                    inf
  Source:                 wrapped/data_2_valid_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.254ns (34.839%)  route 0.475ns (65.161%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  wrapped/data_2_valid_int_reg/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  wrapped/data_2_valid_int_reg/Q
                         net (fo=3, routed)           0.246     0.410    wrapped/data_2_valid_int
    SLICE_X2Y101         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  wrapped/FSM_onehot_EA[0]_i_2__3/O
                         net (fo=1, routed)           0.229     0.684    wrapped/FSM_onehot_EA[0]_i_2__3_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I1_O)        0.045     0.729 r  wrapped/FSM_onehot_EA[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.729    wrapped_n_3
    SLICE_X2Y101         FDCE                                         r  FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  FSM_onehot_EA_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            update_c/contador_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.244ns (28.390%)  route 0.617ns (71.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=266, routed)         0.617     0.861    update_c/reset_IBUF
    SLICE_X4Y91          FDCE                                         f  update_c/contador_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X4Y91          FDCE                                         r  update_c/contador_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            update_c/contador_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.244ns (28.390%)  route 0.617ns (71.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=266, routed)         0.617     0.861    update_c/reset_IBUF
    SLICE_X4Y91          FDCE                                         f  update_c/contador_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X4Y91          FDCE                                         r  update_c/contador_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            update_c/contador_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.244ns (28.390%)  route 0.617ns (71.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=266, routed)         0.617     0.861    update_c/reset_IBUF
    SLICE_X4Y91          FDCE                                         f  update_c/contador_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X4Y91          FDCE                                         r  update_c/contador_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            update_c/contador_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.244ns (28.390%)  route 0.617ns (71.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=266, routed)         0.617     0.861    update_c/reset_IBUF
    SLICE_X4Y91          FDCE                                         f  update_c/contador_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X4Y91          FDCE                                         r  update_c/contador_reg[9]/C

Slack:                    inf
  Source:                 stop_f_t
                            (input port)
  Destination:            stop_fib_tim/FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.293ns (32.757%)  route 0.601ns (67.243%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  stop_f_t (IN)
                         net (fo=0)                   0.000     0.000    stop_f_t
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  stop_f_t_IBUF_inst/O
                         net (fo=4, routed)           0.601     0.849    stop_fib_tim/stop_f_t_IBUF
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045     0.894 r  stop_fib_tim/FSM_onehot_EA[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.894    stop_fib_tim/FSM_onehot_EA[0]_i_1__2_n_0
    SLICE_X2Y97          FDPE                                         r  stop_fib_tim/FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.878     2.043    stop_fib_tim/CLK
    SLICE_X2Y97          FDPE                                         r  stop_fib_tim/FSM_onehot_EA_reg[0]/C





