(S (PP (IN In) (NP (DT this) (NN paper))) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT the) (NN construction)) (PP (IN of) (NP (ADJP (NNP Spatially) (NNP Coupled)) (NNP Low-Density) (NNP Parity-Check) (PRN (-LRB- -LRB-) (NNP SC-LDPC) (-RRB- -RRB-)) (VBZ codes))) (S (VP (VBG using) (NP (DT a) (JJ periodic) (JJ time-variant) (NNP Quasi-Cyclic) (PRN (-LRB- -LRB-) (NNP QC) (-RRB- -RRB-)) (NN algorithm)))))) (. .))
(S (NP (DT The) (ADJP (NNP QC) (VBN based)) (NN approach)) (VP (VBZ is) (VP (VBN optimized) (S (VP (TO to) (VP (VB obtain) (NP (NP (JJ memory) (NN efficiency)) (PP (IN in) (S (VP (VBG storing) (NP (DT the) (NN parity-check) (NN matrix)) (PP (IN in) (NP (DT the) (NNS decoders)))))))))))) (. .))
(S (NP (NP (DT A) (NN hardware) (NN model)) (PP (IN of) (NP (DT the) (JJ parity-check) (NN storage) (NNS units)))) (VP (VBZ has) (VP (VBN been) (VP (VBN designed) (PP (IN for) (NP (NNP Xilinx) (NNP FPGA))) (S (VP (TO to) (VP (VB compare) (NP (NP (DT the) (NN logic) (CC and) (NN memory) (NNS requirements)) (PP (IN for) (NP (JJ various) (NNS approaches)))))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBN shown) (SBAR (IN that) (S (NP (NP (DT the) (VBN proposed) (NNP QC) (NNP SC-LDPC) (NN code)) (PRN (-LRB- -LRB-) (PP (IN with) (NP (NN optimization))) (-RRB- -RRB-))) (VP (MD can) (VP (VB be) (VP (VBN stored) (PP (PP (IN with) (NP (JJ reasonable) (JJ logic) (NNS resources))) (CC and) (PP (IN without) (NP (NP (DT the) (NN need)) (PP (IN of) (NP (NP (NN block) (NN memory)) (PP (IN in) (NP (DT the) (NNP FPGA))))))))))))))) (. .))
(S (PP (IN In) (NP (NN addition))) (, ,) (NP (NP (DT a) (JJ significant) (NN improvement)) (PP (IN in) (NP (DT the) (NN processing) (NN speed)))) (VP (VBZ is) (ADVP (RB also)) (VP (VBN achieved))) (. .))
