#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 24 09:55:00 2020
# Process ID: 12904
# Current directory: C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21360 C:\a_max\max\xlinx\opendv\25_ov7725_gray_lcd\ov5640_gray_lcd.xpr
# Log file: C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/vivado.log
# Journal file: C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.xpr
INFO: [Project 1-313] Project file moved from 'E:/PS/ov5640_gray_lcd' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/lfas/edge/23_ov5640_lcd/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/lfas/edge/23_ov5640_lcd/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ip_repo/rgb2ycbcr'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_dynclk_0_0
design_1_rgb2lcd_0_0
design_1_ov5640_capture_data_0_1

open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 877.719 ; gain = 250.488
update_compile_order -fileset sources_1
open_bd_design {C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd}
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: xilinx.com:user:lcd_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'xilinx.com:user:lcd_rtl:1.0', cannot be found. Interface port: 'lcd' cannot be created
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- alientek.com:user:rgb2lcd:1.4 - rgb2lcd_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: lcd 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: lcd 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: lcd 
Adding cell -- opnendv.com:user:rgb2ycbcr:1.0 - rgb2ycbcr_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
CRITICAL WARNING: [BD 41-2161] Unable to find interface <lcd> in cell <> while setting up interface connections during loading of BD file.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2lcd_0/vid_rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2ycbcr_1/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2ycbcr_1/ycbcbr_clken(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <design_1> from BD file <C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.641 ; gain = 38.863
add_files -norecurse C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov7725_capture_data.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference ov7725_capture_data ov7725_capture_data_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'cam_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmos_frame_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'cam_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'cmos_frame_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'cmos_frame_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/lfas/edge/23_ov5640_lcd/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ip_repo/rgb2ycbcr'.
set_property location {0.5 -43 426} [get_bd_cells ov7725_capture_data_0]
set_property location {2 379 953} [get_bd_cells ov7725_capture_data_0]
delete_bd_objs [get_bd_nets cam_pclk_1] [get_bd_nets cam_data_1] [get_bd_nets ov5640_capture_data_0_cmos_frame_ce] [get_bd_intf_nets ov5640_capture_data_0_cmos_rgb] [get_bd_nets cam_vsync_1] [get_bd_nets cam_href_1] [get_bd_nets ov5640_capture_data_0_cam_rst_n] [get_bd_nets ov5640_capture_data_0_cam_pwdn] [get_bd_cells ov5640_capture_data_0]
set_property location {1 310 723} [get_bd_cells ov7725_capture_data_0]
set_property location {1 401 671} [get_bd_cells ov7725_capture_data_0]
undo
INFO: [Common 17-17] undo 'set_property location {1 401 671} [get_bd_cells ov7725_capture_data_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1 310 723} [get_bd_cells ov7725_capture_data_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets cam_pclk_1] [get_bd_nets cam_data_1] [get_bd_nets ov5640_capture_data_0_cmos_frame_ce] [get_bd_intf_nets ov5640_capture_data_0_cmos_rgb] [get_bd_nets cam_vsync_1] [get_bd_nets cam_href_1] [get_bd_nets ov5640_capture_data_0_cam_rst_n] [get_bd_nets ov5640_capture_data_0_cam_pwdn] [get_bd_cells ov5640_capture_data_0]'
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
undo
INFO: [Common 17-17] undo 'set_property location {2 379 953} [get_bd_cells ov7725_capture_data_0]'
undo
INFO: [Common 17-17] undo 'set_property location {0.5 -43 426} [get_bd_cells ov7725_capture_data_0]'
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference ov7725_capture_data ov7725_capture_data_0'
set_property location {1 516 712} [get_bd_cells ov5640_capture_data_0]
delete_bd_objs [get_bd_nets cam_pclk_1] [get_bd_nets cam_data_1] [get_bd_nets ov5640_capture_data_0_cmos_frame_ce] [get_bd_intf_nets ov5640_capture_data_0_cmos_rgb] [get_bd_nets cam_vsync_1] [get_bd_nets cam_href_1] [get_bd_nets ov5640_capture_data_0_cam_rst_n] [get_bd_nets ov5640_capture_data_0_cam_pwdn] [get_bd_cells ov5640_capture_data_0]
create_bd_cell -type module -reference ov7725_capture_data ov7725_capture_data_0
set_property location {0.5 181 695} [get_bd_cells ov7725_capture_data_0]
set_property location {2 391 737} [get_bd_cells ov7725_capture_data_0]
set_property location {0.5 552 775} [get_bd_cells ov7725_capture_data_0]
connect_bd_net [get_bd_pins ov7725_capture_data_0/rst_n] [get_bd_pins axi_dynclk_0/LOCKED_O]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov7725_capture_data_0/rst_n(rst)
set_property location {1 618 705} [get_bd_cells ov7725_capture_data_0]
set_property location {1 581 692} [get_bd_cells ov7725_capture_data_0]
connect_bd_net [get_bd_ports cam_pclk] [get_bd_pins ov7725_capture_data_0/cam_pclk]
connect_bd_net [get_bd_ports cam_vsync] [get_bd_pins ov7725_capture_data_0/cam_vsync]
connect_bd_net [get_bd_ports cam_href] [get_bd_pins ov7725_capture_data_0/cam_href]
connect_bd_net [get_bd_ports cam_data] [get_bd_pins ov7725_capture_data_0/cam_data]
set_property location {1 544 666} [get_bd_cells ov7725_capture_data_0]
set_property location {1 569 668} [get_bd_cells ov7725_capture_data_0]
set_property location {1 557 688} [get_bd_cells ov7725_capture_data_0]
set_property location {1 572 679} [get_bd_cells ov7725_capture_data_0]
connect_bd_net [get_bd_pins rgb2ycbcr_1/rgb_clken] [get_bd_pins ov7725_capture_data_0/cmos_frame_ce]
connect_bd_net [get_bd_pins rgb2ycbcr_1/rgb_data] [get_bd_pins ov7725_capture_data_0/cmos_data]
WARNING: [BD 41-1306] The connection to interface pin /rgb2ycbcr_1/rgb_data is being overridden by the user. This pin will not be connected as a part of interface connection pre_image
startgroup
connect_bd_net [get_bd_ports cam_rst_n] [get_bd_pins ov7725_capture_data_0/cam_rst_n]
endgroup
delete_bd_objs [get_bd_ports cam_pwdn]
create_bd_port -dir O cam_sgm_ctrl
connect_bd_net [get_bd_ports cam_sgm_ctrl] [get_bd_pins ov7725_capture_data_0/cam_sgm_ctrl]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [Vivado 12-4351] Exported hardware design may be stale because one or more Block Designs are locked. It is recommended to re-generate the locked block designs and re-export.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
save_bd_design
WARNING: [BD 41-597] NET <ov5640_capture_data_0_cmos_frame_clk> has no source
Wrote  : <C:\a_max\max\xlinx\opendv\25_ov7725_gray_lcd\ov5640_gray_lcd.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file copy -force C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.runs/impl_2/design_1_wrapper.sysdef C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.sdk/design_1_wrapper.hdf

ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.sdk -hwspec C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.sdk -hwspec C:/a_max/max/xlinx/opendv/25_ov7725_gray_lcd/ov5640_gray_lcd.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 11:00:00 2020...
