{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753033211809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753033211810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 20 20:40:11 2025 " "Processing started: Sun Jul 20 20:40:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753033211810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753033211810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_7_Segment_Top -c Project_7_Segment_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_7_Segment_Top -c Project_7_Segment_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753033211810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753033212111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753033212111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_switch.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce_switch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce_Switch " "Found entity 1: Debounce_Switch" {  } { { "Debounce_Switch.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 3 - 7-Segments/Debounce_Switch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753033221002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753033221002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_7segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_To_7Segment " "Found entity 1: Binary_To_7Segment" {  } { { "Binary_To_7Segment.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 3 - 7-Segments/Binary_To_7Segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753033221003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753033221003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_7_segment_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file project_7_segment_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project_7_Segment_Top " "Found entity 1: Project_7_Segment_Top" {  } { { "Project_7_Segment_Top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 3 - 7-Segments/Project_7_Segment_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753033221004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753033221004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_7_Segment_Top " "Elaborating entity \"Project_7_Segment_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753033221027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Project_7_Segment_Top.sv(39) " "Verilog HDL assignment warning at Project_7_Segment_Top.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "Project_7_Segment_Top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 3 - 7-Segments/Project_7_Segment_Top.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753033221029 "|Project_7_Segment_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce_Switch Debounce_Switch:Debounce_Switch_Inst " "Elaborating entity \"Debounce_Switch\" for hierarchy \"Debounce_Switch:Debounce_Switch_Inst\"" {  } { { "Project_7_Segment_Top.sv" "Debounce_Switch_Inst" { Text "E:/ALTERA/Learn FPGA from 0/Project 3 - 7-Segments/Project_7_Segment_Top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753033221030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Debounce_Switch.sv(16) " "Verilog HDL assignment warning at Debounce_Switch.sv(16): truncated value with size 32 to match size of target (18)" {  } { { "Debounce_Switch.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 3 - 7-Segments/Debounce_Switch.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753033221030 "|Project_7_Segment_Top|Debounce_Switch:Debounce_Switch_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_To_7Segment Binary_To_7Segment:Binary_To_7Segment_Inst " "Elaborating entity \"Binary_To_7Segment\" for hierarchy \"Binary_To_7Segment:Binary_To_7Segment_Inst\"" {  } { { "Project_7_Segment_Top.sv" "Binary_To_7Segment_Inst" { Text "E:/ALTERA/Learn FPGA from 0/Project 3 - 7-Segments/Project_7_Segment_Top.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753033221031 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_DIG1 GND " "Pin \"o_DIG1\" is stuck at GND" {  } { { "Project_7_Segment_Top.sv" "" { Text "E:/ALTERA/Learn FPGA from 0/Project 3 - 7-Segments/Project_7_Segment_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753033221377 "|Project_7_Segment_Top|o_DIG1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753033221377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753033221451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753033221893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753033221893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753033221927 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753033221927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753033221927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753033221927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753033221949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 20 20:40:21 2025 " "Processing ended: Sun Jul 20 20:40:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753033221949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753033221949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753033221949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753033221949 ""}
