Austin, M. D., Ge, H., Wu, W., Li, M., Yu, Z., Wasserman, D., Lyon, S. A., and Chou, S. Y. 2004. Fabrication of 5 nm linewidth and 14 nm pitch features by nanoimprint lithography. Applied Physics Letters 84, 26 (June), 5299--5301.
Betz, V. 1999. VPR and T-VPack: Versatile packing, placement and routing for FPGAs. Version 4.3. Available at http://www.eecg.toronto.edu/vaughn/vpr/vpr.html.
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Vaughn Betz , Jonathan Rose, FPGA routing architecture: segmentation and buffering to optimize speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.59-68, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296428]
Betz, V. and Rose, J. 1999b. FPGA place-and-route challenge. Available at http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html.
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Björk, M. T., Ohlsson, B. J., Sass, T., Persson, A. I., Thelander, C., Magnusson, M. H., Depper, K., Wallenberg, L. R., and Samuelson, L. 2002. One-dimensional steeplechase for electrons realized. Nano Letters 2, 2 (Feb.), 87--89.
J. Brault , M. Saitoh , T. Hiramoto, Channel width and length dependence in Si nanocrystal memories with ultra-nanoscale channel, IEEE Transactions on Nanotechnology, v.4 n.3, p.349-354, May 2005[doi>10.1109/TNANO.2005.846917]
Brown, C. L., Jonas, U., Preece, J. A., Ringsdorf, H., Seitz, M., and Stoddart, J. F. 2000. Introduction of {2}catenanes into langmuir films and langmuir-blodgett multilayers. A possible strategy for molecular information storage materials. Langmuir 16, 4, 1924--1930.
Stephen Brown , Muhammad Khellah , Zvonko Vranesic, Minimizing FPGA Interconnect Delays, IEEE Design & Test, v.13 n.4, p.16-23, December 1996[doi>10.1109/54.544532]
Brueck, S. R. J. 2002. International Trends in Applied Optics. SPIE Press, Bellingham, WA, Chapter 5, 85--109.
Deming Chen , J. Cong , M. Ercegovac , Zhijun Huang, Performance-driven mapping for CPLD architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.10, p.1424-1431, November 2006[doi>10.1109/TCAD.2003.818120]
Chen, Y., Jung, G.-Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits. Nanotech. 14, 462--468.
Chen, Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003. Nanoscale molecular-switch devices fabricated by imprint lithography. Applied Physics Letters 82, 10, 1610--1612.
Chen, Y., Ohlberg, D. A. A., Medeiros-Ribeiro, G., Chang, Y. A., and Williams, R. S. 2000. Self-assembled growth of epitaxial erbium disilicide nanowires on silicon. Applied Physics Letters 76, 26, 4004--4006.
Collier, C., Mattersteig, G., Wong, E., Luo, Y., Beverly, K., Sampaio, J., Raymo, F., Stoddart, J., and Heath, J. 2000. A {2}catenane-based solid state reconfigurable switch. Science 289, 1172--1175.
Cong, J., Chen, D., Ding, E., Huang, Z., Hwang, Y.-Y., Peck, J., Wu, C., and Xu, S. 2004. RASP&lowbar;SYN release B 2.1: FPGA/CPLD technology mapping and synthesis package. Available at http://ballade.cs.ucla.edu/software_release/rasp/htdocs/.
Cui, Y., Duan, X., Hu, J., and Lieber, C. M. 2000. Doping and electrical transport in silicon nanowires. J. Phys. Chem. B 104, 22 (June), 5213--5216.
Cui, Y., Lauhon, L. J., Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Diameter-controlled synthesis of single crystal silicon nanowires. Applied Physics Letters 78, 15, 2214--2216.
Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nanoletters 3, 2, 149--152.
Andre DeHon, Reconfigurable Architectures for General-Purpose Computing, Massachusetts Institute of Technology, Cambridge, MA, 1996
A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]
André DeHon, Law of large numbers system design, Nano, quantum and molecular computing: implications to high level design and validation, Kluwer Academic Publishers, Norwell, MA, 2004
André DeHon, Design of programmable interconnect for sublithographic programmable logic arrays, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046210]
A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]
A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]
Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005[doi>10.1109/MDT.2005.94]
Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]
Zhiyong Fan , Xiaoliang Mo , Chengfei Lou , Yan Yao , Dawei Wang , Guorong Chen , J. G. Lu, Structures and electrical properties of Ag-tetracyanoquinodimethane organometallic nanowires, IEEE Transactions on Nanotechnology, v.4 n.2, p.238-241, March 2005[doi>10.1109/TNANO.2004.837852]
Gojman, B., Rachlin, E., and Savage, J. E. 2004. Decoding of stochastically assembled nanoarrays. In Proceedings of the International Symposium on VLSI.
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379262]
Goldstein, S. C. and Rosewater, D. 2002. Digital logic using molecular electronics. In IEEE ISSCC Digest of Tech. Papers. 204--205.
Gudiksen, M. S., Lauhon, L. J., Wang, J., Smith, D. C., and Lieber, C. M. 2002. Growth of nanowire superlattice structures for nanoscale photonics and electronics. Nature 415, 617--620.
Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Synthetic control of the diameter and length of semiconductor nanowires. J. Phys. Chem. B 105, 4062--4064.
Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Science 280, 5370 (June), 1716--1721.
H. J. Hoover , M. M. Klawe , N. J. Pippenger, Bounding Fan-out in Logical Networks, Journal of the ACM (JACM), v.31 n.1, p.13-18, Jan. 1984[doi>10.1145/2422.322412]
Huang, Y., Duan, X., Cui, Y., Lauhon, L., Kim, K., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313--1317.
Huang, Y., Duan, X., Wei, Q., and Lieber, C. M. 2001. Directed assembly of one-dimensional nanostructures into functional networks. Science 291, 630--633.
ITRS. 2001. International technology roadmap for semiconductors. http://public.itrs.net/Files/2001ITRS/.
Kovtyukhova, N. I., Mallouk, T. E., and Mayer, T. E. 2003. Templated surface sol-gel synthesis of sio2 nanotubes and sio2-insulated metal nanowires. Advanced Materials 15, 780--785.
Krupke, R., Hennrich, F., v. Löhneysen, H., and Kappes, M. M. 2003. Separation of metallic from semiconducting single-walled carbon nanotubes. Science 301, 344--347.
Lauhon, L. J., Gudiksen, M. S., Wang, D., and Lieber, C. M. 2002. Epitaxial core-shell and core-multi-shell nanowire heterostructures. Nature 420, 57--61.
Law, M., Goldberger, J., and Yang, P. 2004. Semiconductor nanowires and nanotubes. Ann. Rev. Material Sci. 34, 83--122.
Lemieux, G., Lee, E., Tom, M., and Yu, A. 2004. Directional and single-driver wires in fpga interconnect. In Proceedings of the International Conference on Field-Programmable Technology. 41--48.
Luo, Y., Collier, P., Jeppesen, J. O., Nielsen, K. A., Delonno, E., Ho, G., Perkins, J., Tseng, H.-R., Yamamoto, T., Stoddart, J. F., and Heath, J. R. 2002. Two-dimensional molecular electronics circuits. ChemPhysChem 3, 6, 519--525.
Maunsell, F. G. 1937. A problem in cartophily. The Math. Gazette 22, 328--331.
Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]
Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 2003. Ultrahigh-density nanowire lattices and circuits. Science 300, 112--115.
Morales, A. M. and Lieber, C. M. 1998. A laser ablation method for synthesis of crystalline semiconductor nanowires. Science 279, 208--211.
Naeimi, H. and DeHon, A. 2004. A greedy algorithm for tolerating defective crosspoints in NanoPLA design. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 49--56.
Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C.-L., and Lieber, C. M. 2000. Carbon nanotube based nonvolatile random access memory for molecular computing. Science 289, 94--97.
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1992. Sis: A system for sequential circuit synthesis. UCB/ERL M92/41 (May) University of California, Berkeley, CA.
Snider, G., Kuekes, P., and Williams, R. S. 2004. Cmos-like logic in defective, nanoscale crossbars. Nanotech. 15, 881--891.
Stewart, D. R., Ohlberg, D. A. A., Beck, P. A., Chen, Y., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., and Stoddart, J. F. 2004. Molecule-independent electrical switching in pt/organic monolayer/ti devices. Nanoletters 4, 1, 133--136.
Strukov, D. B. and Likharev, K. K. 2005. Cmol fpga: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 6 (June), 888--900.
Tan, Y., Dai, X., Li, Y., and Zhu, D. 2003. Preparation of gold, platinum, palladium and silver nanoparticles by the reduction of their salts with a weak reductant--potassium bitartrate. J. Material Chem. 13, 1069--1075.
Tour, J. M., Cheng, L., Nackashi, D. P., Yao, Y., Flatt, A. K., Angelo, S. K. S., Mallouk, T. E., and Franzon, P. D. 2003. Nanocell electronic memories. J. Amer. Chem. Soc. 125, 43, 13279--13283.
William Tsu , Kip Macy , Atul Joshi , Randy Huang , Norman Walker , Tony Tung , Omid Rowhani , Varghese George , John Wawrzynek , André DeHon, HSRA: high-speed, hierarchical synchronous reconfigurable array, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.125-134, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296442]
Weste, N. H. E. and Harris, D. 2005. CMOS VLSI Design: A Circuits and Systems Perspective, 3rd ED. Addison-Wesley.
Whang, D., Jin, S., and Lieber, C. M. 2003a. Nanolithography using hierarchically assembled nanowire masks. Nanoletters 3, 7 (July), 951--954.
Whang, D., Jin, S., Wu, Y., and Lieber, C. M. 2003b. Large-scale hierarchical organization of nanowire arrays for integrated nanosystems. Nanoletters 3, 9 (Sept.), 1255--1259.
Williams, S. and Kuekes, P. 2001. Demultiplexer for a molecular wire crossbar network. United States Patent Number 6,256,767.
Wu, W., Jung, G.-Y., Olynick, D., Straznicky, J., Li, Z., Li, X., Ohlberg, D., Chen, Y., S.-Y.Wang, Liddle, J., Tong, W., and Williams, R. S. 2005. One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography. Applied Physics A 80, 1173--1178.
Wu, Y., Fan, R., and Yang, P. 2002. Block-by-block growth of single-crystalline si/sige superlattice nanowires. Nano Letters 2, 2 (Feb.), 83--86.
Wu, Y., Xiang, J., Yang, C., Lu, W., and Lieber, C. M. 2004. Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures. Nature 430, 61--64.
Wu, Y. and Yang, P. 2000. Germanium Nanowire Growth via Simple Vapor Transport. Chem. Materials 12, 605--607.
Zheng, B., Wu, Y., Yang, P., and Liu, J. 2002. Synthesis of ultra-long and highly-oriented silicon oxide nanowires from alloy liquid. Advanced Materials 14, 122.
