$date
	Sun Oct 23 08:40:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#816451
b10110 !
1"
#816454
b10110 &
b10110 %
1$
#816455
0"
#816458
b1011 &
b1011 %
#816462
b100010 &
b100010 %
#816466
b10001 &
b10001 %
#816470
b110100 &
b110100 %
#816474
b11010 &
b11010 %
#816478
b1101 &
b1101 %
#816482
b101000 &
b101000 %
#816486
b10100 &
b10100 %
#816490
b1010 &
b1010 %
#816494
b101 &
b101 %
#816498
b10000 &
b10000 %
#816502
b1000 &
b1000 %
#816506
b100 &
b100 %
#816510
b10 &
b10 %
#816514
b1 &
b1 %
1#
#816518
b0 &
0#
b0 %
0$
#1797275
b1000 !
1"
#1797278
b1000 &
b1000 %
1$
#1797279
0"
#1797282
b100 &
b100 %
#1797286
b10 &
b10 %
#1797290
b1 &
b1 %
1#
#1797294
b0 &
0#
b0 %
0$
#2840075
b11010 !
1"
#2840078
b11010 &
b11010 %
1$
#2840079
0"
#2840082
b1101 &
b1101 %
#2840086
b101000 &
b101000 %
#2840090
b10100 &
b10100 %
#2840094
b1010 &
b1010 %
#2840098
b101 &
b101 %
#2840102
b10000 &
b10000 %
#2840106
b1000 &
b1000 %
#2840110
b100 &
b100 %
#2840114
b10 &
b10 %
#2840118
b1 &
1#
b1 %
#2840122
b0 &
b0 %
0#
0$
#4500012
