# Pipelined MIPS CPU Simulator

This is my final project during the computer organization class.  
It supports five instructions, including `add`, `sub`, `beq`, `lw`, and `sw`.  


Note that It is not 100% completed. Here is the to-do list:

- Reordering codes
- Fixing bugs