// Seed: 1748854256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  output wire id_3;
  input wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
  module_2 modCall_1 (
      id_2,
      id_3
  );
  assign id_4 = id_2;
  assign id_4 = {1};
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri0 id_5
);
  logic id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
