Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 31 22:29:20 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   495 |
|    Minimum number of control sets                        |   495 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1384 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   495 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    68 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |    26 |
| >= 12 to < 14      |    29 |
| >= 14 to < 16      |    85 |
| >= 16              |   185 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             766 |          279 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             894 |          363 |
| Yes          | No                    | No                     |            4883 |         1548 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3721 |         1015 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                                Enable Signal                                                                                                               |                                                                                                                        Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ap_enable_reg_pp2_iter0_reg                                                                                                                                  |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/sig_buffer_dest_V_ce0                                                                                                                                        |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                        |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                           |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/output_data_keep_V_1_load_B                                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/output_data_keep_V_1_payload_A[1]_i_1_n_5                                                                                                                                                                        |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/out_h_0_reg_522                                                                                                                                                                | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/ap_CS_fsm_state4                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/network_mac_muladd_4ns_9ns_9s_12_1_1_U108/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10_U/E[0]                                                                                 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/select_ln36_4_reg_1599[3]_i_1_n_5                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/and_ln24_reg_14490                                                                                                                                                               |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/add_ln32_4_reg_12950                                                                                                                                                           | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/out_w_0_mid2_reg_1276                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/ap_NS_fsm1                                                                                                                                                                     | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/i_0_reg_510                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/add_ln26_1_reg_7980                                                                                                                                                               | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/select_ln26_reg_782[3]_i_1_n_5                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/out_h_0_reg_532                                                                                                                                                                | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/ap_CS_fsm_state4                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/network_mac_muladd_9ns_5ns_9s_13_1_1_U57/network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4_U/E[0]                                                                                   | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/trunc_ln39_reg_1614[3]_i_1_n_5                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/reg_3550                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ap_NS_fsm1                                                                                                                                                                     | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/i_0_reg_358                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ap_enable_reg_pp2_iter0_reg                                                                                                                                  |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ap_enable_reg_pp2_iter0_reg_1                                                                                                                                |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ap_enable_reg_pp2_iter0_reg_0                                                                                                                                |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                        |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/out_w_reg_1375[4]_i_1_n_5                                                                                                                                                      |                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/add_ln32_3_reg_13170                                                                                                                                                           | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/out_w_0_mid2_reg_1298                                                                                                                                                                             |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_CS_fsm_state6                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/out_h_0_reg_254[4]_i_1_n_5                                                                                                                                                     | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/clear                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/i_0_reg_232[4]_i_2_n_5                                                                                                                                                         | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/ap_NS_fsm1                                                                                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/load                                                                                                                                                                             | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/select_ln32_reg_609[4]_i_1_n_5                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/ap_NS_fsm1                                                                                                                                                                     | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/i_0_reg_500                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_CS_fsm_state9                                                                                                                                                                      | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_CS_fsm_state5                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_552/out_d_0_reg_126                                                                                                                                                                   | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_552/indvar_flatten31_reg_115                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_552/CEC                                                                                                                                                                               | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_552/indvar_flatten31_reg_115                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_CS_fsm_state3                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/network_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/network_AXILiteS_s_axi_U/waddr                                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/out_w_reg_15160                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/reg_339210_out                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                              |                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo      |                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                5 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/ap_CS_fsm_pp1_stage0                                                                                                                                                           |                                                                                                                                                                                                                                                               |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                5 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/add_ln47_reg_13240                                                                                                                                                             |                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/indvar_flatten18_reg_3690                                                                                                                                                      |                                                                                                                                                                                                                                                               |                5 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_CS_fsm_pp0_stage2                                                                                                                                                           |                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp11_reg_13650                                                                                                                                                                |                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/ap_CS_fsm_pp1_stage0                                                                                                                                                           |                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/indvar_flatten18_reg_5210                                                                                                                                                      |                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/network_mac_muladd_4ns_9ns_9s_12_1_1_U108/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10_U/icmp_ln31_reg_1570_reg[0]                                                            | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/ap_CS_fsm_state4                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ap_CS_fsm_pp1_stage0                                                                                                                                                           |                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/ap_CS_fsm_pp1_stage0                                                                                                                                                           |                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/reg_3552                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/reg_3552                                                                                                                                                                       | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/select_ln32_14_reg_1489                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/out_w_reg_8460                                                                                                                                                                    | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/select_ln21_1_reg_851                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/and_ln24_reg_14490                                                                                                                                                               | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/select_ln24_reg_1432[4]_i_1_n_5                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/network_mac_muladd_9ns_5ns_9s_13_1_1_U57/network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4_U/E[0]                                                                                   |                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/network_mac_muladd_9ns_5ns_9s_13_1_1_U57/network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4_U/icmp_ln31_reg_1569_reg[0]                                                              | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/ap_CS_fsm_state4                                                                                                                                                                                  |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/network_mac_muladd_4ns_9ns_9s_12_1_1_U108/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10_U/E[0]                                                                                 |                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/indvar_flatten18_reg_5110                                                                                                                                                      |                                                                                                                                                                                                                                                               |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/add_ln47_reg_16360                                                                                                                                                             |                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/out_w_0_mid2_reg_14870                                                                                                                                                           | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/tmp10_1_0_mid2_reg_1498[9]_i_1_n_5                                                                                                                                                                  |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/p_11_in                                                                                                                                                                          | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/tmp10_2_0_mid2_reg_1592[9]_i_1_n_5                                                                                                                                                                  |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/add_ln47_reg_16390                                                                                                                                                             |                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_552/indvar_flatten31_reg_1150                                                                                                                                                         | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_552/indvar_flatten_reg_137[9]                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            |                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/reg_339210_out                                                                                                                                                                   | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/select_ln32_15_reg_1659                                                                                                                                                                             |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_CS_fsm_pp0_stage0                                                                                                                                                           |                                                                                                                                                                                                                                                               |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/tmp10_2_0_mid2_reg_13560                                                                                                                                                       |                                                                                                                                                                                                                                                               |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/reg_3792                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/reg_3792                                                                                                                                                                       | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/select_ln32_13_reg_1474                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/clear                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ap_CS_fsm_state4                                                                                                                                                                                  |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/indvar_flatten18_reg_2430                                                                                                                                                      |                                                                                                                                                                                                                                                               |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ce04                                                                                                                                                                             |                                                                                                                                                                                                                                                               |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/ap_CS_fsm_state3                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/zext_ln176_reg_682[9]_i_1_n_5                                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/add_ln32_5_reg_15770                                                                                                                                                             |                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sel                                                                                                                                                                                                              | design_1_i/network_0/inst/ap_CS_fsm_state43                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/i_1_reg_405[9]_i_2_n_5                                                                                                                                                                                           | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/SR[0]                                                                                                                                                                                             |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/add_ln23_reg_13700                                                                                                                                                             |                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ap_CS_fsm_pp0_stage2                                                                                                                                                             |                                                                                                                                                                                                                                                               |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                7 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/add_ln47_reg_10300                                                                                                                                                             |                                                                                                                                                                                                                                                               |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[1]                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                               |                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                   |                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                               |                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/network_mac_muladd_4ns_7ns_7s_10_1_1_U86/network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6_U/ap_CS_fsm_reg[4]                                                                       |                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/mul_ln48_1_reg_14060                                                                                                                                                           |                                                                                                                                                                                                                                                               |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                         |                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                        |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/CEA2                                                                                                                                                                             |                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/out_w_reg_8460                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/ap_CS_fsm_state10                                                                                                                                                              | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/out_d_0_reg_478                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/add_ln19_reg_8200                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ap_CS_fsm_state10                                                                                                                                                              | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/out_d_0_reg_336                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/network_mac_muladd_11ns_5ns_11s_15_1_1_U116/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11_U/or_ln36_reg_9840                                                                 |                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/i_0_reg_3580                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/add_ln23_reg_14280                                                                                                                                                             |                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/i_count_2_reg_2971                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/add_ln32_reg_772[13]_i_1_n_5                                                                                                                                                          |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/o_count_5_reg_307[0]_i_1_n_5                                                                                                                                                          |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_NS_fsm11_out                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                 |                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                          |                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/o_count_3_reg_286[13]_i_1_n_5                                                                                                                                                         |                                                                                                                                                                                                                                                               |                7 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/o_count_1_reg_232[0]_i_1_n_5                                                                                                                                                          |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/i_0_reg_394[0]_i_2_n_5                                                                                                                                                                                           | design_1_i/network_0/inst/network_AXILiteS_s_axi_U/clear                                                                                                                                                                                                      |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                7 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/i_count_2_reg_297[13]_i_1_n_5                                                                                                                                                         |                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/select_ln29_2_reg_8870                                                                                                                                                            |                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/select_ln29_reg_8350                                                                                                                                                              |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/ap_CS_fsm_pp0_stage1                                                                                                                                                              |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/load                                                                                                                                                                             |                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/select_ln29_1_reg_8610                                                                                                                                                            |                                                                                                                                                                                                                                                               |                7 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_016_fu_4580                                                                                                                                                   |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_51_fu_4160                                                                                                                                                    |                                                                                                                                                                                                                                                               |                9 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_50_fu_4120                                                                                                                                                    |                                                                                                                                                                                                                                                               |                9 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_49_fu_4080                                                                                                                                                    |                                                                                                                                                                                                                                                               |               12 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_48_fu_4040                                                                                                                                                    |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_47_fu_4000                                                                                                                                                    |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_46_fu_3960                                                                                                                                                    |                                                                                                                                                                                                                                                               |                2 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_45_fu_3920                                                                                                                                                    |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_016_fu_4480                                                                                                                                                   |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_18_fu_4100                                                                                                                                                    |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_17_fu_4060                                                                                                                                                    |                                                                                                                                                                                                                                                               |                2 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_fu_4020                                                                                                                                                       |                                                                                                                                                                                                                                                               |               12 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_53_fu_4240                                                                                                                                                    |                                                                                                                                                                                                                                                               |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_29_fu_4540                                                                                                                                                    |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_28_fu_4500                                                                                                                                                    |                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_27_fu_4460                                                                                                                                                    |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_26_fu_4420                                                                                                                                                    |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_25_fu_4380                                                                                                                                                    |                                                                                                                                                                                                                                                               |                2 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_23_fu_4300                                                                                                                                                    |                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_22_fu_4260                                                                                                                                                    |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_21_fu_4220                                                                                                                                                    |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_20_fu_4180                                                                                                                                                    |                                                                                                                                                                                                                                                               |                2 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_19_fu_4140                                                                                                                                                    |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_42_fu_2980                                                                                                                                                    |                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_016_fu_3060                                                                                                                                                   |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_31_fu_2540                                                                                                                                                    |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_33_fu_2620                                                                                                                                                    |                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_34_fu_2660                                                                                                                                                    |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_35_fu_2700                                                                                                                                                    |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_36_fu_2740                                                                                                                                                    |                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_37_fu_2780                                                                                                                                                    |                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_38_fu_2820                                                                                                                                                    |                                                                                                                                                                                                                                                               |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_39_fu_2860                                                                                                                                                    |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_40_fu_2900                                                                                                                                                    |                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_41_fu_2940                                                                                                                                                    |                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_52_fu_4200                                                                                                                                                    |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_43_fu_3020                                                                                                                                                    |                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_fu_2500                                                                                                                                                       |                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/kernel_buffer_15_32_fu_2580                                                                                                                                                    |                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_fu_3880                                                                                                                                                       |                                                                                                                                                                                                                                                               |               12 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_58_fu_4440                                                                                                                                                    |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_57_fu_4400                                                                                                                                                    |                                                                                                                                                                                                                                                               |                9 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_56_fu_4360                                                                                                                                                    |                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_55_fu_4320                                                                                                                                                    |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/kernel_buffer_15_54_fu_4280                                                                                                                                                    |                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/kernel_buffer_15_24_fu_4340                                                                                                                                                    |                                                                                                                                                                                                                                                               |               11 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[10]                                                                                                                                                       |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[9]                                                                                                                                                        |                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[5]                                                                                                                                                        |                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[3]                                                                                                                                                        |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[2]                                                                                                                                                        |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[7]                                                                                                                                                        |                                                                                                                                                                                                                                                               |               10 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[6]                                                                                                                                                        |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[8]                                                                                                                                                        |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[4]                                                                                                                                                        |                                                                                                                                                                                                                                                               |                9 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[11]                                                                                                                                                       |                                                                                                                                                                                                                                                               |                9 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[12]                                                                                                                                                       |                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[13]                                                                                                                                                       |                                                                                                                                                                                                                                                               |                9 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[14]                                                                                                                                                       |                                                                                                                                                                                                                                                               |               11 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[15]                                                                                                                                                       |                                                                                                                                                                                                                                                               |                9 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/trunc_ln28_fu_322_p1[1]                                                                                                                                                        |                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_2_0_mid2_reg_13850                                                                                                                                                       |                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/E[0]                                                                                               |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/trunc_ln48_5_reg_1539[15]_i_1_n_5                                                                                                                                              |                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/output_data_data_V_1_payload_A[15]_i_1_n_5                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/network_mul_mul_16s_16s_30_1_1_U40/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/add_ln48_5_reg_15440                                                                               |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/i_0_reg_5000                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                 |                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/add_ln48_17_reg_15490                                                                                                                                                          |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/input_data_data_V_0_payload_A[15]_i_1_n_5                                                                                                                                                                        |                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/output_data_data_V_1_load_B                                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/indvar_flatten18_reg_3690                                                                                                                                                      | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ap_CS_fsm_state4                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/ap_NS_fsm1                                                                                                                                                                       | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/out_d_0_reg_165                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/input_data_data_V_0_payload_B[15]_i_1_n_5                                                                                                                                                                        |                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/add_ln48_8_reg_17090                                                                                                                                                             |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/ap_CS_fsm_state10                                                                                                                                                              | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/out_d_0_reg_488                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                     |                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                 |                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf |                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/reg_235[15]_i_1_n_5                                                                                                                                                               |                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/add_ln48_9_reg_15590                                                                                                                                                           |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                             |                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                9 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_NS_fsm12_out                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                           |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/i_0_reg_5100                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               12 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                           |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/indvar_flatten18_reg_5210                                                                                                                                                      | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/ap_CS_fsm_state4                                                                                                                                                                                  |                6 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/sel                                                                                                                                                                              |                                                                                                                                                                                                                                                               |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                |                8 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_552/indvar_flatten31_reg_1150                                                                                                                                                         | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_552/indvar_flatten31_reg_115                                                                                                                                                                             |                7 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                            | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/CEA2                                                                                                                                                                                                |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                    |                                                                                                                                                                                                                                                               |               11 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                 |                                                                                                                                                                                                                                                               |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/out_w_0_mid2_reg_14870                                                                                                                                                           |                                                                                                                                                                                                                                                               |               10 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/indvar_flatten18_reg_5110                                                                                                                                                      | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/ap_CS_fsm_state4                                                                                                                                                                                  |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                    |                                                                                                                                                                                                                                                               |               10 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_NS_fsm[2]                                                                                                                                                                          |                                                                                                                                                                                                                                                               |               11 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/buffer_0_reg_565[21]_i_1_n_5                                                                                                                                                   |                                                                                                                                                                                                                                                               |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/buffer_0_reg_413[21]_i_1_n_5                                                                                                                                                   |                                                                                                                                                                                                                                                               |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/ap_CS_fsm_state2                                                                                                                                                               |                                                                                                                                                                                                                                                               |                9 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                        |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_495/ap_CS_fsm_state2                                                                                                                                                               |                                                                                                                                                                                                                                                               |                7 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/icmp_ln21_reg_7370                                                                                                                                                                |                                                                                                                                                                                                                                                               |               13 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/buffer_0_reg_2870                                                                                                                                                              | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/clear                                                                                                                                                                                             |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                        |                                                                                                                                                                                                                                                               |                4 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_483/buffer_0_reg_555[22]_i_1_n_5                                                                                                                                                   |                                                                                                                                                                                                                                                               |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/indvar_flatten18_reg_2430                                                                                                                                                      | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_501/clear                                                                                                                                                                                             |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                9 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |               11 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                8 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |               10 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                7 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_546/ap_CS_fsm_state2                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                7 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_489/ap_CS_fsm_state2                                                                                                                                                               |                                                                                                                                                                                                                                                               |                6 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/add_ln26_1_reg_7980                                                                                                                                                               |                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_CS_fsm_state5                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                         |                                                                                                                                                                                                                                                               |                4 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/ap_CS_fsm_pp0_stage0                                                                                                                                                           |                                                                                                                                                                                                                                                               |               13 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/network_mul_mul_16s_15s_30_1_1_U14/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/E[0]                                                                                                 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/indvar_flatten80_reg_265                                                                                                                                                                            |               12 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                      |                                                                                                                                                                                                                                                               |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_2_U/indvar_flatten48_reg_2980                                                                          | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/indvar_flatten48_reg_298                                                                                                                                                                          |               13 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_0[0]                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/p_11_in                                                                                                                                                                          |                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/ap_CS_fsm_pp0_stage2                                                                                                                                                              |                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                         |                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                         |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |               10 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                         |                                                                                                                                                                                                                                                               |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                         |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |               10 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                            |                                                                                                                                                                                                                                                               |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/indvar_flatten39_reg_1750                                                                                                                                                         | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/indvar_flatten39_reg_175[12]_i_1_n_5                                                                                                                                                                 |               14 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/add_ln32_4_reg_12950                                                                                                                                                           |                                                                                                                                                                                                                                                               |               19 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                               |                8 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_13200                                                                                                                                                       |                                                                                                                                                                                                                                                               |               16 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               15 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/add_ln40_3_reg_15470                                                                                                                                                             |                                                                                                                                                                                                                                                               |               14 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/ap_CS_fsm_pp0_stage0                                                                                                                                                             |                                                                                                                                                                                                                                                               |               16 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |               16 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/indvar_flatten48_reg_3040                                                                                                                                                      | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/indvar_flatten48_reg_304[13]_i_1_n_5                                                                                                                                                              |               16 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                            |                9 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                               |                8 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                               |                9 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                               |                8 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_NS_fsm[5]                                                                                                                                                                          |                                                                                                                                                                                                                                                               |               10 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |               10 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                               |                7 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/add_ln40_20_reg_14840                                                                                                                                                          |                                                                                                                                                                                                                                                               |               11 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_525/ap_CS_fsm_pp0_stage0                                                                                                                                                              |                                                                                                                                                                                                                                                               |               16 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                 |                                                                                                                                                                                                                                                               |               10 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                          |                                                                                                                                                                                                                                                               |               11 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                 |                                                                                                                                                                                                                                                               |               13 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                               |                                                                                                                                                                                                                                                               |               10 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/add_ln48_10_reg_15140                                                                                                                                                          |                                                                                                                                                                                                                                                               |               10 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/p_7_in                                                                                                                                                                           |                                                                                                                                                                                                                                                               |               13 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/add_ln48_3_reg_16840                                                                                                                                                             |                                                                                                                                                                                                                                                               |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                                                                                                                                                                                                                                                               |               12 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                   |                                                                                                                                                                                                                                                               |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                                               |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                               |               11 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                               |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_CS_fsm_state11                                                                                                                                                                     | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_CS_fsm_state2                                                                                                                                                                                         |               16 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |               15 |             52 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_427/add_ln32_3_reg_13170                                                                                                                                                           |                                                                                                                                                                                                                                                               |               21 |             53 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                               |               14 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                                                                                               |               13 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |               22 |             55 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_507/ap_CS_fsm_state2                                                                                                                                                                      |                                                                                                                                                                                                                                                               |               22 |             57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_475/add_ln40_10_reg_16490                                                                                                                                                            |                                                                                                                                                                                                                                                               |               17 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                                                                                               |               21 |             59 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_451/p_7_in                                                                                                                                                                         |                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       |                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           |                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg16_out                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |               18 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                      |               17 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                                               |               15 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                   |               14 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                               |               16 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                               |               20 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                       |               14 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               16 |             69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                |                                                                                                                                                                                                                                                               |                9 |             71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               29 |             71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                         |               16 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                               |               17 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                               |               15 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                               |                9 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                               |               14 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                               |               12 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                                               |               14 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                               |               16 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                               |               20 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][169]_i_1_n_0                                                                                                                                          |               18 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                               |               13 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |               11 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               16 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |               11 |             75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                   |               20 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               18 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               27 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               15 |             79 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               16 |             82 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               17 |             85 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[98]_i_1_n_0                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                        |               17 |             91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[98]_i_1__0_n_0                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                            |               16 |             91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               23 |             92 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               19 |             92 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |               12 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |               12 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                               |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                               |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                               |               14 |            112 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                               |               14 |            112 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/network_0/inst/network_AXILiteS_s_axi_U/SS[0]                                                                                                                                                                                                      |               76 |            181 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                               |              281 |            768 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


