<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724858752 {padding: 0px;}
div.rbtoc1759724858752 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724858752 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724858752'>
<ul class='toc-indentation'>
<li><a href='#DVMOperations-DVMMaster'>DVM Master</a>
<ul class='toc-indentation'>
<li><a href='#DVMOperations-StimulusDescriptions'>Stimulus Descriptions</a></li>
<li><a href='#DVMOperations-Functionalcheckandcoverage'>Functional check and coverage</a></li>
</ul>
</li>
<li><a href='#DVMOperations-DVMSnooper'>DVM Snooper</a>
<ul class='toc-indentation'>
<li><a href='#DVMOperations-StimulusDescriptions.1'>Stimulus Descriptions</a></li>
<li><a href='#DVMOperations-Functionalcheckandcoverage.1'>Functional check and coverage</a></li>
</ul>
</li>
<li><a href='#DVMOperations-Directed/RandomTestcases'>Directed/Random Testcases</a></li>
<li><a href='#DVMOperations-Configs'>Configs</a>
<ul class='toc-indentation'>
<li><a href='#DVMOperations-No_DVMSupport:'>No_DVM Support:</a></li>
</ul>
</li>
</ul>
</div><p /><p>Notes:</p><p>– add coverage to see DVM non-sync and DVM sync (different axids), multiple DVM transactions in IOAIU at the same time. They should exit IOAIU in order of arrival. </p><p>– There is already a check to check that when a DVM Msg appears on SMI.CMDreq there are no older DVM Msgs that arrived into IOAIU but havent been sent out on SMI.  </p><h1 id="DVMOperations-DVMMaster">DVM Master</h1><p>IO-AIU configured with fnNativeInterface = ACE/ACE-Lite-E(optional) can receive DVM Operation from nativeInterface. </p><h2 id="DVMOperations-StimulusDescriptions">Stimulus Descriptions </h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="688386b6-dff5-4a53-9892-c7a2f99c44bd" class="confluenceTable"><colgroup><col style="width: 101.0px;"/><col style="width: 112.0px;"/><col style="width: 110.0px;"/><col style="width: 80.0px;"/><col style="width: 48.0px;"/><col style="width: 48.0px;"/><col style="width: 57.0px;"/><col style="width: 74.0px;"/><col style="width: 56.0px;"/><col style="width: 74.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>arsnoop</p></td><td class="confluenceTd"><p>Indicates the transaction type</p></td><td class="confluenceTd"><p>master bfm: 'b1111 (DVM Message)</p><p>For slave bfm: 'b1110 (DVM Complete)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a> </p><p>Table D13-2 DVM transaction constraints</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnConstraint.arsnoop</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>arburst</p></td><td class="confluenceTd"><p>burst_type defines how the address for each transfer in a burst changes with respect to previous transfer</p></td><td class="confluenceTd"><p>always INCR</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>Table D13-2 DVM transaction constraints</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.arburst</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>arlen </p></td><td class="confluenceTd"><p>Burst-Length indicates number of data transfers or beats</p><p>Burst_Length = axlen + 1</p></td><td class="confluenceTd"><p>always 0</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>Table D13-2 DVM transaction constraints</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.arlen</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>arsize</p></td><td class="confluenceTd"><p>The maximum number of bytes to transfer in each data transfer, or beat</p></td><td class="confluenceTd"><p>The number of bytes in a transfer must be equal to the data bus width</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>Table D13-2 DVM transaction constraints</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.arsize</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>arcache</p></td><td class="confluenceTd"><p>axcache values define the memory attribute signalling</p><p>0 - Bufferable</p><p>1 - Modifiable</p><p>2 - Read Allocate</p><p>3 - Write Allocate</p></td><td class="confluenceTd"><p>always 0010 (modifiable, non-cacheable)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>Table D13-2 DVM transaction constraints</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.arcache</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>archunken, armmuatst, armmuflow, artagop</p></td><td class="confluenceTd"><p>The signals are present only on ACE5-LiteDVM however Ncore supports ACE5-LiteDVM as a slave only. </p></td><td class="confluenceTd"><p>all must be 0</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>Table D13-2 DVM transaction constraints</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>Cancelled</p></td><td class="confluenceTd"><p>The signals are present only on ACE5-LiteDVM however Ncore supports ACE5-LiteDVM as a slave only. </p></td></tr><tr><td class="confluenceTd"><p>arlock</p></td><td class="confluenceTd"><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="Untitled-20240305-142857.png" width="248" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/Untitled-20240305-142857.png?api=v2"></span><p /></td><td class="confluenceTd"><p>must be 0 ie Normal access</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a> </p><p>Table D13-2 DVM transaction constraints</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.arlock</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ardomain</p></td><td class="confluenceTd"><p>shareability domain is a set of Manager<br/>components that enables a Manager component to determine which other Manager components to include when issuing coherency or barrier transactions. For coherent transactions, a Manager component uses the shareability domain to determine which other Manager components might have a copy of the addressed location in their local cache. The interconnect component uses this information to determine what other Manager components must be snooped to complete the transaction</p></td><td class="confluenceTd"><p>inside {InnerSharable, OuterShareable})</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>Table D13-2 DVM transaction constraints</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.ardomain</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>arbar[0]</p></td><td class="confluenceTd"><p>1 -&gt; Barrier transaction</p></td><td class="confluenceTd"><p>arbar[0] = 0, normal access</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>Table D13-2 DVM transaction constraints</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.arbar</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[15] = Completion </p></td><td class="confluenceTd"><p>Completion</p><p>Indicates if a DVM Complete transaction is required:<br/>0b0 DVM Complete transaction is not required<br/>0b1 DVM Complete transaction is required</p></td><td class="confluenceTd"><p>0: DVM Non-sync Operation</p><p>1: DVM Sync</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p><p>D13.3.11 Synchronization</p><p>Table D13-22 Values for Synchronization message fields</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr.Completion</p></td><td class="confluenceTd"><p>axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[14:12] </p></td><td class="confluenceTd"><p>DVM Operation-Type</p><p>0b000 TLB Invalidate<br/>0b001 Branch Predictor Invalidate<br/>0b010 Physical Instruction Cache Invalidate<br/>0b011 Virtual Instruction Cache Invalidate<br/>0b100 Synchronization<br/>0b101 Reserved<br/>0b110 Hint<br/>0b111 Reserved</p></td><td class="confluenceTd"><p>Randomize inside<br/>{0b000 0b001 0b010 0b011 0b100 0b110}<br/></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr.MsgType</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[9:8]</p></td><td class="confluenceTd"><p>Security</p><p>0b00 Applies to Secure and Non-secure<br/>0b01 Applies to a Non-secure address from a Secure contextc<br/>0b10 Applies to Secure only<br/>0b11 Applies to Non-secure only</p></td><td class="confluenceTd"><p>Randomize</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr.Security</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[7]</p></td><td class="confluenceTd"><p>SBZ or Range</p><p>Indicates if a DVM Message includes Addr Range (DVM v8.4 &amp; above) or SBZ</p><p>0b0 Message does not include address range information<br/>0b1 Message includes address range information</p></td><td class="confluenceTd"><p>Randomize (DVM v8.4 &amp; above)<br/>or 0</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr.Range</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[6]</p></td><td class="confluenceTd"><p>VMID or VA Valid</p><p>0b0 AxADDR[31:24] and AxVMIDEXT[3:0] must be zero,<br/>except for Hint operations.<br/>0b1 AxADDR[31:24] and AxVMIDEXT[3:0] contains<br/>VMID or VA information</p></td><td class="confluenceTd"><p>Randomize</p><p>If (araddr[5] ASID == 0 &amp;&amp; DVMOPType != Hint)<br/>AxADDR[23:16] = 0</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr.VMID</p></td><td class="confluenceTd"><p>axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[5]</p></td><td class="confluenceTd"><p>ASID or VA Valid</p><p>0b0 AxADDR[23:16] must be zero, except for Hint<br/>operations.<br/>0b1 Message includes ASID or VA information in<br/>AxADDR[23:16].</p></td><td class="confluenceTd"><p>Randomize</p><p>If (araddr[5] ASID == 0 &amp;&amp; DVMOPType != Hint)<br/>AxADDR[23:16] = 0</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr.ASID</p></td><td class="confluenceTd"><p>axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[4]</p></td><td class="confluenceTd"><p>Leaf</p><p>0b0 Invalidate all associated translations.<br/>0b1 Invalidate Leaf Entry only, that is the entry that is returned<br/>from the last level of the translation table walk</p></td><td class="confluenceTd"><p>Randomize</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr.Leaf</p></td><td class="confluenceTd"><p>axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[3:2]</p></td><td class="confluenceTd"><p>Stage</p><p>0b00 DVM_v7: Stage of invalidation varies with invalidation<br/>type.<br/>DVM_v8 and above: Stage 1 and Stage 2 invalidation<br/>0b01 Stage 1 only invalidationa<br/>0b10 Stage 2 only invalidationa<br/>0b11 Reserved</p></td><td class="confluenceTd"><p>Randomize</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr.Stage</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Currently set to 0b11 → Reserved</p></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[1]</p></td><td class="confluenceTd"><p>Reserved</p></td><td class="confluenceTd"><p>SBZ</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.FirstPart.Addr_Bit1</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>part1/single-part</p><p>araddr[0]</p></td><td class="confluenceTd"><p>Indicates if a DVM Message requires Addr and thus 2 parts</p><p>0b0 The message does not require an address and has one part<br/>0b1 The message includes an address and has two parts</p></td><td class="confluenceTd"><p>0b0 For one part DVM Message<br/>0b1 For two parts DVM Message (includes address)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr.MsgAddr</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>araddr - part2</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230727-153909.png?api=v2"></span><p /></td><td class="confluenceTd"><p>araddr[2:0] = 0 (DVM below v8.4)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3.5 DVM message encoding, first part</p><p>Table D13-10 Encoding for a one-part message or the first of a two-part message</p><p>D13.3.6 DVM message encoding, second part</p><p>Table D13-11 Information encoding for the second part of a two-part message</p><p>D13.3.8 TLB Invalidate</p><p>D13.3.9 Branch Predictor Invalidate</p><p>D13.3.10 Instruction cache invalidations</p><p>D13.3.11 Synchronization</p><p>D13.3.12 Hint</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.araddr_part2</p></td><td class="confluenceTd"><p>hw-ncr/dv/common/lib_tb/axi_txn.svh</p><p><br/>hw-ncr/dv/common/lib_tb/axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axid</p></td><td class="confluenceTd"><p>transaction ID</p></td><td class="confluenceTd"><p>Each transaction of a two-part DVM Message must use the same AXID</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.2.1 DVM message transactions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.DVM.TxnCostraint.axid</p></td><td class="confluenceTd"><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="DVMOperations-Functionalcheckandcoverage">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="fd93b0de-e85e-400e-a785-27828f489970" class="confluenceTable"><colgroup><col/><col style="width: 108.0px;"/><col style="width: 76.0px;"/><col style="width: 89.0px;"/><col style="width: 89.0px;"/><col style="width: 89.0px;"/><col style="width: 89.0px;"/><col style="width: 89.0px;"/><col style="width: 89.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority </p></th><th class="confluenceTh"><p>Implemented </p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>Cover all DVM message-types</p><p>cross num_parts (one-part, two-parts) x DVM Operation ( </p><p>TLB Invalidate, Branch Predictor Invalidate, Physical Instruction Cache Invalidate, Virtual Instruction Cache Invalidate, Synchronization, Hint</p><p>DVM Sync</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3 DVM messages</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw-ncr/dv/ioaiu/env/ioaiu_coverage.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>Check &amp; Cover DVM SYNC flow</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230727-154616.png?api=v2"></span><p /></td><td class="confluenceTd"><p> <a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_991.pdf?api=v2" rel="nofollow">ConcertoCProtocolArch_NoCB_3.6_991.pdf</a></p><p>7.2.2 CCMP Request Message Flow for ACE Requester for non-Sync DVMOp</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw-ncr/dv/ioaiu/env/ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>Check &amp; Cover DVM Non-SYNC flow</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230727-154552.png?api=v2"></span><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_991.pdf?api=v2" rel="nofollow">ConcertoCProtocolArch_NoCB_3.6_991.pdf</a></p><p>7.2.3 CCMP Request Message Flow for ACE Requester for Sync DVMOp</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw-ncr/dv/ioaiu/env/ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>Check that all DVM operations must be correctly ordered with respect to a DVM Sync from the same issuing Manager component, even if different AXI IDs are used.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3 DVM messages</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw-ncr/dv/ioaiu/env/ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>DVM Ordering Check- <br/>RdResp for DVMSync and DVM non-Sync is only issued after DTWrsp is received.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703/Ncore+3.6+IO-AIU+Micro-Architecture+Specification" rel="nofollow">Ncore 3.6_IO-AIU Micro-Architecture Specification</a> </p><p>7.1.2.7 DVE Ordering</p></td><td class="confluenceTd"><p>#Check.IOAIU.DVMOrdering.DTWRsp-&gt;RdResp</p></td><td class="confluenceTd"><p>hw-ncr/dv/ioaiu/env/ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Also recorded in 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14115"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_70451705_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14115" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-14115</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>DVM Ordering Check - <br/>DVMs on SMI (CMDreq) go out in the order of arrival on AR channel.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703/Ncore+3.6+IO-AIU+Micro-Architecture+Specification" rel="nofollow">Ncore 3.6_IO-AIU Micro-Architecture Specification</a> </p><p>7.1.2.4 Response Ordering</p></td><td class="confluenceTd"><p>#Check.IOAIU.DVMOrdering.CMdReqsOrdering</p></td><td class="confluenceTd"><p>hw-ncr/dv/ioaiu/env/ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Also recorded in 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14115"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_70451705_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14115" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-14115</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>DVM Ordering Check - <br/>New DVM on SMI (CMDreq) is not sent out until the older DVM receives the DTWRsp.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703/Ncore+3.6+IO-AIU+Micro-Architecture+Specification" rel="nofollow">Ncore 3.6_IO-AIU Micro-Architecture Specification</a> </p><p>7.1.2.4 Response Ordering</p></td><td class="confluenceTd"><p>#Check.IOAIU.DVMOrdering.OldDTWRsp-&gt;NewCmdReq</p></td><td class="confluenceTd"><p>hw-ncr/dv/ioaiu/env/ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Also recorded in 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14115"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_70451705_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14115" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-14115</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>Check that for two-part DVM message, the response to each transaction must be the same</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3 DVM messages</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw-ncr/dv/ioaiu/env/ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>For Kavish - find the check in sb<br/>RRESP for both should be same</p></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p>Check DVM Message (ACEAddress Phase1+Phase2) mapping from nativeInterface to CMDreq</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230726-183947.png?api=v2"></span><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a></p><p>TABLE 16: DVM COMMAND MAPPING<br/>Format of Addr[] field of CMDreq for arriving CHI or ACE transactions</p></td><td class="confluenceTd"><p>#Check.IOAIU.DVMMaster.CMDReqMapping</p></td><td class="confluenceTd"><p>hw-ncr/dv/ioaiu/env/ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>Check DVM Message (ACEAddress Phase1+Phase2) mapping from nativeInterface to DTWreq</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230726-184107.png?api=v2"></span><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a></p><p>TABLE 17: DVM DATA MAPPING<br/>Format of Data[] field of CMDreq for arriving CHI and ACE transactions</p></td><td class="confluenceTd"><p>#Check.IOAIU.DVMMaster.DTWReqMapping</p></td><td class="confluenceTd"><p>dv/ioaiu/env/ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="DVMOperations-DVMSnooper">DVM Snooper</h1><p>IO-AIU configured with fnNativeInterface = ACE, ACE-Lite (eAc=1), ACE-Lite-E (eAc=1) can respond to DVM Snoop transaction that arrive on SMI interface. </p><h2 id="DVMOperations-StimulusDescriptions.1">Stimulus Descriptions </h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="d5679b40-fd0f-4484-8814-89bab054adba" class="confluenceTable"><colgroup><col style="width: 101.0px;"/><col style="width: 112.0px;"/><col style="width: 110.0px;"/><col style="width: 80.0px;"/><col style="width: 48.0px;"/><col style="width: 48.0px;"/><col style="width: 57.0px;"/><col style="width: 74.0px;"/><col style="width: 56.0px;"/><col style="width: 74.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>SMI SNPreq1 and SNPreq2 </p></td><td class="confluenceTd"><p>system_bfm randomizes the SMI SNPreq1 and SNPreq2 </p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230726-212757.png?api=v2"></span><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230726-212828.png?api=v2"></span><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a></p><p>2.5 DVM support</p><p>TABLE 18: DVM 1ST SNOOP MAPPING</p><p>TABLE 19: DVM 2ND SNOOP MAPPING</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.SMISnpReqDVM</p></td><td class="confluenceTd"><p>system_bfm_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>crresp.Error</p></td><td class="confluenceTd"><p>Error on CRRESP</p></td><td class="confluenceTd"><p>Only possible on DVM Message<br/>set CRRESP to 'b00010,</p><p>never on DVM Sync/DVM Complete/DVM Hint</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE<br/>Protocol Specification</p><p>26 January 2021 H.c </p><p>D13.2.5 DVM Responses</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>axi_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="DVMOperations-Functionalcheckandcoverage.1">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="5873c5ea-707c-4259-976d-ea3e8bb403ac" class="confluenceTable"><colgroup><col style="width: 109.0px;"/><col style="width: 85.0px;"/><col style="width: 91.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover that following DVM Snps are received on SMI interface</p><p>DVM-Sync</p><p>DVM-nonSync (TLB Invalidate, Branch Predictor Invalidate, Physical Instruction Cache Invalidate, Virtual Instruction Cache Invalidate, Hint)</p><p>x (one-part, two-parts)</p><p> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a></p><p>2.5 DVM support</p><p>TABLE 18: DVM 1ST SNOOP MAPPING</p><p>TABLE 19: DVM 2ND SNOOP MAPPING</p><p /></td><td class="confluenceTd"><p>#Cover.IOAIU.DVMSnooper.DVMSnpTypes</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check and cover the DVM-nonSync Snoop Process in IOAIU</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230726-213902.png?api=v2"></span></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_991.pdf?api=v2" rel="nofollow">ConcertoCProtocolArch_NoCB_3.6_991.pdf</a></p><p>7.2.5 Non-Sync DVMOp Snoop Process for an ACE or ACE- Lite snooper</p></td><td class="confluenceTd"><p>#Check.IOAIU.DVMSnooper.nonSyncDVM</p><p>#Cover.IOAIU.DVMSnooper.nonSyncDVM</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>For Kavish - isComplete() in ioaiu_new_scoreboard</p></td></tr><tr><td class="confluenceTd"><p>Check and cover the DVM-Sync Snoop Process in IOAIU</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230727-123319.png?api=v2"></span><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_991.pdf?api=v2" rel="nofollow">ConcertoCProtocolArch_NoCB_3.6_991.pdf</a></p><p>7.2.6 Sync DVMOp Snoop Process for an ACE or ACE-Lite Snooper</p></td><td class="confluenceTd"><p>#Check.IOAIU.DVMSnooper.SyncDVM</p><p>#Cover.IOAIU.DVMSnooper.SyncDVM</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>For Kavish - isComplete() in ioaiu_new_scoreboard</p></td></tr><tr><td class="confluenceTd"><p>Check the SMI SNPreq to ACADDR/ACVMIDEXT mapping as per table below</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230727-125930.png?api=v2"></span><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/70451705/image-20230727-130031.png?api=v2"></span></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a></p><p>2.5 DVM support</p></td><td class="confluenceTd"><p>#Check.IOAIU.DVMSnooper.SMISnp_ACAddr_Mapping</p><p>#Check.IOAIU.DVMSnooper.SMISnp_ACVmidExt_Mapping</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="DVMOperations-Directed/RandomTestcases">Directed/Random Testcases</h1><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="8a045b94-b191-453a-b589-53f5b01730a9" class="confluenceTable"><colgroup><col style="width: 116.0px;"/><col style="width: 104.0px;"/><col style="width: 137.0px;"/><col style="width: 110.0px;"/><col style="width: 48.0px;"/><col style="width: 61.0px;"/><col style="width: 92.0px;"/><col style="width: 92.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>dvm_only</p></td><td class="confluenceTd"><p>Run all DVM MSGs and SMI DVM SNPreq on configs with DVM enabled ie eAc=1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16154948/Now+on+Airtable+Arm+AMBA+CPU+DSU+Interconnect+Specifications?preview=/16154948/16177856/IHI0022H_c_amba_axi_protocol_spec.pdf" rel="nofollow">Arm AMBA, CPU, DSU, &amp; Interconnect Specifications</a></p><p>D13.3 DVM messages</p></td><td class="confluenceTd"><p>#Test.IOAIU.DVM.All</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Debug Ongoing</p></td><td class="confluenceTd"><p> partially done</p></td></tr><tr><td class="confluenceTd"><p>Native_interface…snp_rsp_error..dvm</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CONC-12906</p></td></tr></tbody></table></div><h1 id="DVMOperations-Configs">Configs</h1><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="4fa36c61-9537-441b-b807-9d85a635f7bc" class="confluenceTable"><colgroup><col style="width: 380.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Configs</strong></p></th></tr><tr><td class="confluenceTd"><p>Ace configs</p></td></tr><tr><td class="confluenceTd"><p>Ace-lite-e configs</p></td></tr></tbody></table></div><h2 id="DVMOperations-No_DVMSupport:">No_DVM Support:</h2><p>DVM stimulus at ioaiu block level &amp; ioaiu_subsys level have been disabled for noDVM. If a config has parameter:noDVM set to true, IOAIU DV just makes sure DVM stimulus is not issued. There are no checks here, though I can see we could have added a check in ioaiu_scoreboard to fire if DVM op is seen when noDVM=true. This testplan covers stimulus and checks when DVM operations are issued.</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14657"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_70451705_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14657" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-14657</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14659"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_70451705_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14659" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-14659</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
  </p>