// Seed: 1366371502
module module_0 (
    output uwire id_0,
    output supply0 id_1
    , id_7,
    output tri0 id_2,
    input wand id_3
    , id_8,
    output tri1 id_4,
    output wand id_5
);
  wire id_9;
  assign id_4 = 1;
  assign id_0 = 1;
  logic [1 : 1] id_10 = id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_17 = 32'd57,
    parameter id_6  = 32'd41
) (
    input tri0 id_0
    , id_15, id_16,
    input wand id_1,
    output wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri id_5,
    input tri0 _id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri id_9,
    input wor id_10,
    output tri id_11,
    input supply1 id_12,
    output uwire id_13
);
  wire _id_17;
  case (id_1)
    id_1: begin : LABEL_0
      assign id_15 = 1;
    end
    id_3 - 1: wire id_18;
  endcase
  wire [1 'b0 &  -1 : id_6] id_19;
  logic [7:0] id_20;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_5,
      id_3,
      id_2,
      id_13
  );
  wire id_21;
  tri1 id_22;
  ;
  assign id_22 = -1;
  assign id_20[id_17] = 1;
endmodule
