
BMS_STM32L476RCT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e068  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c4  0800e1f8  0800e1f8  0000f1f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e9bc  0800e9bc  000101f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e9bc  0800e9bc  0000f9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e9c4  0800e9c4  000101f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e9c4  0800e9c4  0000f9c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e9c8  0800e9c8  0000f9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800e9cc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000056c  200001f8  0800ebc0  000101f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000764  0800ebc0  00010764  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e357  00000000  00000000  00010224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004026  00000000  00000000  0002e57b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a78  00000000  00000000  000325a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014ae  00000000  00000000  00034020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cae5  00000000  00000000  000354ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020897  00000000  00000000  00061fb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112c7c  00000000  00000000  0008284a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001954c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008744  00000000  00000000  0019550c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0019dc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e1e0 	.word	0x0800e1e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800e1e0 	.word	0x0800e1e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <BMS_CheckSanity>:
// Output:
//   - None (void), logs an error if the value is out of range
// Significance:
//   - Checks if a measurement (e.g., voltage, current) is within safe limits, logging errors
//     if not. Used to ensure reliable data for battery monitoring.
void BMS_CheckSanity(const char *label, float value, float min, float max) {
 8001020:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001024:	b0aa      	sub	sp, #168	@ 0xa8
 8001026:	af06      	add	r7, sp, #24
 8001028:	60f8      	str	r0, [r7, #12]
 800102a:	ed87 0a02 	vstr	s0, [r7, #8]
 800102e:	edc7 0a01 	vstr	s1, [r7, #4]
 8001032:	ed87 1a00 	vstr	s2, [r7]
    // Check if the value is outside the allowed range
    if (value < min || value > max) {
 8001036:	ed97 7a02 	vldr	s14, [r7, #8]
 800103a:	edd7 7a01 	vldr	s15, [r7, #4]
 800103e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001046:	d409      	bmi.n	800105c <BMS_CheckSanity+0x3c>
 8001048:	ed97 7a02 	vldr	s14, [r7, #8]
 800104c:	edd7 7a00 	vldr	s15, [r7]
 8001050:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001058:	dc00      	bgt.n	800105c <BMS_CheckSanity+0x3c>
        snprintf(msg, sizeof(msg), "[SANITY FAIL] %s=%.2f out of range (%.2f - %.2f)\r\n",
                 label, value, min, max);
        // Send the error message over UART (huart1) for debugging
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
    }
}
 800105a:	e029      	b.n	80010b0 <BMS_CheckSanity+0x90>
        snprintf(msg, sizeof(msg), "[SANITY FAIL] %s=%.2f out of range (%.2f - %.2f)\r\n",
 800105c:	68b8      	ldr	r0, [r7, #8]
 800105e:	f7ff fa73 	bl	8000548 <__aeabi_f2d>
 8001062:	4604      	mov	r4, r0
 8001064:	460d      	mov	r5, r1
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f7ff fa6e 	bl	8000548 <__aeabi_f2d>
 800106c:	4680      	mov	r8, r0
 800106e:	4689      	mov	r9, r1
 8001070:	6838      	ldr	r0, [r7, #0]
 8001072:	f7ff fa69 	bl	8000548 <__aeabi_f2d>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	f107 0010 	add.w	r0, r7, #16
 800107e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001082:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001086:	e9cd 4500 	strd	r4, r5, [sp]
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	4a0b      	ldr	r2, [pc, #44]	@ (80010bc <BMS_CheckSanity+0x9c>)
 800108e:	2180      	movs	r1, #128	@ 0x80
 8001090:	f009 fb9c 	bl	800a7cc <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001094:	f107 0310 	add.w	r3, r7, #16
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff f8e9 	bl	8000270 <strlen>
 800109e:	4603      	mov	r3, r0
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	f107 0110 	add.w	r1, r7, #16
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
 80010aa:	4805      	ldr	r0, [pc, #20]	@ (80010c0 <BMS_CheckSanity+0xa0>)
 80010ac:	f007 fb34 	bl	8008718 <HAL_UART_Transmit>
}
 80010b0:	bf00      	nop
 80010b2:	3790      	adds	r7, #144	@ 0x90
 80010b4:	46bd      	mov	sp, r7
 80010b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80010ba:	bf00      	nop
 80010bc:	0800e1f8 	.word	0x0800e1f8
 80010c0:	200003d8 	.word	0x200003d8

080010c4 <Read_PCB_Temperature>:
// Output:
//   - Returns a float, the PCB temperature in Celsius, or -273.15 if invalid
// Significance:
//   - Reads the STM32’s internal temperature sensor via ADC to monitor the PCB temperature,
//     stored in telemetry.pcb_temperature for safety checks.
float Read_PCB_Temperature(void) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
    // Start the ADC to begin temperature measurement
    HAL_ADC_Start(&hadc1);
 80010ca:	4821      	ldr	r0, [pc, #132]	@ (8001150 <Read_PCB_Temperature+0x8c>)
 80010cc:	f002 ff36 	bl	8003f3c <HAL_ADC_Start>
    // Wait for the ADC conversion to complete (timeout if too long)
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010d0:	f04f 31ff 	mov.w	r1, #4294967295
 80010d4:	481e      	ldr	r0, [pc, #120]	@ (8001150 <Read_PCB_Temperature+0x8c>)
 80010d6:	f003 f81f 	bl	8004118 <HAL_ADC_PollForConversion>
    // Get the raw ADC value (12-bit)
    uint32_t adc_value = HAL_ADC_GetValue(&hadc1);
 80010da:	481d      	ldr	r0, [pc, #116]	@ (8001150 <Read_PCB_Temperature+0x8c>)
 80010dc:	f003 f8f4 	bl	80042c8 <HAL_ADC_GetValue>
 80010e0:	60f8      	str	r0, [r7, #12]
    // Stop the ADC to free it for other uses
    HAL_ADC_Stop(&hadc1); // Fixed: Added &hadc1
 80010e2:	481b      	ldr	r0, [pc, #108]	@ (8001150 <Read_PCB_Temperature+0x8c>)
 80010e4:	f002 ffe4 	bl	80040b0 <HAL_ADC_Stop>

    // Read calibration values from STM32 memory (Reference Manual, Section 15.4.29, page 463)
    uint32_t TS_CAL1 = *((uint16_t*)0x1FFF75A8); // Calibration value at 30°C
 80010e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001154 <Read_PCB_Temperature+0x90>)
 80010ea:	881b      	ldrh	r3, [r3, #0]
 80010ec:	60bb      	str	r3, [r7, #8]
    uint32_t TS_CAL2 = *((uint16_t*)0x1FFF75CA); // Calibration value at 110°C
 80010ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001158 <Read_PCB_Temperature+0x94>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	607b      	str	r3, [r7, #4]
    // Check if calibration values are invalid (equal means no calibration)
    if (TS_CAL2 == TS_CAL1) return -273.15f; // Return absolute zero for error
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d101      	bne.n	8001100 <Read_PCB_Temperature+0x3c>
 80010fc:	4b17      	ldr	r3, [pc, #92]	@ (800115c <Read_PCB_Temperature+0x98>)
 80010fe:	e01f      	b.n	8001140 <Read_PCB_Temperature+0x7c>
    // Calculate temperature using linear interpolation
    // Formula: temp = (TS_CAL2 - TS_CAL1)/(110 - 30) * (adc_value - TS_CAL1) + 30
    float temp = ((float)(TS_CAL2 - TS_CAL1) / (110.0f - 30.0f)) * ((float)adc_value - TS_CAL1) + 30.0f;
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800110e:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001160 <Read_PCB_Temperature+0x9c>
 8001112:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	ee07 3a90 	vmov	s15, r3
 800111c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800112a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001136:	ee77 7a87 	vadd.f32	s15, s15, s14
 800113a:	edc7 7a00 	vstr	s15, [r7]
    return temp; // Return temperature in Celsius
 800113e:	683b      	ldr	r3, [r7, #0]
}
 8001140:	ee07 3a90 	vmov	s15, r3
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	2000022c 	.word	0x2000022c
 8001154:	1fff75a8 	.word	0x1fff75a8
 8001158:	1fff75ca 	.word	0x1fff75ca
 800115c:	c3889333 	.word	0xc3889333
 8001160:	42a00000 	.word	0x42a00000

08001164 <Enter_SHIP_Mode>:
// Output:
//   - None (void), puts the BQ76920 into SHIP mode
// Significance:
//   - Puts the BQ76920 into a low-power state to save battery when SOC is critically low,
//     critical for extending battery life in your satellite (BQ76920 datasheet, Section 8.3.5, page 22).
void Enter_SHIP_Mode(BQ76920_t *BMS) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
    uint8_t step1 = (1 << 7); // SHUT_B = 1, SHUT_A = 0
 800116c:	2380      	movs	r3, #128	@ 0x80
 800116e:	73fb      	strb	r3, [r7, #15]
    uint8_t step2 = (1 << 6); // SHUT_A = 1, SHUT_B = 0
 8001170:	2340      	movs	r3, #64	@ 0x40
 8001172:	73bb      	strb	r3, [r7, #14]
    BQ76920_WriteRegister(BMS, SYS_CTRL1, &step1, NULL);
 8001174:	f107 020f 	add.w	r2, r7, #15
 8001178:	2300      	movs	r3, #0
 800117a:	2104      	movs	r1, #4
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f001 f8fb 	bl	8002378 <BQ76920_WriteRegister>
    HAL_Delay(1); // Mandatory 1ms delay between steps
 8001182:	2001      	movs	r0, #1
 8001184:	f002 fb34 	bl	80037f0 <HAL_Delay>
    BQ76920_WriteRegister(BMS, SYS_CTRL1, &step2, NULL);
 8001188:	f107 020e 	add.w	r2, r7, #14
 800118c:	2300      	movs	r3, #0
 800118e:	2104      	movs	r1, #4
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f001 f8f1 	bl	8002378 <BQ76920_WriteRegister>
}
 8001196:	bf00      	nop
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
	...

080011a0 <BMS_Service_Init>:
// Output:
//   - None (void), initializes the BMS
// Significance:
//   - Initializes the BQ76920 chips and loads saved telemetry from flash, called at startup
//     in main.c to set up the BMS.
void BMS_Service_Init(void) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
    // Check if BQ76920 on I2C1 is responsive
    telemetry.i2c_comm_error_ic1 = (HAL_I2C_IsDeviceReady(&hi2c1, BQ76920_ADDRESS, 2, HAL_MAX_DELAY) != HAL_OK);
 80011a4:	f04f 33ff 	mov.w	r3, #4294967295
 80011a8:	2202      	movs	r2, #2
 80011aa:	2130      	movs	r1, #48	@ 0x30
 80011ac:	4825      	ldr	r0, [pc, #148]	@ (8001244 <BMS_Service_Init+0xa4>)
 80011ae:	f004 ff9f 	bl	80060f0 <HAL_I2C_IsDeviceReady>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	bf14      	ite	ne
 80011b8:	2301      	movne	r3, #1
 80011ba:	2300      	moveq	r3, #0
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	461a      	mov	r2, r3
 80011c0:	4b21      	ldr	r3, [pc, #132]	@ (8001248 <BMS_Service_Init+0xa8>)
 80011c2:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    // Check if BQ76920 on I2C2 is responsive
    telemetry.i2c_comm_error_ic2 = (HAL_I2C_IsDeviceReady(&hi2c2, BQ76920_ADDRESS, 2, HAL_MAX_DELAY) != HAL_OK);
 80011c6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ca:	2202      	movs	r2, #2
 80011cc:	2130      	movs	r1, #48	@ 0x30
 80011ce:	481f      	ldr	r0, [pc, #124]	@ (800124c <BMS_Service_Init+0xac>)
 80011d0:	f004 ff8e 	bl	80060f0 <HAL_I2C_IsDeviceReady>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	bf14      	ite	ne
 80011da:	2301      	movne	r3, #1
 80011dc:	2300      	moveq	r3, #0
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <BMS_Service_Init+0xa8>)
 80011e4:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    // Set BMS online if no I2C errors
    telemetry.bms_online = !(telemetry.i2c_comm_error_ic1 || telemetry.i2c_comm_error_ic2);
 80011e8:	4b17      	ldr	r3, [pc, #92]	@ (8001248 <BMS_Service_Init+0xa8>)
 80011ea:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d106      	bne.n	8001200 <BMS_Service_Init+0x60>
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <BMS_Service_Init+0xa8>)
 80011f4:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d101      	bne.n	8001200 <BMS_Service_Init+0x60>
 80011fc:	2301      	movs	r3, #1
 80011fe:	e000      	b.n	8001202 <BMS_Service_Init+0x62>
 8001200:	2300      	movs	r3, #0
 8001202:	b2da      	uxtb	r2, r3
 8001204:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <BMS_Service_Init+0xa8>)
 8001206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    // If BMS is online, initialize both BQ76920 chips
    if (telemetry.bms_online) {
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <BMS_Service_Init+0xa8>)
 800120c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001210:	2b00      	cmp	r3, #0
 8001212:	d00b      	beq.n	800122c <BMS_Service_Init+0x8c>
        // Initialize first BQ76920 on I2C1
        BQ76920_Initialise(&bms_instance1, &hi2c1);
 8001214:	490b      	ldr	r1, [pc, #44]	@ (8001244 <BMS_Service_Init+0xa4>)
 8001216:	480e      	ldr	r0, [pc, #56]	@ (8001250 <BMS_Service_Init+0xb0>)
 8001218:	f000 fc52 	bl	8001ac0 <BQ76920_Initialise>
        // Initialize second BQ76920 on I2C2
        BQ76920_Initialise(&bms_instance2, &hi2c2);
 800121c:	490b      	ldr	r1, [pc, #44]	@ (800124c <BMS_Service_Init+0xac>)
 800121e:	480d      	ldr	r0, [pc, #52]	@ (8001254 <BMS_Service_Init+0xb4>)
 8001220:	f000 fc4e 	bl	8001ac0 <BQ76920_Initialise>
        // Wait 250ms for chips to stabilize
        HAL_Delay(250);
 8001224:	20fa      	movs	r0, #250	@ 0xfa
 8001226:	f002 fae3 	bl	80037f0 <HAL_Delay>
 800122a:	e002      	b.n	8001232 <BMS_Service_Init+0x92>
    } else {
        // Log an error if initialization fails
        Log_Error("BMS initialization failed");
 800122c:	480a      	ldr	r0, [pc, #40]	@ (8001258 <BMS_Service_Init+0xb8>)
 800122e:	f001 feb1 	bl	8002f94 <Log_Error>
    }

    // Load saved telemetry from flash
    Flash_ReadTelemetry();
 8001232:	f001 fa93 	bl	800275c <Flash_ReadTelemetry>
    // Record the current time for flash storage timing
    last_save_time = HAL_GetTick();
 8001236:	f002 facf 	bl	80037d8 <HAL_GetTick>
 800123a:	4603      	mov	r3, r0
 800123c:	4a07      	ldr	r2, [pc, #28]	@ (800125c <BMS_Service_Init+0xbc>)
 800123e:	6013      	str	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000290 	.word	0x20000290
 8001248:	20000590 	.word	0x20000590
 800124c:	200002e4 	.word	0x200002e4
 8001250:	200004e8 	.word	0x200004e8
 8001254:	2000053c 	.word	0x2000053c
 8001258:	0800e22c 	.word	0x0800e22c
 800125c:	20000218 	.word	0x20000218

08001260 <BMS_Service_HandleAlerts>:
// Output:
//   - None (void), updates alert flags and handles device-ready alerts
// Significance:
//   - Checks for alerts (e.g., overvoltage, overcurrent) from both BQ76920 chips and updates
//     communication status, ensuring the BMS responds to issues.
void BMS_Service_HandleAlerts(void) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
    // Read alerts from first BQ76920
    readAlert(&bms_instance1);
 8001266:	4832      	ldr	r0, [pc, #200]	@ (8001330 <BMS_Service_HandleAlerts+0xd0>)
 8001268:	f000 ff92 	bl	8002190 <readAlert>
    // Read alerts from second BQ76920
    readAlert(&bms_instance2);
 800126c:	4831      	ldr	r0, [pc, #196]	@ (8001334 <BMS_Service_HandleAlerts+0xd4>)
 800126e:	f000 ff8f 	bl	8002190 <readAlert>

    // Update I2C communication status for first chip
    telemetry.i2c_comm_error_ic1 = (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8001272:	4831      	ldr	r0, [pc, #196]	@ (8001338 <BMS_Service_HandleAlerts+0xd8>)
 8001274:	f005 f828 	bl	80062c8 <HAL_I2C_GetState>
 8001278:	4603      	mov	r3, r0
 800127a:	2b20      	cmp	r3, #32
 800127c:	bf14      	ite	ne
 800127e:	2301      	movne	r3, #1
 8001280:	2300      	moveq	r3, #0
 8001282:	b2db      	uxtb	r3, r3
 8001284:	461a      	mov	r2, r3
 8001286:	4b2d      	ldr	r3, [pc, #180]	@ (800133c <BMS_Service_HandleAlerts+0xdc>)
 8001288:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    // Update I2C communication status for second chip
    telemetry.i2c_comm_error_ic2 = (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY);
 800128c:	482c      	ldr	r0, [pc, #176]	@ (8001340 <BMS_Service_HandleAlerts+0xe0>)
 800128e:	f005 f81b 	bl	80062c8 <HAL_I2C_GetState>
 8001292:	4603      	mov	r3, r0
 8001294:	2b20      	cmp	r3, #32
 8001296:	bf14      	ite	ne
 8001298:	2301      	movne	r3, #1
 800129a:	2300      	moveq	r3, #0
 800129c:	b2db      	uxtb	r3, r3
 800129e:	461a      	mov	r2, r3
 80012a0:	4b26      	ldr	r3, [pc, #152]	@ (800133c <BMS_Service_HandleAlerts+0xdc>)
 80012a2:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    // Set BMS online if no I2C errors
    telemetry.bms_online = !(telemetry.i2c_comm_error_ic1 || telemetry.i2c_comm_error_ic2);
 80012a6:	4b25      	ldr	r3, [pc, #148]	@ (800133c <BMS_Service_HandleAlerts+0xdc>)
 80012a8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d106      	bne.n	80012be <BMS_Service_HandleAlerts+0x5e>
 80012b0:	4b22      	ldr	r3, [pc, #136]	@ (800133c <BMS_Service_HandleAlerts+0xdc>)
 80012b2:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <BMS_Service_HandleAlerts+0x5e>
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <BMS_Service_HandleAlerts+0x60>
 80012be:	2300      	movs	r3, #0
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	4b1e      	ldr	r3, [pc, #120]	@ (800133c <BMS_Service_HandleAlerts+0xdc>)
 80012c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    // Check for device-ready alerts (XREADY, bit 6 in SYS_STAT)
    if (getAlert(&bms_instance1, 6) || getAlert(&bms_instance2, 6)) {
 80012c8:	2106      	movs	r1, #6
 80012ca:	4819      	ldr	r0, [pc, #100]	@ (8001330 <BMS_Service_HandleAlerts+0xd0>)
 80012cc:	f001 f802 	bl	80022d4 <getAlert>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d106      	bne.n	80012e4 <BMS_Service_HandleAlerts+0x84>
 80012d6:	2106      	movs	r1, #6
 80012d8:	4816      	ldr	r0, [pc, #88]	@ (8001334 <BMS_Service_HandleAlerts+0xd4>)
 80012da:	f000 fffb 	bl	80022d4 <getAlert>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d021      	beq.n	8001328 <BMS_Service_HandleAlerts+0xc8>
        // Declare variable for SYS_CTRL2
        uint8_t sys_ctrl2;
        // Read SYS_CTRL2 for first BQ76920
        BQ76920_ReadRegister(&bms_instance1, SYS_CTRL2, &sys_ctrl2, NULL);
 80012e4:	1dfa      	adds	r2, r7, #7
 80012e6:	2300      	movs	r3, #0
 80012e8:	2105      	movs	r1, #5
 80012ea:	4811      	ldr	r0, [pc, #68]	@ (8001330 <BMS_Service_HandleAlerts+0xd0>)
 80012ec:	f001 f812 	bl	8002314 <BQ76920_ReadRegister>
        // Set bit 2 (ALERT_EN) to handle XREADY
        sys_ctrl2 |= (1 << 2);
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	f043 0304 	orr.w	r3, r3, #4
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	71fb      	strb	r3, [r7, #7]
        // Write updated SYS_CTRL2
        BQ76920_WriteRegister(&bms_instance1, SYS_CTRL2, &sys_ctrl2, NULL);
 80012fa:	1dfa      	adds	r2, r7, #7
 80012fc:	2300      	movs	r3, #0
 80012fe:	2105      	movs	r1, #5
 8001300:	480b      	ldr	r0, [pc, #44]	@ (8001330 <BMS_Service_HandleAlerts+0xd0>)
 8001302:	f001 f839 	bl	8002378 <BQ76920_WriteRegister>

        // Read SYS_CTRL2 for second BQ76920
        BQ76920_ReadRegister(&bms_instance2, SYS_CTRL2, &sys_ctrl2, NULL);
 8001306:	1dfa      	adds	r2, r7, #7
 8001308:	2300      	movs	r3, #0
 800130a:	2105      	movs	r1, #5
 800130c:	4809      	ldr	r0, [pc, #36]	@ (8001334 <BMS_Service_HandleAlerts+0xd4>)
 800130e:	f001 f801 	bl	8002314 <BQ76920_ReadRegister>
        // Set bit 2 (ALERT_EN) to handle XREADY
        sys_ctrl2 |= (1 << 2);
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	f043 0304 	orr.w	r3, r3, #4
 8001318:	b2db      	uxtb	r3, r3
 800131a:	71fb      	strb	r3, [r7, #7]
        // Write updated SYS_CTRL2
        BQ76920_WriteRegister(&bms_instance2, SYS_CTRL2, &sys_ctrl2, NULL);
 800131c:	1dfa      	adds	r2, r7, #7
 800131e:	2300      	movs	r3, #0
 8001320:	2105      	movs	r1, #5
 8001322:	4804      	ldr	r0, [pc, #16]	@ (8001334 <BMS_Service_HandleAlerts+0xd4>)
 8001324:	f001 f828 	bl	8002378 <BQ76920_WriteRegister>
    }
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200004e8 	.word	0x200004e8
 8001334:	2000053c 	.word	0x2000053c
 8001338:	20000290 	.word	0x20000290
 800133c:	20000590 	.word	0x20000590
 8001340:	200002e4 	.word	0x200002e4

08001344 <BMS_Service_ReadMeasurements>:
// Output:
//   - None (void), updates telemetry with measurements
// Significance:
//   - Reads voltages, currents, and PCB temperature, storing them in telemetry with
//     sanity checks to ensure valid data.
void BMS_Service_ReadMeasurements(void) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
	float temp = Read_PCB_Temperature();
 800134a:	f7ff febb 	bl	80010c4 <Read_PCB_Temperature>
 800134e:	ed87 0a04 	vstr	s0, [r7, #16]
	telemetry.pcb_temperature = temp;
 8001352:	4a6f      	ldr	r2, [pc, #444]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	6213      	str	r3, [r2, #32]
	BMS_CheckSanity("PCB_Temp", temp, MIN_TEMPERATURE_C, MAX_TEMPERATURE_C);
 8001358:	ed9f 1a6e 	vldr	s2, [pc, #440]	@ 8001514 <BMS_Service_ReadMeasurements+0x1d0>
 800135c:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 8001518 <BMS_Service_ReadMeasurements+0x1d4>
 8001360:	ed97 0a04 	vldr	s0, [r7, #16]
 8001364:	486d      	ldr	r0, [pc, #436]	@ (800151c <BMS_Service_ReadMeasurements+0x1d8>)
 8001366:	f7ff fe5b 	bl	8001020 <BMS_CheckSanity>
	// --- TMP100 readings for pack temperature ---
	telemetry.pack_temperature_ic1 = TMP100_ReadTemperature(&hi2c1, TMP100_IC1_ADDR);
 800136a:	2190      	movs	r1, #144	@ 0x90
 800136c:	486c      	ldr	r0, [pc, #432]	@ (8001520 <BMS_Service_ReadMeasurements+0x1dc>)
 800136e:	f001 f83f 	bl	80023f0 <TMP100_ReadTemperature>
 8001372:	eef0 7a40 	vmov.f32	s15, s0
 8001376:	4b66      	ldr	r3, [pc, #408]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 8001378:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	telemetry.pack_temperature_ic2 = TMP100_ReadTemperature(&hi2c2, TMP100_IC2_ADDR);
 800137c:	2192      	movs	r1, #146	@ 0x92
 800137e:	4869      	ldr	r0, [pc, #420]	@ (8001524 <BMS_Service_ReadMeasurements+0x1e0>)
 8001380:	f001 f836 	bl	80023f0 <TMP100_ReadTemperature>
 8001384:	eef0 7a40 	vmov.f32	s15, s0
 8001388:	4b61      	ldr	r3, [pc, #388]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 800138a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	// Optional sanity check
	BMS_CheckSanity("TMP100_IC1", telemetry.pack_temperature_ic1, MIN_TEMPERATURE_C, MAX_TEMPERATURE_C);
 800138e:	4b60      	ldr	r3, [pc, #384]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 8001390:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001394:	ed9f 1a5f 	vldr	s2, [pc, #380]	@ 8001514 <BMS_Service_ReadMeasurements+0x1d0>
 8001398:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001518 <BMS_Service_ReadMeasurements+0x1d4>
 800139c:	eeb0 0a67 	vmov.f32	s0, s15
 80013a0:	4861      	ldr	r0, [pc, #388]	@ (8001528 <BMS_Service_ReadMeasurements+0x1e4>)
 80013a2:	f7ff fe3d 	bl	8001020 <BMS_CheckSanity>
	BMS_CheckSanity("TMP100_IC2", telemetry.pack_temperature_ic2, MIN_TEMPERATURE_C, MAX_TEMPERATURE_C);
 80013a6:	4b5a      	ldr	r3, [pc, #360]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 80013a8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80013ac:	ed9f 1a59 	vldr	s2, [pc, #356]	@ 8001514 <BMS_Service_ReadMeasurements+0x1d0>
 80013b0:	eddf 0a59 	vldr	s1, [pc, #356]	@ 8001518 <BMS_Service_ReadMeasurements+0x1d4>
 80013b4:	eeb0 0a67 	vmov.f32	s0, s15
 80013b8:	485c      	ldr	r0, [pc, #368]	@ (800152c <BMS_Service_ReadMeasurements+0x1e8>)
 80013ba:	f7ff fe31 	bl	8001020 <BMS_CheckSanity>
    // Read current from first BQ76920 and convert to mA
    telemetry.current_ic1 = (int16_t)(getCurrent(&bms_instance1) * 1000);
 80013be:	485c      	ldr	r0, [pc, #368]	@ (8001530 <BMS_Service_ReadMeasurements+0x1ec>)
 80013c0:	f000 fd38 	bl	8001e34 <getCurrent>
 80013c4:	eef0 7a40 	vmov.f32	s15, s0
 80013c8:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001534 <BMS_Service_ReadMeasurements+0x1f0>
 80013cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013d4:	ee17 3a90 	vmov	r3, s15
 80013d8:	b21a      	sxth	r2, r3
 80013da:	4b4d      	ldr	r3, [pc, #308]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 80013dc:	829a      	strh	r2, [r3, #20]
    // Read current from second BQ76920 and convert to mA
    telemetry.current_ic2 = (int16_t)(getCurrent(&bms_instance2) * 1000);
 80013de:	4856      	ldr	r0, [pc, #344]	@ (8001538 <BMS_Service_ReadMeasurements+0x1f4>)
 80013e0:	f000 fd28 	bl	8001e34 <getCurrent>
 80013e4:	eef0 7a40 	vmov.f32	s15, s0
 80013e8:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001534 <BMS_Service_ReadMeasurements+0x1f0>
 80013ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013f4:	ee17 3a90 	vmov	r3, s15
 80013f8:	b21a      	sxth	r2, r3
 80013fa:	4b45      	ldr	r3, [pc, #276]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 80013fc:	82da      	strh	r2, [r3, #22]

    // Read cell voltages for both BQ76920 chips
    for (int i = 0; i < NUMBER_OF_CELLS; i++) { // NUMBER_OF_CELLS is 4 (BQ76920.h)
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
 8001402:	e045      	b.n	8001490 <BMS_Service_ReadMeasurements+0x14c>
        // Read voltage for cell i from first BQ76920
        float v1 = getCellVoltage(&bms_instance1, VC1 + i * 2);
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	3306      	adds	r3, #6
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	4619      	mov	r1, r3
 800140c:	4848      	ldr	r0, [pc, #288]	@ (8001530 <BMS_Service_ReadMeasurements+0x1ec>)
 800140e:	f000 fc61 	bl	8001cd4 <getCellVoltage>
 8001412:	ed87 0a01 	vstr	s0, [r7, #4]
        // Read voltage for cell i from second BQ76920
        float v2 = getCellVoltage(&bms_instance2, VC1 + i * 2);
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	3306      	adds	r3, #6
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	4619      	mov	r1, r3
 800141e:	4846      	ldr	r0, [pc, #280]	@ (8001538 <BMS_Service_ReadMeasurements+0x1f4>)
 8001420:	f000 fc58 	bl	8001cd4 <getCellVoltage>
 8001424:	ed87 0a00 	vstr	s0, [r7]

        // Store voltage in mV for first chip
        telemetry.vcell_ic1[i] = (uint16_t)(v1 * 1000);
 8001428:	edd7 7a01 	vldr	s15, [r7, #4]
 800142c:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001534 <BMS_Service_ReadMeasurements+0x1f0>
 8001430:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001434:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001438:	ee17 3a90 	vmov	r3, s15
 800143c:	b299      	uxth	r1, r3
 800143e:	4a34      	ldr	r2, [pc, #208]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        // Store voltage in mV for second chip
        telemetry.vcell_ic2[i] = (uint16_t)(v2 * 1000);
 8001446:	edd7 7a00 	vldr	s15, [r7]
 800144a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001534 <BMS_Service_ReadMeasurements+0x1f0>
 800144e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001452:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001456:	ee17 3a90 	vmov	r3, s15
 800145a:	b299      	uxth	r1, r3
 800145c:	4a2c      	ldr	r2, [pc, #176]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	3304      	adds	r3, #4
 8001462:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        // Check if voltages are within safe range (2.5V–4.3V, BMS_Service.h)
        BMS_CheckSanity("Cell_IC1", v1, MIN_CELL_VOLTAGE, MAX_CELL_VOLTAGE);
 8001466:	ed9f 1a35 	vldr	s2, [pc, #212]	@ 800153c <BMS_Service_ReadMeasurements+0x1f8>
 800146a:	eef0 0a04 	vmov.f32	s1, #4	@ 0x40200000  2.5
 800146e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001472:	4833      	ldr	r0, [pc, #204]	@ (8001540 <BMS_Service_ReadMeasurements+0x1fc>)
 8001474:	f7ff fdd4 	bl	8001020 <BMS_CheckSanity>
        BMS_CheckSanity("Cell_IC2", v2, MIN_CELL_VOLTAGE, MAX_CELL_VOLTAGE);
 8001478:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 800153c <BMS_Service_ReadMeasurements+0x1f8>
 800147c:	eef0 0a04 	vmov.f32	s1, #4	@ 0x40200000  2.5
 8001480:	ed97 0a00 	vldr	s0, [r7]
 8001484:	482f      	ldr	r0, [pc, #188]	@ (8001544 <BMS_Service_ReadMeasurements+0x200>)
 8001486:	f7ff fdcb 	bl	8001020 <BMS_CheckSanity>
    for (int i = 0; i < NUMBER_OF_CELLS; i++) { // NUMBER_OF_CELLS is 4 (BQ76920.h)
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	3301      	adds	r3, #1
 800148e:	617b      	str	r3, [r7, #20]
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	2b03      	cmp	r3, #3
 8001494:	ddb6      	ble.n	8001404 <BMS_Service_ReadMeasurements+0xc0>
    }

    // Convert currents back to amps for sanity checks
    float current1 = telemetry.current_ic1 / 1000.0f;
 8001496:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 8001498:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800149c:	ee07 3a90 	vmov	s15, r3
 80014a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014a4:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001534 <BMS_Service_ReadMeasurements+0x1f0>
 80014a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ac:	edc7 7a03 	vstr	s15, [r7, #12]
    float current2 = telemetry.current_ic2 / 1000.0f;
 80014b0:	4b17      	ldr	r3, [pc, #92]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 80014b2:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80014b6:	ee07 3a90 	vmov	s15, r3
 80014ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014be:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001534 <BMS_Service_ReadMeasurements+0x1f0>
 80014c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c6:	edc7 7a02 	vstr	s15, [r7, #8]

    // Check if currents are within safe range (±30A, BMS_Service.h)
    BMS_CheckSanity("Current_IC1", current1, -MAX_PACK_CURRENT, MAX_PACK_CURRENT);
 80014ca:	eeb3 1a0e 	vmov.f32	s2, #62	@ 0x41f00000  30.0
 80014ce:	eefb 0a0e 	vmov.f32	s1, #190	@ 0xc1f00000 -30.0
 80014d2:	ed97 0a03 	vldr	s0, [r7, #12]
 80014d6:	481c      	ldr	r0, [pc, #112]	@ (8001548 <BMS_Service_ReadMeasurements+0x204>)
 80014d8:	f7ff fda2 	bl	8001020 <BMS_CheckSanity>
    BMS_CheckSanity("Current_IC2", current2, -MAX_PACK_CURRENT, MAX_PACK_CURRENT);
 80014dc:	eeb3 1a0e 	vmov.f32	s2, #62	@ 0x41f00000  30.0
 80014e0:	eefb 0a0e 	vmov.f32	s1, #190	@ 0xc1f00000 -30.0
 80014e4:	ed97 0a02 	vldr	s0, [r7, #8]
 80014e8:	4818      	ldr	r0, [pc, #96]	@ (800154c <BMS_Service_ReadMeasurements+0x208>)
 80014ea:	f7ff fd99 	bl	8001020 <BMS_CheckSanity>


    // Store temperature in telemetry
    telemetry.pcb_temperature = temp;
 80014ee:	4a08      	ldr	r2, [pc, #32]	@ (8001510 <BMS_Service_ReadMeasurements+0x1cc>)
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	6213      	str	r3, [r2, #32]
    // Check if temperature is within safe range (-40°C to 85°C, BMS_Service.h)
    BMS_CheckSanity("PCB_Temp", temp, MIN_TEMPERATURE_C, MAX_TEMPERATURE_C);
 80014f4:	ed9f 1a07 	vldr	s2, [pc, #28]	@ 8001514 <BMS_Service_ReadMeasurements+0x1d0>
 80014f8:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8001518 <BMS_Service_ReadMeasurements+0x1d4>
 80014fc:	ed97 0a04 	vldr	s0, [r7, #16]
 8001500:	4806      	ldr	r0, [pc, #24]	@ (800151c <BMS_Service_ReadMeasurements+0x1d8>)
 8001502:	f7ff fd8d 	bl	8001020 <BMS_CheckSanity>
}
 8001506:	bf00      	nop
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000590 	.word	0x20000590
 8001514:	42aa0000 	.word	0x42aa0000
 8001518:	c2200000 	.word	0xc2200000
 800151c:	0800e248 	.word	0x0800e248
 8001520:	20000290 	.word	0x20000290
 8001524:	200002e4 	.word	0x200002e4
 8001528:	0800e254 	.word	0x0800e254
 800152c:	0800e260 	.word	0x0800e260
 8001530:	200004e8 	.word	0x200004e8
 8001534:	447a0000 	.word	0x447a0000
 8001538:	2000053c 	.word	0x2000053c
 800153c:	4089999a 	.word	0x4089999a
 8001540:	0800e26c 	.word	0x0800e26c
 8001544:	0800e278 	.word	0x0800e278
 8001548:	0800e284 	.word	0x0800e284
 800154c:	0800e290 	.word	0x0800e290

08001550 <BMS_Service_ProcessData>:
// Output:
//   - None (void), updates telemetry with SOC, SOH, and alerts
// Significance:
//   - Calculates SOC and SOH, updates alerts, and manages cell balancing, ensuring
//     the BMS tracks battery state and safety.
void BMS_Service_ProcessData(void) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
    // Calculate SOC for first BQ76920 (current and voltage in amps and volts)
    float soc1 = SOCPack(&bms_instance1, telemetry.current_ic1 / 1000.0f,
 8001556:	4b90      	ldr	r3, [pc, #576]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 8001558:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800155c:	ee07 3a90 	vmov	s15, r3
 8001560:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001564:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 800179c <BMS_Service_ProcessData+0x24c>
 8001568:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                         telemetry.vpack_ic1 / 1000.0f);
 800156c:	4b8a      	ldr	r3, [pc, #552]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 800156e:	8a1b      	ldrh	r3, [r3, #16]
 8001570:	ee07 3a90 	vmov	s15, r3
    float soc1 = SOCPack(&bms_instance1, telemetry.current_ic1 / 1000.0f,
 8001574:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001578:	ed9f 6a88 	vldr	s12, [pc, #544]	@ 800179c <BMS_Service_ProcessData+0x24c>
 800157c:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001580:	eef0 0a66 	vmov.f32	s1, s13
 8001584:	eeb0 0a47 	vmov.f32	s0, s14
 8001588:	4885      	ldr	r0, [pc, #532]	@ (80017a0 <BMS_Service_ProcessData+0x250>)
 800158a:	f000 fca7 	bl	8001edc <SOCPack>
 800158e:	ed87 0a04 	vstr	s0, [r7, #16]
    // Calculate SOC for second BQ76920
    float soc2 = SOCPack(&bms_instance2, telemetry.current_ic2 / 1000.0f,
 8001592:	4b81      	ldr	r3, [pc, #516]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 8001594:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001598:	ee07 3a90 	vmov	s15, r3
 800159c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a0:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 800179c <BMS_Service_ProcessData+0x24c>
 80015a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                         telemetry.vpack_ic2 / 1000.0f);
 80015a8:	4b7b      	ldr	r3, [pc, #492]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 80015aa:	8a5b      	ldrh	r3, [r3, #18]
 80015ac:	ee07 3a90 	vmov	s15, r3
    float soc2 = SOCPack(&bms_instance2, telemetry.current_ic2 / 1000.0f,
 80015b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015b4:	ed9f 6a79 	vldr	s12, [pc, #484]	@ 800179c <BMS_Service_ProcessData+0x24c>
 80015b8:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80015bc:	eef0 0a66 	vmov.f32	s1, s13
 80015c0:	eeb0 0a47 	vmov.f32	s0, s14
 80015c4:	4877      	ldr	r0, [pc, #476]	@ (80017a4 <BMS_Service_ProcessData+0x254>)
 80015c6:	f000 fc89 	bl	8001edc <SOCPack>
 80015ca:	ed87 0a03 	vstr	s0, [r7, #12]
    // Average the SOC values and clamp between 0% and 100%
    telemetry.soc = fminf(fmaxf((soc1 + soc2) / 2.0f, 0.0f), 100.0f);
 80015ce:	ed97 7a04 	vldr	s14, [r7, #16]
 80015d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80015d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015da:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80015de:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80015e2:	eddf 0a71 	vldr	s1, [pc, #452]	@ 80017a8 <BMS_Service_ProcessData+0x258>
 80015e6:	eeb0 0a47 	vmov.f32	s0, s14
 80015ea:	f00c fda3 	bl	800e134 <fmaxf>
 80015ee:	eef0 7a40 	vmov.f32	s15, s0
 80015f2:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 80017ac <BMS_Service_ProcessData+0x25c>
 80015f6:	eeb0 0a67 	vmov.f32	s0, s15
 80015fa:	f00c fdb8 	bl	800e16e <fminf>
 80015fe:	eef0 7a40 	vmov.f32	s15, s0
 8001602:	4b65      	ldr	r3, [pc, #404]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 8001604:	edc3 7a06 	vstr	s15, [r3, #24]

    // Calculate SOH for first BQ76920
    float soh1 = SOHPack(&bms_instance1);
 8001608:	4865      	ldr	r0, [pc, #404]	@ (80017a0 <BMS_Service_ProcessData+0x250>)
 800160a:	f000 fd17 	bl	800203c <SOHPack>
 800160e:	ed87 0a02 	vstr	s0, [r7, #8]
    // Calculate SOH for second BQ76920
    float soh2 = SOHPack(&bms_instance2);
 8001612:	4864      	ldr	r0, [pc, #400]	@ (80017a4 <BMS_Service_ProcessData+0x254>)
 8001614:	f000 fd12 	bl	800203c <SOHPack>
 8001618:	ed87 0a01 	vstr	s0, [r7, #4]
    // Average the SOH values
    telemetry.soh = (soh1 + soh2) / 2.0f;
 800161c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001620:	edd7 7a01 	vldr	s15, [r7, #4]
 8001624:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001628:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800162c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001630:	4b59      	ldr	r3, [pc, #356]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 8001632:	edc3 7a07 	vstr	s15, [r3, #28]

    // Update error flags for all 8 bits
    for (int i = 0; i < 8; i++) {
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
 800163a:	e01e      	b.n	800167a <BMS_Service_ProcessData+0x12a>
        // Set flag if either BQ76920 reports an alert
        telemetry.error_flags[i] = getAlert(&bms_instance1, i) || getAlert(&bms_instance2, i);
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	b2db      	uxtb	r3, r3
 8001640:	4619      	mov	r1, r3
 8001642:	4857      	ldr	r0, [pc, #348]	@ (80017a0 <BMS_Service_ProcessData+0x250>)
 8001644:	f000 fe46 	bl	80022d4 <getAlert>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d108      	bne.n	8001660 <BMS_Service_ProcessData+0x110>
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	4619      	mov	r1, r3
 8001654:	4853      	ldr	r0, [pc, #332]	@ (80017a4 <BMS_Service_ProcessData+0x254>)
 8001656:	f000 fe3d 	bl	80022d4 <getAlert>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <BMS_Service_ProcessData+0x114>
 8001660:	2301      	movs	r3, #1
 8001662:	e000      	b.n	8001666 <BMS_Service_ProcessData+0x116>
 8001664:	2300      	movs	r3, #0
 8001666:	b2d9      	uxtb	r1, r3
 8001668:	4a4b      	ldr	r2, [pc, #300]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	4413      	add	r3, r2
 800166e:	3343      	adds	r3, #67	@ 0x43
 8001670:	460a      	mov	r2, r1
 8001672:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	3301      	adds	r3, #1
 8001678:	617b      	str	r3, [r7, #20]
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	2b07      	cmp	r3, #7
 800167e:	dddd      	ble.n	800163c <BMS_Service_ProcessData+0xec>
    }

    // Update specific alerts from SYS_STAT
    telemetry.ovrd_alert_ic1 = getAlert(&bms_instance1, 5); // Overcurrent/short-circuit alert
 8001680:	2105      	movs	r1, #5
 8001682:	4847      	ldr	r0, [pc, #284]	@ (80017a0 <BMS_Service_ProcessData+0x250>)
 8001684:	f000 fe26 	bl	80022d4 <getAlert>
 8001688:	4603      	mov	r3, r0
 800168a:	461a      	mov	r2, r3
 800168c:	4b42      	ldr	r3, [pc, #264]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 800168e:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    telemetry.ovrd_alert_ic2 = getAlert(&bms_instance2, 5);
 8001692:	2105      	movs	r1, #5
 8001694:	4843      	ldr	r0, [pc, #268]	@ (80017a4 <BMS_Service_ProcessData+0x254>)
 8001696:	f000 fe1d 	bl	80022d4 <getAlert>
 800169a:	4603      	mov	r3, r0
 800169c:	461a      	mov	r2, r3
 800169e:	4b3e      	ldr	r3, [pc, #248]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 80016a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    telemetry.device_xready_ic1 = getAlert(&bms_instance1, 6); // Device ready alert
 80016a4:	2106      	movs	r1, #6
 80016a6:	483e      	ldr	r0, [pc, #248]	@ (80017a0 <BMS_Service_ProcessData+0x250>)
 80016a8:	f000 fe14 	bl	80022d4 <getAlert>
 80016ac:	4603      	mov	r3, r0
 80016ae:	461a      	mov	r2, r3
 80016b0:	4b39      	ldr	r3, [pc, #228]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 80016b2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    telemetry.device_xready_ic2 = getAlert(&bms_instance2, 6);
 80016b6:	2106      	movs	r1, #6
 80016b8:	483a      	ldr	r0, [pc, #232]	@ (80017a4 <BMS_Service_ProcessData+0x254>)
 80016ba:	f000 fe0b 	bl	80022d4 <getAlert>
 80016be:	4603      	mov	r3, r0
 80016c0:	461a      	mov	r2, r3
 80016c2:	4b35      	ldr	r3, [pc, #212]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 80016c4:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
    telemetry.load_present_ic1 = getAlert(&bms_instance1, 7); // Load detection alert
 80016c8:	2107      	movs	r1, #7
 80016ca:	4835      	ldr	r0, [pc, #212]	@ (80017a0 <BMS_Service_ProcessData+0x250>)
 80016cc:	f000 fe02 	bl	80022d4 <getAlert>
 80016d0:	4603      	mov	r3, r0
 80016d2:	461a      	mov	r2, r3
 80016d4:	4b30      	ldr	r3, [pc, #192]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 80016d6:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
    telemetry.load_present_ic2 = getAlert(&bms_instance2, 7);
 80016da:	2107      	movs	r1, #7
 80016dc:	4831      	ldr	r0, [pc, #196]	@ (80017a4 <BMS_Service_ProcessData+0x254>)
 80016de:	f000 fdf9 	bl	80022d4 <getAlert>
 80016e2:	4603      	mov	r3, r0
 80016e4:	461a      	mov	r2, r3
 80016e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 80016e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    // Enable cell balancing for first BQ76920 if charging
    EnableBalanceCell(&bms_instance1, telemetry.current_ic1 / 1000.0f);
 80016ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 80016ee:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80016f2:	ee07 3a90 	vmov	s15, r3
 80016f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016fa:	eddf 6a28 	vldr	s13, [pc, #160]	@ 800179c <BMS_Service_ProcessData+0x24c>
 80016fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001702:	eeb0 0a47 	vmov.f32	s0, s14
 8001706:	4826      	ldr	r0, [pc, #152]	@ (80017a0 <BMS_Service_ProcessData+0x250>)
 8001708:	f000 fd6a 	bl	80021e0 <EnableBalanceCell>
    // Enable cell balancing for second BQ76920 if charging
    EnableBalanceCell(&bms_instance2, telemetry.current_ic2 / 1000.0f);
 800170c:	4b22      	ldr	r3, [pc, #136]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 800170e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001712:	ee07 3a90 	vmov	s15, r3
 8001716:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800171a:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800179c <BMS_Service_ProcessData+0x24c>
 800171e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001722:	eeb0 0a47 	vmov.f32	s0, s14
 8001726:	481f      	ldr	r0, [pc, #124]	@ (80017a4 <BMS_Service_ProcessData+0x254>)
 8001728:	f000 fd5a 	bl	80021e0 <EnableBalanceCell>

    // Read balancing status for first BQ76920
    telemetry.balancing_mask_ic1 = justRead1(&bms_instance1);
 800172c:	481c      	ldr	r0, [pc, #112]	@ (80017a0 <BMS_Service_ProcessData+0x250>)
 800172e:	f000 fde1 	bl	80022f4 <justRead1>
 8001732:	4603      	mov	r3, r0
 8001734:	461a      	mov	r2, r3
 8001736:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 8001738:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    // Read balancing status for second BQ76920
    telemetry.balancing_mask_ic2 = justRead1(&bms_instance2);
 800173c:	4819      	ldr	r0, [pc, #100]	@ (80017a4 <BMS_Service_ProcessData+0x254>)
 800173e:	f000 fdd9 	bl	80022f4 <justRead1>
 8001742:	4603      	mov	r3, r0
 8001744:	461a      	mov	r2, r3
 8001746:	4b14      	ldr	r3, [pc, #80]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 8001748:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    // Set balancing active if either chip is balancing
    telemetry.balancing_active = (telemetry.balancing_mask_ic1 ||
 800174c:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 800174e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
                                telemetry.balancing_mask_ic2) ? 1 : 0;
 8001752:	2b00      	cmp	r3, #0
 8001754:	d104      	bne.n	8001760 <BMS_Service_ProcessData+0x210>
 8001756:	4b10      	ldr	r3, [pc, #64]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 8001758:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <BMS_Service_ProcessData+0x214>
 8001760:	2301      	movs	r3, #1
 8001762:	e000      	b.n	8001766 <BMS_Service_ProcessData+0x216>
 8001764:	2300      	movs	r3, #0
    telemetry.balancing_active = (telemetry.balancing_mask_ic1 ||
 8001766:	b2da      	uxtb	r2, r3
 8001768:	4b0b      	ldr	r3, [pc, #44]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 800176a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    // Set charge flag if SOC is low (<20%)
    telemetry.charge_immediately = (telemetry.soc < 20.0f) ? 1 : 0;
 800176e:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 8001770:	edd3 7a06 	vldr	s15, [r3, #24]
 8001774:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001778:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001780:	bf4c      	ite	mi
 8001782:	2301      	movmi	r3, #1
 8001784:	2300      	movpl	r3, #0
 8001786:	b2db      	uxtb	r3, r3
 8001788:	461a      	mov	r2, r3
 800178a:	4b03      	ldr	r3, [pc, #12]	@ (8001798 <BMS_Service_ProcessData+0x248>)
 800178c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8001790:	bf00      	nop
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20000590 	.word	0x20000590
 800179c:	447a0000 	.word	0x447a0000
 80017a0:	200004e8 	.word	0x200004e8
 80017a4:	2000053c 	.word	0x2000053c
 80017a8:	00000000 	.word	0x00000000
 80017ac:	42c80000 	.word	0x42c80000

080017b0 <BMS_Service_UpdateCounters>:
// Output:
//   - None (void), updates telemetry counters
// Significance:
//   - Updates time-based counters (operating, charge, discharge time) and charge cycle count,
//     tracking battery usage for telemetry.
void BMS_Service_UpdateCounters(uint32_t delta_time) {
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
    // Add elapsed time to total operating time
    telemetry.total_operating_time += delta_time;
 80017b8:	4b29      	ldr	r3, [pc, #164]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 80017ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4413      	add	r3, r2
 80017c0:	4a27      	ldr	r2, [pc, #156]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 80017c2:	65d3      	str	r3, [r2, #92]	@ 0x5c

    // If either chip is charging (positive current)
    if (telemetry.current_ic1 > 0 || telemetry.current_ic2 > 0) {
 80017c4:	4b26      	ldr	r3, [pc, #152]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 80017c6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	dc04      	bgt.n	80017d8 <BMS_Service_UpdateCounters+0x28>
 80017ce:	4b24      	ldr	r3, [pc, #144]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 80017d0:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	dd2a      	ble.n	800182e <BMS_Service_UpdateCounters+0x7e>
        // Add elapsed time to total charge time
        telemetry.total_charge_time += delta_time;
 80017d8:	4b21      	ldr	r3, [pc, #132]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 80017da:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	4413      	add	r3, r2
 80017e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 80017e2:	6553      	str	r3, [r2, #84]	@ 0x54
        // If SOC is nearly full (≥99%) and current is low (≤100mA), count a charge cycle
        if (telemetry.soc >= 99.0f &&
 80017e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 80017e6:	edd3 7a06 	vldr	s15, [r3, #24]
 80017ea:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001864 <BMS_Service_UpdateCounters+0xb4>
 80017ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f6:	db2b      	blt.n	8001850 <BMS_Service_UpdateCounters+0xa0>
            (abs(telemetry.current_ic1) <= 100 ||
 80017f8:	4b19      	ldr	r3, [pc, #100]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 80017fa:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	bfb8      	it	lt
 8001802:	425b      	neglt	r3, r3
 8001804:	b29b      	uxth	r3, r3
        if (telemetry.soc >= 99.0f &&
 8001806:	2b64      	cmp	r3, #100	@ 0x64
 8001808:	d908      	bls.n	800181c <BMS_Service_UpdateCounters+0x6c>
            abs(telemetry.current_ic2) <= 100)) {
 800180a:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 800180c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001810:	2b00      	cmp	r3, #0
 8001812:	bfb8      	it	lt
 8001814:	425b      	neglt	r3, r3
 8001816:	b29b      	uxth	r3, r3
            (abs(telemetry.current_ic1) <= 100 ||
 8001818:	2b64      	cmp	r3, #100	@ 0x64
 800181a:	d819      	bhi.n	8001850 <BMS_Service_UpdateCounters+0xa0>
            telemetry.charge_cycle_count++;
 800181c:	4b10      	ldr	r3, [pc, #64]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 800181e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001822:	3301      	adds	r3, #1
 8001824:	b29a      	uxth	r2, r3
 8001826:	4b0e      	ldr	r3, [pc, #56]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 8001828:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
        if (telemetry.soc >= 99.0f &&
 800182c:	e010      	b.n	8001850 <BMS_Service_UpdateCounters+0xa0>
        }
    }
    // If either chip is discharging (negative current)
    else if (telemetry.current_ic1 < 0 || telemetry.current_ic2 < 0) {
 800182e:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 8001830:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001834:	2b00      	cmp	r3, #0
 8001836:	db04      	blt.n	8001842 <BMS_Service_UpdateCounters+0x92>
 8001838:	4b09      	ldr	r3, [pc, #36]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 800183a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800183e:	2b00      	cmp	r3, #0
 8001840:	da07      	bge.n	8001852 <BMS_Service_UpdateCounters+0xa2>
        // Add elapsed time to total discharge time
        telemetry.total_discharge_time += delta_time;
 8001842:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 8001844:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4413      	add	r3, r2
 800184a:	4a05      	ldr	r2, [pc, #20]	@ (8001860 <BMS_Service_UpdateCounters+0xb0>)
 800184c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
}
 800184e:	e000      	b.n	8001852 <BMS_Service_UpdateCounters+0xa2>
        if (telemetry.soc >= 99.0f &&
 8001850:	bf00      	nop
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000590 	.word	0x20000590
 8001864:	42c60000 	.word	0x42c60000

08001868 <BMS_Service_HandleLowPowerCondition>:
// Output:
//   - None (void), updates low_power_mode and may enter SHIP mode
// Significance:
//   - Monitors SOC and enters SHIP mode if critically low (<5%) for 5 minutes,
//     saving battery power in critical conditions.
void BMS_Service_HandleLowPowerCondition(uint8_t *low_power_mode) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
    // If SOC is critically low (<5%)
    if (telemetry.soc < 5.0f) {
 8001870:	4b18      	ldr	r3, [pc, #96]	@ (80018d4 <BMS_Service_HandleLowPowerCondition+0x6c>)
 8001872:	edd3 7a06 	vldr	s15, [r3, #24]
 8001876:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800187a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800187e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001882:	d520      	bpl.n	80018c6 <BMS_Service_HandleLowPowerCondition+0x5e>
        // Add elapsed time (in seconds) to low-power timer
        low_power_timer += (HAL_GetTick() - last_save_time) / 1000;
 8001884:	f001 ffa8 	bl	80037d8 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <BMS_Service_HandleLowPowerCondition+0x70>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	4a12      	ldr	r2, [pc, #72]	@ (80018dc <BMS_Service_HandleLowPowerCondition+0x74>)
 8001892:	fba2 2303 	umull	r2, r3, r2, r3
 8001896:	099a      	lsrs	r2, r3, #6
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <BMS_Service_HandleLowPowerCondition+0x78>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4413      	add	r3, r2
 800189e:	4a10      	ldr	r2, [pc, #64]	@ (80018e0 <BMS_Service_HandleLowPowerCondition+0x78>)
 80018a0:	6013      	str	r3, [r2, #0]
        // If low SOC persists for 5 minutes (300 seconds)
        if (low_power_timer > 300) {
 80018a2:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <BMS_Service_HandleLowPowerCondition+0x78>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80018aa:	d90f      	bls.n	80018cc <BMS_Service_HandleLowPowerCondition+0x64>
            // Enter SHIP mode for first BQ76920
            Enter_SHIP_Mode(&bms_instance1);
 80018ac:	480d      	ldr	r0, [pc, #52]	@ (80018e4 <BMS_Service_HandleLowPowerCondition+0x7c>)
 80018ae:	f7ff fc59 	bl	8001164 <Enter_SHIP_Mode>
            // Enter SHIP mode for second BQ76920
            Enter_SHIP_Mode(&bms_instance2);
 80018b2:	480d      	ldr	r0, [pc, #52]	@ (80018e8 <BMS_Service_HandleLowPowerCondition+0x80>)
 80018b4:	f7ff fc56 	bl	8001164 <Enter_SHIP_Mode>
            // Set low-power mode flag
            *low_power_mode = 1;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	701a      	strb	r2, [r3, #0]
            // Reset the timer
            low_power_timer = 0;
 80018be:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <BMS_Service_HandleLowPowerCondition+0x78>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
        }
    } else {
        // Reset the timer if SOC is above 5%
        low_power_timer = 0;
    }
}
 80018c4:	e002      	b.n	80018cc <BMS_Service_HandleLowPowerCondition+0x64>
        low_power_timer = 0;
 80018c6:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <BMS_Service_HandleLowPowerCondition+0x78>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000590 	.word	0x20000590
 80018d8:	20000218 	.word	0x20000218
 80018dc:	10624dd3 	.word	0x10624dd3
 80018e0:	2000021c 	.word	0x2000021c
 80018e4:	200004e8 	.word	0x200004e8
 80018e8:	2000053c 	.word	0x2000053c

080018ec <BMS_Service_HandleLowPowerMode>:
// Output:
//   - None (void), attempts to wake BQ76920 chips and update mode
// Significance:
//   - Attempts to wake the BQ76920 chips from SHIP mode by toggling boot pins,
//     reinitializing them if responsive.
void BMS_Service_HandleLowPowerMode(uint8_t *low_power_mode) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
    // Wake-up sequence: toggle boot pins (BOOT1_Pin, BOOT2_Pin)
    HAL_GPIO_WritePin(bms_instance1.bootPort, bms_instance1.bootPin, GPIO_PIN_SET); // Set BOOT1 high
 80018f4:	4b33      	ldr	r3, [pc, #204]	@ (80019c4 <BMS_Service_HandleLowPowerMode+0xd8>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	4a32      	ldr	r2, [pc, #200]	@ (80019c4 <BMS_Service_HandleLowPowerMode+0xd8>)
 80018fa:	8911      	ldrh	r1, [r2, #8]
 80018fc:	2201      	movs	r2, #1
 80018fe:	4618      	mov	r0, r3
 8001900:	f004 f934 	bl	8005b6c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(bms_instance2.bootPort, bms_instance2.bootPin, GPIO_PIN_SET); // Set BOOT2 high
 8001904:	4b30      	ldr	r3, [pc, #192]	@ (80019c8 <BMS_Service_HandleLowPowerMode+0xdc>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	4a2f      	ldr	r2, [pc, #188]	@ (80019c8 <BMS_Service_HandleLowPowerMode+0xdc>)
 800190a:	8911      	ldrh	r1, [r2, #8]
 800190c:	2201      	movs	r2, #1
 800190e:	4618      	mov	r0, r3
 8001910:	f004 f92c 	bl	8005b6c <HAL_GPIO_WritePin>
    HAL_Delay(3); // Wait 3ms for chips to respond
 8001914:	2003      	movs	r0, #3
 8001916:	f001 ff6b 	bl	80037f0 <HAL_Delay>
    HAL_GPIO_WritePin(bms_instance1.bootPort, bms_instance1.bootPin, GPIO_PIN_RESET); // Set BOOT1 low
 800191a:	4b2a      	ldr	r3, [pc, #168]	@ (80019c4 <BMS_Service_HandleLowPowerMode+0xd8>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	4a29      	ldr	r2, [pc, #164]	@ (80019c4 <BMS_Service_HandleLowPowerMode+0xd8>)
 8001920:	8911      	ldrh	r1, [r2, #8]
 8001922:	2200      	movs	r2, #0
 8001924:	4618      	mov	r0, r3
 8001926:	f004 f921 	bl	8005b6c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(bms_instance2.bootPort, bms_instance2.bootPin, GPIO_PIN_RESET); // Set BOOT2 low
 800192a:	4b27      	ldr	r3, [pc, #156]	@ (80019c8 <BMS_Service_HandleLowPowerMode+0xdc>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	4a26      	ldr	r2, [pc, #152]	@ (80019c8 <BMS_Service_HandleLowPowerMode+0xdc>)
 8001930:	8911      	ldrh	r1, [r2, #8]
 8001932:	2200      	movs	r2, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f004 f919 	bl	8005b6c <HAL_GPIO_WritePin>
    HAL_Delay(10); // Wait 10ms for stabilization
 800193a:	200a      	movs	r0, #10
 800193c:	f001 ff58 	bl	80037f0 <HAL_Delay>

    // Check if BQ76920 chips are responsive
    telemetry.i2c_comm_error_ic1 = (HAL_I2C_IsDeviceReady(&hi2c1, BQ76920_ADDRESS, 2, HAL_MAX_DELAY) != HAL_OK);
 8001940:	f04f 33ff 	mov.w	r3, #4294967295
 8001944:	2202      	movs	r2, #2
 8001946:	2130      	movs	r1, #48	@ 0x30
 8001948:	4820      	ldr	r0, [pc, #128]	@ (80019cc <BMS_Service_HandleLowPowerMode+0xe0>)
 800194a:	f004 fbd1 	bl	80060f0 <HAL_I2C_IsDeviceReady>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	bf14      	ite	ne
 8001954:	2301      	movne	r3, #1
 8001956:	2300      	moveq	r3, #0
 8001958:	b2db      	uxtb	r3, r3
 800195a:	461a      	mov	r2, r3
 800195c:	4b1c      	ldr	r3, [pc, #112]	@ (80019d0 <BMS_Service_HandleLowPowerMode+0xe4>)
 800195e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    telemetry.i2c_comm_error_ic2 = (HAL_I2C_IsDeviceReady(&hi2c2, BQ76920_ADDRESS, 2, HAL_MAX_DELAY) != HAL_OK);
 8001962:	f04f 33ff 	mov.w	r3, #4294967295
 8001966:	2202      	movs	r2, #2
 8001968:	2130      	movs	r1, #48	@ 0x30
 800196a:	481a      	ldr	r0, [pc, #104]	@ (80019d4 <BMS_Service_HandleLowPowerMode+0xe8>)
 800196c:	f004 fbc0 	bl	80060f0 <HAL_I2C_IsDeviceReady>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	bf14      	ite	ne
 8001976:	2301      	movne	r3, #1
 8001978:	2300      	moveq	r3, #0
 800197a:	b2db      	uxtb	r3, r3
 800197c:	461a      	mov	r2, r3
 800197e:	4b14      	ldr	r3, [pc, #80]	@ (80019d0 <BMS_Service_HandleLowPowerMode+0xe4>)
 8001980:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

    // If no I2C errors, reinitialize chips
    if (!(telemetry.i2c_comm_error_ic1 || telemetry.i2c_comm_error_ic2)) {
 8001984:	4b12      	ldr	r3, [pc, #72]	@ (80019d0 <BMS_Service_HandleLowPowerMode+0xe4>)
 8001986:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800198a:	2b00      	cmp	r3, #0
 800198c:	d116      	bne.n	80019bc <BMS_Service_HandleLowPowerMode+0xd0>
 800198e:	4b10      	ldr	r3, [pc, #64]	@ (80019d0 <BMS_Service_HandleLowPowerMode+0xe4>)
 8001990:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8001994:	2b00      	cmp	r3, #0
 8001996:	d111      	bne.n	80019bc <BMS_Service_HandleLowPowerMode+0xd0>
        // Clear low-power mode flag
        *low_power_mode = 0;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	701a      	strb	r2, [r3, #0]
        // Set BMS online
        telemetry.bms_online = 1;
 800199e:	4b0c      	ldr	r3, [pc, #48]	@ (80019d0 <BMS_Service_HandleLowPowerMode+0xe4>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        // Reinitialize first BQ76920
        BQ76920_Initialise(&bms_instance1, &hi2c1);
 80019a6:	4909      	ldr	r1, [pc, #36]	@ (80019cc <BMS_Service_HandleLowPowerMode+0xe0>)
 80019a8:	4806      	ldr	r0, [pc, #24]	@ (80019c4 <BMS_Service_HandleLowPowerMode+0xd8>)
 80019aa:	f000 f889 	bl	8001ac0 <BQ76920_Initialise>
        // Reinitialize second BQ76920
        BQ76920_Initialise(&bms_instance2, &hi2c2);
 80019ae:	4909      	ldr	r1, [pc, #36]	@ (80019d4 <BMS_Service_HandleLowPowerMode+0xe8>)
 80019b0:	4805      	ldr	r0, [pc, #20]	@ (80019c8 <BMS_Service_HandleLowPowerMode+0xdc>)
 80019b2:	f000 f885 	bl	8001ac0 <BQ76920_Initialise>
        // Wait 250ms for stabilization
        HAL_Delay(250);
 80019b6:	20fa      	movs	r0, #250	@ 0xfa
 80019b8:	f001 ff1a 	bl	80037f0 <HAL_Delay>
    }
}
 80019bc:	bf00      	nop
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	200004e8 	.word	0x200004e8
 80019c8:	2000053c 	.word	0x2000053c
 80019cc:	20000290 	.word	0x20000290
 80019d0:	20000590 	.word	0x20000590
 80019d4:	200002e4 	.word	0x200002e4

080019d8 <BMS_Service_HandleFlashStorage>:
// Output:
//   - None (void), saves telemetry to flash if needed
// Significance:
//   - Saves telemetry to flash when SOC changes significantly (>1%) or every 5 minutes,
//     ensuring persistent data storage.
void BMS_Service_HandleFlashStorage(void) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
    // Get the current system tick (milliseconds)
    uint32_t current_time = HAL_GetTick();
 80019de:	f001 fefb 	bl	80037d8 <HAL_GetTick>
 80019e2:	6078      	str	r0, [r7, #4]

    // If SOC has changed by more than 1%
    if (fabs(telemetry.soc - last_soc) > 1.0f) {
 80019e4:	4b15      	ldr	r3, [pc, #84]	@ (8001a3c <BMS_Service_HandleFlashStorage+0x64>)
 80019e6:	ed93 7a06 	vldr	s14, [r3, #24]
 80019ea:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <BMS_Service_HandleFlashStorage+0x68>)
 80019ec:	edd3 7a00 	vldr	s15, [r3]
 80019f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f4:	eef0 7ae7 	vabs.f32	s15, s15
 80019f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80019fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a04:	dd09      	ble.n	8001a1a <BMS_Service_HandleFlashStorage+0x42>
        // Save telemetry to flash
        Flash_WriteTelemetry();
 8001a06:	f000 fe45 	bl	8002694 <Flash_WriteTelemetry>
        // Update last SOC value
        last_soc = telemetry.soc;
 8001a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a3c <BMS_Service_HandleFlashStorage+0x64>)
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	4a0c      	ldr	r2, [pc, #48]	@ (8001a40 <BMS_Service_HandleFlashStorage+0x68>)
 8001a10:	6013      	str	r3, [r2, #0]
        // Update last save time
        last_save_time = current_time;
 8001a12:	4a0c      	ldr	r2, [pc, #48]	@ (8001a44 <BMS_Service_HandleFlashStorage+0x6c>)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6013      	str	r3, [r2, #0]
        // Save telemetry to flash
        Flash_WriteTelemetry();
        // Update last save time
        last_save_time = current_time;
    }
}
 8001a18:	e00b      	b.n	8001a32 <BMS_Service_HandleFlashStorage+0x5a>
    else if (current_time - last_save_time > 300000) {
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a44 <BMS_Service_HandleFlashStorage+0x6c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	4a09      	ldr	r2, [pc, #36]	@ (8001a48 <BMS_Service_HandleFlashStorage+0x70>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d904      	bls.n	8001a32 <BMS_Service_HandleFlashStorage+0x5a>
        Flash_WriteTelemetry();
 8001a28:	f000 fe34 	bl	8002694 <Flash_WriteTelemetry>
        last_save_time = current_time;
 8001a2c:	4a05      	ldr	r2, [pc, #20]	@ (8001a44 <BMS_Service_HandleFlashStorage+0x6c>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6013      	str	r3, [r2, #0]
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000590 	.word	0x20000590
 8001a40:	20000214 	.word	0x20000214
 8001a44:	20000218 	.word	0x20000218
 8001a48:	000493e0 	.word	0x000493e0

08001a4c <calculateCRC>:
//   - Returns a uint8_t, the calculated 8-bit CRC value
// Significance:
//   - This function calculates a Cyclic Redundancy Check (CRC-8) to ensure data sent to or received
//     from the BQ76920 chip over I2C is correct. It’s like a digital fingerprint to detect errors
//     (datasheet Section 8.5.23, page 33).
static uint8_t calculateCRC(uint8_t *data, uint8_t length) {
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	460b      	mov	r3, r1
 8001a56:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0x00; // Initialize CRC to 0 (starting value for CRC calculation)
 8001a58:	2300      	movs	r3, #0
 8001a5a:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < length; i++) { // Loop through each byte in the data array
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	73bb      	strb	r3, [r7, #14]
 8001a60:	e023      	b.n	8001aaa <calculateCRC+0x5e>
        crc ^= data[i]; // XOR (combine) the current byte with the CRC value
 8001a62:	7bbb      	ldrb	r3, [r7, #14]
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	4413      	add	r3, r2
 8001a68:	781a      	ldrb	r2, [r3, #0]
 8001a6a:	7bfb      	ldrb	r3, [r7, #15]
 8001a6c:	4053      	eors	r3, r2
 8001a6e:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) { // Process each bit in the byte (8 bits)
 8001a70:	2300      	movs	r3, #0
 8001a72:	737b      	strb	r3, [r7, #13]
 8001a74:	e013      	b.n	8001a9e <calculateCRC+0x52>
            // Check if the most significant bit (MSB) of crc is 1
            // If yes, shift left and XOR with CRC8_POLYNOMIAL (0x07, defined in BQ76920.h)
            // If no, just shift left
            crc = (crc & 0x80) ? (crc << 1) ^ CRC8_POLYNOMIAL : (crc << 1);
 8001a76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	da08      	bge.n	8001a90 <calculateCRC+0x44>
 8001a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	b25b      	sxtb	r3, r3
 8001a86:	f083 0307 	eor.w	r3, r3, #7
 8001a8a:	b25b      	sxtb	r3, r3
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	e002      	b.n	8001a96 <calculateCRC+0x4a>
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) { // Process each bit in the byte (8 bits)
 8001a98:	7b7b      	ldrb	r3, [r7, #13]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	737b      	strb	r3, [r7, #13]
 8001a9e:	7b7b      	ldrb	r3, [r7, #13]
 8001aa0:	2b07      	cmp	r3, #7
 8001aa2:	d9e8      	bls.n	8001a76 <calculateCRC+0x2a>
    for (uint8_t i = 0; i < length; i++) { // Loop through each byte in the data array
 8001aa4:	7bbb      	ldrb	r3, [r7, #14]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	73bb      	strb	r3, [r7, #14]
 8001aaa:	7bba      	ldrb	r2, [r7, #14]
 8001aac:	78fb      	ldrb	r3, [r7, #3]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d3d7      	bcc.n	8001a62 <calculateCRC+0x16>
        }
    }
    return crc; // Return the final CRC value
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3714      	adds	r7, #20
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <BQ76920_Initialise>:
//   - None (void), but it configures the BQ76920 chip
// Significance:
//   - This function sets up the BQ76920 chip by configuring its registers for voltage, current,
//     and protection settings. It’s called at startup to prepare the chip for monitoring the
//     battery pack (datasheet Section 8.3, page 20).
void BQ76920_Initialise(BQ76920_t *BMS, I2C_HandleTypeDef *i2cHandle) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
    BMS->i2cHandle = i2cHandle; // Store the I2C handle in the BMS structure for communication
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	601a      	str	r2, [r3, #0]
    BMS->SOH = 100.0f; // Set State of Health to 100% (perfect battery health at startup)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a7d      	ldr	r2, [pc, #500]	@ (8001cc8 <BQ76920_Initialise+0x208>)
 8001ad4:	641a      	str	r2, [r3, #64]	@ 0x40
    BMS->wattUsage = 0; // Set total energy usage to 0 (tracks power in watt-seconds)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	61da      	str	r2, [r3, #28]
    BMS->currentUsage = 0; // Set total current usage to 0 (tracks current in ampere-seconds)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	619a      	str	r2, [r3, #24]

    uint8_t val; // Declare a variable to hold values we’ll write to chip registers
    val = 0xff; // Set value to 0xFF (all bits 1) to clear all status flags
 8001ae2:	23ff      	movs	r3, #255	@ 0xff
 8001ae4:	75fb      	strb	r3, [r7, #23]
    BQ76920_WriteRegister(BMS, SYS_STAT, &val, NULL); // Write to SYS_STAT (address 0x00) to clear status
 8001ae6:	f107 0217 	add.w	r2, r7, #23
 8001aea:	2300      	movs	r3, #0
 8001aec:	2100      	movs	r1, #0
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f000 fc42 	bl	8002378 <BQ76920_WriteRegister>

    val = 0x19; // Set value 0x19 for Coulomb Counter configuration (recommended, datasheet Section 8.5.7)
 8001af4:	2319      	movs	r3, #25
 8001af6:	75fb      	strb	r3, [r7, #23]
    BQ76920_WriteRegister(BMS, CC_CFG, &val, NULL); // Write to CC_CFG (address 0x0B)
 8001af8:	f107 0217 	add.w	r2, r7, #23
 8001afc:	2300      	movs	r3, #0
 8001afe:	210b      	movs	r1, #11
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f000 fc39 	bl	8002378 <BQ76920_WriteRegister>

    val = (1 << 4) | (1 << 1); // Set bit 4 (ADC_EN=1) and bit 1 (CC_EN=1) to enable ADC and Coulomb Counter
 8001b06:	2312      	movs	r3, #18
 8001b08:	75fb      	strb	r3, [r7, #23]
    BQ76920_WriteRegister(BMS, SYS_CTRL1, &val, NULL); // Write to SYS_CTRL1 (address 0x04, datasheet Section 8.5.3)
 8001b0a:	f107 0217 	add.w	r2, r7, #23
 8001b0e:	2300      	movs	r3, #0
 8001b10:	2104      	movs	r1, #4
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 fc30 	bl	8002378 <BQ76920_WriteRegister>

    val = (1 << 6); // Set bit 6 to enable continuous ADC operation
 8001b18:	2340      	movs	r3, #64	@ 0x40
 8001b1a:	75fb      	strb	r3, [r7, #23]
    BQ76920_WriteRegister(BMS, SYS_CTRL2, &val, NULL); // Write to SYS_CTRL2 (address 0x05, datasheet Section 8.5.4)
 8001b1c:	f107 0217 	add.w	r2, r7, #23
 8001b20:	2300      	movs	r3, #0
 8001b22:	2105      	movs	r1, #5
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f000 fc27 	bl	8002378 <BQ76920_WriteRegister>

    uint8_t adc_gain1, adc_gain2; // Variables to store ADC gain values from registers
    BQ76920_ReadRegister(BMS, ADCGAIN1, &adc_gain1, NULL); // Read ADCGAIN1 (address 0x50, datasheet Section 8.5.13)
 8001b2a:	f107 0216 	add.w	r2, r7, #22
 8001b2e:	2300      	movs	r3, #0
 8001b30:	2150      	movs	r1, #80	@ 0x50
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 fbee 	bl	8002314 <BQ76920_ReadRegister>
    BQ76920_ReadRegister(BMS, ADCGAIN2, &adc_gain2, NULL); // Read ADCGAIN2 (address 0x59)
 8001b38:	f107 0215 	add.w	r2, r7, #21
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	2159      	movs	r1, #89	@ 0x59
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 fbe7 	bl	8002314 <BQ76920_ReadRegister>
    // Combine bits 7:5 from ADCGAIN2 and bits 3:2 from ADCGAIN1 to get 5-bit gain value
    // Datasheet Section 10.3.2.3.1 (page 28) explains this
    uint16_t gain_bits = ((adc_gain2 & 0xE0) >> 5) | ((adc_gain1 & 0x0C) << 1);
 8001b46:	7d7b      	ldrb	r3, [r7, #21]
 8001b48:	095b      	lsrs	r3, r3, #5
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	b21a      	sxth	r2, r3
 8001b4e:	7dbb      	ldrb	r3, [r7, #22]
 8001b50:	b21b      	sxth	r3, r3
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	b21b      	sxth	r3, r3
 8001b56:	f003 0318 	and.w	r3, r3, #24
 8001b5a:	b21b      	sxth	r3, r3
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	b21b      	sxth	r3, r3
 8001b60:	83fb      	strh	r3, [r7, #30]
    BMS->GAIN = gain_bits + 365; // Add base gain of 365 µV/LSB to get total gain (in µV/LSB)
 8001b62:	8bfb      	ldrh	r3, [r7, #30]
 8001b64:	f203 136d 	addw	r3, r3, #365	@ 0x16d
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	819a      	strh	r2, [r3, #12]

    uint8_t offset_raw; // Variable to store raw ADC offset value
    BQ76920_ReadRegister(BMS, ADCOFFSET, &offset_raw, NULL); // Read ADCOFFSET (address 0x51, datasheet Section 8.5.14)
 8001b6e:	f107 0214 	add.w	r2, r7, #20
 8001b72:	2300      	movs	r3, #0
 8001b74:	2151      	movs	r1, #81	@ 0x51
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 fbcc 	bl	8002314 <BQ76920_ReadRegister>
    BMS->OFFSET = (int8_t)offset_raw; // Convert to signed 8-bit value (2’s complement, in mV)
 8001b7c:	7d3b      	ldrb	r3, [r7, #20]
 8001b7e:	b25a      	sxtb	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	729a      	strb	r2, [r3, #10]

    uint8_t PROTECT1_VAL; // Variable to hold protection settings for short-circuit detection
    BQ76920_ReadRegister(BMS, PROTECT1, &PROTECT1_VAL, NULL); // Read PROTECT1 (address 0x06, datasheet Section 8.5.5)
 8001b84:	f107 0213 	add.w	r2, r7, #19
 8001b88:	2300      	movs	r3, #0
 8001b8a:	2106      	movs	r1, #6
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f000 fbc1 	bl	8002314 <BQ76920_ReadRegister>
    // Set short-circuit delay (100µs) and threshold (89mV) using predefined values
    PROTECT1_VAL |= (SDC_100us_delay << 3) | SCD_Threshold_89mV;
 8001b92:	7cfb      	ldrb	r3, [r7, #19]
 8001b94:	f043 030a 	orr.w	r3, r3, #10
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	74fb      	strb	r3, [r7, #19]
    BQ76920_WriteRegister(BMS, PROTECT1, &PROTECT1_VAL, NULL); // Write updated PROTECT1 settings
 8001b9c:	f107 0213 	add.w	r2, r7, #19
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	2106      	movs	r1, #6
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f000 fbe7 	bl	8002378 <BQ76920_WriteRegister>

    uint8_t PROTECT2_VAL; // Variable for overcurrent protection settings
    BQ76920_ReadRegister(BMS, PROTECT2, &PROTECT2_VAL, NULL); // Read PROTECT2 (address 0x07, datasheet Section 8.5.6)
 8001baa:	f107 0212 	add.w	r2, r7, #18
 8001bae:	2300      	movs	r3, #0
 8001bb0:	2107      	movs	r1, #7
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f000 fbae 	bl	8002314 <BQ76920_ReadRegister>
    // Set overcurrent delay (160ms) and threshold (17mV)
    PROTECT2_VAL |= (ODC_160ms_delay << 5) | OCD_Threshold_17mV;
 8001bb8:	7cbb      	ldrb	r3, [r7, #18]
 8001bba:	f063 037c 	orn	r3, r3, #124	@ 0x7c
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	74bb      	strb	r3, [r7, #18]
    BQ76920_WriteRegister(BMS, PROTECT2, &PROTECT2_VAL, NULL); // Write updated PROTECT2 settings
 8001bc2:	f107 0212 	add.w	r2, r7, #18
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	2107      	movs	r1, #7
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 fbd4 	bl	8002378 <BQ76920_WriteRegister>

    uint8_t PROTECT3_VAL; // Variable for voltage protection delays
    BQ76920_ReadRegister(BMS, PROTECT3, &PROTECT3_VAL, NULL); // Read PROTECT3 (address 0x08, datasheet Section 8.5.8)
 8001bd0:	f107 0211 	add.w	r2, r7, #17
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	2108      	movs	r1, #8
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f000 fb9b 	bl	8002314 <BQ76920_ReadRegister>
    // Set undervoltage delay (4s) and overvoltage delay (2s)
    PROTECT3_VAL |= (UV_Delay_4s << 6) | (OV_Delay_2s << 4);
 8001bde:	7c7b      	ldrb	r3, [r7, #17]
 8001be0:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	747b      	strb	r3, [r7, #17]
    BQ76920_WriteRegister(BMS, PROTECT3, &PROTECT3_VAL, NULL); // Write updated PROTECT3 settings
 8001be8:	f107 0211 	add.w	r2, r7, #17
 8001bec:	2300      	movs	r3, #0
 8001bee:	2108      	movs	r1, #8
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 fbc1 	bl	8002378 <BQ76920_WriteRegister>

    uint16_t OV = grossOV * 1000; // Convert overvoltage threshold (grossOV, 4.18V) to millivolts
 8001bf6:	f241 0354 	movw	r3, #4180	@ 0x1054
 8001bfa:	83bb      	strh	r3, [r7, #28]
    // Calculate OV_TRIP value: (V_threshold - OFFSET) / (GAIN / 1000)
    uint16_t temp = (uint16_t)((float)(OV - BMS->OFFSET) / ((float)(BMS->GAIN) / 1000));
 8001bfc:	8bbb      	ldrh	r3, [r7, #28]
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	f992 200a 	ldrsb.w	r2, [r2, #10]
 8001c04:	1a9b      	subs	r3, r3, r2
 8001c06:	ee07 3a90 	vmov	s15, r3
 8001c0a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	899b      	ldrh	r3, [r3, #12]
 8001c12:	ee07 3a90 	vmov	s15, r3
 8001c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c1a:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 8001ccc <BQ76920_Initialise+0x20c>
 8001c1e:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8001c22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c2a:	ee17 3a90 	vmov	r3, s15
 8001c2e:	837b      	strh	r3, [r7, #26]
    temp = (temp & 0x0FF0) >> 4; // Keep bits 11:4 for 8-bit OV_TRIP register (datasheet Section 8.5.9)
 8001c30:	8b7b      	ldrh	r3, [r7, #26]
 8001c32:	111b      	asrs	r3, r3, #4
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	837b      	strh	r3, [r7, #26]
    uint8_t OV_TRIP_VAL = temp & 0xFF; // Extract lower 8 bits
 8001c3a:	8b7b      	ldrh	r3, [r7, #26]
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	743b      	strb	r3, [r7, #16]
    BQ76920_WriteRegister(BMS, OV_TRIP, &OV_TRIP_VAL, NULL); // Write to OV_TRIP (address 0x09)
 8001c40:	f107 0210 	add.w	r2, r7, #16
 8001c44:	2300      	movs	r3, #0
 8001c46:	2109      	movs	r1, #9
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 fb95 	bl	8002378 <BQ76920_WriteRegister>

    uint16_t UV = grossUV * 1000; // Convert undervoltage threshold (grossUV, 2.7V) to millivolts
 8001c4e:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8001c52:	833b      	strh	r3, [r7, #24]
    // Calculate UV_TRIP value: (V_threshold - OFFSET) / (GAIN / 1000)
    temp = (uint16_t)((float)(UV - BMS->OFFSET) / ((float)(BMS->GAIN) / 1000));
 8001c54:	8b3b      	ldrh	r3, [r7, #24]
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	f992 200a 	ldrsb.w	r2, [r2, #10]
 8001c5c:	1a9b      	subs	r3, r3, r2
 8001c5e:	ee07 3a90 	vmov	s15, r3
 8001c62:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	899b      	ldrh	r3, [r3, #12]
 8001c6a:	ee07 3a90 	vmov	s15, r3
 8001c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c72:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8001ccc <BQ76920_Initialise+0x20c>
 8001c76:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8001c7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c82:	ee17 3a90 	vmov	r3, s15
 8001c86:	837b      	strh	r3, [r7, #26]
    temp = (temp & 0x0FF0) >> 4; // Keep bits 11:4 for 8-bit UV_TRIP register (datasheet Section 8.5.10)
 8001c88:	8b7b      	ldrh	r3, [r7, #26]
 8001c8a:	111b      	asrs	r3, r3, #4
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	837b      	strh	r3, [r7, #26]
    uint8_t UV_TRIP_VAL = temp & 0xFF; // Extract lower 8 bits
 8001c92:	8b7b      	ldrh	r3, [r7, #26]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	73fb      	strb	r3, [r7, #15]
    BQ76920_WriteRegister(BMS, UV_TRIP, &UV_TRIP_VAL, NULL); // Write to UV_TRIP (address 0x0A)
 8001c98:	f107 020f 	add.w	r2, r7, #15
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	210a      	movs	r1, #10
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f000 fb69 	bl	8002378 <BQ76920_WriteRegister>

    BMS->SOH = 45.0f; // Set State of Health to 45% (temporary value for initialization)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a09      	ldr	r2, [pc, #36]	@ (8001cd0 <BQ76920_Initialise+0x210>)
 8001caa:	641a      	str	r2, [r3, #64]	@ 0x40
    BMS->SOHEnergy = 45.0f; // Set energy-based SOH to 45%
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a08      	ldr	r2, [pc, #32]	@ (8001cd0 <BQ76920_Initialise+0x210>)
 8001cb0:	649a      	str	r2, [r3, #72]	@ 0x48
    BMS->SOHCapacity = 45.0f; // Set capacity-based SOH to 45%
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a06      	ldr	r2, [pc, #24]	@ (8001cd0 <BQ76920_Initialise+0x210>)
 8001cb6:	64da      	str	r2, [r3, #76]	@ 0x4c
    BMS->SOHOCV = 45.0f; // Set open-circuit voltage-based SOH to 45%
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a05      	ldr	r2, [pc, #20]	@ (8001cd0 <BQ76920_Initialise+0x210>)
 8001cbc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001cbe:	bf00      	nop
 8001cc0:	3720      	adds	r7, #32
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	42c80000 	.word	0x42c80000
 8001ccc:	447a0000 	.word	0x447a0000
 8001cd0:	42340000 	.word	0x42340000

08001cd4 <getCellVoltage>:
// Output:
//   - Returns a float, the voltage of the specified cell in volts
// Significance:
//   - Reads the voltage of a specific battery cell, critical for monitoring battery health
//     and balancing cells (datasheet Section 8.5.15, page 29).
float getCellVoltage(BQ76920_t *BMS, int cell) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b088      	sub	sp, #32
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
    // Check if the cell number is valid (VC1 to VC5, but VC4 is tied to VC3)
    if (cell < VC1 || cell > VC5 || cell == VC4) {
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	2b0b      	cmp	r3, #11
 8001ce2:	dd05      	ble.n	8001cf0 <getCellVoltage+0x1c>
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	2b14      	cmp	r3, #20
 8001ce8:	dc02      	bgt.n	8001cf0 <getCellVoltage+0x1c>
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	2b10      	cmp	r3, #16
 8001cee:	d108      	bne.n	8001d02 <getCellVoltage+0x2e>
        if (cell == VC4) return BMS->Vcell[2]; // VC4 shares voltage with VC3 (index 2, datasheet page 21)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	2b10      	cmp	r3, #16
 8001cf4:	d102      	bne.n	8001cfc <getCellVoltage+0x28>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cfa:	e092      	b.n	8001e22 <getCellVoltage+0x14e>
        return 0.0f; // Return 0 for invalid cell numbers
 8001cfc:	f04f 0300 	mov.w	r3, #0
 8001d00:	e08f      	b.n	8001e22 <getCellVoltage+0x14e>
    }

    uint8_t data[2]; // Array to hold high and low bytes of voltage data
    BQ76920_ReadRegister(BMS, cell, &data[0], NULL); // Read high byte (e.g., VC1_HI at 0x0C)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	b2d9      	uxtb	r1, r3
 8001d06:	f107 020c 	add.w	r2, r7, #12
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 fb01 	bl	8002314 <BQ76920_ReadRegister>
    BQ76920_ReadRegister(BMS, cell + 1, &data[1], NULL); // Read low byte (e.g., VC1_LO at 0x0D)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	3301      	adds	r3, #1
 8001d18:	b2d9      	uxtb	r1, r3
 8001d1a:	f107 030c 	add.w	r3, r7, #12
 8001d1e:	1c5a      	adds	r2, r3, #1
 8001d20:	2300      	movs	r3, #0
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 faf6 	bl	8002314 <BQ76920_ReadRegister>
    // Combine high and low bytes into a 14-bit raw ADC value (datasheet Section 8.5.15)
    uint16_t raw = (((data[0] & 0x3f) << 8)) | data[1]; // Mask high byte to 6 bits, shift, and combine
 8001d28:	7b3b      	ldrb	r3, [r7, #12]
 8001d2a:	b21b      	sxth	r3, r3
 8001d2c:	021b      	lsls	r3, r3, #8
 8001d2e:	b21b      	sxth	r3, r3
 8001d30:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8001d34:	b21a      	sxth	r2, r3
 8001d36:	7b7b      	ldrb	r3, [r7, #13]
 8001d38:	b21b      	sxth	r3, r3
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	82fb      	strh	r3, [r7, #22]
    // Convert raw ADC value to voltage using gain and offset
    // Use int32_t to avoid truncation (per your request)
    int32_t temp = 4 * (int32_t)BMS->GAIN * raw + 4 * (int32_t)BMS->OFFSET * 1000; // GAIN in µV/LSB, OFFSET in mV
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	899b      	ldrh	r3, [r3, #12]
 8001d44:	461a      	mov	r2, r3
 8001d46:	8afb      	ldrh	r3, [r7, #22]
 8001d48:	fb03 f202 	mul.w	r2, r3, r2
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001d52:	4619      	mov	r1, r3
 8001d54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d58:	fb01 f303 	mul.w	r3, r1, r3
 8001d5c:	4413      	add	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	613b      	str	r3, [r7, #16]
    float voltage = (float)temp / 1000000.0f; // Convert from microvolts to volts
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	ee07 3a90 	vmov	s15, r3
 8001d68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d6c:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8001e30 <getCellVoltage+0x15c>
 8001d70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d74:	edc7 7a07 	vstr	s15, [r7, #28]

    // Check if voltage is valid (2.5V to 4.5V, defined in BQ76920.h)
    if (!IS_VALID_VOLTAGE(voltage)) {
 8001d78:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d7c:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001d80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d88:	bfac      	ite	ge
 8001d8a:	2301      	movge	r3, #1
 8001d8c:	2300      	movlt	r3, #0
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	f083 0301 	eor.w	r3, r3, #1
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d110      	bne.n	8001dbc <getCellVoltage+0xe8>
 8001d9a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d9e:	eeb1 7a02 	vmov.f32	s14, #18	@ 0x40900000  4.5
 8001da2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001daa:	bf94      	ite	ls
 8001dac:	2301      	movls	r3, #1
 8001dae:	2300      	movhi	r3, #0
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	f083 0301 	eor.w	r3, r3, #1
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d002      	beq.n	8001dc2 <getCellVoltage+0xee>
        voltage = 0.0f; // Set to 0 if voltage is out of range
 8001dbc:	f04f 0300 	mov.w	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    }

    // Map cell number to array index for storage
    int index;
    switch (cell) {
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	3b0c      	subs	r3, #12
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d820      	bhi.n	8001e0c <getCellVoltage+0x138>
 8001dca:	a201      	add	r2, pc, #4	@ (adr r2, 8001dd0 <getCellVoltage+0xfc>)
 8001dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd0:	08001df5 	.word	0x08001df5
 8001dd4:	08001e0d 	.word	0x08001e0d
 8001dd8:	08001dfb 	.word	0x08001dfb
 8001ddc:	08001e0d 	.word	0x08001e0d
 8001de0:	08001e01 	.word	0x08001e01
 8001de4:	08001e0d 	.word	0x08001e0d
 8001de8:	08001e0d 	.word	0x08001e0d
 8001dec:	08001e0d 	.word	0x08001e0d
 8001df0:	08001e07 	.word	0x08001e07
        case VC1: index = 0; break; // VC1 maps to Vcell[0]
 8001df4:	2300      	movs	r3, #0
 8001df6:	61bb      	str	r3, [r7, #24]
 8001df8:	e00b      	b.n	8001e12 <getCellVoltage+0x13e>
        case VC2: index = 1; break; // VC2 maps to Vcell[1]
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	61bb      	str	r3, [r7, #24]
 8001dfe:	e008      	b.n	8001e12 <getCellVoltage+0x13e>
        case VC3: index = 2; break; // VC3 maps to Vcell[2]
 8001e00:	2302      	movs	r3, #2
 8001e02:	61bb      	str	r3, [r7, #24]
 8001e04:	e005      	b.n	8001e12 <getCellVoltage+0x13e>
        case VC5: index = 3; break; // VC5 maps to Vcell[3]
 8001e06:	2303      	movs	r3, #3
 8001e08:	61bb      	str	r3, [r7, #24]
 8001e0a:	e002      	b.n	8001e12 <getCellVoltage+0x13e>
        default: return 0.0f; // Return 0 for invalid cell
 8001e0c:	f04f 0300 	mov.w	r3, #0
 8001e10:	e007      	b.n	8001e22 <getCellVoltage+0x14e>
    }

    BMS->Vcell[index] = voltage; // Store voltage in BMS structure
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	3308      	adds	r3, #8
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	69fa      	ldr	r2, [r7, #28]
 8001e1e:	601a      	str	r2, [r3, #0]
    return voltage; // Return the calculated voltage
 8001e20:	69fb      	ldr	r3, [r7, #28]
}
 8001e22:	ee07 3a90 	vmov	s15, r3
 8001e26:	eeb0 0a67 	vmov.f32	s0, s15
 8001e2a:	3720      	adds	r7, #32
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	49742400 	.word	0x49742400

08001e34 <getCurrent>:
// Output:
//   - Returns a float, the current flowing through the battery pack in amps
// Significance:
//   - Measures the current using the Coulomb Counter, important for tracking
//     charging/discharging and calculating State of Charge (datasheet Section 8.3.2, page 20).
float getCurrent(BQ76920_t *BMS) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
    uint8_t data[2]; // Array to hold high and low bytes of current data
    BQ76920_ReadRegister(BMS, CC_LO, &data[0], NULL); // Read CC_LO (address 0x33)
 8001e3c:	f107 020c 	add.w	r2, r7, #12
 8001e40:	2300      	movs	r3, #0
 8001e42:	2133      	movs	r1, #51	@ 0x33
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 fa65 	bl	8002314 <BQ76920_ReadRegister>
    BQ76920_ReadRegister(BMS, CC_HI, &data[1], NULL); // Read CC_HI (address 0x32)
 8001e4a:	f107 030c 	add.w	r3, r7, #12
 8001e4e:	1c5a      	adds	r2, r3, #1
 8001e50:	2300      	movs	r3, #0
 8001e52:	2132      	movs	r1, #50	@ 0x32
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f000 fa5d 	bl	8002314 <BQ76920_ReadRegister>
    // Combine high and low bytes into a signed 16-bit raw value
    int16_t raw = (int16_t)((data[1] << 8) | data[0]);
 8001e5a:	7b7b      	ldrb	r3, [r7, #13]
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	021b      	lsls	r3, r3, #8
 8001e60:	b21a      	sxth	r2, r3
 8001e62:	7b3b      	ldrb	r3, [r7, #12]
 8001e64:	b21b      	sxth	r3, r3
 8001e66:	4313      	orrs	r3, r2
 8001e68:	82fb      	strh	r3, [r7, #22]
    // Ignore small noise values (±1 counts are treated as 0)
    if (abs(raw) == 1) raw = 0;
 8001e6a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	bfb8      	it	lt
 8001e72:	425b      	neglt	r3, r3
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d101      	bne.n	8001e7e <getCurrent+0x4a>
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	82fb      	strh	r3, [r7, #22]
    // Convert raw value to current using 8.44 µV/LSB and sense resistor (datasheet Section 8.3.2)
    float current = raw * 8.44f / RSENSE; // RSENSE is in ohms (defined in BQ76920.h)
 8001e7e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001e82:	ee07 3a90 	vmov	s15, r3
 8001e86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e8a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001ed4 <getCurrent+0xa0>
 8001e8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e92:	edc7 7a04 	vstr	s15, [r7, #16]

    // Check if current is valid (±200A, defined in BQ76920.h)
    if (!IS_VALID_CURRENT(current)) {
 8001e96:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e9a:	eef0 7ae7 	vabs.f32	s15, s15
 8001e9e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001ed8 <getCurrent+0xa4>
 8001ea2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eaa:	bf4c      	ite	mi
 8001eac:	2301      	movmi	r3, #1
 8001eae:	2300      	movpl	r3, #0
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	f083 0301 	eor.w	r3, r3, #1
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d002      	beq.n	8001ec2 <getCurrent+0x8e>
        current = 0.0f; // Set to 0 if out of range
 8001ebc:	f04f 0300 	mov.w	r3, #0
 8001ec0:	613b      	str	r3, [r7, #16]
    }

    return current; // Return the calculated current
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	ee07 3a90 	vmov	s15, r3
}
 8001ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	41070a3d 	.word	0x41070a3d
 8001ed8:	43480000 	.word	0x43480000

08001edc <SOCPack>:
// Output:
//   - Returns a float, the State of Charge (SOC) as a percentage
// Significance:
//   - Calculates the battery’s State of Charge by tracking energy and current usage,
//     critical for knowing how much charge remains in the battery (used in BMS_Service.c).
float SOCPack(BQ76920_t *BMS, float PackCurrent, float Vpack) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b08c      	sub	sp, #48	@ 0x30
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	ed87 0a02 	vstr	s0, [r7, #8]
 8001ee8:	edc7 0a01 	vstr	s1, [r7, #4]
    // Calculate total energy capacity (mAh * seconds * cells * voltage * SOH)
    float fullEnergy = grossCapacity * 3600 * 4 * nominalPackV * (BMS->SOH / 100.0f);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001ef2:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8002028 <SOCPack+0x14c>
 8001ef6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001efa:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800202c <SOCPack+0x150>
 8001efe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f02:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    // Calculate total current capacity (mAh * seconds * cells * SOH)
    float fullCurrent = grossCapacity * 3600 * 4 * (BMS->SOH / 100.0f);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001f0c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002028 <SOCPack+0x14c>
 8001f10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f14:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002030 <SOCPack+0x154>
 8001f18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f1c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    // Apply efficiency factor for discharge (negative current)
    if (PackCurrent < 0) PackCurrent *= ROUND_TRIP_EFFICIENCY; // Adjust for efficiency (0.9, defined in BQ76920.h)
 8001f20:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2c:	d507      	bpl.n	8001f3e <SOCPack+0x62>
 8001f2e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f32:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002034 <SOCPack+0x158>
 8001f36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f3a:	edc7 7a02 	vstr	s15, [r7, #8]

    // Update cumulative energy and current usage
    BMS->wattUsage += PackCurrent * Vpack; // Add power (current * voltage) to total
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	ee07 3a90 	vmov	s15, r3
 8001f46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f4a:	edd7 6a02 	vldr	s13, [r7, #8]
 8001f4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f5e:	ee17 2a90 	vmov	r2, s15
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	61da      	str	r2, [r3, #28]
    BMS->currentUsage += PackCurrent; // Add current to total
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	ee07 3a90 	vmov	s15, r3
 8001f6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f72:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f7e:	ee17 2a90 	vmov	r2, s15
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	619a      	str	r2, [r3, #24]

    // Calculate SOC based on energy and current
    BMS->SOCEnergy = (fullEnergy + BMS->wattUsage) * 100.0f / fullEnergy; // Energy-based SOC
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	69db      	ldr	r3, [r3, #28]
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f92:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f9a:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8002028 <SOCPack+0x14c>
 8001f9e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001fa2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001fa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    BMS->SOCCapacity = (fullCurrent + BMS->currentUsage) * 100.0f / fullCurrent; // Current-based SOC
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	ee07 3a90 	vmov	s15, r3
 8001fb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fbc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fc4:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002028 <SOCPack+0x14c>
 8001fc8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001fcc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001fd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

    // Use Kalman filter to combine energy and capacity estimates for accuracy
    KalmanFilter kf; // Declare a Kalman filter structure
    kalman_filter_init(&kf, BMS->SOCEnergy, 1.0f, 0.05f); // Initialize with energy estimate
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 8002038 <SOCPack+0x15c>
 8001fe8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001fec:	eeb0 0a67 	vmov.f32	s0, s15
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f000 fbf1 	bl	80027d8 <kalman_filter_init>
    float fused = kalman_filter_update(&kf, BMS->SOCCapacity, 0.05f); // Update with capacity estimate
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8002038 <SOCPack+0x15c>
 8002004:	eeb0 0a67 	vmov.f32	s0, s15
 8002008:	4618      	mov	r0, r3
 800200a:	f000 fc03 	bl	8002814 <kalman_filter_update>
 800200e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    BMS->SOC = fused; // Store combined SOC value
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002016:	635a      	str	r2, [r3, #52]	@ 0x34
    return fused; // Return SOC as a percentage
 8002018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201a:	ee07 3a90 	vmov	s15, r3
}
 800201e:	eeb0 0a67 	vmov.f32	s0, s15
 8002022:	3730      	adds	r7, #48	@ 0x30
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	42c80000 	.word	0x42c80000
 800202c:	4e214780 	.word	0x4e214780
 8002030:	4c2fc800 	.word	0x4c2fc800
 8002034:	3f666666 	.word	0x3f666666
 8002038:	3d4ccccd 	.word	0x3d4ccccd

0800203c <SOHPack>:
// Output:
//   - Returns a float, the State of Health (SOH) as a percentage
// Significance:
//   - Estimates the battery’s health by comparing current usage to its original capacity,
//     used to assess battery degradation over time (used in BMS_Service.c).
float SOHPack(BQ76920_t *BMS) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b08c      	sub	sp, #48	@ 0x30
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
    // Calculate total energy capacity (mAh * seconds * cells * voltage)
    int32_t fullEnergy = grossCapacity * 3600 * 4 * nominalPackV; // grossCapacity and nominalPackV from BQ76920.h
 8002044:	4b4d      	ldr	r3, [pc, #308]	@ (800217c <SOHPack+0x140>)
 8002046:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Calculate total current capacity (mAh * seconds * cells)
    int32_t fullCurrent = grossCapacity * 3600 * 4;
 8002048:	4b4d      	ldr	r3, [pc, #308]	@ (8002180 <SOHPack+0x144>)
 800204a:	627b      	str	r3, [r7, #36]	@ 0x24
    // Use nominal open-circuit voltage for SOH calculation
    float FullOCV = netOV; // netOV from BQ76920.h
 800204c:	4b4d      	ldr	r3, [pc, #308]	@ (8002184 <SOHPack+0x148>)
 800204e:	623b      	str	r3, [r7, #32]
    // Initialize smallest cell voltage with the first cell
    BMS->smallestV = BMS->Vcell[0];
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a1a      	ldr	r2, [r3, #32]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	645a      	str	r2, [r3, #68]	@ 0x44
    // Find the smallest cell voltage
    for (int i = 1; i < 4; i++) {
 8002058:	2301      	movs	r3, #1
 800205a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800205c:	e019      	b.n	8002092 <SOHPack+0x56>
        if (BMS->Vcell[i] < BMS->smallestV) { // Check if current cell voltage is lower
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002062:	3308      	adds	r3, #8
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4413      	add	r3, r2
 8002068:	ed93 7a00 	vldr	s14, [r3]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002072:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800207a:	d507      	bpl.n	800208c <SOHPack+0x50>
            BMS->smallestV = BMS->Vcell[i]; // Update smallest voltage
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002080:	3308      	adds	r3, #8
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	645a      	str	r2, [r3, #68]	@ 0x44
    for (int i = 1; i < 4; i++) {
 800208c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800208e:	3301      	adds	r3, #1
 8002090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002094:	2b03      	cmp	r3, #3
 8002096:	dde2      	ble.n	800205e <SOHPack+0x22>
        }
    }

    // Calculate SOH based on energy, capacity, and open-circuit voltage
    BMS->SOHEnergy = BMS->wattUsage * 100.0f / fullEnergy; // Energy-based SOH
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	ee07 3a90 	vmov	s15, r3
 80020a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020a4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002188 <SOHPack+0x14c>
 80020a8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80020ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ae:	ee07 3a90 	vmov	s15, r3
 80020b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    BMS->SOHCapacity = BMS->currentUsage * 100.0f / fullCurrent; // Capacity-based SOH
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	699b      	ldr	r3, [r3, #24]
 80020c4:	ee07 3a90 	vmov	s15, r3
 80020c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020cc:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002188 <SOHPack+0x14c>
 80020d0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80020d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d6:	ee07 3a90 	vmov	s15, r3
 80020da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
    BMS->SOHOCV = BMS->smallestV * 100.0f / FullOCV; // Voltage-based SOH
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80020ee:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002188 <SOHPack+0x14c>
 80020f2:	ee67 6a87 	vmul.f32	s13, s15, s14
 80020f6:	ed97 7a08 	vldr	s14, [r7, #32]
 80020fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Use Kalman filter to combine SOH estimates for accuracy
    KalmanFilter kf; // Declare a Kalman filter structure
    kalman_filter_init(&kf, BMS->SOHEnergy, 1.0f, 0.05f); // Initialize with energy estimate
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800210a:	f107 030c 	add.w	r3, r7, #12
 800210e:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 800218c <SOHPack+0x150>
 8002112:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002116:	eeb0 0a67 	vmov.f32	s0, s15
 800211a:	4618      	mov	r0, r3
 800211c:	f000 fb5c 	bl	80027d8 <kalman_filter_init>
    float fused = kalman_filter_update(&kf, BMS->SOHCapacity, 0.05f); // Update with capacity estimate
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002126:	f107 030c 	add.w	r3, r7, #12
 800212a:	eddf 0a18 	vldr	s1, [pc, #96]	@ 800218c <SOHPack+0x150>
 800212e:	eeb0 0a67 	vmov.f32	s0, s15
 8002132:	4618      	mov	r0, r3
 8002134:	f000 fb6e 	bl	8002814 <kalman_filter_update>
 8002138:	ed87 0a07 	vstr	s0, [r7, #28]
    fused = kalman_filter_update(&kf, BMS->SOHOCV, 0.05f); // Update with voltage estimate
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002142:	f107 030c 	add.w	r3, r7, #12
 8002146:	eddf 0a11 	vldr	s1, [pc, #68]	@ 800218c <SOHPack+0x150>
 800214a:	eeb0 0a67 	vmov.f32	s0, s15
 800214e:	4618      	mov	r0, r3
 8002150:	f000 fb60 	bl	8002814 <kalman_filter_update>
 8002154:	ed87 0a07 	vstr	s0, [r7, #28]

    BMS->SOH = fused; // Store combined SOH value
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	69fa      	ldr	r2, [r7, #28]
 800215c:	641a      	str	r2, [r3, #64]	@ 0x40
    BMS->wattUsage = 0; // Reset energy usage counter
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	61da      	str	r2, [r3, #28]
    BMS->currentUsage = 0; // Reset current usage counter
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	619a      	str	r2, [r3, #24]
    return fused; // Return SOH as a percentage
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	ee07 3a90 	vmov	s15, r3
}
 8002170:	eeb0 0a67 	vmov.f32	s0, s15
 8002174:	3730      	adds	r7, #48	@ 0x30
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	2851e000 	.word	0x2851e000
 8002180:	02bf2000 	.word	0x02bf2000
 8002184:	4080a3d7 	.word	0x4080a3d7
 8002188:	42c80000 	.word	0x42c80000
 800218c:	3d4ccccd 	.word	0x3d4ccccd

08002190 <readAlert>:
// Output:
//   - None (void), updates the BMS->Alert array with status flags
// Significance:
//   - Reads the SYS_STAT register to check for alerts like overvoltage or overcurrent,
//     used to detect and respond to battery issues (datasheet Section 8.5.1, page 24).
void readAlert(BQ76920_t *BMS) {
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
    uint8_t temp; // Variable to hold SYS_STAT register value
    BQ76920_ReadRegister(BMS, SYS_STAT, &temp, NULL); // Read SYS_STAT (address 0x00)
 8002198:	f107 020b 	add.w	r2, r7, #11
 800219c:	2300      	movs	r3, #0
 800219e:	2100      	movs	r1, #0
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 f8b7 	bl	8002314 <BQ76920_ReadRegister>
    // Extract each bit into the Alert array (8 bits for 8 flags)
    for (int i = 0; i < 8; i++) {
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	e011      	b.n	80021d0 <readAlert+0x40>
        BMS->Alert[i] = (temp >> i) & 1; // Shift and mask to get each bit (0 or 1)
 80021ac:	7afb      	ldrb	r3, [r7, #11]
 80021ae:	461a      	mov	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	fa42 f303 	asr.w	r3, r2, r3
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	b2d9      	uxtb	r1, r3
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	4413      	add	r3, r2
 80021c4:	330e      	adds	r3, #14
 80021c6:	460a      	mov	r2, r1
 80021c8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	3301      	adds	r3, #1
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2b07      	cmp	r3, #7
 80021d4:	ddea      	ble.n	80021ac <readAlert+0x1c>
    }
}
 80021d6:	bf00      	nop
 80021d8:	bf00      	nop
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <EnableBalanceCell>:
// Output:
//   - None (void), enables balancing for high-voltage cells
// Significance:
//   - Balances cell voltages by discharging the highest voltage cell during charging,
//     ensuring all cells stay at similar voltages (datasheet Section 8.3.4, page 21).
void EnableBalanceCell(BQ76920_t *BMS, float PackCurrent) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b088      	sub	sp, #32
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	ed87 0a00 	vstr	s0, [r7]
    uint8_t flags = 0x00; // Initialize balancing flags to 0 (no balancing)
 80021ec:	2300      	movs	r3, #0
 80021ee:	72fb      	strb	r3, [r7, #11]
    // Only balance cells during charging (positive current)
    if (PackCurrent > 0.0f) {
 80021f0:	edd7 7a00 	vldr	s15, [r7]
 80021f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021fc:	dd5d      	ble.n	80022ba <EnableBalanceCell+0xda>
        // Find the cell with the highest voltage
        float maxV = BMS->Vcell[0]; // Start with first cell voltage
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	61fb      	str	r3, [r7, #28]
        int idx_max = 0; // Index of highest voltage cell
 8002204:	2300      	movs	r3, #0
 8002206:	61bb      	str	r3, [r7, #24]
        for (int i = 1; i < 4; i++) { // Check remaining cells
 8002208:	2301      	movs	r3, #1
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	e019      	b.n	8002242 <EnableBalanceCell+0x62>
            if (BMS->Vcell[i] > maxV) { // If higher voltage found
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	3308      	adds	r3, #8
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	edd3 7a00 	vldr	s15, [r3]
 800221c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002220:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002228:	d508      	bpl.n	800223c <EnableBalanceCell+0x5c>
                maxV = BMS->Vcell[i]; // Update maximum voltage
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	3308      	adds	r3, #8
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	61fb      	str	r3, [r7, #28]
                idx_max = i; // Update index
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	61bb      	str	r3, [r7, #24]
        for (int i = 1; i < 4; i++) { // Check remaining cells
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	3301      	adds	r3, #1
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	2b03      	cmp	r3, #3
 8002246:	dde2      	ble.n	800220e <EnableBalanceCell+0x2e>
            }
        }
        // Find the cell with the lowest voltage
        float minV = BMS->Vcell[0]; // Start with first cell voltage
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	613b      	str	r3, [r7, #16]
        for (int i = 1; i < 4; i++) { // Check remaining cells
 800224e:	2301      	movs	r3, #1
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	e017      	b.n	8002284 <EnableBalanceCell+0xa4>
            if (BMS->Vcell[i] < minV) minV = BMS->Vcell[i]; // Update minimum voltage
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	3308      	adds	r3, #8
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	edd3 7a00 	vldr	s15, [r3]
 8002262:	ed97 7a04 	vldr	s14, [r7, #16]
 8002266:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800226a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800226e:	dd06      	ble.n	800227e <EnableBalanceCell+0x9e>
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	3308      	adds	r3, #8
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4413      	add	r3, r2
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	613b      	str	r3, [r7, #16]
        for (int i = 1; i < 4; i++) { // Check remaining cells
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	3301      	adds	r3, #1
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2b03      	cmp	r3, #3
 8002288:	dde4      	ble.n	8002254 <EnableBalanceCell+0x74>
        }
        // Enable balancing if voltage difference exceeds threshold (0.05V, defined in BQ76920.h)
        if (maxV - minV >= balanceThreshold) {
 800228a:	ed97 7a07 	vldr	s14, [r7, #28]
 800228e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002292:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002296:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80022d0 <EnableBalanceCell+0xf0>
 800229a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800229e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a2:	db0a      	blt.n	80022ba <EnableBalanceCell+0xda>
            flags |= (1 << idx_max); // Set bit for highest voltage cell to enable balancing
 80022a4:	2201      	movs	r2, #1
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	b25a      	sxtb	r2, r3
 80022ae:	7afb      	ldrb	r3, [r7, #11]
 80022b0:	b25b      	sxtb	r3, r3
 80022b2:	4313      	orrs	r3, r2
 80022b4:	b25b      	sxtb	r3, r3
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	72fb      	strb	r3, [r7, #11]
        }
    }
    // Write balancing flags to CELLBAL1 register (address 0x01, datasheet Section 8.5.2)
    BQ76920_WriteRegister(BMS, CELLBAL1, &flags, NULL);
 80022ba:	f107 020b 	add.w	r2, r7, #11
 80022be:	2300      	movs	r3, #0
 80022c0:	2101      	movs	r1, #1
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 f858 	bl	8002378 <BQ76920_WriteRegister>
}
 80022c8:	bf00      	nop
 80022ca:	3720      	adds	r7, #32
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	3d4ccccd 	.word	0x3d4ccccd

080022d4 <getAlert>:
// Output:
//   - Returns a uint8_t, the value of the specified alert flag (0 or 1)
// Significance:
//   - Retrieves a specific alert flag (e.g., overvoltage, overcurrent) to check
//     for issues, used in BMS_Service.c for monitoring (datasheet Section 8.5.1, page 24).
uint8_t getAlert(BQ76920_t *BMS, uint8_t k) {
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	460b      	mov	r3, r1
 80022de:	70fb      	strb	r3, [r7, #3]
    return BMS->Alert[k]; // Return the k-th alert flag from the BMS structure
 80022e0:	78fb      	ldrb	r3, [r7, #3]
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	4413      	add	r3, r2
 80022e6:	7b9b      	ldrb	r3, [r3, #14]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <justRead1>:
// Output:
//   - Returns a uint8_t, the value of the CELLBAL1 register
// Significance:
//   - Reads the cell balancing register to check which cells are being balanced,
//     used in BMS_Service.c to monitor balancing status (datasheet Section 8.5.2, page 24).
uint8_t justRead1(BQ76920_t *BMS) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
    uint8_t temp; // Variable to hold register value
    BQ76920_ReadRegister(BMS, CELLBAL1, &temp, NULL); // Read CELLBAL1 (address 0x01)
 80022fc:	f107 020f 	add.w	r2, r7, #15
 8002300:	2300      	movs	r3, #0
 8002302:	2101      	movs	r1, #1
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f000 f805 	bl	8002314 <BQ76920_ReadRegister>
    return temp; // Return the value
 800230a:	7bfb      	ldrb	r3, [r7, #15]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <BQ76920_ReadRegister>:
// Output:
//   - None (void), stores the read value in *data
// Significance:
//   - Reads a single byte from a BQ76920 register over I2C, used for all register
//     accesses (datasheet Section 8.5.23, page 33).
void BQ76920_ReadRegister(BQ76920_t *BMS, uint8_t reg, uint8_t *data, uint8_t *crc) {
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af02      	add	r7, sp, #8
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	607a      	str	r2, [r7, #4]
 800231e:	603b      	str	r3, [r7, #0]
 8002320:	460b      	mov	r3, r1
 8002322:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[2] = {reg, 0}; // Buffer with register address to send
 8002324:	7afb      	ldrb	r3, [r7, #11]
 8002326:	753b      	strb	r3, [r7, #20]
 8002328:	2300      	movs	r3, #0
 800232a:	757b      	strb	r3, [r7, #21]
    // Send the register address to the chip (BQ76920_ADDRESS is 0x18 << 1)
    HAL_I2C_Master_Transmit(BMS->i2cHandle, BQ76920_ADDRESS, buffer, 1, HAL_MAX_DELAY);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6818      	ldr	r0, [r3, #0]
 8002330:	f107 0214 	add.w	r2, r7, #20
 8002334:	f04f 33ff 	mov.w	r3, #4294967295
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	2301      	movs	r3, #1
 800233c:	2130      	movs	r1, #48	@ 0x30
 800233e:	f003 fcc9 	bl	8005cd4 <HAL_I2C_Master_Transmit>
    // Receive the register data
    HAL_I2C_Master_Receive(BMS->i2cHandle, BQ76920_ADDRESS, data, 1, HAL_MAX_DELAY);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6818      	ldr	r0, [r3, #0]
 8002346:	f04f 33ff 	mov.w	r3, #4294967295
 800234a:	9300      	str	r3, [sp, #0]
 800234c:	2301      	movs	r3, #1
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	2130      	movs	r1, #48	@ 0x30
 8002352:	f003 fdd7 	bl	8005f04 <HAL_I2C_Master_Receive>
    // Calculate CRC for the transmitted address if requested
    if (crc) *crc = calculateCRC(buffer, 1);
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d009      	beq.n	8002370 <BQ76920_ReadRegister+0x5c>
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	2101      	movs	r1, #1
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff fb72 	bl	8001a4c <calculateCRC>
 8002368:	4603      	mov	r3, r0
 800236a:	461a      	mov	r2, r3
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	701a      	strb	r2, [r3, #0]
}
 8002370:	bf00      	nop
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <BQ76920_WriteRegister>:
// Output:
//   - None (void), writes the value to the register
// Significance:
//   - Writes a single byte to a BQ76920 register over I2C, used for configuration
//     and control (datasheet Section 8.5.23, page 33).
void BQ76920_WriteRegister(BQ76920_t *BMS, uint8_t reg, uint8_t *data, uint8_t *crc) {
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af02      	add	r7, sp, #8
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	607a      	str	r2, [r7, #4]
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	460b      	mov	r3, r1
 8002386:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[2] = {reg, *data}; // Buffer with register address and data
 8002388:	7afb      	ldrb	r3, [r7, #11]
 800238a:	753b      	strb	r3, [r7, #20]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	757b      	strb	r3, [r7, #21]
    // Calculate CRC for the address and data if requested
    if (crc) *crc = calculateCRC(buffer, 2);
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d009      	beq.n	80023ac <BQ76920_WriteRegister+0x34>
 8002398:	f107 0314 	add.w	r3, r7, #20
 800239c:	2102      	movs	r1, #2
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff fb54 	bl	8001a4c <calculateCRC>
 80023a4:	4603      	mov	r3, r0
 80023a6:	461a      	mov	r2, r3
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	701a      	strb	r2, [r3, #0]
    // Send the address and data to the chip
    HAL_I2C_Master_Transmit(BMS->i2cHandle, BQ76920_ADDRESS, buffer, 2, HAL_MAX_DELAY);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6818      	ldr	r0, [r3, #0]
 80023b0:	f107 0214 	add.w	r2, r7, #20
 80023b4:	f04f 33ff 	mov.w	r3, #4294967295
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	2302      	movs	r3, #2
 80023bc:	2130      	movs	r1, #48	@ 0x30
 80023be:	f003 fc89 	bl	8005cd4 <HAL_I2C_Master_Transmit>
}
 80023c2:	bf00      	nop
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <Temperature_Init>:
// Output:
//   - None (void), initializes the temperature system
// Significance:
//   - Sets up the TMP100 temperature sensors and the PID controller for heater management.
//     Called at system startup in BMS_Service.c to prepare temperature monitoring and control.
void Temperature_Init(void) {
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
    // Configure the first TMP100 sensor at address 0x48 (defined in Temperature.h)
    TMP100_Configure(&hi2c1, TMP100_IC1_ADDR);  // Set up sensor 1 on I2C1
 80023d0:	2190      	movs	r1, #144	@ 0x90
 80023d2:	4805      	ldr	r0, [pc, #20]	@ (80023e8 <Temperature_Init+0x1c>)
 80023d4:	f000 f88c 	bl	80024f0 <TMP100_Configure>
    // Configure the second TMP100 sensor at address 0x49 (defined in Temperature.h)
    TMP100_Configure(&hi2c2, TMP100_IC2_ADDR);  // Set up sensor 2 on I2C1 (note: hi2c1, not hi2c2)
 80023d8:	2192      	movs	r1, #146	@ 0x92
 80023da:	4804      	ldr	r0, [pc, #16]	@ (80023ec <Temperature_Init+0x20>)
 80023dc:	f000 f888 	bl	80024f0 <TMP100_Configure>
    // Initialize the PID controller for heater control
    PID_Init();                                // Reset PID variables and turn off heaters
 80023e0:	f000 f86a 	bl	80024b8 <PID_Init>
}
 80023e4:	bf00      	nop
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	20000290 	.word	0x20000290
 80023ec:	200002e4 	.word	0x200002e4

080023f0 <TMP100_ReadTemperature>:
// Output:
//   - Returns a float, the temperature in Celsius, or -273.15 if an error occurs
// Significance:
//   - Reads the temperature from a TMP100 sensor over I2C, used to monitor battery pack temperature
//     in BMS_Service.c. Returns absolute zero (-273.15°C) if communication fails (TMP100 datasheet, Section 7.5.1).
float TMP100_ReadTemperature(I2C_HandleTypeDef *hi2c, uint8_t address) {
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af02      	add	r7, sp, #8
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	70fb      	strb	r3, [r7, #3]
    // Define the temperature register address (0x00 for TMP100, datasheet Section 7.5.1)
    uint8_t temp_reg = 0x00;  // Address of the TMP100 temperature register
 80023fc:	2300      	movs	r3, #0
 80023fe:	737b      	strb	r3, [r7, #13]
    // Array to store two bytes of temperature data from the sensor
    uint8_t data[2];          // Buffer to receive 2 bytes

    // Send the register address (0x00) to tell the TMP100 we want to read temperature
    if (HAL_I2C_Master_Transmit(hi2c, address, &temp_reg, 1, HAL_MAX_DELAY) != HAL_OK)
 8002400:	78fb      	ldrb	r3, [r7, #3]
 8002402:	b299      	uxth	r1, r3
 8002404:	f107 020d 	add.w	r2, r7, #13
 8002408:	f04f 33ff 	mov.w	r3, #4294967295
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	2301      	movs	r3, #1
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f003 fc5f 	bl	8005cd4 <HAL_I2C_Master_Transmit>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d002      	beq.n	8002422 <TMP100_ReadTemperature+0x32>
        // If I2C communication fails, return -273.15°C (absolute zero) to indicate an error
        return -273.15f;  // Return absolute zero on error
 800241c:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 800248c <TMP100_ReadTemperature+0x9c>
 8002420:	e02f      	b.n	8002482 <TMP100_ReadTemperature+0x92>

    // Read 2 bytes of temperature data from the TMP100
    if (HAL_I2C_Master_Receive(hi2c, address, data, 2, HAL_MAX_DELAY) != HAL_OK)
 8002422:	78fb      	ldrb	r3, [r7, #3]
 8002424:	b299      	uxth	r1, r3
 8002426:	f107 0208 	add.w	r2, r7, #8
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	2302      	movs	r3, #2
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f003 fd66 	bl	8005f04 <HAL_I2C_Master_Receive>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <TMP100_ReadTemperature+0x54>
        // If reading fails, return -273.15°C to indicate an error
        return -273.15f;
 800243e:	eddf 7a13 	vldr	s15, [pc, #76]	@ 800248c <TMP100_ReadTemperature+0x9c>
 8002442:	e01e      	b.n	8002482 <TMP100_ReadTemperature+0x92>

    // Combine the two bytes into a 12-bit signed value (datasheet Section 7.5.1.2)
    // Shift first byte left by 4 and combine with second byte’s upper 4 bits
    int16_t raw_temp = ((int16_t)data[0] << 4) | (data[1] >> 4);
 8002444:	7a3b      	ldrb	r3, [r7, #8]
 8002446:	b21b      	sxth	r3, r3
 8002448:	011b      	lsls	r3, r3, #4
 800244a:	b21a      	sxth	r2, r3
 800244c:	7a7b      	ldrb	r3, [r7, #9]
 800244e:	091b      	lsrs	r3, r3, #4
 8002450:	b2db      	uxtb	r3, r3
 8002452:	b21b      	sxth	r3, r3
 8002454:	4313      	orrs	r3, r2
 8002456:	81fb      	strh	r3, [r7, #14]
    // If the temperature is negative (bit 11 is 1), sign-extend to 16 bits
    if (raw_temp & 0x800) raw_temp |= 0xF000; // Sign-extend negative values
 8002458:	89fb      	ldrh	r3, [r7, #14]
 800245a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800245e:	2b00      	cmp	r3, #0
 8002460:	d005      	beq.n	800246e <TMP100_ReadTemperature+0x7e>
 8002462:	89fb      	ldrh	r3, [r7, #14]
 8002464:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8002468:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800246c:	81fb      	strh	r3, [r7, #14]

    // Convert raw value to Celsius (TMP100 resolution is 0.0625°C per bit, datasheet Section 7.5.1.2)
    return raw_temp * 0.0625f; // Multiply by 0.0625 to get temperature in Celsius
 800246e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002472:	ee07 3a90 	vmov	s15, r3
 8002476:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800247a:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002490 <TMP100_ReadTemperature+0xa0>
 800247e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002482:	eeb0 0a67 	vmov.f32	s0, s15
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	c3889333 	.word	0xc3889333
 8002490:	3d800000 	.word	0x3d800000

08002494 <PowerSwitch_Init>:
// Output:
//   - None (void), initializes heater GPIO pins
// Significance:
//   - Turns off both heaters by setting their GPIO pins to low, called during PID initialization
//     to ensure heaters start in a safe state.
static void PowerSwitch_Init(void) {
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
    // Set Heater 1 GPIO pin (defined in main.h) to low (off)
    HAL_GPIO_WritePin(HEATER1_GPIO_Port, HEATER1_Pin, GPIO_PIN_RESET);
 8002498:	2200      	movs	r2, #0
 800249a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800249e:	4805      	ldr	r0, [pc, #20]	@ (80024b4 <PowerSwitch_Init+0x20>)
 80024a0:	f003 fb64 	bl	8005b6c <HAL_GPIO_WritePin>
    // Set Heater 2 GPIO pin (defined in main.h) to low (off)
    HAL_GPIO_WritePin(HEATER2_GPIO_Port, HEATER2_Pin, GPIO_PIN_RESET);
 80024a4:	2200      	movs	r2, #0
 80024a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024aa:	4802      	ldr	r0, [pc, #8]	@ (80024b4 <PowerSwitch_Init+0x20>)
 80024ac:	f003 fb5e 	bl	8005b6c <HAL_GPIO_WritePin>
}
 80024b0:	bf00      	nop
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	48000400 	.word	0x48000400

080024b8 <PID_Init>:
// Output:
//   - None (void), resets PID variables and turns off heaters
// Significance:
//   - Initializes the PID controller by resetting error terms and turning off heaters,
//     called at startup to ensure a clean state for temperature control.
void PID_Init(void) {
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
    // Reset the accumulated error (integral term) to 0
    integral = 0.0f;
 80024bc:	4b08      	ldr	r3, [pc, #32]	@ (80024e0 <PID_Init+0x28>)
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
    // Reset the previous error (used for derivative term) to 0
    previous_error = 0.0f;
 80024c4:	4b07      	ldr	r3, [pc, #28]	@ (80024e4 <PID_Init+0x2c>)
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	601a      	str	r2, [r3, #0]
    // Set Heater 1’s state to off
    heater_1_enabled = 0;
 80024cc:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <PID_Init+0x30>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	701a      	strb	r2, [r3, #0]
    // Set Heater 2’s state to off
    heater_2_enabled = 0;
 80024d2:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <PID_Init+0x34>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	701a      	strb	r2, [r3, #0]
    // Turn off both heaters by setting their GPIO pins to low
    PowerSwitch_Init();  // Turn off both heaters
 80024d8:	f7ff ffdc 	bl	8002494 <PowerSwitch_Init>
}
 80024dc:	bf00      	nop
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	20000220 	.word	0x20000220
 80024e4:	20000224 	.word	0x20000224
 80024e8:	20000228 	.word	0x20000228
 80024ec:	20000229 	.word	0x20000229

080024f0 <TMP100_Configure>:
// Output:
//   - None (void), configures the TMP100 sensor
// Significance:
//   - Sets up the TMP100 sensor’s resolution and mode, called during initialization to
//     prepare the sensor for accurate temperature readings (TMP100 datasheet, Section 7.5.2).
void TMP100_Configure(I2C_HandleTypeDef *hi2c, uint8_t address) {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af02      	add	r7, sp, #8
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	460b      	mov	r3, r1
 80024fa:	70fb      	strb	r3, [r7, #3]
    // Define the configuration register address (0x01 for TMP100, datasheet Section 7.5.2)
    uint8_t config_reg = TMP100_CONFIG_REG;
 80024fc:	2301      	movs	r3, #1
 80024fe:	73fb      	strb	r3, [r7, #15]
    // Set configuration: 12-bit resolution, 4-fault queue, active-low comparator mode
    // 0x68 = 01101000 (12-bit, 4 faults, comparator mode, datasheet Table 5)
    uint8_t config_data[2] = {config_reg, 0x68}; // Array with register address and config value
 8002500:	7bfb      	ldrb	r3, [r7, #15]
 8002502:	733b      	strb	r3, [r7, #12]
 8002504:	2368      	movs	r3, #104	@ 0x68
 8002506:	737b      	strb	r3, [r7, #13]

    // Send configuration data to the TMP100 sensor
    if (HAL_I2C_Master_Transmit(hi2c, address, config_data, 2, HAL_MAX_DELAY) != HAL_OK) {
 8002508:	78fb      	ldrb	r3, [r7, #3]
 800250a:	b299      	uxth	r1, r3
 800250c:	f107 020c 	add.w	r2, r7, #12
 8002510:	f04f 33ff 	mov.w	r3, #4294967295
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	2302      	movs	r3, #2
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f003 fbdb 	bl	8005cd4 <HAL_I2C_Master_Transmit>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d004      	beq.n	800252e <TMP100_Configure+0x3e>
        // Log an error if configuration fails
        Log_Error("TMP100 config write failed (address 0x%02X)", address);
 8002524:	78fb      	ldrb	r3, [r7, #3]
 8002526:	4619      	mov	r1, r3
 8002528:	4804      	ldr	r0, [pc, #16]	@ (800253c <TMP100_Configure+0x4c>)
 800252a:	f000 fd33 	bl	8002f94 <Log_Error>
    }

    // Wait 10ms to ensure the TMP100 applies the configuration
    HAL_Delay(10); // Wait for settings to take effect
 800252e:	200a      	movs	r0, #10
 8002530:	f001 f95e 	bl	80037f0 <HAL_Delay>
}
 8002534:	bf00      	nop
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	0800e348 	.word	0x0800e348

08002540 <CalculateCRC16>:
// Output:
//   - Returns a uint16_t, the 16-bit CRC value
// Significance:
//   - Calculates a CRC-16-CCITT checksum to verify that telemetry data stored in flash is not corrupted.
//     Used to ensure data integrity when saving/restoring telemetry (used in Flash_WriteTelemetry and Flash_ReadTelemetry).
uint16_t CalculateCRC16(const uint8_t *data, uint32_t length) {
 8002540:	b480      	push	{r7}
 8002542:	b087      	sub	sp, #28
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0x0000; // Initialize CRC to 0 (starting value for CRC-16-CCITT)
 800254a:	2300      	movs	r3, #0
 800254c:	82fb      	strh	r3, [r7, #22]
    for (uint32_t i = 0; i < length; i++) { // Loop through each byte in the data array
 800254e:	2300      	movs	r3, #0
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	e029      	b.n	80025a8 <CalculateCRC16+0x68>
        crc ^= (uint16_t)data[i] << 8; // XOR the current byte (shifted left by 8) with the CRC
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	4413      	add	r3, r2
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	b21b      	sxth	r3, r3
 800255e:	021b      	lsls	r3, r3, #8
 8002560:	b21a      	sxth	r2, r3
 8002562:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002566:	4053      	eors	r3, r2
 8002568:	b21b      	sxth	r3, r3
 800256a:	82fb      	strh	r3, [r7, #22]
        for (uint8_t j = 0; j < 8; j++) { // Process each bit in the byte (8 bits)
 800256c:	2300      	movs	r3, #0
 800256e:	73fb      	strb	r3, [r7, #15]
 8002570:	e014      	b.n	800259c <CalculateCRC16+0x5c>
            // If the most significant bit (MSB) of crc is 1, shift left and XOR with polynomial 0x1021
            // Otherwise, just shift left
            if (crc & 0x8000)
 8002572:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002576:	2b00      	cmp	r3, #0
 8002578:	da0a      	bge.n	8002590 <CalculateCRC16+0x50>
                crc = (crc << 1) ^ 0x1021;
 800257a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	b21b      	sxth	r3, r3
 8002582:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8002586:	f083 0301 	eor.w	r3, r3, #1
 800258a:	b21b      	sxth	r3, r3
 800258c:	82fb      	strh	r3, [r7, #22]
 800258e:	e002      	b.n	8002596 <CalculateCRC16+0x56>
            else
                crc <<= 1;
 8002590:	8afb      	ldrh	r3, [r7, #22]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	82fb      	strh	r3, [r7, #22]
        for (uint8_t j = 0; j < 8; j++) { // Process each bit in the byte (8 bits)
 8002596:	7bfb      	ldrb	r3, [r7, #15]
 8002598:	3301      	adds	r3, #1
 800259a:	73fb      	strb	r3, [r7, #15]
 800259c:	7bfb      	ldrb	r3, [r7, #15]
 800259e:	2b07      	cmp	r3, #7
 80025a0:	d9e7      	bls.n	8002572 <CalculateCRC16+0x32>
    for (uint32_t i = 0; i < length; i++) { // Loop through each byte in the data array
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	3301      	adds	r3, #1
 80025a6:	613b      	str	r3, [r7, #16]
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d3d1      	bcc.n	8002554 <CalculateCRC16+0x14>
        }
    }
    return crc; // Return the final CRC value
 80025b0:	8afb      	ldrh	r3, [r7, #22]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	371c      	adds	r7, #28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <Flash_WriteDoubleWord>:
// Output:
//   - Returns HAL_StatusTypeDef, HAL_OK if successful, HAL_ERROR if failed
// Significance:
//   - Writes 8 bytes of data to flash memory, used to store telemetry data persistently
//     across power cycles (Reference Manual, Section 3.3.2, page 93).
HAL_StatusTypeDef Flash_WriteDoubleWord(uint32_t address, uint64_t data) {
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	e9c7 2300 	strd	r2, r3, [r7]
    // Check if the address is within the allowed range (0x0803F800 to 0x0803FFFF)
    if (address < FLASH_USER_START_ADDR || address > FLASH_USER_END_ADDR) {
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	4a14      	ldr	r2, [pc, #80]	@ (8002620 <Flash_WriteDoubleWord+0x60>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d303      	bcc.n	80025dc <Flash_WriteDoubleWord+0x1c>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4a13      	ldr	r2, [pc, #76]	@ (8002624 <Flash_WriteDoubleWord+0x64>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d905      	bls.n	80025e8 <Flash_WriteDoubleWord+0x28>
        // Log an error if the address is invalid
        Log_Error("Flash write address out of range: 0x%08lX", address);
 80025dc:	68f9      	ldr	r1, [r7, #12]
 80025de:	4812      	ldr	r0, [pc, #72]	@ (8002628 <Flash_WriteDoubleWord+0x68>)
 80025e0:	f000 fcd8 	bl	8002f94 <Log_Error>
        // Return error status
        return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e017      	b.n	8002618 <Flash_WriteDoubleWord+0x58>
    }

    HAL_StatusTypeDef status; // Variable to store the status of the write operation
    HAL_FLASH_Unlock(); // Unlock the flash memory to allow writing (required by STM32)
 80025e8:	f002 fee2 	bl	80053b0 <HAL_FLASH_Unlock>
    // Write 8 bytes (64 bits) to the specified address
    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data);
 80025ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025f0:	68f9      	ldr	r1, [r7, #12]
 80025f2:	2000      	movs	r0, #0
 80025f4:	f002 fe70 	bl	80052d8 <HAL_FLASH_Program>
 80025f8:	4603      	mov	r3, r0
 80025fa:	75fb      	strb	r3, [r7, #23]
    HAL_FLASH_Lock(); // Lock the flash memory to prevent accidental writes
 80025fc:	f002 fefa 	bl	80053f4 <HAL_FLASH_Lock>
    // If the write failed, log the error with the address and error code
    if (status != HAL_OK) {
 8002600:	7dfb      	ldrb	r3, [r7, #23]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d007      	beq.n	8002616 <Flash_WriteDoubleWord+0x56>
        Log_Error("Flash write failed at 0x%08lX, error: %lu", address, HAL_FLASH_GetError());
 8002606:	f002 ff05 	bl	8005414 <HAL_FLASH_GetError>
 800260a:	4603      	mov	r3, r0
 800260c:	461a      	mov	r2, r3
 800260e:	68f9      	ldr	r1, [r7, #12]
 8002610:	4806      	ldr	r0, [pc, #24]	@ (800262c <Flash_WriteDoubleWord+0x6c>)
 8002612:	f000 fcbf 	bl	8002f94 <Log_Error>
    }
    return status; // Return the status (HAL_OK or HAL_ERROR)
 8002616:	7dfb      	ldrb	r3, [r7, #23]
}
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	0803f800 	.word	0x0803f800
 8002624:	0803ffff 	.word	0x0803ffff
 8002628:	0800e3ec 	.word	0x0800e3ec
 800262c:	0800e418 	.word	0x0800e418

08002630 <Flash_ErasePage>:
// Output:
//   - Returns HAL_StatusTypeDef, HAL_OK if successful, HAL_ERROR if failed
// Significance:
//   - Erases the 2KB flash page (0x0803F800–0x0803FFFF) to prepare it for new data.
//     STM32 flash must be erased before writing (Reference Manual, Section 3.3.2, page 94).
HAL_StatusTypeDef Flash_ErasePage(void) {
 8002630:	b590      	push	{r4, r7, lr}
 8002632:	b087      	sub	sp, #28
 8002634:	af00      	add	r7, sp, #0
    // Declare a structure to set up erase parameters
    FLASH_EraseInitTypeDef eraseInit = {0};
 8002636:	1d3b      	adds	r3, r7, #4
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	605a      	str	r2, [r3, #4]
 800263e:	609a      	str	r2, [r3, #8]
 8002640:	60da      	str	r2, [r3, #12]
    // Variable to store any page errors during erase
    uint32_t pageError = 0;
 8002642:	2300      	movs	r3, #0
 8002644:	603b      	str	r3, [r7, #0]
    // Variable to store the status of the erase operation
    HAL_StatusTypeDef status;

    // Unlock the flash memory to allow erasing
    HAL_FLASH_Unlock();
 8002646:	f002 feb3 	bl	80053b0 <HAL_FLASH_Unlock>

    // Set up erase parameters: erase one page in Bank 1
    eraseInit.TypeErase = FLASH_TYPEERASE_PAGES; // Specify page erase mode
 800264a:	2300      	movs	r3, #0
 800264c:	607b      	str	r3, [r7, #4]
    eraseInit.Banks = FLASH_BANK_1; // Use Bank 1 (STM32L476 has one bank for flash)
 800264e:	2301      	movs	r3, #1
 8002650:	60bb      	str	r3, [r7, #8]
    // Calculate page number (address 0x0803F800 is page 127)
    eraseInit.Page = (FLASH_USER_START_ADDR - 0x08000000) / FLASH_PAGE_SIZE;
 8002652:	237f      	movs	r3, #127	@ 0x7f
 8002654:	60fb      	str	r3, [r7, #12]
    eraseInit.NbPages = 1; // Erase only one page (2KB)
 8002656:	2301      	movs	r3, #1
 8002658:	613b      	str	r3, [r7, #16]

    // Perform the page erase operation
    status = HAL_FLASHEx_Erase(&eraseInit, &pageError);
 800265a:	463a      	mov	r2, r7
 800265c:	1d3b      	adds	r3, r7, #4
 800265e:	4611      	mov	r1, r2
 8002660:	4618      	mov	r0, r3
 8002662:	f002 ff95 	bl	8005590 <HAL_FLASHEx_Erase>
 8002666:	4603      	mov	r3, r0
 8002668:	75fb      	strb	r3, [r7, #23]
    // Lock the flash memory to prevent accidental writes
    HAL_FLASH_Lock();
 800266a:	f002 fec3 	bl	80053f4 <HAL_FLASH_Lock>

    // If the erase failed, log the error with page number and error code
    if (status != HAL_OK) {
 800266e:	7dfb      	ldrb	r3, [r7, #23]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d008      	beq.n	8002686 <Flash_ErasePage+0x56>
        Log_Error("Flash erase failed at page %u, error: %lu", eraseInit.Page, HAL_FLASH_GetError());
 8002674:	68fc      	ldr	r4, [r7, #12]
 8002676:	f002 fecd 	bl	8005414 <HAL_FLASH_GetError>
 800267a:	4603      	mov	r3, r0
 800267c:	461a      	mov	r2, r3
 800267e:	4621      	mov	r1, r4
 8002680:	4803      	ldr	r0, [pc, #12]	@ (8002690 <Flash_ErasePage+0x60>)
 8002682:	f000 fc87 	bl	8002f94 <Log_Error>
    }
    return status; // Return the status (HAL_OK or HAL_ERROR)
 8002686:	7dfb      	ldrb	r3, [r7, #23]
}
 8002688:	4618      	mov	r0, r3
 800268a:	371c      	adds	r7, #28
 800268c:	46bd      	mov	sp, r7
 800268e:	bd90      	pop	{r4, r7, pc}
 8002690:	0800e470 	.word	0x0800e470

08002694 <Flash_WriteTelemetry>:
//   - None (void), writes telemetry data to flash
// Significance:
//   - Saves the current telemetry data (voltages, currents, temperatures) to flash memory,
//     ensuring it persists across power cycles. Uses CRC16 and versioning for data integrity.
//     Called by BMS_Service.c when SOC changes or every 5 minutes.
void Flash_WriteTelemetry(void) {
 8002694:	b580      	push	{r7, lr}
 8002696:	b0aa      	sub	sp, #168	@ 0xa8
 8002698:	af00      	add	r7, sp, #0
    // Declare a TelemetrySnapshot structure to hold data, version, and CRC
    TelemetrySnapshot snapshot;

    // Set the version number to track the telemetry format
    snapshot.version = TELEMETRY_VERSION; // Set to 0x01
 800269a:	2301      	movs	r3, #1
 800269c:	703b      	strb	r3, [r7, #0]
    // Clear the reserved bytes (set to 0) for future use or alignment
    memset(snapshot.reserved, 0, sizeof(snapshot.reserved));
 800269e:	463b      	mov	r3, r7
 80026a0:	3301      	adds	r3, #1
 80026a2:	2203      	movs	r2, #3
 80026a4:	2100      	movs	r1, #0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f008 f968 	bl	800a97c <memset>
    // Copy the global telemetry data into the snapshot
    snapshot.telemetry = telemetry;
 80026ac:	4a27      	ldr	r2, [pc, #156]	@ (800274c <Flash_WriteTelemetry+0xb8>)
 80026ae:	f107 0308 	add.w	r3, r7, #8
 80026b2:	4611      	mov	r1, r2
 80026b4:	2280      	movs	r2, #128	@ 0x80
 80026b6:	4618      	mov	r0, r3
 80026b8:	f008 f9df 	bl	800aa7a <memcpy>
    // Calculate CRC-16 over the snapshot (excluding the CRC field itself)
    snapshot.crc = CalculateCRC16((uint8_t*)&snapshot, sizeof(snapshot) - sizeof(uint16_t));
 80026bc:	463b      	mov	r3, r7
 80026be:	218e      	movs	r1, #142	@ 0x8e
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff ff3d 	bl	8002540 <CalculateCRC16>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    // Set padding to 0xFFFF to ensure 64-bit alignment
    snapshot.padding = 0xFFFF;
 80026cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026d0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a

    // Erase the flash page to prepare for writing
    if (Flash_ErasePage() != HAL_OK) {
 80026d4:	f7ff ffac 	bl	8002630 <Flash_ErasePage>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <Flash_WriteTelemetry+0x52>
        // Log an error if the erase fails
        Log_Error("Failed to erase Flash page for telemetry");
 80026de:	481c      	ldr	r0, [pc, #112]	@ (8002750 <Flash_WriteTelemetry+0xbc>)
 80026e0:	f000 fc58 	bl	8002f94 <Log_Error>
        // Exit the function to avoid writing to an unprepared page
        return;
 80026e4:	e02f      	b.n	8002746 <Flash_WriteTelemetry+0xb2>
    }

    // Pointer to the snapshot as raw bytes for writing
    uint8_t *raw = (uint8_t*)&snapshot;
 80026e6:	463b      	mov	r3, r7
 80026e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    // Start writing at the beginning of the flash page
    uint32_t address = FLASH_USER_START_ADDR;
 80026ec:	4b19      	ldr	r3, [pc, #100]	@ (8002754 <Flash_WriteTelemetry+0xc0>)
 80026ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    // Loop through the snapshot, writing 8 bytes at a time
    for (uint32_t i = 0; i < sizeof(snapshot); i += 8) {
 80026f2:	2300      	movs	r3, #0
 80026f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80026f8:	e021      	b.n	800273e <Flash_WriteTelemetry+0xaa>
        // Read 8 bytes from the snapshot into a 64-bit value
        uint64_t data = *(uint64_t*)&raw[i];
 80026fa:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80026fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002702:	4413      	add	r3, r2
 8002704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002708:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
        // Write the 8 bytes to flash
        if (Flash_WriteDoubleWord(address, data) != HAL_OK) {
 800270c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002710:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8002714:	f7ff ff54 	bl	80025c0 <Flash_WriteDoubleWord>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <Flash_WriteTelemetry+0x96>
            // Log an error if the write fails
            Log_Error("Flash write failed at 0x%08lX", address);
 800271e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002722:	480d      	ldr	r0, [pc, #52]	@ (8002758 <Flash_WriteTelemetry+0xc4>)
 8002724:	f000 fc36 	bl	8002f94 <Log_Error>
            // Exit to avoid partial writes
            return;
 8002728:	e00d      	b.n	8002746 <Flash_WriteTelemetry+0xb2>
        }
        // Move to the next 8-byte address
        address += 8;
 800272a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800272e:	3308      	adds	r3, #8
 8002730:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    for (uint32_t i = 0; i < sizeof(snapshot); i += 8) {
 8002734:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002738:	3308      	adds	r3, #8
 800273a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800273e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002742:	2b8f      	cmp	r3, #143	@ 0x8f
 8002744:	d9d9      	bls.n	80026fa <Flash_WriteTelemetry+0x66>
    }
}
 8002746:	37a8      	adds	r7, #168	@ 0xa8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	20000590 	.word	0x20000590
 8002750:	0800e49c 	.word	0x0800e49c
 8002754:	0803f800 	.word	0x0803f800
 8002758:	0800e4c8 	.word	0x0800e4c8

0800275c <Flash_ReadTelemetry>:
// Output:
//   - None (void), updates the global `telemetry` structure if valid
// Significance:
//   - Loads telemetry data from flash memory, verifying it with CRC16 and version checks.
//     Called by BMS_Service.c at startup to restore the last saved state.
void Flash_ReadTelemetry(void) {
 800275c:	b580      	push	{r7, lr}
 800275e:	b0a6      	sub	sp, #152	@ 0x98
 8002760:	af00      	add	r7, sp, #0
    // Declare a TelemetrySnapshot structure to hold the read data
    TelemetrySnapshot snapshot;
    // Copy data from flash (starting at 0x0803F800) into the snapshot
    memcpy(&snapshot, (void*)FLASH_USER_START_ADDR, sizeof(TelemetrySnapshot));
 8002762:	4a19      	ldr	r2, [pc, #100]	@ (80027c8 <Flash_ReadTelemetry+0x6c>)
 8002764:	463b      	mov	r3, r7
 8002766:	4611      	mov	r1, r2
 8002768:	2290      	movs	r2, #144	@ 0x90
 800276a:	4618      	mov	r0, r3
 800276c:	f008 f985 	bl	800aa7a <memcpy>

    // Calculate the expected CRC-16 over the snapshot (excluding the CRC field)
    uint16_t expected_crc = CalculateCRC16((uint8_t*)&snapshot, sizeof(snapshot) - sizeof(uint16_t));
 8002770:	463b      	mov	r3, r7
 8002772:	218e      	movs	r1, #142	@ 0x8e
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff fee3 	bl	8002540 <CalculateCRC16>
 800277a:	4603      	mov	r3, r0
 800277c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
    // Check if the stored CRC matches the calculated CRC
    if (snapshot.crc != expected_crc) {
 8002780:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002784:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8002788:	429a      	cmp	r2, r3
 800278a:	d008      	beq.n	800279e <Flash_ReadTelemetry+0x42>
        // Log an error if the CRC doesn’t match (data may be corrupted)
        Log_Error("CRC16 mismatch: expected 0x%04X, found 0x%04X", expected_crc, snapshot.crc);
 800278c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002790:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8002794:	4619      	mov	r1, r3
 8002796:	480d      	ldr	r0, [pc, #52]	@ (80027cc <Flash_ReadTelemetry+0x70>)
 8002798:	f000 fbfc 	bl	8002f94 <Log_Error>
        // Exit to avoid using corrupted data
        return;
 800279c:	e011      	b.n	80027c2 <Flash_ReadTelemetry+0x66>
    }

    // Check if the stored version matches the expected version
    if (snapshot.version != TELEMETRY_VERSION) {
 800279e:	783b      	ldrb	r3, [r7, #0]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d006      	beq.n	80027b2 <Flash_ReadTelemetry+0x56>
        // Log an error if the version doesn’t match (incompatible data format)
        Log_Error("Version mismatch: expected 0x%02X, found 0x%02X", TELEMETRY_VERSION, snapshot.version);
 80027a4:	783b      	ldrb	r3, [r7, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	2101      	movs	r1, #1
 80027aa:	4809      	ldr	r0, [pc, #36]	@ (80027d0 <Flash_ReadTelemetry+0x74>)
 80027ac:	f000 fbf2 	bl	8002f94 <Log_Error>
        // Exit to avoid using incompatible data
        return;
 80027b0:	e007      	b.n	80027c2 <Flash_ReadTelemetry+0x66>
    }

    // If CRC and version are valid, copy the snapshot’s telemetry to the global structure
    telemetry = snapshot.telemetry;
 80027b2:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <Flash_ReadTelemetry+0x78>)
 80027b4:	4618      	mov	r0, r3
 80027b6:	f107 0308 	add.w	r3, r7, #8
 80027ba:	2280      	movs	r2, #128	@ 0x80
 80027bc:	4619      	mov	r1, r3
 80027be:	f008 f95c 	bl	800aa7a <memcpy>
}// only use functions used here, if you are taking telemetry from the flash memory, we use cr8 only
 80027c2:	3798      	adds	r7, #152	@ 0x98
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	0803f800 	.word	0x0803f800
 80027cc:	0800e4e8 	.word	0x0800e4e8
 80027d0:	0800e518 	.word	0x0800e518
 80027d4:	20000590 	.word	0x20000590

080027d8 <kalman_filter_init>:
// Output  : None (modifies the KalmanFilter struct directly)
// Significance:
//   This function prepares the Kalman filter to begin fusing new measurements with predictions.
//   Used in this project to smooth SOC and SOH estimations from noisy sensor data.
//---------------------------------------------------------------------------------------
void kalman_filter_init(KalmanFilter *kf, float initial_state_estimate, float initial_estimate_error_cov, float measurement_noise_cov) {
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80027e4:	edc7 0a01 	vstr	s1, [r7, #4]
 80027e8:	ed87 1a00 	vstr	s2, [r7]
    kf->x = initial_state_estimate;            // Set the initial estimated value (e.g., 50% SOC)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	601a      	str	r2, [r3, #0]
    kf->P = initial_estimate_error_cov;        // Set the initial uncertainty in estimate (how confident we are in x)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	605a      	str	r2, [r3, #4]
    kf->Q = 0.05f;                              // Process noise: how much we expect the system to vary between updates
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	4a05      	ldr	r2, [pc, #20]	@ (8002810 <kalman_filter_init+0x38>)
 80027fc:	609a      	str	r2, [r3, #8]
    kf->R = measurement_noise_cov;             // Measurement noise: how noisy the sensor data is
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	60da      	str	r2, [r3, #12]
}
 8002804:	bf00      	nop
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	3d4ccccd 	.word	0x3d4ccccd

08002814 <kalman_filter_update>:
// Significance:
//   This function uses the new measurement to update the estimate and reduce error.
//   It blends the previous estimate and the new data using their uncertainties.
//   In this project, it improves reliability of battery state reporting.
//---------------------------------------------------------------------------------------
float kalman_filter_update(KalmanFilter *kf, float z, float measurement_noise_cov) {
 8002814:	b480      	push	{r7}
 8002816:	b087      	sub	sp, #28
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002820:	edc7 0a01 	vstr	s1, [r7, #4]
    kf->R = measurement_noise_cov;            // Update measurement noise in case it has changed
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	60da      	str	r2, [r3, #12]
    float K = kf->P / (kf->P + kf->R);        // Calculate Kalman Gain (how much to trust measurement vs estimate)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	ed93 7a01 	vldr	s14, [r3, #4]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	edd3 7a03 	vldr	s15, [r3, #12]
 800283c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002840:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002844:	edc7 7a05 	vstr	s15, [r7, #20]
    kf->x = kf->x + K * (z - kf->x);          // Update state estimate using weighted average
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	ed93 7a00 	vldr	s14, [r3]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	edd7 6a02 	vldr	s13, [r7, #8]
 8002858:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800285c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002860:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002864:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	edc3 7a00 	vstr	s15, [r3]
    kf->P = (1 - K) * kf->P;                  // Update estimate uncertainty (P shrinks as estimate improves)
 800286e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002872:	edd7 7a05 	vldr	s15, [r7, #20]
 8002876:	ee37 7a67 	vsub.f32	s14, s14, s15
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	edc3 7a01 	vstr	s15, [r3, #4]
    return kf->x;                             // Return the refined (filtered) estimate
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	ee07 3a90 	vmov	s15, r3
}
 8002892:	eeb0 0a67 	vmov.f32	s0, s15
 8002896:	371c      	adds	r7, #28
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <main>:
// Output:
//   - Returns int (required by C standard, but never returns in embedded systems)
// Significance:
//   - The entry point of the program, initializes hardware, sets up BMS, and runs the main loop
//     to monitor and manage the battery pack.
int main(void) {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
    // Initialize the STM32 HAL library (sets up interrupts, clocks, etc.)
    HAL_Init();
 80028a6:	f000 ff2e 	bl	8003706 <HAL_Init>
    // Configure the system clock (8 MHz HSE)
    SystemClock_Config();
 80028aa:	f000 f879 	bl	80029a0 <SystemClock_Config>
    // Initialize GPIO pins (LED, heaters, boot, alerts)
    MX_GPIO_Init();
 80028ae:	f000 fad7 	bl	8002e60 <MX_GPIO_Init>
    // Initialize DMA for I2C3 and UART2
    MX_DMA_Init();
 80028b2:	f000 fa9f 	bl	8002df4 <MX_DMA_Init>
    // Initialize I2C3 for EPS sync counter
    MX_I2C3_Init();
 80028b6:	f000 f9ad 	bl	8002c14 <MX_I2C3_Init>
    // Initialize UART2 for additional communication
    MX_USART2_UART_Init();
 80028ba:	f000 fa69 	bl	8002d90 <MX_USART2_UART_Init>
    // Initialize I2C1 for first BQ76920 and TMP100
    MX_I2C1_Init();
 80028be:	f000 f929 	bl	8002b14 <MX_I2C1_Init>
    // Initialize I2C2 for second BQ76920
    MX_I2C2_Init();
 80028c2:	f000 f967 	bl	8002b94 <MX_I2C2_Init>
    // Initialize UART1 for error logging
    MX_USART1_UART_Init();
 80028c6:	f000 fa33 	bl	8002d30 <MX_USART1_UART_Init>
    // Initialize ADC for PCB temperature
    MX_ADC1_Init();
 80028ca:	f000 f8ad 	bl	8002a28 <MX_ADC1_Init>
    // Initialize Timer 2 for system timing
    MX_TIM2_Init();
 80028ce:	f000 f9e1 	bl	8002c94 <MX_TIM2_Init>

    // Start Timer 2 to begin counting (used for system ticks)
    HAL_TIM_Base_Start(&htim2);
 80028d2:	482a      	ldr	r0, [pc, #168]	@ (800297c <main+0xdc>)
 80028d4:	f005 fbd8 	bl	8008088 <HAL_TIM_Base_Start>

    // Set up first BQ76920 instance with I2C1 and boot pin
    bms_instance1.i2cHandle = &hi2c1;         // Link to I2C1 handle
 80028d8:	4b29      	ldr	r3, [pc, #164]	@ (8002980 <main+0xe0>)
 80028da:	4a2a      	ldr	r2, [pc, #168]	@ (8002984 <main+0xe4>)
 80028dc:	601a      	str	r2, [r3, #0]
    bms_instance1.bootPort = BOOT1_GPIO_Port; // Boot pin port (GPIOB)
 80028de:	4b28      	ldr	r3, [pc, #160]	@ (8002980 <main+0xe0>)
 80028e0:	4a29      	ldr	r2, [pc, #164]	@ (8002988 <main+0xe8>)
 80028e2:	605a      	str	r2, [r3, #4]
    bms_instance1.bootPin = BOOT1_Pin;        // Boot pin (PB4)
 80028e4:	4b26      	ldr	r3, [pc, #152]	@ (8002980 <main+0xe0>)
 80028e6:	2210      	movs	r2, #16
 80028e8:	811a      	strh	r2, [r3, #8]
    // Set up second BQ76920 instance with I2C2 and boot pin
    bms_instance2.i2cHandle = &hi2c2;         // Link to I2C2 handle
 80028ea:	4b28      	ldr	r3, [pc, #160]	@ (800298c <main+0xec>)
 80028ec:	4a28      	ldr	r2, [pc, #160]	@ (8002990 <main+0xf0>)
 80028ee:	601a      	str	r2, [r3, #0]
    bms_instance2.bootPort = BOOT2_GPIO_Port; // Boot pin port (GPIOC)
 80028f0:	4b26      	ldr	r3, [pc, #152]	@ (800298c <main+0xec>)
 80028f2:	4a28      	ldr	r2, [pc, #160]	@ (8002994 <main+0xf4>)
 80028f4:	605a      	str	r2, [r3, #4]
    bms_instance2.bootPin = BOOT2_Pin;        // Boot pin (PC7)
 80028f6:	4b25      	ldr	r3, [pc, #148]	@ (800298c <main+0xec>)
 80028f8:	2280      	movs	r2, #128	@ 0x80
 80028fa:	811a      	strh	r2, [r3, #8]

    // Initialize the BMS (sets up BQ76920 chips and loads telemetry)
    BMS_Service_Init();
 80028fc:	f7fe fc50 	bl	80011a0 <BMS_Service_Init>
    // Initialize the temperature system (TMP100 sensors and PID controller)
    Temperature_Init();  // Initialize TMP100 sensors and PID system
 8002900:	f7ff fd64 	bl	80023cc <Temperature_Init>

    // Store the current system tick (milliseconds) for timing
    uint32_t last_time = HAL_GetTick();
 8002904:	f000 ff68 	bl	80037d8 <HAL_GetTick>
 8002908:	60f8      	str	r0, [r7, #12]
    // Flag to track low-power mode (1=low power, 0=normal)
    uint8_t low_power_mode = 0;
 800290a:	2300      	movs	r3, #0
 800290c:	70fb      	strb	r3, [r7, #3]

    // Main loop: runs forever, managing the BMS
    while (1) {
        // Get the current system tick (milliseconds)
        uint32_t current_time = HAL_GetTick();
 800290e:	f000 ff63 	bl	80037d8 <HAL_GetTick>
 8002912:	60b8      	str	r0, [r7, #8]
        // Calculate elapsed time in seconds
        uint32_t delta_time = (current_time - last_time) / 1000;
 8002914:	68ba      	ldr	r2, [r7, #8]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	4a1f      	ldr	r2, [pc, #124]	@ (8002998 <main+0xf8>)
 800291c:	fba2 2303 	umull	r2, r3, r2, r3
 8002920:	099b      	lsrs	r3, r3, #6
 8002922:	607b      	str	r3, [r7, #4]
    	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002924:	2200      	movs	r2, #0
 8002926:	2108      	movs	r1, #8
 8002928:	481a      	ldr	r0, [pc, #104]	@ (8002994 <main+0xf4>)
 800292a:	f003 f91f 	bl	8005b6c <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800292e:	2201      	movs	r2, #1
 8002930:	2108      	movs	r1, #8
 8002932:	4818      	ldr	r0, [pc, #96]	@ (8002994 <main+0xf4>)
 8002934:	f003 f91a 	bl	8005b6c <HAL_GPIO_WritePin>
        // If BMS is online (no I2C errors)
        if (telemetry.bms_online) {
 8002938:	4b18      	ldr	r3, [pc, #96]	@ (800299c <main+0xfc>)
 800293a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00e      	beq.n	8002960 <main+0xc0>
            // Check and handle alerts from BQ76920 chips
            BMS_Service_HandleAlerts();
 8002942:	f7fe fc8d 	bl	8001260 <BMS_Service_HandleAlerts>
            // Read measurements (voltages, currents, temperatures)
            BMS_Service_ReadMeasurements();
 8002946:	f7fe fcfd 	bl	8001344 <BMS_Service_ReadMeasurements>
            // Process data (SOC, SOH, balancing)
            BMS_Service_ProcessData();
 800294a:	f7fe fe01 	bl	8001550 <BMS_Service_ProcessData>
            // Update time-based counters
            BMS_Service_UpdateCounters(delta_time);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7fe ff2e 	bl	80017b0 <BMS_Service_UpdateCounters>
            // Check for low-power conditions (SOC < 5%)
            BMS_Service_HandleLowPowerCondition(&low_power_mode);
 8002954:	1cfb      	adds	r3, r7, #3
 8002956:	4618      	mov	r0, r3
 8002958:	f7fe ff86 	bl	8001868 <BMS_Service_HandleLowPowerCondition>
            // Save telemetry to flash if needed
            BMS_Service_HandleFlashStorage();
 800295c:	f7ff f83c 	bl	80019d8 <BMS_Service_HandleFlashStorage>
        }

        // If in low-power mode, try to wake BQ76920 chips
        if (low_power_mode) {
 8002960:	78fb      	ldrb	r3, [r7, #3]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <main+0xce>
            BMS_Service_HandleLowPowerMode(&low_power_mode);
 8002966:	1cfb      	adds	r3, r7, #3
 8002968:	4618      	mov	r0, r3
 800296a:	f7fe ffbf 	bl	80018ec <BMS_Service_HandleLowPowerMode>
        }

        // Update last_time for the next loop
        last_time = current_time;
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	60fb      	str	r3, [r7, #12]
        // Wait for the voltage read interval (defined in BMS_Service.h)
        HAL_Delay(1000);
 8002972:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002976:	f000 ff3b 	bl	80037f0 <HAL_Delay>
    while (1) {
 800297a:	e7c8      	b.n	800290e <main+0x6e>
 800297c:	2000038c 	.word	0x2000038c
 8002980:	200004e8 	.word	0x200004e8
 8002984:	20000290 	.word	0x20000290
 8002988:	48000400 	.word	0x48000400
 800298c:	2000053c 	.word	0x2000053c
 8002990:	200002e4 	.word	0x200002e4
 8002994:	48000800 	.word	0x48000800
 8002998:	10624dd3 	.word	0x10624dd3
 800299c:	20000590 	.word	0x20000590

080029a0 <SystemClock_Config>:
//   - None (void), configures the system clock
// Significance:
//   - Sets up the STM32’s clock to 8 MHz using the HSE oscillator, critical for
//     accurate timing of all peripherals (Reference Manual, Section 6, page 188).
void SystemClock_Config(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b096      	sub	sp, #88	@ 0x58
 80029a4:	af00      	add	r7, sp, #0
    // Declare structure for oscillator configuration
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029a6:	f107 0314 	add.w	r3, r7, #20
 80029aa:	2244      	movs	r2, #68	@ 0x44
 80029ac:	2100      	movs	r1, #0
 80029ae:	4618      	mov	r0, r3
 80029b0:	f007 ffe4 	bl	800a97c <memset>
    // Declare structure for clock configuration
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029b4:	463b      	mov	r3, r7
 80029b6:	2200      	movs	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	605a      	str	r2, [r3, #4]
 80029bc:	609a      	str	r2, [r3, #8]
 80029be:	60da      	str	r2, [r3, #12]
 80029c0:	611a      	str	r2, [r3, #16]
    // Set voltage scaling to maximum performance (Scale 1)
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80029c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80029c6:	f003 ffd9 	bl	800697c <HAL_PWREx_ControlVoltageScaling>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <SystemClock_Config+0x34>
    {
        // Call error handler on failure
        Error_Handler();
 80029d0:	f000 fb06 	bl	8002fe0 <Error_Handler>
    }
    // Use HSE oscillator (8 MHz external crystal)
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029d4:	2301      	movs	r3, #1
 80029d6:	617b      	str	r3, [r7, #20]
    // Enable HSE oscillator
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029dc:	61bb      	str	r3, [r7, #24]
    // Disable PLL (not used in this configuration)
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80029de:	2300      	movs	r3, #0
 80029e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // Apply oscillator configuration
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029e2:	f107 0314 	add.w	r3, r7, #20
 80029e6:	4618      	mov	r0, r3
 80029e8:	f004 f81e 	bl	8006a28 <HAL_RCC_OscConfig>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <SystemClock_Config+0x56>
    {
        // Call error handler on failure
        Error_Handler();
 80029f2:	f000 faf5 	bl	8002fe0 <Error_Handler>
    }
    // Configure clocks: system, AHB, APB1, APB2
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029f6:	230f      	movs	r3, #15
 80029f8:	603b      	str	r3, [r7, #0]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    // Use HSE as system clock source
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80029fa:	2302      	movs	r3, #2
 80029fc:	607b      	str	r3, [r7, #4]
    // Set AHB clock divider to 1 (8 MHz)
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029fe:	2300      	movs	r3, #0
 8002a00:	60bb      	str	r3, [r7, #8]
    // Set APB1 clock divider to 1 (8 MHz)
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
    // Set APB2 clock divider to 1 (8 MHz)
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a06:	2300      	movs	r3, #0
 8002a08:	613b      	str	r3, [r7, #16]
    // Apply clock configuration with zero latency (for 8 MHz)
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002a0a:	463b      	mov	r3, r7
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f004 fbe6 	bl	80071e0 <HAL_RCC_ClockConfig>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <SystemClock_Config+0x7e>
    {
        // Call error handler on failure
        Error_Handler();
 8002a1a:	f000 fae1 	bl	8002fe0 <Error_Handler>
    }
}
 8002a1e:	bf00      	nop
 8002a20:	3758      	adds	r7, #88	@ 0x58
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
	...

08002a28 <MX_ADC1_Init>:
//   - None (void), initializes ADC1 for PCB temperature
// Significance:
//   - Sets up ADC1 to read the STM32’s internal temperature sensor, used in
//     BMS_Service.c for telemetry.pcb_temperature (Reference Manual, Section 15, page 439).
static void MX_ADC1_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08a      	sub	sp, #40	@ 0x28
 8002a2c:	af00      	add	r7, sp, #0
    // Declare structure for multi-mode ADC configuration
    ADC_MultiModeTypeDef multimode = {0};
 8002a2e:	f107 031c 	add.w	r3, r7, #28
 8002a32:	2200      	movs	r2, #0
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	605a      	str	r2, [r3, #4]
 8002a38:	609a      	str	r2, [r3, #8]
    // Declare structure for ADC channel configuration
    ADC_ChannelConfTypeDef sConfig = {0};
 8002a3a:	1d3b      	adds	r3, r7, #4
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	605a      	str	r2, [r3, #4]
 8002a42:	609a      	str	r2, [r3, #8]
 8002a44:	60da      	str	r2, [r3, #12]
 8002a46:	611a      	str	r2, [r3, #16]
 8002a48:	615a      	str	r2, [r3, #20]
    // Set ADC1 instance (ADC1 peripheral)
    hadc1.Instance = ADC1;
 8002a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a4c:	4a2f      	ldr	r2, [pc, #188]	@ (8002b0c <MX_ADC1_Init+0xe4>)
 8002a4e:	601a      	str	r2, [r3, #0]
    // Use asynchronous clock with no prescaler
    hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002a50:	4b2d      	ldr	r3, [pc, #180]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	605a      	str	r2, [r3, #4]
    // Use 12-bit resolution for accurate readings
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002a56:	4b2c      	ldr	r3, [pc, #176]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	609a      	str	r2, [r3, #8]
    // Align data to the right
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a5c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	60da      	str	r2, [r3, #12]
    // Disable scan mode (single channel)
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002a62:	4b29      	ldr	r3, [pc, #164]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	611a      	str	r2, [r3, #16]
    // Use single conversion end-of-conversion flag
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a68:	4b27      	ldr	r3, [pc, #156]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a6a:	2204      	movs	r2, #4
 8002a6c:	615a      	str	r2, [r3, #20]
    // Disable auto-wait mode
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8002a6e:	4b26      	ldr	r3, [pc, #152]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	761a      	strb	r2, [r3, #24]
    // Use single conversion mode (not continuous)
    hadc1.Init.ContinuousConvMode = DISABLE;
 8002a74:	4b24      	ldr	r3, [pc, #144]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	765a      	strb	r2, [r3, #25]
    // Use one conversion per trigger
    hadc1.Init.NbrOfConversion = 1;
 8002a7a:	4b23      	ldr	r3, [pc, #140]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	61da      	str	r2, [r3, #28]
    // Disable discontinuous mode
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a80:	4b21      	ldr	r3, [pc, #132]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2020 	strb.w	r2, [r3, #32]
    // Use software trigger (manual start)
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a88:	4b1f      	ldr	r3, [pc, #124]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	629a      	str	r2, [r3, #40]	@ 0x28
    // No external trigger edge
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	62da      	str	r2, [r3, #44]	@ 0x2c
    // Disable DMA for ADC
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8002a94:	4b1c      	ldr	r3, [pc, #112]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    // Preserve data on overrun
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	635a      	str	r2, [r3, #52]	@ 0x34
    // Disable oversampling
    hadc1.Init.OversamplingMode = DISABLE;
 8002aa2:	4b19      	ldr	r3, [pc, #100]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    // Initialize ADC1 with these settings
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002aaa:	4817      	ldr	r0, [pc, #92]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002aac:	f001 f8f6 	bl	8003c9c <HAL_ADC_Init>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_ADC1_Init+0x92>
    {
        // Call error handler on failure
        Error_Handler();
 8002ab6:	f000 fa93 	bl	8002fe0 <Error_Handler>
    }
    // Set ADC to independent mode (no multi-ADC)
    multimode.Mode = ADC_MODE_INDEPENDENT;
 8002aba:	2300      	movs	r3, #0
 8002abc:	61fb      	str	r3, [r7, #28]
    // Configure multi-mode
    if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002abe:	f107 031c 	add.w	r3, r7, #28
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	4810      	ldr	r0, [pc, #64]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002ac6:	f002 f9c7 	bl	8004e58 <HAL_ADCEx_MultiModeConfigChannel>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <MX_ADC1_Init+0xac>
    {
        // Call error handler on failure
        Error_Handler();
 8002ad0:	f000 fa86 	bl	8002fe0 <Error_Handler>
    }
    // Configure ADC channel for internal temperature sensor
    sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8002b10 <MX_ADC1_Init+0xe8>)
 8002ad6:	607b      	str	r3, [r7, #4]
    // Set as first (and only) channel
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ad8:	2306      	movs	r3, #6
 8002ada:	60bb      	str	r3, [r7, #8]
    // Use 2.5 cycles sampling time
    sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002adc:	2300      	movs	r3, #0
 8002ade:	60fb      	str	r3, [r7, #12]
    // Use single-ended input
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002ae0:	237f      	movs	r3, #127	@ 0x7f
 8002ae2:	613b      	str	r3, [r7, #16]
    // No offset correction
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	617b      	str	r3, [r7, #20]
    // Set offset to 0
    sConfig.Offset = 0;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	61bb      	str	r3, [r7, #24]
    // Configure ADC channel
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002aec:	1d3b      	adds	r3, r7, #4
 8002aee:	4619      	mov	r1, r3
 8002af0:	4805      	ldr	r0, [pc, #20]	@ (8002b08 <MX_ADC1_Init+0xe0>)
 8002af2:	f001 fbf7 	bl	80042e4 <HAL_ADC_ConfigChannel>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <MX_ADC1_Init+0xd8>
    {
        // Call error handler on failure
        Error_Handler();
 8002afc:	f000 fa70 	bl	8002fe0 <Error_Handler>
    }
}
 8002b00:	bf00      	nop
 8002b02:	3728      	adds	r7, #40	@ 0x28
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	2000022c 	.word	0x2000022c
 8002b0c:	50040000 	.word	0x50040000
 8002b10:	c7520000 	.word	0xc7520000

08002b14 <MX_I2C1_Init>:
//   - None (void), initializes I2C1 for BQ76920 and TMP100
// Significance:
//   - Sets up I2C1 (PB6/PB7) for communication with the first BQ76920 and both TMP100 sensors
//     (BQ76920 datasheet, Section 8.5.23, page 33).
static void MX_I2C1_Init(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
    // Set I2C1 instance (I2C1 peripheral)
    hi2c1.Instance = I2C1;
 8002b18:	4b1b      	ldr	r3, [pc, #108]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8002b8c <MX_I2C1_Init+0x78>)
 8002b1c:	601a      	str	r2, [r3, #0]
    // Set timing for 100 kHz I2C (calculated for 8 MHz clock)
    hi2c1.Init.Timing = 0x00201D2B;
 8002b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b20:	4a1b      	ldr	r2, [pc, #108]	@ (8002b90 <MX_I2C1_Init+0x7c>)
 8002b22:	605a      	str	r2, [r3, #4]
    // No own address (STM32 is master)
    hi2c1.Init.OwnAddress1 = 0;
 8002b24:	4b18      	ldr	r3, [pc, #96]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	609a      	str	r2, [r3, #8]
    // Use 7-bit addressing mode
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b2a:	4b17      	ldr	r3, [pc, #92]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	60da      	str	r2, [r3, #12]
    // Disable dual addressing
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b30:	4b15      	ldr	r3, [pc, #84]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	611a      	str	r2, [r3, #16]
    // No second address
    hi2c1.Init.OwnAddress2 = 0;
 8002b36:	4b14      	ldr	r3, [pc, #80]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	615a      	str	r2, [r3, #20]
    // No address mask
    hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002b3c:	4b12      	ldr	r3, [pc, #72]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	619a      	str	r2, [r3, #24]
    // Disable general call
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b42:	4b11      	ldr	r3, [pc, #68]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	61da      	str	r2, [r3, #28]
    // Allow clock stretching
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b48:	4b0f      	ldr	r3, [pc, #60]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	621a      	str	r2, [r3, #32]
    // Initialize I2C1
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b4e:	480e      	ldr	r0, [pc, #56]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b50:	f003 f824 	bl	8005b9c <HAL_I2C_Init>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_I2C1_Init+0x4a>
    {
        // Call error handler on failure
        Error_Handler();
 8002b5a:	f000 fa41 	bl	8002fe0 <Error_Handler>
    }
    // Enable analog filter for noise reduction
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b5e:	2100      	movs	r1, #0
 8002b60:	4809      	ldr	r0, [pc, #36]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b62:	f003 fe65 	bl	8006830 <HAL_I2CEx_ConfigAnalogFilter>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <MX_I2C1_Init+0x5c>
    {
        // Call error handler on failure
        Error_Handler();
 8002b6c:	f000 fa38 	bl	8002fe0 <Error_Handler>
    }
    // Disable digital filter
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002b70:	2100      	movs	r1, #0
 8002b72:	4805      	ldr	r0, [pc, #20]	@ (8002b88 <MX_I2C1_Init+0x74>)
 8002b74:	f003 fea7 	bl	80068c6 <HAL_I2CEx_ConfigDigitalFilter>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_I2C1_Init+0x6e>
    {
        // Call error handler on failure
        Error_Handler();
 8002b7e:	f000 fa2f 	bl	8002fe0 <Error_Handler>
    }
}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	20000290 	.word	0x20000290
 8002b8c:	40005400 	.word	0x40005400
 8002b90:	00201d2b 	.word	0x00201d2b

08002b94 <MX_I2C2_Init>:
// Output:
//   - None (void), initializes I2C2 for second BQ76920
// Significance:
//   - Sets up I2C2 (PB10/PB11) for communication with the second BQ76920 chip.
static void MX_I2C2_Init(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
    // Set I2C2 instance
    hi2c2.Instance = I2C2;
 8002b98:	4b1b      	ldr	r3, [pc, #108]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8002c0c <MX_I2C2_Init+0x78>)
 8002b9c:	601a      	str	r2, [r3, #0]
    // Set timing for 100 kHz I2C
    hi2c2.Init.Timing = 0x00201D2B;
 8002b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c10 <MX_I2C2_Init+0x7c>)
 8002ba2:	605a      	str	r2, [r3, #4]
    // No own address
    hi2c2.Init.OwnAddress1 = 0;
 8002ba4:	4b18      	ldr	r3, [pc, #96]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	609a      	str	r2, [r3, #8]
    // Use 7-bit addressing
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002baa:	4b17      	ldr	r3, [pc, #92]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002bac:	2201      	movs	r2, #1
 8002bae:	60da      	str	r2, [r3, #12]
    // Disable dual addressing
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bb0:	4b15      	ldr	r3, [pc, #84]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	611a      	str	r2, [r3, #16]
    // No second address
    hi2c2.Init.OwnAddress2 = 0;
 8002bb6:	4b14      	ldr	r3, [pc, #80]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	615a      	str	r2, [r3, #20]
    // No address mask
    hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002bbc:	4b12      	ldr	r3, [pc, #72]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	619a      	str	r2, [r3, #24]
    // Disable general call
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bc2:	4b11      	ldr	r3, [pc, #68]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	61da      	str	r2, [r3, #28]
    // Allow clock stretching
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	621a      	str	r2, [r3, #32]
    // Initialize I2C2
    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002bce:	480e      	ldr	r0, [pc, #56]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002bd0:	f002 ffe4 	bl	8005b9c <HAL_I2C_Init>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <MX_I2C2_Init+0x4a>
    {
        // Call error handler on failure
        Error_Handler();
 8002bda:	f000 fa01 	bl	8002fe0 <Error_Handler>
    }
    // Enable analog filter
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002bde:	2100      	movs	r1, #0
 8002be0:	4809      	ldr	r0, [pc, #36]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002be2:	f003 fe25 	bl	8006830 <HAL_I2CEx_ConfigAnalogFilter>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <MX_I2C2_Init+0x5c>
    {
        // Call error handler on failure
        Error_Handler();
 8002bec:	f000 f9f8 	bl	8002fe0 <Error_Handler>
    }
    // Disable digital filter
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	4805      	ldr	r0, [pc, #20]	@ (8002c08 <MX_I2C2_Init+0x74>)
 8002bf4:	f003 fe67 	bl	80068c6 <HAL_I2CEx_ConfigDigitalFilter>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <MX_I2C2_Init+0x6e>
    {
        // Call error handler on failure
        Error_Handler();
 8002bfe:	f000 f9ef 	bl	8002fe0 <Error_Handler>
    }
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	200002e4 	.word	0x200002e4
 8002c0c:	40005800 	.word	0x40005800
 8002c10:	00201d2b 	.word	0x00201d2b

08002c14 <MX_I2C3_Init>:
//   - None (void), initializes I2C3 for EPS sync counter
// Significance:
//   - Sets up I2C3 (PC0/PC1) for communication with the EPS Power Distribution system,
//     intended for DMA-based sync counter reception.
static void MX_I2C3_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
    // Set I2C3 instance
    hi2c3.Instance = I2C3;
 8002c18:	4b1b      	ldr	r3, [pc, #108]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c1a:	4a1c      	ldr	r2, [pc, #112]	@ (8002c8c <MX_I2C3_Init+0x78>)
 8002c1c:	601a      	str	r2, [r3, #0]
    // Set timing for 100 kHz I2C
    hi2c3.Init.Timing = 0x00201D2B;
 8002c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c20:	4a1b      	ldr	r2, [pc, #108]	@ (8002c90 <MX_I2C3_Init+0x7c>)
 8002c22:	605a      	str	r2, [r3, #4]
    // No own address
    hi2c3.Init.OwnAddress1 = 0;
 8002c24:	4b18      	ldr	r3, [pc, #96]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	609a      	str	r2, [r3, #8]
    // Use 7-bit addressing
    hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c2a:	4b17      	ldr	r3, [pc, #92]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	60da      	str	r2, [r3, #12]
    // Disable dual addressing
    hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c30:	4b15      	ldr	r3, [pc, #84]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	611a      	str	r2, [r3, #16]
    // No second address
    hi2c3.Init.OwnAddress2 = 0;
 8002c36:	4b14      	ldr	r3, [pc, #80]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	615a      	str	r2, [r3, #20]
    // No address mask
    hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c3c:	4b12      	ldr	r3, [pc, #72]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	619a      	str	r2, [r3, #24]
    // Disable general call
    hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c42:	4b11      	ldr	r3, [pc, #68]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	61da      	str	r2, [r3, #28]
    // Allow clock stretching
    hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c48:	4b0f      	ldr	r3, [pc, #60]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	621a      	str	r2, [r3, #32]
    // Initialize I2C3
    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002c4e:	480e      	ldr	r0, [pc, #56]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c50:	f002 ffa4 	bl	8005b9c <HAL_I2C_Init>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_I2C3_Init+0x4a>
    {
        // Call error handler on failure
        Error_Handler();
 8002c5a:	f000 f9c1 	bl	8002fe0 <Error_Handler>
    }
    // Enable analog filter
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c5e:	2100      	movs	r1, #0
 8002c60:	4809      	ldr	r0, [pc, #36]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c62:	f003 fde5 	bl	8006830 <HAL_I2CEx_ConfigAnalogFilter>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <MX_I2C3_Init+0x5c>
    {
        // Call error handler on failure
        Error_Handler();
 8002c6c:	f000 f9b8 	bl	8002fe0 <Error_Handler>
    }
    // Disable digital filter
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002c70:	2100      	movs	r1, #0
 8002c72:	4805      	ldr	r0, [pc, #20]	@ (8002c88 <MX_I2C3_Init+0x74>)
 8002c74:	f003 fe27 	bl	80068c6 <HAL_I2CEx_ConfigDigitalFilter>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <MX_I2C3_Init+0x6e>
    {
        // Call error handler on failure
        Error_Handler();
 8002c7e:	f000 f9af 	bl	8002fe0 <Error_Handler>
    }
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000338 	.word	0x20000338
 8002c8c:	40005c00 	.word	0x40005c00
 8002c90:	00201d2b 	.word	0x00201d2b

08002c94 <MX_TIM2_Init>:
//   - None (void), initializes Timer 2 for system timing
// Significance:
//   - Sets up Timer 2 to generate a 1ms tick, used for system timing and delays
//     (Reference Manual, Section 27, page 846).
static void MX_TIM2_Init(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b088      	sub	sp, #32
 8002c98:	af00      	add	r7, sp, #0
    // Declare structure for clock source configuration
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c9a:	f107 0310 	add.w	r3, r7, #16
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	605a      	str	r2, [r3, #4]
 8002ca4:	609a      	str	r2, [r3, #8]
 8002ca6:	60da      	str	r2, [r3, #12]
    // Declare structure for master configuration
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ca8:	1d3b      	adds	r3, r7, #4
 8002caa:	2200      	movs	r2, #0
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	605a      	str	r2, [r3, #4]
 8002cb0:	609a      	str	r2, [r3, #8]
    // Set Timer 2 instance
    htim2.Instance = TIM2;
 8002cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8002d2c <MX_TIM2_Init+0x98>)
 8002cb4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002cb8:	601a      	str	r2, [r3, #0]
    // Prescaler for 1ms ticks (8 MHz / 8000 = 1 kHz)
    htim2.Init.Prescaler = 7999;
 8002cba:	4b1c      	ldr	r3, [pc, #112]	@ (8002d2c <MX_TIM2_Init+0x98>)
 8002cbc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002cc0:	605a      	str	r2, [r3, #4]
    // Count up mode
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d2c <MX_TIM2_Init+0x98>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	609a      	str	r2, [r3, #8]
    // Maximum period (65535)
    htim2.Init.Period = 0xFFFF;
 8002cc8:	4b18      	ldr	r3, [pc, #96]	@ (8002d2c <MX_TIM2_Init+0x98>)
 8002cca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cce:	60da      	str	r2, [r3, #12]
    // No clock division
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cd0:	4b16      	ldr	r3, [pc, #88]	@ (8002d2c <MX_TIM2_Init+0x98>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	611a      	str	r2, [r3, #16]
    // Disable auto-reload preload
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cd6:	4b15      	ldr	r3, [pc, #84]	@ (8002d2c <MX_TIM2_Init+0x98>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	619a      	str	r2, [r3, #24]
    // Initialize Timer 2
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002cdc:	4813      	ldr	r0, [pc, #76]	@ (8002d2c <MX_TIM2_Init+0x98>)
 8002cde:	f005 f97b 	bl	8007fd8 <HAL_TIM_Base_Init>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <MX_TIM2_Init+0x58>
    {
        // Call error handler on failure
        Error_Handler();
 8002ce8:	f000 f97a 	bl	8002fe0 <Error_Handler>
    }
    // Use internal clock source
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cf0:	613b      	str	r3, [r7, #16]
    // Configure clock source
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002cf2:	f107 0310 	add.w	r3, r7, #16
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	480c      	ldr	r0, [pc, #48]	@ (8002d2c <MX_TIM2_Init+0x98>)
 8002cfa:	f005 fa2d 	bl	8008158 <HAL_TIM_ConfigClockSource>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <MX_TIM2_Init+0x74>
    {
        // Call error handler on failure
        Error_Handler();
 8002d04:	f000 f96c 	bl	8002fe0 <Error_Handler>
    }
    // No master output trigger
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	607b      	str	r3, [r7, #4]
    // Disable master-slave mode
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60fb      	str	r3, [r7, #12]
    // Configure master synchronization
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d10:	1d3b      	adds	r3, r7, #4
 8002d12:	4619      	mov	r1, r3
 8002d14:	4805      	ldr	r0, [pc, #20]	@ (8002d2c <MX_TIM2_Init+0x98>)
 8002d16:	f005 fc29 	bl	800856c <HAL_TIMEx_MasterConfigSynchronization>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <MX_TIM2_Init+0x90>
    {
        // Call error handler on failure
        Error_Handler();
 8002d20:	f000 f95e 	bl	8002fe0 <Error_Handler>
    }
}
 8002d24:	bf00      	nop
 8002d26:	3720      	adds	r7, #32
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	2000038c 	.word	0x2000038c

08002d30 <MX_USART1_UART_Init>:
//   - None (void), initializes UART1 for error logging
// Significance:
//   - Sets up UART1 (PA9/PA10) for logging errors to a serial terminal
//     (Reference Manual, Section 36, page 1235).
static void MX_USART1_UART_Init(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
    // Set USART1 instance
    huart1.Instance = USART1;
 8002d34:	4b14      	ldr	r3, [pc, #80]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d36:	4a15      	ldr	r2, [pc, #84]	@ (8002d8c <MX_USART1_UART_Init+0x5c>)
 8002d38:	601a      	str	r2, [r3, #0]
    // Set baud rate to 115200
    huart1.Init.BaudRate = 115200;
 8002d3a:	4b13      	ldr	r3, [pc, #76]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d40:	605a      	str	r2, [r3, #4]
    // Use 8-bit word length
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d42:	4b11      	ldr	r3, [pc, #68]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	609a      	str	r2, [r3, #8]
    // Use 1 stop bit
    huart1.Init.StopBits = UART_STOPBITS_1;
 8002d48:	4b0f      	ldr	r3, [pc, #60]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	60da      	str	r2, [r3, #12]
    // No parity
    huart1.Init.Parity = UART_PARITY_NONE;
 8002d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	611a      	str	r2, [r3, #16]
    // Enable transmit and receive
    huart1.Init.Mode = UART_MODE_TX_RX;
 8002d54:	4b0c      	ldr	r3, [pc, #48]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d56:	220c      	movs	r2, #12
 8002d58:	615a      	str	r2, [r3, #20]
    // No hardware flow control
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	619a      	str	r2, [r3, #24]
    // Use 16x oversampling
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d60:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	61da      	str	r2, [r3, #28]
    // Disable one-bit sampling
    huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d66:	4b08      	ldr	r3, [pc, #32]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	621a      	str	r2, [r3, #32]
    // No advanced features
    huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d6c:	4b06      	ldr	r3, [pc, #24]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	625a      	str	r2, [r3, #36]	@ 0x24
    // Initialize UART1
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d72:	4805      	ldr	r0, [pc, #20]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d74:	f005 fc82 	bl	800867c <HAL_UART_Init>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_USART1_UART_Init+0x52>
    {
        // Call error handler on failure
        Error_Handler();
 8002d7e:	f000 f92f 	bl	8002fe0 <Error_Handler>
    }
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	200003d8 	.word	0x200003d8
 8002d8c:	40013800 	.word	0x40013800

08002d90 <MX_USART2_UART_Init>:
// Output:
//   - None (void), initializes UART2 for communication
// Significance:
//   - Sets up UART2 (PA2/PA3) with RS485 mode, potentially for EPS communication.
static void MX_USART2_UART_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
    // Set USART2 instance
    huart2.Instance = USART2;
 8002d94:	4b15      	ldr	r3, [pc, #84]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002d96:	4a16      	ldr	r2, [pc, #88]	@ (8002df0 <MX_USART2_UART_Init+0x60>)
 8002d98:	601a      	str	r2, [r3, #0]
    // Set baud rate to 115200
    huart2.Init.BaudRate = 115200;
 8002d9a:	4b14      	ldr	r3, [pc, #80]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002d9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002da0:	605a      	str	r2, [r3, #4]
    // Use 8-bit word length
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002da2:	4b12      	ldr	r3, [pc, #72]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	609a      	str	r2, [r3, #8]
    // Use 1 stop bit
    huart2.Init.StopBits = UART_STOPBITS_1;
 8002da8:	4b10      	ldr	r3, [pc, #64]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	60da      	str	r2, [r3, #12]
    // No parity
    huart2.Init.Parity = UART_PARITY_NONE;
 8002dae:	4b0f      	ldr	r3, [pc, #60]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	611a      	str	r2, [r3, #16]
    // Enable transmit and receive
    huart2.Init.Mode = UART_MODE_TX_RX;
 8002db4:	4b0d      	ldr	r3, [pc, #52]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002db6:	220c      	movs	r2, #12
 8002db8:	615a      	str	r2, [r3, #20]
    // No hardware flow control
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dba:	4b0c      	ldr	r3, [pc, #48]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	619a      	str	r2, [r3, #24]
    // Use 16x oversampling
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	61da      	str	r2, [r3, #28]
    // Disable one-bit sampling
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dc6:	4b09      	ldr	r3, [pc, #36]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	621a      	str	r2, [r3, #32]
    // No advanced features
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dcc:	4b07      	ldr	r3, [pc, #28]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	625a      	str	r2, [r3, #36]	@ 0x24
    // Initialize UART2 with RS485 mode
    if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	4804      	ldr	r0, [pc, #16]	@ (8002dec <MX_USART2_UART_Init+0x5c>)
 8002dda:	f006 fd60 	bl	800989e <HAL_RS485Ex_Init>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <MX_USART2_UART_Init+0x58>
    {
        // Call error handler on failure
        Error_Handler();
 8002de4:	f000 f8fc 	bl	8002fe0 <Error_Handler>
    }
}
 8002de8:	bf00      	nop
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	20000460 	.word	0x20000460
 8002df0:	40004400 	.word	0x40004400

08002df4 <MX_DMA_Init>:
// Output:
//   - None (void), initializes DMA for I2C3 and UART2
// Significance:
//   - Sets up DMA channels for efficient data transfer (e.g., I2C3 sync counter).
static void MX_DMA_Init(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
    // Enable DMA1 clock
    __HAL_RCC_DMA1_CLK_ENABLE();
 8002dfa:	4b18      	ldr	r3, [pc, #96]	@ (8002e5c <MX_DMA_Init+0x68>)
 8002dfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dfe:	4a17      	ldr	r2, [pc, #92]	@ (8002e5c <MX_DMA_Init+0x68>)
 8002e00:	f043 0301 	orr.w	r3, r3, #1
 8002e04:	6493      	str	r3, [r2, #72]	@ 0x48
 8002e06:	4b15      	ldr	r3, [pc, #84]	@ (8002e5c <MX_DMA_Init+0x68>)
 8002e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	607b      	str	r3, [r7, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
    // Set priority for DMA1 Channel 2 (I2C3 RX)
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002e12:	2200      	movs	r2, #0
 8002e14:	2100      	movs	r1, #0
 8002e16:	200c      	movs	r0, #12
 8002e18:	f002 f9a9 	bl	800516e <HAL_NVIC_SetPriority>
    // Enable DMA1 Channel 2 interrupt
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002e1c:	200c      	movs	r0, #12
 8002e1e:	f002 f9c2 	bl	80051a6 <HAL_NVIC_EnableIRQ>
    // Set priority for DMA1 Channel 3 (I2C3 TX)
    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002e22:	2200      	movs	r2, #0
 8002e24:	2100      	movs	r1, #0
 8002e26:	200d      	movs	r0, #13
 8002e28:	f002 f9a1 	bl	800516e <HAL_NVIC_SetPriority>
    // Enable DMA1 Channel 3 interrupt
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002e2c:	200d      	movs	r0, #13
 8002e2e:	f002 f9ba 	bl	80051a6 <HAL_NVIC_EnableIRQ>
    // Set priority for DMA1 Channel 6 (USART2 RX)
    HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8002e32:	2200      	movs	r2, #0
 8002e34:	2100      	movs	r1, #0
 8002e36:	2010      	movs	r0, #16
 8002e38:	f002 f999 	bl	800516e <HAL_NVIC_SetPriority>
    // Enable DMA1 Channel 6 interrupt
    HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002e3c:	2010      	movs	r0, #16
 8002e3e:	f002 f9b2 	bl	80051a6 <HAL_NVIC_EnableIRQ>
    // Set priority for DMA1 Channel 7 (USART2 TX)
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8002e42:	2200      	movs	r2, #0
 8002e44:	2100      	movs	r1, #0
 8002e46:	2011      	movs	r0, #17
 8002e48:	f002 f991 	bl	800516e <HAL_NVIC_SetPriority>
    // Enable DMA1 Channel 7 interrupt
    HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002e4c:	2011      	movs	r0, #17
 8002e4e:	f002 f9aa 	bl	80051a6 <HAL_NVIC_EnableIRQ>
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	40021000 	.word	0x40021000

08002e60 <MX_GPIO_Init>:
// Output:
//   - None (void), initializes GPIO pins
// Significance:
//   - Sets up GPIO pins for LED, heaters, boot, and alert signals (Reference Manual, Section 8, page 246).
static void MX_GPIO_Init(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	@ 0x28
 8002e64:	af00      	add	r7, sp, #0
    // Declare structure for GPIO configuration
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e66:	f107 0314 	add.w	r3, r7, #20
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	605a      	str	r2, [r3, #4]
 8002e70:	609a      	str	r2, [r3, #8]
 8002e72:	60da      	str	r2, [r3, #12]
 8002e74:	611a      	str	r2, [r3, #16]
    // Enable clock for GPIOC (LED, BOOT2)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e76:	4b44      	ldr	r3, [pc, #272]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e7a:	4a43      	ldr	r2, [pc, #268]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002e7c:	f043 0304 	orr.w	r3, r3, #4
 8002e80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e82:	4b41      	ldr	r3, [pc, #260]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e86:	f003 0304 	and.w	r3, r3, #4
 8002e8a:	613b      	str	r3, [r7, #16]
 8002e8c:	693b      	ldr	r3, [r7, #16]
    // Enable clock for GPIOH (not used here)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e8e:	4b3e      	ldr	r3, [pc, #248]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e92:	4a3d      	ldr	r2, [pc, #244]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002e94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e9a:	4b3b      	ldr	r3, [pc, #236]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
    // Enable clock for GPIOA (ALERT2)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ea6:	4b38      	ldr	r3, [pc, #224]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	4a37      	ldr	r2, [pc, #220]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eb2:	4b35      	ldr	r3, [pc, #212]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	60bb      	str	r3, [r7, #8]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
    // Enable clock for GPIOB (BOOT1, HEATER1, HEATER2, ALERT1)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ebe:	4b32      	ldr	r3, [pc, #200]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec2:	4a31      	ldr	r2, [pc, #196]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002ec4:	f043 0302 	orr.w	r3, r3, #2
 8002ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eca:	4b2f      	ldr	r3, [pc, #188]	@ (8002f88 <MX_GPIO_Init+0x128>)
 8002ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	607b      	str	r3, [r7, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]
    // Initialize LED and BOOT2 pins to low (off)
    HAL_GPIO_WritePin(GPIOC, LED_Pin|BOOT2_Pin, GPIO_PIN_RESET);
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	2188      	movs	r1, #136	@ 0x88
 8002eda:	482c      	ldr	r0, [pc, #176]	@ (8002f8c <MX_GPIO_Init+0x12c>)
 8002edc:	f002 fe46 	bl	8005b6c <HAL_GPIO_WritePin>
    // Initialize BOOT1, HEATER1, HEATER2 pins to low
    HAL_GPIO_WritePin(GPIOB, BOOT1_Pin|HEATER2_Pin|HEATER1_Pin, GPIO_PIN_RESET);
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f44f 7144 	mov.w	r1, #784	@ 0x310
 8002ee6:	482a      	ldr	r0, [pc, #168]	@ (8002f90 <MX_GPIO_Init+0x130>)
 8002ee8:	f002 fe40 	bl	8005b6c <HAL_GPIO_WritePin>
    // Configure LED and BOOT2 as output pins
    GPIO_InitStruct.Pin = LED_Pin|BOOT2_Pin;
 8002eec:	2388      	movs	r3, #136	@ 0x88
 8002eee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // Push-pull output
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;        // No pull-up/pull-down
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; // Low speed
 8002ef8:	2300      	movs	r3, #0
 8002efa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002efc:	f107 0314 	add.w	r3, r7, #20
 8002f00:	4619      	mov	r1, r3
 8002f02:	4822      	ldr	r0, [pc, #136]	@ (8002f8c <MX_GPIO_Init+0x12c>)
 8002f04:	f002 fc88 	bl	8005818 <HAL_GPIO_Init>
    // Configure ALERT2 as interrupt input (rising edge)
    GPIO_InitStruct.Pin = ALERT2_Pin;
 8002f08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f0e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002f12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f14:	2300      	movs	r3, #0
 8002f16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ALERT2_GPIO_Port, &GPIO_InitStruct);
 8002f18:	f107 0314 	add.w	r3, r7, #20
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f22:	f002 fc79 	bl	8005818 <HAL_GPIO_Init>
    // Configure BOOT1, HEATER1, HEATER2 as output pins
    GPIO_InitStruct.Pin = BOOT1_Pin|HEATER2_Pin|HEATER1_Pin;
 8002f26:	f44f 7344 	mov.w	r3, #784	@ 0x310
 8002f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f34:	2300      	movs	r3, #0
 8002f36:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f38:	f107 0314 	add.w	r3, r7, #20
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4814      	ldr	r0, [pc, #80]	@ (8002f90 <MX_GPIO_Init+0x130>)
 8002f40:	f002 fc6a 	bl	8005818 <HAL_GPIO_Init>
    // Configure ALERT1 as interrupt input (rising edge)
    GPIO_InitStruct.Pin = ALERT1_Pin;
 8002f44:	2320      	movs	r3, #32
 8002f46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f48:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ALERT1_GPIO_Port, &GPIO_InitStruct);
 8002f52:	f107 0314 	add.w	r3, r7, #20
 8002f56:	4619      	mov	r1, r3
 8002f58:	480d      	ldr	r0, [pc, #52]	@ (8002f90 <MX_GPIO_Init+0x130>)
 8002f5a:	f002 fc5d 	bl	8005818 <HAL_GPIO_Init>
    // Set interrupt priority for EXTI9_5 (ALERT1, PB5)
    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2100      	movs	r1, #0
 8002f62:	2017      	movs	r0, #23
 8002f64:	f002 f903 	bl	800516e <HAL_NVIC_SetPriority>
    // Enable EXTI9_5 interrupt
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002f68:	2017      	movs	r0, #23
 8002f6a:	f002 f91c 	bl	80051a6 <HAL_NVIC_EnableIRQ>
    // Set interrupt priority for EXTI15_10 (ALERT2, PA12)
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2100      	movs	r1, #0
 8002f72:	2028      	movs	r0, #40	@ 0x28
 8002f74:	f002 f8fb 	bl	800516e <HAL_NVIC_SetPriority>
    // Enable EXTI15_10 interrupt
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002f78:	2028      	movs	r0, #40	@ 0x28
 8002f7a:	f002 f914 	bl	80051a6 <HAL_NVIC_EnableIRQ>
}
 8002f7e:	bf00      	nop
 8002f80:	3728      	adds	r7, #40	@ 0x28
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	48000800 	.word	0x48000800
 8002f90:	48000400 	.word	0x48000400

08002f94 <Log_Error>:
//   - ...: Variable arguments for formatting (like printf)
// Output:
//   - None (void), sends error message over UART1
// Significance:
//   - Logs error messages to a serial terminal for debugging, used throughout the project.
void Log_Error(const char *format, ...) {
 8002f94:	b40f      	push	{r0, r1, r2, r3}
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b0a2      	sub	sp, #136	@ 0x88
 8002f9a:	af00      	add	r7, sp, #0
    // Declare buffer to hold formatted message
    char buffer[128];
    // Declare variable argument list
    va_list args;
    // Initialize argument list
    va_start(args, format);
 8002f9c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002fa0:	607b      	str	r3, [r7, #4]
    // Format message into buffer
    vsnprintf(buffer, sizeof(buffer), format, args);
 8002fa2:	f107 0008 	add.w	r0, r7, #8
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002fac:	2180      	movs	r1, #128	@ 0x80
 8002fae:	f007 fcd7 	bl	800a960 <vsniprintf>
    // Clean up argument list
    va_end(args);
    // Send message over UART1
    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8002fb2:	f107 0308 	add.w	r3, r7, #8
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fd f95a 	bl	8000270 <strlen>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	f107 0108 	add.w	r1, r7, #8
 8002fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc8:	4804      	ldr	r0, [pc, #16]	@ (8002fdc <Log_Error+0x48>)
 8002fca:	f005 fba5 	bl	8008718 <HAL_UART_Transmit>
}
 8002fce:	bf00      	nop
 8002fd0:	3788      	adds	r7, #136	@ 0x88
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002fd8:	b004      	add	sp, #16
 8002fda:	4770      	bx	lr
 8002fdc:	200003d8 	.word	0x200003d8

08002fe0 <Error_Handler>:
// Output:
//   - None (void), enters an infinite loop
// Significance:
//   - Called on critical hardware errors (e.g., ADC, I2C failure) to stop the system safely.
void Error_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fe4:	b672      	cpsid	i
}
 8002fe6:	bf00      	nop
    // Disable all interrupts
    __disable_irq();
    // Enter infinite loop to halt execution
    while (1)
 8002fe8:	bf00      	nop
 8002fea:	e7fd      	b.n	8002fe8 <Error_Handler+0x8>

08002fec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8003030 <HAL_MspInit+0x44>)
 8002ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8003030 <HAL_MspInit+0x44>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8003030 <HAL_MspInit+0x44>)
 8003000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	607b      	str	r3, [r7, #4]
 8003008:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800300a:	4b09      	ldr	r3, [pc, #36]	@ (8003030 <HAL_MspInit+0x44>)
 800300c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800300e:	4a08      	ldr	r2, [pc, #32]	@ (8003030 <HAL_MspInit+0x44>)
 8003010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003014:	6593      	str	r3, [r2, #88]	@ 0x58
 8003016:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <HAL_MspInit+0x44>)
 8003018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800301e:	603b      	str	r3, [r7, #0]
 8003020:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	40021000 	.word	0x40021000

08003034 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b0ac      	sub	sp, #176	@ 0xb0
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800303c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
 8003044:	605a      	str	r2, [r3, #4]
 8003046:	609a      	str	r2, [r3, #8]
 8003048:	60da      	str	r2, [r3, #12]
 800304a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800304c:	f107 0314 	add.w	r3, r7, #20
 8003050:	2288      	movs	r2, #136	@ 0x88
 8003052:	2100      	movs	r1, #0
 8003054:	4618      	mov	r0, r3
 8003056:	f007 fc91 	bl	800a97c <memset>
  if(hadc->Instance==ADC1)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a27      	ldr	r2, [pc, #156]	@ (80030fc <HAL_ADC_MspInit+0xc8>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d146      	bne.n	80030f2 <HAL_ADC_MspInit+0xbe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003064:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003068:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800306a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800306e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8003072:	2303      	movs	r3, #3
 8003074:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003076:	2301      	movs	r3, #1
 8003078:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800307a:	2308      	movs	r3, #8
 800307c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800307e:	2307      	movs	r3, #7
 8003080:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003082:	2302      	movs	r3, #2
 8003084:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV8;
 8003086:	2308      	movs	r3, #8
 8003088:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800308a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800308e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003090:	f107 0314 	add.w	r3, r7, #20
 8003094:	4618      	mov	r0, r3
 8003096:	f004 fae3 	bl	8007660 <HAL_RCCEx_PeriphCLKConfig>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80030a0:	f7ff ff9e 	bl	8002fe0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80030a4:	4b16      	ldr	r3, [pc, #88]	@ (8003100 <HAL_ADC_MspInit+0xcc>)
 80030a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030a8:	4a15      	ldr	r2, [pc, #84]	@ (8003100 <HAL_ADC_MspInit+0xcc>)
 80030aa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80030ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030b0:	4b13      	ldr	r3, [pc, #76]	@ (8003100 <HAL_ADC_MspInit+0xcc>)
 80030b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030b8:	613b      	str	r3, [r7, #16]
 80030ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030bc:	4b10      	ldr	r3, [pc, #64]	@ (8003100 <HAL_ADC_MspInit+0xcc>)
 80030be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030c0:	4a0f      	ldr	r2, [pc, #60]	@ (8003100 <HAL_ADC_MspInit+0xcc>)
 80030c2:	f043 0302 	orr.w	r3, r3, #2
 80030c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003100 <HAL_ADC_MspInit+0xcc>)
 80030ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	60fb      	str	r3, [r7, #12]
 80030d2:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80030d4:	2302      	movs	r3, #2
 80030d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80030da:	230b      	movs	r3, #11
 80030dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80030ea:	4619      	mov	r1, r3
 80030ec:	4805      	ldr	r0, [pc, #20]	@ (8003104 <HAL_ADC_MspInit+0xd0>)
 80030ee:	f002 fb93 	bl	8005818 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80030f2:	bf00      	nop
 80030f4:	37b0      	adds	r7, #176	@ 0xb0
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	50040000 	.word	0x50040000
 8003100:	40021000 	.word	0x40021000
 8003104:	48000400 	.word	0x48000400

08003108 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b0b0      	sub	sp, #192	@ 0xc0
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003110:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	609a      	str	r2, [r3, #8]
 800311c:	60da      	str	r2, [r3, #12]
 800311e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003120:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003124:	2288      	movs	r2, #136	@ 0x88
 8003126:	2100      	movs	r1, #0
 8003128:	4618      	mov	r0, r3
 800312a:	f007 fc27 	bl	800a97c <memset>
  if(hi2c->Instance==I2C1)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a63      	ldr	r2, [pc, #396]	@ (80032c0 <HAL_I2C_MspInit+0x1b8>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d13b      	bne.n	80031b0 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003138:	2340      	movs	r3, #64	@ 0x40
 800313a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800313c:	2300      	movs	r3, #0
 800313e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003140:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003144:	4618      	mov	r0, r3
 8003146:	f004 fa8b 	bl	8007660 <HAL_RCCEx_PeriphCLKConfig>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003150:	f7ff ff46 	bl	8002fe0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003154:	4b5b      	ldr	r3, [pc, #364]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 8003156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003158:	4a5a      	ldr	r2, [pc, #360]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 800315a:	f043 0302 	orr.w	r3, r3, #2
 800315e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003160:	4b58      	ldr	r3, [pc, #352]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 8003162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	623b      	str	r3, [r7, #32]
 800316a:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800316c:	23c0      	movs	r3, #192	@ 0xc0
 800316e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003172:	2312      	movs	r3, #18
 8003174:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003178:	2300      	movs	r3, #0
 800317a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800317e:	2303      	movs	r3, #3
 8003180:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003184:	2304      	movs	r3, #4
 8003186:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800318e:	4619      	mov	r1, r3
 8003190:	484d      	ldr	r0, [pc, #308]	@ (80032c8 <HAL_I2C_MspInit+0x1c0>)
 8003192:	f002 fb41 	bl	8005818 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003196:	4b4b      	ldr	r3, [pc, #300]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 8003198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800319a:	4a4a      	ldr	r2, [pc, #296]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 800319c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80031a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80031a2:	4b48      	ldr	r3, [pc, #288]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 80031a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031aa:	61fb      	str	r3, [r7, #28]
 80031ac:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 80031ae:	e082      	b.n	80032b6 <HAL_I2C_MspInit+0x1ae>
  else if(hi2c->Instance==I2C2)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a45      	ldr	r2, [pc, #276]	@ (80032cc <HAL_I2C_MspInit+0x1c4>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d13c      	bne.n	8003234 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80031ba:	2380      	movs	r3, #128	@ 0x80
 80031bc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80031be:	2300      	movs	r3, #0
 80031c0:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031c6:	4618      	mov	r0, r3
 80031c8:	f004 fa4a 	bl	8007660 <HAL_RCCEx_PeriphCLKConfig>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <HAL_I2C_MspInit+0xce>
      Error_Handler();
 80031d2:	f7ff ff05 	bl	8002fe0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031d6:	4b3b      	ldr	r3, [pc, #236]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 80031d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031da:	4a3a      	ldr	r2, [pc, #232]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 80031dc:	f043 0302 	orr.w	r3, r3, #2
 80031e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031e2:	4b38      	ldr	r3, [pc, #224]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 80031e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	61bb      	str	r3, [r7, #24]
 80031ec:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80031ee:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80031f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031f6:	2312      	movs	r3, #18
 80031f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fc:	2300      	movs	r3, #0
 80031fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003202:	2303      	movs	r3, #3
 8003204:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003208:	2304      	movs	r3, #4
 800320a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800320e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003212:	4619      	mov	r1, r3
 8003214:	482c      	ldr	r0, [pc, #176]	@ (80032c8 <HAL_I2C_MspInit+0x1c0>)
 8003216:	f002 faff 	bl	8005818 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800321a:	4b2a      	ldr	r3, [pc, #168]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 800321c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800321e:	4a29      	ldr	r2, [pc, #164]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 8003220:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003224:	6593      	str	r3, [r2, #88]	@ 0x58
 8003226:	4b27      	ldr	r3, [pc, #156]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 8003228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800322a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800322e:	617b      	str	r3, [r7, #20]
 8003230:	697b      	ldr	r3, [r7, #20]
}
 8003232:	e040      	b.n	80032b6 <HAL_I2C_MspInit+0x1ae>
  else if(hi2c->Instance==I2C3)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a25      	ldr	r2, [pc, #148]	@ (80032d0 <HAL_I2C_MspInit+0x1c8>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d13b      	bne.n	80032b6 <HAL_I2C_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800323e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003242:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003244:	2300      	movs	r3, #0
 8003246:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003248:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800324c:	4618      	mov	r0, r3
 800324e:	f004 fa07 	bl	8007660 <HAL_RCCEx_PeriphCLKConfig>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d001      	beq.n	800325c <HAL_I2C_MspInit+0x154>
      Error_Handler();
 8003258:	f7ff fec2 	bl	8002fe0 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800325c:	4b19      	ldr	r3, [pc, #100]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 800325e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003260:	4a18      	ldr	r2, [pc, #96]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 8003262:	f043 0304 	orr.w	r3, r3, #4
 8003266:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003268:	4b16      	ldr	r3, [pc, #88]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 800326a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003274:	2303      	movs	r3, #3
 8003276:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800327a:	2312      	movs	r3, #18
 800327c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003280:	2300      	movs	r3, #0
 8003282:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003286:	2303      	movs	r3, #3
 8003288:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800328c:	2304      	movs	r3, #4
 800328e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003292:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003296:	4619      	mov	r1, r3
 8003298:	480e      	ldr	r0, [pc, #56]	@ (80032d4 <HAL_I2C_MspInit+0x1cc>)
 800329a:	f002 fabd 	bl	8005818 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800329e:	4b09      	ldr	r3, [pc, #36]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 80032a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a2:	4a08      	ldr	r2, [pc, #32]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 80032a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80032aa:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <HAL_I2C_MspInit+0x1bc>)
 80032ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	68fb      	ldr	r3, [r7, #12]
}
 80032b6:	bf00      	nop
 80032b8:	37c0      	adds	r7, #192	@ 0xc0
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40005400 	.word	0x40005400
 80032c4:	40021000 	.word	0x40021000
 80032c8:	48000400 	.word	0x48000400
 80032cc:	40005800 	.word	0x40005800
 80032d0:	40005c00 	.word	0x40005c00
 80032d4:	48000800 	.word	0x48000800

080032d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032d8:	b480      	push	{r7}
 80032da:	b085      	sub	sp, #20
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e8:	d10b      	bne.n	8003302 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032ea:	4b09      	ldr	r3, [pc, #36]	@ (8003310 <HAL_TIM_Base_MspInit+0x38>)
 80032ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ee:	4a08      	ldr	r2, [pc, #32]	@ (8003310 <HAL_TIM_Base_MspInit+0x38>)
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80032f6:	4b06      	ldr	r3, [pc, #24]	@ (8003310 <HAL_TIM_Base_MspInit+0x38>)
 80032f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	60fb      	str	r3, [r7, #12]
 8003300:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003302:	bf00      	nop
 8003304:	3714      	adds	r7, #20
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	40021000 	.word	0x40021000

08003314 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b0ae      	sub	sp, #184	@ 0xb8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800331c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]
 8003324:	605a      	str	r2, [r3, #4]
 8003326:	609a      	str	r2, [r3, #8]
 8003328:	60da      	str	r2, [r3, #12]
 800332a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800332c:	f107 031c 	add.w	r3, r7, #28
 8003330:	2288      	movs	r2, #136	@ 0x88
 8003332:	2100      	movs	r1, #0
 8003334:	4618      	mov	r0, r3
 8003336:	f007 fb21 	bl	800a97c <memset>
  if(huart->Instance==USART1)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a4b      	ldr	r2, [pc, #300]	@ (800346c <HAL_UART_MspInit+0x158>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d145      	bne.n	80033d0 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003344:	2301      	movs	r3, #1
 8003346:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003348:	2300      	movs	r3, #0
 800334a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800334c:	f107 031c 	add.w	r3, r7, #28
 8003350:	4618      	mov	r0, r3
 8003352:	f004 f985 	bl	8007660 <HAL_RCCEx_PeriphCLKConfig>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800335c:	f7ff fe40 	bl	8002fe0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003360:	4b43      	ldr	r3, [pc, #268]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 8003362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003364:	4a42      	ldr	r2, [pc, #264]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 8003366:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800336a:	6613      	str	r3, [r2, #96]	@ 0x60
 800336c:	4b40      	ldr	r3, [pc, #256]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 800336e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003370:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003374:	61bb      	str	r3, [r7, #24]
 8003376:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003378:	4b3d      	ldr	r3, [pc, #244]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 800337a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800337c:	4a3c      	ldr	r2, [pc, #240]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 800337e:	f043 0301 	orr.w	r3, r3, #1
 8003382:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003384:	4b3a      	ldr	r3, [pc, #232]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 8003386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	617b      	str	r3, [r7, #20]
 800338e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003390:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003394:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003398:	2302      	movs	r3, #2
 800339a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339e:	2300      	movs	r3, #0
 80033a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033a4:	2303      	movs	r3, #3
 80033a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80033aa:	2307      	movs	r3, #7
 80033ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80033b4:	4619      	mov	r1, r3
 80033b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033ba:	f002 fa2d 	bl	8005818 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80033be:	2200      	movs	r2, #0
 80033c0:	2100      	movs	r1, #0
 80033c2:	2025      	movs	r0, #37	@ 0x25
 80033c4:	f001 fed3 	bl	800516e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80033c8:	2025      	movs	r0, #37	@ 0x25
 80033ca:	f001 feec 	bl	80051a6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80033ce:	e048      	b.n	8003462 <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a27      	ldr	r2, [pc, #156]	@ (8003474 <HAL_UART_MspInit+0x160>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d143      	bne.n	8003462 <HAL_UART_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80033da:	2302      	movs	r3, #2
 80033dc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80033de:	2300      	movs	r3, #0
 80033e0:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033e2:	f107 031c 	add.w	r3, r7, #28
 80033e6:	4618      	mov	r0, r3
 80033e8:	f004 f93a 	bl	8007660 <HAL_RCCEx_PeriphCLKConfig>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 80033f2:	f7ff fdf5 	bl	8002fe0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80033f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 80033f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 80033fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003400:	6593      	str	r3, [r2, #88]	@ 0x58
 8003402:	4b1b      	ldr	r3, [pc, #108]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 8003404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800340e:	4b18      	ldr	r3, [pc, #96]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 8003410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003412:	4a17      	ldr	r2, [pc, #92]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 8003414:	f043 0301 	orr.w	r3, r3, #1
 8003418:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800341a:	4b15      	ldr	r3, [pc, #84]	@ (8003470 <HAL_UART_MspInit+0x15c>)
 800341c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART2_TX_Pin;
 8003426:	2304      	movs	r3, #4
 8003428:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800342c:	2312      	movs	r3, #18
 800342e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003432:	2301      	movs	r3, #1
 8003434:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003438:	2303      	movs	r3, #3
 800343a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800343e:	2307      	movs	r3, #7
 8003440:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8003444:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003448:	4619      	mov	r1, r3
 800344a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800344e:	f002 f9e3 	bl	8005818 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003452:	2200      	movs	r2, #0
 8003454:	2100      	movs	r1, #0
 8003456:	2026      	movs	r0, #38	@ 0x26
 8003458:	f001 fe89 	bl	800516e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800345c:	2026      	movs	r0, #38	@ 0x26
 800345e:	f001 fea2 	bl	80051a6 <HAL_NVIC_EnableIRQ>
}
 8003462:	bf00      	nop
 8003464:	37b8      	adds	r7, #184	@ 0xb8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40013800 	.word	0x40013800
 8003470:	40021000 	.word	0x40021000
 8003474:	40004400 	.word	0x40004400

08003478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800347c:	f004 f874 	bl	8007568 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003480:	bf00      	nop
 8003482:	e7fd      	b.n	8003480 <NMI_Handler+0x8>

08003484 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003488:	bf00      	nop
 800348a:	e7fd      	b.n	8003488 <HardFault_Handler+0x4>

0800348c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003490:	bf00      	nop
 8003492:	e7fd      	b.n	8003490 <MemManage_Handler+0x4>

08003494 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003498:	bf00      	nop
 800349a:	e7fd      	b.n	8003498 <BusFault_Handler+0x4>

0800349c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034a0:	bf00      	nop
 80034a2:	e7fd      	b.n	80034a0 <UsageFault_Handler+0x4>

080034a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034a8:	bf00      	nop
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr

080034b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034b2:	b480      	push	{r7}
 80034b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034b6:	bf00      	nop
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034c0:	b480      	push	{r7}
 80034c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034c4:	bf00      	nop
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr

080034ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034d2:	f000 f96d 	bl	80037b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}
	...

080034dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80034e0:	4802      	ldr	r0, [pc, #8]	@ (80034ec <USART1_IRQHandler+0x10>)
 80034e2:	f005 f9a3 	bl	800882c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80034e6:	bf00      	nop
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	200003d8 	.word	0x200003d8

080034f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80034f4:	4802      	ldr	r0, [pc, #8]	@ (8003500 <USART2_IRQHandler+0x10>)
 80034f6:	f005 f999 	bl	800882c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80034fa:	bf00      	nop
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	20000460 	.word	0x20000460

08003504 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  return 1;
 8003508:	2301      	movs	r3, #1
}
 800350a:	4618      	mov	r0, r3
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <_kill>:

int _kill(int pid, int sig)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800351e:	f007 fa7f 	bl	800aa20 <__errno>
 8003522:	4603      	mov	r3, r0
 8003524:	2216      	movs	r2, #22
 8003526:	601a      	str	r2, [r3, #0]
  return -1;
 8003528:	f04f 33ff 	mov.w	r3, #4294967295
}
 800352c:	4618      	mov	r0, r3
 800352e:	3708      	adds	r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <_exit>:

void _exit (int status)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800353c:	f04f 31ff 	mov.w	r1, #4294967295
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f7ff ffe7 	bl	8003514 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003546:	bf00      	nop
 8003548:	e7fd      	b.n	8003546 <_exit+0x12>

0800354a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800354a:	b580      	push	{r7, lr}
 800354c:	b086      	sub	sp, #24
 800354e:	af00      	add	r7, sp, #0
 8003550:	60f8      	str	r0, [r7, #12]
 8003552:	60b9      	str	r1, [r7, #8]
 8003554:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003556:	2300      	movs	r3, #0
 8003558:	617b      	str	r3, [r7, #20]
 800355a:	e00a      	b.n	8003572 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800355c:	f3af 8000 	nop.w
 8003560:	4601      	mov	r1, r0
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	1c5a      	adds	r2, r3, #1
 8003566:	60ba      	str	r2, [r7, #8]
 8003568:	b2ca      	uxtb	r2, r1
 800356a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	3301      	adds	r3, #1
 8003570:	617b      	str	r3, [r7, #20]
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	429a      	cmp	r2, r3
 8003578:	dbf0      	blt.n	800355c <_read+0x12>
  }

  return len;
 800357a:	687b      	ldr	r3, [r7, #4]
}
 800357c:	4618      	mov	r0, r3
 800357e:	3718      	adds	r7, #24
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003590:	2300      	movs	r3, #0
 8003592:	617b      	str	r3, [r7, #20]
 8003594:	e009      	b.n	80035aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	1c5a      	adds	r2, r3, #1
 800359a:	60ba      	str	r2, [r7, #8]
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	4618      	mov	r0, r3
 80035a0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	3301      	adds	r3, #1
 80035a8:	617b      	str	r3, [r7, #20]
 80035aa:	697a      	ldr	r2, [r7, #20]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	dbf1      	blt.n	8003596 <_write+0x12>
  }
  return len;
 80035b2:	687b      	ldr	r3, [r7, #4]
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <_close>:

int _close(int file)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035e4:	605a      	str	r2, [r3, #4]
  return 0;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <_isatty>:

int _isatty(int file)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80035fc:	2301      	movs	r3, #1
}
 80035fe:	4618      	mov	r0, r3
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800360a:	b480      	push	{r7}
 800360c:	b085      	sub	sp, #20
 800360e:	af00      	add	r7, sp, #0
 8003610:	60f8      	str	r0, [r7, #12]
 8003612:	60b9      	str	r1, [r7, #8]
 8003614:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3714      	adds	r7, #20
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800362c:	4a14      	ldr	r2, [pc, #80]	@ (8003680 <_sbrk+0x5c>)
 800362e:	4b15      	ldr	r3, [pc, #84]	@ (8003684 <_sbrk+0x60>)
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003638:	4b13      	ldr	r3, [pc, #76]	@ (8003688 <_sbrk+0x64>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d102      	bne.n	8003646 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003640:	4b11      	ldr	r3, [pc, #68]	@ (8003688 <_sbrk+0x64>)
 8003642:	4a12      	ldr	r2, [pc, #72]	@ (800368c <_sbrk+0x68>)
 8003644:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003646:	4b10      	ldr	r3, [pc, #64]	@ (8003688 <_sbrk+0x64>)
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4413      	add	r3, r2
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	429a      	cmp	r2, r3
 8003652:	d207      	bcs.n	8003664 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003654:	f007 f9e4 	bl	800aa20 <__errno>
 8003658:	4603      	mov	r3, r0
 800365a:	220c      	movs	r2, #12
 800365c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800365e:	f04f 33ff 	mov.w	r3, #4294967295
 8003662:	e009      	b.n	8003678 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003664:	4b08      	ldr	r3, [pc, #32]	@ (8003688 <_sbrk+0x64>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800366a:	4b07      	ldr	r3, [pc, #28]	@ (8003688 <_sbrk+0x64>)
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4413      	add	r3, r2
 8003672:	4a05      	ldr	r2, [pc, #20]	@ (8003688 <_sbrk+0x64>)
 8003674:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003676:	68fb      	ldr	r3, [r7, #12]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3718      	adds	r7, #24
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	20018000 	.word	0x20018000
 8003684:	00000400 	.word	0x00000400
 8003688:	20000610 	.word	0x20000610
 800368c:	20000768 	.word	0x20000768

08003690 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003694:	4b06      	ldr	r3, [pc, #24]	@ (80036b0 <SystemInit+0x20>)
 8003696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800369a:	4a05      	ldr	r2, [pc, #20]	@ (80036b0 <SystemInit+0x20>)
 800369c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80036a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80036a4:	bf00      	nop
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	e000ed00 	.word	0xe000ed00

080036b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80036b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80036ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80036b8:	f7ff ffea 	bl	8003690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036bc:	480c      	ldr	r0, [pc, #48]	@ (80036f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80036be:	490d      	ldr	r1, [pc, #52]	@ (80036f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80036c0:	4a0d      	ldr	r2, [pc, #52]	@ (80036f8 <LoopForever+0xe>)
  movs r3, #0
 80036c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036c4:	e002      	b.n	80036cc <LoopCopyDataInit>

080036c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036ca:	3304      	adds	r3, #4

080036cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036d0:	d3f9      	bcc.n	80036c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036d2:	4a0a      	ldr	r2, [pc, #40]	@ (80036fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80036d4:	4c0a      	ldr	r4, [pc, #40]	@ (8003700 <LoopForever+0x16>)
  movs r3, #0
 80036d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036d8:	e001      	b.n	80036de <LoopFillZerobss>

080036da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036dc:	3204      	adds	r2, #4

080036de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036e0:	d3fb      	bcc.n	80036da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80036e2:	f007 f9a3 	bl	800aa2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80036e6:	f7ff f8db 	bl	80028a0 <main>

080036ea <LoopForever>:

LoopForever:
    b LoopForever
 80036ea:	e7fe      	b.n	80036ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80036ec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80036f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036f4:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80036f8:	0800e9cc 	.word	0x0800e9cc
  ldr r2, =_sbss
 80036fc:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003700:	20000764 	.word	0x20000764

08003704 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003704:	e7fe      	b.n	8003704 <ADC1_2_IRQHandler>

08003706 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b082      	sub	sp, #8
 800370a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800370c:	2300      	movs	r3, #0
 800370e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003710:	2003      	movs	r0, #3
 8003712:	f001 fd21 	bl	8005158 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003716:	200f      	movs	r0, #15
 8003718:	f000 f80e 	bl	8003738 <HAL_InitTick>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d002      	beq.n	8003728 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	71fb      	strb	r3, [r7, #7]
 8003726:	e001      	b.n	800372c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003728:	f7ff fc60 	bl	8002fec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800372c:	79fb      	ldrb	r3, [r7, #7]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
	...

08003738 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003740:	2300      	movs	r3, #0
 8003742:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003744:	4b17      	ldr	r3, [pc, #92]	@ (80037a4 <HAL_InitTick+0x6c>)
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d023      	beq.n	8003794 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800374c:	4b16      	ldr	r3, [pc, #88]	@ (80037a8 <HAL_InitTick+0x70>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4b14      	ldr	r3, [pc, #80]	@ (80037a4 <HAL_InitTick+0x6c>)
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	4619      	mov	r1, r3
 8003756:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800375a:	fbb3 f3f1 	udiv	r3, r3, r1
 800375e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003762:	4618      	mov	r0, r3
 8003764:	f001 fd2d 	bl	80051c2 <HAL_SYSTICK_Config>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10f      	bne.n	800378e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2b0f      	cmp	r3, #15
 8003772:	d809      	bhi.n	8003788 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003774:	2200      	movs	r2, #0
 8003776:	6879      	ldr	r1, [r7, #4]
 8003778:	f04f 30ff 	mov.w	r0, #4294967295
 800377c:	f001 fcf7 	bl	800516e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003780:	4a0a      	ldr	r2, [pc, #40]	@ (80037ac <HAL_InitTick+0x74>)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6013      	str	r3, [r2, #0]
 8003786:	e007      	b.n	8003798 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	73fb      	strb	r3, [r7, #15]
 800378c:	e004      	b.n	8003798 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	73fb      	strb	r3, [r7, #15]
 8003792:	e001      	b.n	8003798 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003798:	7bfb      	ldrb	r3, [r7, #15]
}
 800379a:	4618      	mov	r0, r3
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	20000008 	.word	0x20000008
 80037a8:	20000000 	.word	0x20000000
 80037ac:	20000004 	.word	0x20000004

080037b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80037b4:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <HAL_IncTick+0x20>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	461a      	mov	r2, r3
 80037ba:	4b06      	ldr	r3, [pc, #24]	@ (80037d4 <HAL_IncTick+0x24>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4413      	add	r3, r2
 80037c0:	4a04      	ldr	r2, [pc, #16]	@ (80037d4 <HAL_IncTick+0x24>)
 80037c2:	6013      	str	r3, [r2, #0]
}
 80037c4:	bf00      	nop
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	20000008 	.word	0x20000008
 80037d4:	20000614 	.word	0x20000614

080037d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0
  return uwTick;
 80037dc:	4b03      	ldr	r3, [pc, #12]	@ (80037ec <HAL_GetTick+0x14>)
 80037de:	681b      	ldr	r3, [r3, #0]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	20000614 	.word	0x20000614

080037f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037f8:	f7ff ffee 	bl	80037d8 <HAL_GetTick>
 80037fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003808:	d005      	beq.n	8003816 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800380a:	4b0a      	ldr	r3, [pc, #40]	@ (8003834 <HAL_Delay+0x44>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	461a      	mov	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4413      	add	r3, r2
 8003814:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003816:	bf00      	nop
 8003818:	f7ff ffde 	bl	80037d8 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	429a      	cmp	r2, r3
 8003826:	d8f7      	bhi.n	8003818 <HAL_Delay+0x28>
  {
  }
}
 8003828:	bf00      	nop
 800382a:	bf00      	nop
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	20000008 	.word	0x20000008

08003838 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	431a      	orrs	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	609a      	str	r2, [r3, #8]
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr

0800385e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
 8003866:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	431a      	orrs	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	609a      	str	r2, [r3, #8]
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003894:	4618      	mov	r0, r3
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b087      	sub	sp, #28
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
 80038ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	3360      	adds	r3, #96	@ 0x60
 80038b2:	461a      	mov	r2, r3
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4413      	add	r3, r2
 80038ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	4b08      	ldr	r3, [pc, #32]	@ (80038e4 <LL_ADC_SetOffset+0x44>)
 80038c2:	4013      	ands	r3, r2
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	430a      	orrs	r2, r1
 80038ce:	4313      	orrs	r3, r2
 80038d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80038d8:	bf00      	nop
 80038da:	371c      	adds	r7, #28
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	03fff000 	.word	0x03fff000

080038e8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	3360      	adds	r3, #96	@ 0x60
 80038f6:	461a      	mov	r2, r3
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4413      	add	r3, r2
 80038fe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003908:	4618      	mov	r0, r3
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003914:	b480      	push	{r7}
 8003916:	b087      	sub	sp, #28
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	3360      	adds	r3, #96	@ 0x60
 8003924:	461a      	mov	r2, r3
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	4413      	add	r3, r2
 800392c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	431a      	orrs	r2, r3
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800393e:	bf00      	nop
 8003940:	371c      	adds	r7, #28
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr

0800394a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800394a:	b480      	push	{r7}
 800394c:	b083      	sub	sp, #12
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800395e:	2301      	movs	r3, #1
 8003960:	e000      	b.n	8003964 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003962:	2300      	movs	r3, #0
}
 8003964:	4618      	mov	r0, r3
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003970:	b480      	push	{r7}
 8003972:	b087      	sub	sp, #28
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	3330      	adds	r3, #48	@ 0x30
 8003980:	461a      	mov	r2, r3
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	0a1b      	lsrs	r3, r3, #8
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	f003 030c 	and.w	r3, r3, #12
 800398c:	4413      	add	r3, r2
 800398e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	f003 031f 	and.w	r3, r3, #31
 800399a:	211f      	movs	r1, #31
 800399c:	fa01 f303 	lsl.w	r3, r1, r3
 80039a0:	43db      	mvns	r3, r3
 80039a2:	401a      	ands	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	0e9b      	lsrs	r3, r3, #26
 80039a8:	f003 011f 	and.w	r1, r3, #31
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	f003 031f 	and.w	r3, r3, #31
 80039b2:	fa01 f303 	lsl.w	r3, r1, r3
 80039b6:	431a      	orrs	r2, r3
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80039bc:	bf00      	nop
 80039be:	371c      	adds	r7, #28
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	3314      	adds	r3, #20
 80039d8:	461a      	mov	r2, r3
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	0e5b      	lsrs	r3, r3, #25
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	f003 0304 	and.w	r3, r3, #4
 80039e4:	4413      	add	r3, r2
 80039e6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	0d1b      	lsrs	r3, r3, #20
 80039f0:	f003 031f 	and.w	r3, r3, #31
 80039f4:	2107      	movs	r1, #7
 80039f6:	fa01 f303 	lsl.w	r3, r1, r3
 80039fa:	43db      	mvns	r3, r3
 80039fc:	401a      	ands	r2, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	0d1b      	lsrs	r3, r3, #20
 8003a02:	f003 031f 	and.w	r3, r3, #31
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	fa01 f303 	lsl.w	r3, r1, r3
 8003a0c:	431a      	orrs	r2, r3
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003a12:	bf00      	nop
 8003a14:	371c      	adds	r7, #28
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
	...

08003a20 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	401a      	ands	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f003 0318 	and.w	r3, r3, #24
 8003a42:	4908      	ldr	r1, [pc, #32]	@ (8003a64 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003a44:	40d9      	lsrs	r1, r3
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	400b      	ands	r3, r1
 8003a4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003a56:	bf00      	nop
 8003a58:	3714      	adds	r7, #20
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	0007ffff 	.word	0x0007ffff

08003a68 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f003 031f 	and.w	r3, r3, #31
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003ab0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	6093      	str	r3, [r2, #8]
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ad4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ad8:	d101      	bne.n	8003ade <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003ada:	2301      	movs	r3, #1
 8003adc:	e000      	b.n	8003ae0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003afc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b00:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b28:	d101      	bne.n	8003b2e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e000      	b.n	8003b30 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b50:	f043 0201 	orr.w	r2, r3, #1
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b78:	f043 0202 	orr.w	r2, r3, #2
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d101      	bne.n	8003ba4 <LL_ADC_IsEnabled+0x18>
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e000      	b.n	8003ba6 <LL_ADC_IsEnabled+0x1a>
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr

08003bb2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d101      	bne.n	8003bca <LL_ADC_IsDisableOngoing+0x18>
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e000      	b.n	8003bcc <LL_ADC_IsDisableOngoing+0x1a>
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003be8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003bec:	f043 0204 	orr.w	r2, r3, #4
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003bf4:	bf00      	nop
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr

08003c00 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c10:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c14:	f043 0210 	orr.w	r2, r3, #16
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 0304 	and.w	r3, r3, #4
 8003c38:	2b04      	cmp	r3, #4
 8003c3a:	d101      	bne.n	8003c40 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e000      	b.n	8003c42 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	b083      	sub	sp, #12
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c5e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c62:	f043 0220 	orr.w	r2, r3, #32
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr

08003c76 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c76:	b480      	push	{r7}
 8003c78:	b083      	sub	sp, #12
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	2b08      	cmp	r3, #8
 8003c88:	d101      	bne.n	8003c8e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e000      	b.n	8003c90 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c9c:	b590      	push	{r4, r7, lr}
 8003c9e:	b089      	sub	sp, #36	@ 0x24
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e130      	b.n	8003f18 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d109      	bne.n	8003cd8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f7ff f9b5 	bl	8003034 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff fef1 	bl	8003ac4 <LL_ADC_IsDeepPowerDownEnabled>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d004      	beq.n	8003cf2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7ff fed7 	bl	8003aa0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7ff ff0c 	bl	8003b14 <LL_ADC_IsInternalRegulatorEnabled>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d115      	bne.n	8003d2e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff fef0 	bl	8003aec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d0c:	4b84      	ldr	r3, [pc, #528]	@ (8003f20 <HAL_ADC_Init+0x284>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	099b      	lsrs	r3, r3, #6
 8003d12:	4a84      	ldr	r2, [pc, #528]	@ (8003f24 <HAL_ADC_Init+0x288>)
 8003d14:	fba2 2303 	umull	r2, r3, r2, r3
 8003d18:	099b      	lsrs	r3, r3, #6
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	005b      	lsls	r3, r3, #1
 8003d1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d20:	e002      	b.n	8003d28 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	3b01      	subs	r3, #1
 8003d26:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d1f9      	bne.n	8003d22 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff feee 	bl	8003b14 <LL_ADC_IsInternalRegulatorEnabled>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10d      	bne.n	8003d5a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d42:	f043 0210 	orr.w	r2, r3, #16
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4e:	f043 0201 	orr.w	r2, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff ff62 	bl	8003c28 <LL_ADC_REG_IsConversionOngoing>
 8003d64:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d6a:	f003 0310 	and.w	r3, r3, #16
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f040 80c9 	bne.w	8003f06 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f040 80c5 	bne.w	8003f06 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d80:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003d84:	f043 0202 	orr.w	r2, r3, #2
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7ff fefb 	bl	8003b8c <LL_ADC_IsEnabled>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d115      	bne.n	8003dc8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d9c:	4862      	ldr	r0, [pc, #392]	@ (8003f28 <HAL_ADC_Init+0x28c>)
 8003d9e:	f7ff fef5 	bl	8003b8c <LL_ADC_IsEnabled>
 8003da2:	4604      	mov	r4, r0
 8003da4:	4861      	ldr	r0, [pc, #388]	@ (8003f2c <HAL_ADC_Init+0x290>)
 8003da6:	f7ff fef1 	bl	8003b8c <LL_ADC_IsEnabled>
 8003daa:	4603      	mov	r3, r0
 8003dac:	431c      	orrs	r4, r3
 8003dae:	4860      	ldr	r0, [pc, #384]	@ (8003f30 <HAL_ADC_Init+0x294>)
 8003db0:	f7ff feec 	bl	8003b8c <LL_ADC_IsEnabled>
 8003db4:	4603      	mov	r3, r0
 8003db6:	4323      	orrs	r3, r4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d105      	bne.n	8003dc8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	485c      	ldr	r0, [pc, #368]	@ (8003f34 <HAL_ADC_Init+0x298>)
 8003dc4:	f7ff fd38 	bl	8003838 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	7e5b      	ldrb	r3, [r3, #25]
 8003dcc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003dd2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003dd8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003dde:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003de6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003de8:	4313      	orrs	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d106      	bne.n	8003e04 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	045b      	lsls	r3, r3, #17
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d009      	beq.n	8003e20 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e10:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e18:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	4b44      	ldr	r3, [pc, #272]	@ (8003f38 <HAL_ADC_Init+0x29c>)
 8003e28:	4013      	ands	r3, r2
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	6812      	ldr	r2, [r2, #0]
 8003e2e:	69b9      	ldr	r1, [r7, #24]
 8003e30:	430b      	orrs	r3, r1
 8003e32:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff ff1c 	bl	8003c76 <LL_ADC_INJ_IsConversionOngoing>
 8003e3e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d13d      	bne.n	8003ec2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d13a      	bne.n	8003ec2 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e50:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003e58:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e68:	f023 0302 	bic.w	r3, r3, #2
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6812      	ldr	r2, [r2, #0]
 8003e70:	69b9      	ldr	r1, [r7, #24]
 8003e72:	430b      	orrs	r3, r1
 8003e74:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d118      	bne.n	8003eb2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003e8a:	f023 0304 	bic.w	r3, r3, #4
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e96:	4311      	orrs	r1, r2
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003e9c:	4311      	orrs	r1, r2
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f042 0201 	orr.w	r2, r2, #1
 8003eae:	611a      	str	r2, [r3, #16]
 8003eb0:	e007      	b.n	8003ec2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	691a      	ldr	r2, [r3, #16]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 0201 	bic.w	r2, r2, #1
 8003ec0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d10c      	bne.n	8003ee4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed0:	f023 010f 	bic.w	r1, r3, #15
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69db      	ldr	r3, [r3, #28]
 8003ed8:	1e5a      	subs	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ee2:	e007      	b.n	8003ef4 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 020f 	bic.w	r2, r2, #15
 8003ef2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef8:	f023 0303 	bic.w	r3, r3, #3
 8003efc:	f043 0201 	orr.w	r2, r3, #1
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	655a      	str	r2, [r3, #84]	@ 0x54
 8003f04:	e007      	b.n	8003f16 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0a:	f043 0210 	orr.w	r2, r3, #16
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003f16:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3724      	adds	r7, #36	@ 0x24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd90      	pop	{r4, r7, pc}
 8003f20:	20000000 	.word	0x20000000
 8003f24:	053e2d63 	.word	0x053e2d63
 8003f28:	50040000 	.word	0x50040000
 8003f2c:	50040100 	.word	0x50040100
 8003f30:	50040200 	.word	0x50040200
 8003f34:	50040300 	.word	0x50040300
 8003f38:	fff0c007 	.word	0xfff0c007

08003f3c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f44:	4857      	ldr	r0, [pc, #348]	@ (80040a4 <HAL_ADC_Start+0x168>)
 8003f46:	f7ff fd8f 	bl	8003a68 <LL_ADC_GetMultimode>
 8003f4a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7ff fe69 	bl	8003c28 <LL_ADC_REG_IsConversionOngoing>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f040 809c 	bne.w	8004096 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_ADC_Start+0x30>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e097      	b.n	800409c <HAL_ADC_Start+0x160>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 fe63 	bl	8004c40 <ADC_Enable>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f7e:	7dfb      	ldrb	r3, [r7, #23]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f040 8083 	bne.w	800408c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f8e:	f023 0301 	bic.w	r3, r3, #1
 8003f92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a42      	ldr	r2, [pc, #264]	@ (80040a8 <HAL_ADC_Start+0x16c>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d002      	beq.n	8003faa <HAL_ADC_Start+0x6e>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	e000      	b.n	8003fac <HAL_ADC_Start+0x70>
 8003faa:	4b40      	ldr	r3, [pc, #256]	@ (80040ac <HAL_ADC_Start+0x170>)
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6812      	ldr	r2, [r2, #0]
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d002      	beq.n	8003fba <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d105      	bne.n	8003fc6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fbe:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fd2:	d106      	bne.n	8003fe2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fd8:	f023 0206 	bic.w	r2, r3, #6
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	659a      	str	r2, [r3, #88]	@ 0x58
 8003fe0:	e002      	b.n	8003fe8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	221c      	movs	r2, #28
 8003fee:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a2a      	ldr	r2, [pc, #168]	@ (80040a8 <HAL_ADC_Start+0x16c>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d002      	beq.n	8004008 <HAL_ADC_Start+0xcc>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	e000      	b.n	800400a <HAL_ADC_Start+0xce>
 8004008:	4b28      	ldr	r3, [pc, #160]	@ (80040ac <HAL_ADC_Start+0x170>)
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	6812      	ldr	r2, [r2, #0]
 800400e:	4293      	cmp	r3, r2
 8004010:	d008      	beq.n	8004024 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d005      	beq.n	8004024 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	2b05      	cmp	r3, #5
 800401c:	d002      	beq.n	8004024 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	2b09      	cmp	r3, #9
 8004022:	d114      	bne.n	800404e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d007      	beq.n	8004042 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004036:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800403a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	f7ff fdc6 	bl	8003bd8 <LL_ADC_REG_StartConversion>
 800404c:	e025      	b.n	800409a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004052:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a12      	ldr	r2, [pc, #72]	@ (80040a8 <HAL_ADC_Start+0x16c>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d002      	beq.n	800406a <HAL_ADC_Start+0x12e>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	e000      	b.n	800406c <HAL_ADC_Start+0x130>
 800406a:	4b10      	ldr	r3, [pc, #64]	@ (80040ac <HAL_ADC_Start+0x170>)
 800406c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00f      	beq.n	800409a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800407e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004082:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	655a      	str	r2, [r3, #84]	@ 0x54
 800408a:	e006      	b.n	800409a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8004094:	e001      	b.n	800409a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004096:	2302      	movs	r3, #2
 8004098:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800409a:	7dfb      	ldrb	r3, [r7, #23]
}
 800409c:	4618      	mov	r0, r3
 800409e:	3718      	adds	r7, #24
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	50040300 	.word	0x50040300
 80040a8:	50040100 	.word	0x50040100
 80040ac:	50040000 	.word	0x50040000

080040b0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d101      	bne.n	80040c6 <HAL_ADC_Stop+0x16>
 80040c2:	2302      	movs	r3, #2
 80040c4:	e023      	b.n	800410e <HAL_ADC_Stop+0x5e>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80040ce:	2103      	movs	r1, #3
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 fcf9 	bl	8004ac8 <ADC_ConversionStop>
 80040d6:	4603      	mov	r3, r0
 80040d8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80040da:	7bfb      	ldrb	r3, [r7, #15]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d111      	bne.n	8004104 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 fe33 	bl	8004d4c <ADC_Disable>
 80040e6:	4603      	mov	r3, r0
 80040e8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80040ea:	7bfb      	ldrb	r3, [r7, #15]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d109      	bne.n	8004104 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80040f8:	f023 0301 	bic.w	r3, r3, #1
 80040fc:	f043 0201 	orr.w	r2, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800410c:	7bfb      	ldrb	r3, [r7, #15]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
	...

08004118 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b088      	sub	sp, #32
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004122:	4866      	ldr	r0, [pc, #408]	@ (80042bc <HAL_ADC_PollForConversion+0x1a4>)
 8004124:	f7ff fca0 	bl	8003a68 <LL_ADC_GetMultimode>
 8004128:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	2b08      	cmp	r3, #8
 8004130:	d102      	bne.n	8004138 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004132:	2308      	movs	r3, #8
 8004134:	61fb      	str	r3, [r7, #28]
 8004136:	e02a      	b.n	800418e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	2b05      	cmp	r3, #5
 8004142:	d002      	beq.n	800414a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	2b09      	cmp	r3, #9
 8004148:	d111      	bne.n	800416e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d007      	beq.n	8004168 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800415c:	f043 0220 	orr.w	r2, r3, #32
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e0a4      	b.n	80042b2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004168:	2304      	movs	r3, #4
 800416a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800416c:	e00f      	b.n	800418e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800416e:	4853      	ldr	r0, [pc, #332]	@ (80042bc <HAL_ADC_PollForConversion+0x1a4>)
 8004170:	f7ff fc88 	bl	8003a84 <LL_ADC_GetMultiDMATransfer>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d007      	beq.n	800418a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800417e:	f043 0220 	orr.w	r2, r3, #32
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e093      	b.n	80042b2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800418a:	2304      	movs	r3, #4
 800418c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800418e:	f7ff fb23 	bl	80037d8 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004194:	e021      	b.n	80041da <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800419c:	d01d      	beq.n	80041da <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800419e:	f7ff fb1b 	bl	80037d8 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d302      	bcc.n	80041b4 <HAL_ADC_PollForConversion+0x9c>
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d112      	bne.n	80041da <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	4013      	ands	r3, r2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10b      	bne.n	80041da <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c6:	f043 0204 	orr.w	r2, r3, #4
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e06b      	b.n	80042b2 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	4013      	ands	r3, r2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d0d6      	beq.n	8004196 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f7ff fba6 	bl	800394a <LL_ADC_REG_IsTriggerSourceSWStart>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d01c      	beq.n	800423e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	7e5b      	ldrb	r3, [r3, #25]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d118      	bne.n	800423e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b08      	cmp	r3, #8
 8004218:	d111      	bne.n	800423e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800422a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d105      	bne.n	800423e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004236:	f043 0201 	orr.w	r2, r3, #1
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a1f      	ldr	r2, [pc, #124]	@ (80042c0 <HAL_ADC_PollForConversion+0x1a8>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d002      	beq.n	800424e <HAL_ADC_PollForConversion+0x136>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	e000      	b.n	8004250 <HAL_ADC_PollForConversion+0x138>
 800424e:	4b1d      	ldr	r3, [pc, #116]	@ (80042c4 <HAL_ADC_PollForConversion+0x1ac>)
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6812      	ldr	r2, [r2, #0]
 8004254:	4293      	cmp	r3, r2
 8004256:	d008      	beq.n	800426a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d005      	beq.n	800426a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	2b05      	cmp	r3, #5
 8004262:	d002      	beq.n	800426a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	2b09      	cmp	r3, #9
 8004268:	d104      	bne.n	8004274 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	61bb      	str	r3, [r7, #24]
 8004272:	e00c      	b.n	800428e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a11      	ldr	r2, [pc, #68]	@ (80042c0 <HAL_ADC_PollForConversion+0x1a8>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d002      	beq.n	8004284 <HAL_ADC_PollForConversion+0x16c>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	e000      	b.n	8004286 <HAL_ADC_PollForConversion+0x16e>
 8004284:	4b0f      	ldr	r3, [pc, #60]	@ (80042c4 <HAL_ADC_PollForConversion+0x1ac>)
 8004286:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	2b08      	cmp	r3, #8
 8004292:	d104      	bne.n	800429e <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2208      	movs	r2, #8
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	e008      	b.n	80042b0 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d103      	bne.n	80042b0 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	220c      	movs	r2, #12
 80042ae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3720      	adds	r7, #32
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	50040300 	.word	0x50040300
 80042c0:	50040100 	.word	0x50040100
 80042c4:	50040000 	.word	0x50040000

080042c8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
	...

080042e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b0b6      	sub	sp, #216	@ 0xd8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80042f4:	2300      	movs	r3, #0
 80042f6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d101      	bne.n	8004306 <HAL_ADC_ConfigChannel+0x22>
 8004302:	2302      	movs	r3, #2
 8004304:	e3c9      	b.n	8004a9a <HAL_ADC_ConfigChannel+0x7b6>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff fc88 	bl	8003c28 <LL_ADC_REG_IsConversionOngoing>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	f040 83aa 	bne.w	8004a74 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	2b05      	cmp	r3, #5
 800432e:	d824      	bhi.n	800437a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	3b02      	subs	r3, #2
 8004336:	2b03      	cmp	r3, #3
 8004338:	d81b      	bhi.n	8004372 <HAL_ADC_ConfigChannel+0x8e>
 800433a:	a201      	add	r2, pc, #4	@ (adr r2, 8004340 <HAL_ADC_ConfigChannel+0x5c>)
 800433c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004340:	08004351 	.word	0x08004351
 8004344:	08004359 	.word	0x08004359
 8004348:	08004361 	.word	0x08004361
 800434c:	08004369 	.word	0x08004369
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004350:	230c      	movs	r3, #12
 8004352:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004356:	e010      	b.n	800437a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004358:	2312      	movs	r3, #18
 800435a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800435e:	e00c      	b.n	800437a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004360:	2318      	movs	r3, #24
 8004362:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004366:	e008      	b.n	800437a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004368:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800436c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004370:	e003      	b.n	800437a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004372:	2306      	movs	r3, #6
 8004374:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004378:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6818      	ldr	r0, [r3, #0]
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	461a      	mov	r2, r3
 8004384:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004388:	f7ff faf2 	bl	8003970 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4618      	mov	r0, r3
 8004392:	f7ff fc49 	bl	8003c28 <LL_ADC_REG_IsConversionOngoing>
 8004396:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7ff fc69 	bl	8003c76 <LL_ADC_INJ_IsConversionOngoing>
 80043a4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80043a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f040 81a4 	bne.w	80046fa <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80043b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f040 819f 	bne.w	80046fa <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6818      	ldr	r0, [r3, #0]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	6819      	ldr	r1, [r3, #0]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	461a      	mov	r2, r3
 80043ca:	f7ff fafd 	bl	80039c8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	695a      	ldr	r2, [r3, #20]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	08db      	lsrs	r3, r3, #3
 80043da:	f003 0303 	and.w	r3, r3, #3
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	fa02 f303 	lsl.w	r3, r2, r3
 80043e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d00a      	beq.n	8004406 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6818      	ldr	r0, [r3, #0]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	6919      	ldr	r1, [r3, #16]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004400:	f7ff fa4e 	bl	80038a0 <LL_ADC_SetOffset>
 8004404:	e179      	b.n	80046fa <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2100      	movs	r1, #0
 800440c:	4618      	mov	r0, r3
 800440e:	f7ff fa6b 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 8004412:	4603      	mov	r3, r0
 8004414:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004418:	2b00      	cmp	r3, #0
 800441a:	d10a      	bne.n	8004432 <HAL_ADC_ConfigChannel+0x14e>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2100      	movs	r1, #0
 8004422:	4618      	mov	r0, r3
 8004424:	f7ff fa60 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 8004428:	4603      	mov	r3, r0
 800442a:	0e9b      	lsrs	r3, r3, #26
 800442c:	f003 021f 	and.w	r2, r3, #31
 8004430:	e01e      	b.n	8004470 <HAL_ADC_ConfigChannel+0x18c>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2100      	movs	r1, #0
 8004438:	4618      	mov	r0, r3
 800443a:	f7ff fa55 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 800443e:	4603      	mov	r3, r0
 8004440:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004444:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004448:	fa93 f3a3 	rbit	r3, r3
 800444c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004450:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004454:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004458:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800445c:	2b00      	cmp	r3, #0
 800445e:	d101      	bne.n	8004464 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8004460:	2320      	movs	r3, #32
 8004462:	e004      	b.n	800446e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8004464:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004468:	fab3 f383 	clz	r3, r3
 800446c:	b2db      	uxtb	r3, r3
 800446e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004478:	2b00      	cmp	r3, #0
 800447a:	d105      	bne.n	8004488 <HAL_ADC_ConfigChannel+0x1a4>
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	0e9b      	lsrs	r3, r3, #26
 8004482:	f003 031f 	and.w	r3, r3, #31
 8004486:	e018      	b.n	80044ba <HAL_ADC_ConfigChannel+0x1d6>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004490:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004494:	fa93 f3a3 	rbit	r3, r3
 8004498:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800449c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80044a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80044a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d101      	bne.n	80044b0 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80044ac:	2320      	movs	r3, #32
 80044ae:	e004      	b.n	80044ba <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80044b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80044b4:	fab3 f383 	clz	r3, r3
 80044b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d106      	bne.n	80044cc <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2200      	movs	r2, #0
 80044c4:	2100      	movs	r1, #0
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7ff fa24 	bl	8003914 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2101      	movs	r1, #1
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7ff fa08 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 80044d8:	4603      	mov	r3, r0
 80044da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d10a      	bne.n	80044f8 <HAL_ADC_ConfigChannel+0x214>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2101      	movs	r1, #1
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7ff f9fd 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 80044ee:	4603      	mov	r3, r0
 80044f0:	0e9b      	lsrs	r3, r3, #26
 80044f2:	f003 021f 	and.w	r2, r3, #31
 80044f6:	e01e      	b.n	8004536 <HAL_ADC_ConfigChannel+0x252>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2101      	movs	r1, #1
 80044fe:	4618      	mov	r0, r3
 8004500:	f7ff f9f2 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 8004504:	4603      	mov	r3, r0
 8004506:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800450e:	fa93 f3a3 	rbit	r3, r3
 8004512:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004516:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800451a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800451e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8004526:	2320      	movs	r3, #32
 8004528:	e004      	b.n	8004534 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800452a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800452e:	fab3 f383 	clz	r3, r3
 8004532:	b2db      	uxtb	r3, r3
 8004534:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800453e:	2b00      	cmp	r3, #0
 8004540:	d105      	bne.n	800454e <HAL_ADC_ConfigChannel+0x26a>
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	0e9b      	lsrs	r3, r3, #26
 8004548:	f003 031f 	and.w	r3, r3, #31
 800454c:	e018      	b.n	8004580 <HAL_ADC_ConfigChannel+0x29c>
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004556:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800455a:	fa93 f3a3 	rbit	r3, r3
 800455e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004562:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004566:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800456a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8004572:	2320      	movs	r3, #32
 8004574:	e004      	b.n	8004580 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8004576:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800457a:	fab3 f383 	clz	r3, r3
 800457e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004580:	429a      	cmp	r2, r3
 8004582:	d106      	bne.n	8004592 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2200      	movs	r2, #0
 800458a:	2101      	movs	r1, #1
 800458c:	4618      	mov	r0, r3
 800458e:	f7ff f9c1 	bl	8003914 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2102      	movs	r1, #2
 8004598:	4618      	mov	r0, r3
 800459a:	f7ff f9a5 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 800459e:	4603      	mov	r3, r0
 80045a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d10a      	bne.n	80045be <HAL_ADC_ConfigChannel+0x2da>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2102      	movs	r1, #2
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7ff f99a 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 80045b4:	4603      	mov	r3, r0
 80045b6:	0e9b      	lsrs	r3, r3, #26
 80045b8:	f003 021f 	and.w	r2, r3, #31
 80045bc:	e01e      	b.n	80045fc <HAL_ADC_ConfigChannel+0x318>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2102      	movs	r1, #2
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7ff f98f 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 80045ca:	4603      	mov	r3, r0
 80045cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045d4:	fa93 f3a3 	rbit	r3, r3
 80045d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80045dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80045e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d101      	bne.n	80045f0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80045ec:	2320      	movs	r3, #32
 80045ee:	e004      	b.n	80045fa <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80045f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045f4:	fab3 f383 	clz	r3, r3
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004604:	2b00      	cmp	r3, #0
 8004606:	d105      	bne.n	8004614 <HAL_ADC_ConfigChannel+0x330>
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	0e9b      	lsrs	r3, r3, #26
 800460e:	f003 031f 	and.w	r3, r3, #31
 8004612:	e014      	b.n	800463e <HAL_ADC_ConfigChannel+0x35a>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800461a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800461c:	fa93 f3a3 	rbit	r3, r3
 8004620:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004622:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004624:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004628:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800462c:	2b00      	cmp	r3, #0
 800462e:	d101      	bne.n	8004634 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8004630:	2320      	movs	r3, #32
 8004632:	e004      	b.n	800463e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8004634:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004638:	fab3 f383 	clz	r3, r3
 800463c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800463e:	429a      	cmp	r2, r3
 8004640:	d106      	bne.n	8004650 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2200      	movs	r2, #0
 8004648:	2102      	movs	r1, #2
 800464a:	4618      	mov	r0, r3
 800464c:	f7ff f962 	bl	8003914 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2103      	movs	r1, #3
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff f946 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 800465c:	4603      	mov	r3, r0
 800465e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10a      	bne.n	800467c <HAL_ADC_ConfigChannel+0x398>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2103      	movs	r1, #3
 800466c:	4618      	mov	r0, r3
 800466e:	f7ff f93b 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 8004672:	4603      	mov	r3, r0
 8004674:	0e9b      	lsrs	r3, r3, #26
 8004676:	f003 021f 	and.w	r2, r3, #31
 800467a:	e017      	b.n	80046ac <HAL_ADC_ConfigChannel+0x3c8>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2103      	movs	r1, #3
 8004682:	4618      	mov	r0, r3
 8004684:	f7ff f930 	bl	80038e8 <LL_ADC_GetOffsetChannel>
 8004688:	4603      	mov	r3, r0
 800468a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800468c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800468e:	fa93 f3a3 	rbit	r3, r3
 8004692:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004694:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004696:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004698:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800469e:	2320      	movs	r3, #32
 80046a0:	e003      	b.n	80046aa <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80046a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046a4:	fab3 f383 	clz	r3, r3
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d105      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x3e0>
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	0e9b      	lsrs	r3, r3, #26
 80046be:	f003 031f 	and.w	r3, r3, #31
 80046c2:	e011      	b.n	80046e8 <HAL_ADC_ConfigChannel+0x404>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80046cc:	fa93 f3a3 	rbit	r3, r3
 80046d0:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80046d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80046d4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80046d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d101      	bne.n	80046e0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80046dc:	2320      	movs	r3, #32
 80046de:	e003      	b.n	80046e8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80046e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046e2:	fab3 f383 	clz	r3, r3
 80046e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d106      	bne.n	80046fa <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2200      	movs	r2, #0
 80046f2:	2103      	movs	r1, #3
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7ff f90d 	bl	8003914 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4618      	mov	r0, r3
 8004700:	f7ff fa44 	bl	8003b8c <LL_ADC_IsEnabled>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	f040 8140 	bne.w	800498c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6818      	ldr	r0, [r3, #0]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	6819      	ldr	r1, [r3, #0]
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	461a      	mov	r2, r3
 800471a:	f7ff f981 	bl	8003a20 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	4a8f      	ldr	r2, [pc, #572]	@ (8004960 <HAL_ADC_ConfigChannel+0x67c>)
 8004724:	4293      	cmp	r3, r2
 8004726:	f040 8131 	bne.w	800498c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10b      	bne.n	8004752 <HAL_ADC_ConfigChannel+0x46e>
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	0e9b      	lsrs	r3, r3, #26
 8004740:	3301      	adds	r3, #1
 8004742:	f003 031f 	and.w	r3, r3, #31
 8004746:	2b09      	cmp	r3, #9
 8004748:	bf94      	ite	ls
 800474a:	2301      	movls	r3, #1
 800474c:	2300      	movhi	r3, #0
 800474e:	b2db      	uxtb	r3, r3
 8004750:	e019      	b.n	8004786 <HAL_ADC_ConfigChannel+0x4a2>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004758:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800475a:	fa93 f3a3 	rbit	r3, r3
 800475e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004760:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004762:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004764:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800476a:	2320      	movs	r3, #32
 800476c:	e003      	b.n	8004776 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800476e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004770:	fab3 f383 	clz	r3, r3
 8004774:	b2db      	uxtb	r3, r3
 8004776:	3301      	adds	r3, #1
 8004778:	f003 031f 	and.w	r3, r3, #31
 800477c:	2b09      	cmp	r3, #9
 800477e:	bf94      	ite	ls
 8004780:	2301      	movls	r3, #1
 8004782:	2300      	movhi	r3, #0
 8004784:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004786:	2b00      	cmp	r3, #0
 8004788:	d079      	beq.n	800487e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004792:	2b00      	cmp	r3, #0
 8004794:	d107      	bne.n	80047a6 <HAL_ADC_ConfigChannel+0x4c2>
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	0e9b      	lsrs	r3, r3, #26
 800479c:	3301      	adds	r3, #1
 800479e:	069b      	lsls	r3, r3, #26
 80047a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80047a4:	e015      	b.n	80047d2 <HAL_ADC_ConfigChannel+0x4ee>
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047ae:	fa93 f3a3 	rbit	r3, r3
 80047b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80047b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047b6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80047b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d101      	bne.n	80047c2 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80047be:	2320      	movs	r3, #32
 80047c0:	e003      	b.n	80047ca <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80047c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047c4:	fab3 f383 	clz	r3, r3
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	3301      	adds	r3, #1
 80047cc:	069b      	lsls	r3, r3, #26
 80047ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d109      	bne.n	80047f2 <HAL_ADC_ConfigChannel+0x50e>
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	0e9b      	lsrs	r3, r3, #26
 80047e4:	3301      	adds	r3, #1
 80047e6:	f003 031f 	and.w	r3, r3, #31
 80047ea:	2101      	movs	r1, #1
 80047ec:	fa01 f303 	lsl.w	r3, r1, r3
 80047f0:	e017      	b.n	8004822 <HAL_ADC_ConfigChannel+0x53e>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047fa:	fa93 f3a3 	rbit	r3, r3
 80047fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004802:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800480a:	2320      	movs	r3, #32
 800480c:	e003      	b.n	8004816 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800480e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004810:	fab3 f383 	clz	r3, r3
 8004814:	b2db      	uxtb	r3, r3
 8004816:	3301      	adds	r3, #1
 8004818:	f003 031f 	and.w	r3, r3, #31
 800481c:	2101      	movs	r1, #1
 800481e:	fa01 f303 	lsl.w	r3, r1, r3
 8004822:	ea42 0103 	orr.w	r1, r2, r3
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10a      	bne.n	8004848 <HAL_ADC_ConfigChannel+0x564>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	0e9b      	lsrs	r3, r3, #26
 8004838:	3301      	adds	r3, #1
 800483a:	f003 021f 	and.w	r2, r3, #31
 800483e:	4613      	mov	r3, r2
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	4413      	add	r3, r2
 8004844:	051b      	lsls	r3, r3, #20
 8004846:	e018      	b.n	800487a <HAL_ADC_ConfigChannel+0x596>
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800484e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004850:	fa93 f3a3 	rbit	r3, r3
 8004854:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004858:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800485a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004860:	2320      	movs	r3, #32
 8004862:	e003      	b.n	800486c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8004864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004866:	fab3 f383 	clz	r3, r3
 800486a:	b2db      	uxtb	r3, r3
 800486c:	3301      	adds	r3, #1
 800486e:	f003 021f 	and.w	r2, r3, #31
 8004872:	4613      	mov	r3, r2
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	4413      	add	r3, r2
 8004878:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800487a:	430b      	orrs	r3, r1
 800487c:	e081      	b.n	8004982 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004886:	2b00      	cmp	r3, #0
 8004888:	d107      	bne.n	800489a <HAL_ADC_ConfigChannel+0x5b6>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	0e9b      	lsrs	r3, r3, #26
 8004890:	3301      	adds	r3, #1
 8004892:	069b      	lsls	r3, r3, #26
 8004894:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004898:	e015      	b.n	80048c6 <HAL_ADC_ConfigChannel+0x5e2>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a2:	fa93 f3a3 	rbit	r3, r3
 80048a6:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80048a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80048ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d101      	bne.n	80048b6 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80048b2:	2320      	movs	r3, #32
 80048b4:	e003      	b.n	80048be <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80048b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b8:	fab3 f383 	clz	r3, r3
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	3301      	adds	r3, #1
 80048c0:	069b      	lsls	r3, r3, #26
 80048c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d109      	bne.n	80048e6 <HAL_ADC_ConfigChannel+0x602>
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	0e9b      	lsrs	r3, r3, #26
 80048d8:	3301      	adds	r3, #1
 80048da:	f003 031f 	and.w	r3, r3, #31
 80048de:	2101      	movs	r1, #1
 80048e0:	fa01 f303 	lsl.w	r3, r1, r3
 80048e4:	e017      	b.n	8004916 <HAL_ADC_ConfigChannel+0x632>
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	fa93 f3a3 	rbit	r3, r3
 80048f2:	61bb      	str	r3, [r7, #24]
  return result;
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80048f8:	6a3b      	ldr	r3, [r7, #32]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d101      	bne.n	8004902 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80048fe:	2320      	movs	r3, #32
 8004900:	e003      	b.n	800490a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	fab3 f383 	clz	r3, r3
 8004908:	b2db      	uxtb	r3, r3
 800490a:	3301      	adds	r3, #1
 800490c:	f003 031f 	and.w	r3, r3, #31
 8004910:	2101      	movs	r1, #1
 8004912:	fa01 f303 	lsl.w	r3, r1, r3
 8004916:	ea42 0103 	orr.w	r1, r2, r3
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10d      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x65e>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	0e9b      	lsrs	r3, r3, #26
 800492c:	3301      	adds	r3, #1
 800492e:	f003 021f 	and.w	r2, r3, #31
 8004932:	4613      	mov	r3, r2
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	4413      	add	r3, r2
 8004938:	3b1e      	subs	r3, #30
 800493a:	051b      	lsls	r3, r3, #20
 800493c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004940:	e01e      	b.n	8004980 <HAL_ADC_ConfigChannel+0x69c>
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	fa93 f3a3 	rbit	r3, r3
 800494e:	60fb      	str	r3, [r7, #12]
  return result;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d104      	bne.n	8004964 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800495a:	2320      	movs	r3, #32
 800495c:	e006      	b.n	800496c <HAL_ADC_ConfigChannel+0x688>
 800495e:	bf00      	nop
 8004960:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	fab3 f383 	clz	r3, r3
 800496a:	b2db      	uxtb	r3, r3
 800496c:	3301      	adds	r3, #1
 800496e:	f003 021f 	and.w	r2, r3, #31
 8004972:	4613      	mov	r3, r2
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	4413      	add	r3, r2
 8004978:	3b1e      	subs	r3, #30
 800497a:	051b      	lsls	r3, r3, #20
 800497c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004980:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004986:	4619      	mov	r1, r3
 8004988:	f7ff f81e 	bl	80039c8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	4b44      	ldr	r3, [pc, #272]	@ (8004aa4 <HAL_ADC_ConfigChannel+0x7c0>)
 8004992:	4013      	ands	r3, r2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d07a      	beq.n	8004a8e <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004998:	4843      	ldr	r0, [pc, #268]	@ (8004aa8 <HAL_ADC_ConfigChannel+0x7c4>)
 800499a:	f7fe ff73 	bl	8003884 <LL_ADC_GetCommonPathInternalCh>
 800499e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a41      	ldr	r2, [pc, #260]	@ (8004aac <HAL_ADC_ConfigChannel+0x7c8>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d12c      	bne.n	8004a06 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80049ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80049b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d126      	bne.n	8004a06 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a3c      	ldr	r2, [pc, #240]	@ (8004ab0 <HAL_ADC_ConfigChannel+0x7cc>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d004      	beq.n	80049cc <HAL_ADC_ConfigChannel+0x6e8>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a3b      	ldr	r2, [pc, #236]	@ (8004ab4 <HAL_ADC_ConfigChannel+0x7d0>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d15d      	bne.n	8004a88 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80049cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80049d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80049d4:	4619      	mov	r1, r3
 80049d6:	4834      	ldr	r0, [pc, #208]	@ (8004aa8 <HAL_ADC_ConfigChannel+0x7c4>)
 80049d8:	f7fe ff41 	bl	800385e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049dc:	4b36      	ldr	r3, [pc, #216]	@ (8004ab8 <HAL_ADC_ConfigChannel+0x7d4>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	099b      	lsrs	r3, r3, #6
 80049e2:	4a36      	ldr	r2, [pc, #216]	@ (8004abc <HAL_ADC_ConfigChannel+0x7d8>)
 80049e4:	fba2 2303 	umull	r2, r3, r2, r3
 80049e8:	099b      	lsrs	r3, r3, #6
 80049ea:	1c5a      	adds	r2, r3, #1
 80049ec:	4613      	mov	r3, r2
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	4413      	add	r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80049f6:	e002      	b.n	80049fe <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	3b01      	subs	r3, #1
 80049fc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1f9      	bne.n	80049f8 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004a04:	e040      	b.n	8004a88 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a2d      	ldr	r2, [pc, #180]	@ (8004ac0 <HAL_ADC_ConfigChannel+0x7dc>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d118      	bne.n	8004a42 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004a10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d112      	bne.n	8004a42 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a23      	ldr	r2, [pc, #140]	@ (8004ab0 <HAL_ADC_ConfigChannel+0x7cc>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d004      	beq.n	8004a30 <HAL_ADC_ConfigChannel+0x74c>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a22      	ldr	r2, [pc, #136]	@ (8004ab4 <HAL_ADC_ConfigChannel+0x7d0>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d12d      	bne.n	8004a8c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a38:	4619      	mov	r1, r3
 8004a3a:	481b      	ldr	r0, [pc, #108]	@ (8004aa8 <HAL_ADC_ConfigChannel+0x7c4>)
 8004a3c:	f7fe ff0f 	bl	800385e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004a40:	e024      	b.n	8004a8c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a1f      	ldr	r2, [pc, #124]	@ (8004ac4 <HAL_ADC_ConfigChannel+0x7e0>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d120      	bne.n	8004a8e <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004a4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d11a      	bne.n	8004a8e <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a14      	ldr	r2, [pc, #80]	@ (8004ab0 <HAL_ADC_ConfigChannel+0x7cc>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d115      	bne.n	8004a8e <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a66:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	480e      	ldr	r0, [pc, #56]	@ (8004aa8 <HAL_ADC_ConfigChannel+0x7c4>)
 8004a6e:	f7fe fef6 	bl	800385e <LL_ADC_SetCommonPathInternalCh>
 8004a72:	e00c      	b.n	8004a8e <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a78:	f043 0220 	orr.w	r2, r3, #32
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004a86:	e002      	b.n	8004a8e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004a88:	bf00      	nop
 8004a8a:	e000      	b.n	8004a8e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004a8c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004a96:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	37d8      	adds	r7, #216	@ 0xd8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	80080000 	.word	0x80080000
 8004aa8:	50040300 	.word	0x50040300
 8004aac:	c7520000 	.word	0xc7520000
 8004ab0:	50040000 	.word	0x50040000
 8004ab4:	50040200 	.word	0x50040200
 8004ab8:	20000000 	.word	0x20000000
 8004abc:	053e2d63 	.word	0x053e2d63
 8004ac0:	cb840000 	.word	0xcb840000
 8004ac4:	80000001 	.word	0x80000001

08004ac8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b088      	sub	sp, #32
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7ff f8a2 	bl	8003c28 <LL_ADC_REG_IsConversionOngoing>
 8004ae4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff f8c3 	bl	8003c76 <LL_ADC_INJ_IsConversionOngoing>
 8004af0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d103      	bne.n	8004b00 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f000 8098 	beq.w	8004c30 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d02a      	beq.n	8004b64 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	7e5b      	ldrb	r3, [r3, #25]
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d126      	bne.n	8004b64 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	7e1b      	ldrb	r3, [r3, #24]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d122      	bne.n	8004b64 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004b22:	e014      	b.n	8004b4e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	4a45      	ldr	r2, [pc, #276]	@ (8004c3c <ADC_ConversionStop+0x174>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d90d      	bls.n	8004b48 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b30:	f043 0210 	orr.w	r2, r3, #16
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b3c:	f043 0201 	orr.w	r2, r3, #1
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e074      	b.n	8004c32 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b58:	2b40      	cmp	r3, #64	@ 0x40
 8004b5a:	d1e3      	bne.n	8004b24 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2240      	movs	r2, #64	@ 0x40
 8004b62:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	2b02      	cmp	r3, #2
 8004b68:	d014      	beq.n	8004b94 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f7ff f85a 	bl	8003c28 <LL_ADC_REG_IsConversionOngoing>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00c      	beq.n	8004b94 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff f817 	bl	8003bb2 <LL_ADC_IsDisableOngoing>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d104      	bne.n	8004b94 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff f836 	bl	8003c00 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004b94:	69bb      	ldr	r3, [r7, #24]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d014      	beq.n	8004bc4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7ff f869 	bl	8003c76 <LL_ADC_INJ_IsConversionOngoing>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00c      	beq.n	8004bc4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7fe ffff 	bl	8003bb2 <LL_ADC_IsDisableOngoing>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d104      	bne.n	8004bc4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7ff f845 	bl	8003c4e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d005      	beq.n	8004bd6 <ADC_ConversionStop+0x10e>
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	2b03      	cmp	r3, #3
 8004bce:	d105      	bne.n	8004bdc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004bd0:	230c      	movs	r3, #12
 8004bd2:	617b      	str	r3, [r7, #20]
        break;
 8004bd4:	e005      	b.n	8004be2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004bd6:	2308      	movs	r3, #8
 8004bd8:	617b      	str	r3, [r7, #20]
        break;
 8004bda:	e002      	b.n	8004be2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004bdc:	2304      	movs	r3, #4
 8004bde:	617b      	str	r3, [r7, #20]
        break;
 8004be0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004be2:	f7fe fdf9 	bl	80037d8 <HAL_GetTick>
 8004be6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004be8:	e01b      	b.n	8004c22 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004bea:	f7fe fdf5 	bl	80037d8 <HAL_GetTick>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	2b05      	cmp	r3, #5
 8004bf6:	d914      	bls.n	8004c22 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	689a      	ldr	r2, [r3, #8]
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	4013      	ands	r3, r2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00d      	beq.n	8004c22 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c0a:	f043 0210 	orr.w	r2, r3, #16
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c16:	f043 0201 	orr.w	r2, r3, #1
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e007      	b.n	8004c32 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	689a      	ldr	r2, [r3, #8]
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d1dc      	bne.n	8004bea <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3720      	adds	r7, #32
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	a33fffff 	.word	0xa33fffff

08004c40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4618      	mov	r0, r3
 8004c52:	f7fe ff9b 	bl	8003b8c <LL_ADC_IsEnabled>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d169      	bne.n	8004d30 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	689a      	ldr	r2, [r3, #8]
 8004c62:	4b36      	ldr	r3, [pc, #216]	@ (8004d3c <ADC_Enable+0xfc>)
 8004c64:	4013      	ands	r3, r2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00d      	beq.n	8004c86 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c6e:	f043 0210 	orr.w	r2, r3, #16
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7a:	f043 0201 	orr.w	r2, r3, #1
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e055      	b.n	8004d32 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7fe ff56 	bl	8003b3c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004c90:	482b      	ldr	r0, [pc, #172]	@ (8004d40 <ADC_Enable+0x100>)
 8004c92:	f7fe fdf7 	bl	8003884 <LL_ADC_GetCommonPathInternalCh>
 8004c96:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004c98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d013      	beq.n	8004cc8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004ca0:	4b28      	ldr	r3, [pc, #160]	@ (8004d44 <ADC_Enable+0x104>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	099b      	lsrs	r3, r3, #6
 8004ca6:	4a28      	ldr	r2, [pc, #160]	@ (8004d48 <ADC_Enable+0x108>)
 8004ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cac:	099b      	lsrs	r3, r3, #6
 8004cae:	1c5a      	adds	r2, r3, #1
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	4413      	add	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004cba:	e002      	b.n	8004cc2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1f9      	bne.n	8004cbc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004cc8:	f7fe fd86 	bl	80037d8 <HAL_GetTick>
 8004ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004cce:	e028      	b.n	8004d22 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7fe ff59 	bl	8003b8c <LL_ADC_IsEnabled>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d104      	bne.n	8004cea <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7fe ff29 	bl	8003b3c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004cea:	f7fe fd75 	bl	80037d8 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d914      	bls.n	8004d22 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d00d      	beq.n	8004d22 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d0a:	f043 0210 	orr.w	r2, r3, #16
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d16:	f043 0201 	orr.w	r2, r3, #1
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e007      	b.n	8004d32 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d1cf      	bne.n	8004cd0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	8000003f 	.word	0x8000003f
 8004d40:	50040300 	.word	0x50040300
 8004d44:	20000000 	.word	0x20000000
 8004d48:	053e2d63 	.word	0x053e2d63

08004d4c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7fe ff2a 	bl	8003bb2 <LL_ADC_IsDisableOngoing>
 8004d5e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7fe ff11 	bl	8003b8c <LL_ADC_IsEnabled>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d047      	beq.n	8004e00 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d144      	bne.n	8004e00 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f003 030d 	and.w	r3, r3, #13
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d10c      	bne.n	8004d9e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fe feeb 	bl	8003b64 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2203      	movs	r2, #3
 8004d94:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004d96:	f7fe fd1f 	bl	80037d8 <HAL_GetTick>
 8004d9a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004d9c:	e029      	b.n	8004df2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da2:	f043 0210 	orr.w	r2, r3, #16
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dae:	f043 0201 	orr.w	r2, r3, #1
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e023      	b.n	8004e02 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004dba:	f7fe fd0d 	bl	80037d8 <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d914      	bls.n	8004df2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00d      	beq.n	8004df2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dda:	f043 0210 	orr.w	r2, r3, #16
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004de6:	f043 0201 	orr.w	r2, r3, #1
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e007      	b.n	8004e02 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	f003 0301 	and.w	r3, r3, #1
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d1dc      	bne.n	8004dba <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}

08004e0a <LL_ADC_IsEnabled>:
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b083      	sub	sp, #12
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d101      	bne.n	8004e22 <LL_ADC_IsEnabled+0x18>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e000      	b.n	8004e24 <LL_ADC_IsEnabled+0x1a>
 8004e22:	2300      	movs	r3, #0
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <LL_ADC_REG_IsConversionOngoing>:
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b04      	cmp	r3, #4
 8004e42:	d101      	bne.n	8004e48 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004e44:	2301      	movs	r3, #1
 8004e46:	e000      	b.n	8004e4a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
	...

08004e58 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004e58:	b590      	push	{r4, r7, lr}
 8004e5a:	b09f      	sub	sp, #124	@ 0x7c
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e62:	2300      	movs	r3, #0
 8004e64:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d101      	bne.n	8004e76 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004e72:	2302      	movs	r3, #2
 8004e74:	e093      	b.n	8004f9e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004e7e:	2300      	movs	r3, #0
 8004e80:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004e82:	2300      	movs	r3, #0
 8004e84:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a47      	ldr	r2, [pc, #284]	@ (8004fa8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d102      	bne.n	8004e96 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004e90:	4b46      	ldr	r3, [pc, #280]	@ (8004fac <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004e92:	60bb      	str	r3, [r7, #8]
 8004e94:	e001      	b.n	8004e9a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004e96:	2300      	movs	r3, #0
 8004e98:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d10b      	bne.n	8004eb8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea4:	f043 0220 	orr.w	r2, r3, #32
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e072      	b.n	8004f9e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7ff ffb8 	bl	8004e30 <LL_ADC_REG_IsConversionOngoing>
 8004ec0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7ff ffb2 	bl	8004e30 <LL_ADC_REG_IsConversionOngoing>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d154      	bne.n	8004f7c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004ed2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d151      	bne.n	8004f7c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004ed8:	4b35      	ldr	r3, [pc, #212]	@ (8004fb0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8004eda:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d02c      	beq.n	8004f3e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004ee4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	6859      	ldr	r1, [r3, #4]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004ef6:	035b      	lsls	r3, r3, #13
 8004ef8:	430b      	orrs	r3, r1
 8004efa:	431a      	orrs	r2, r3
 8004efc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004efe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f00:	4829      	ldr	r0, [pc, #164]	@ (8004fa8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004f02:	f7ff ff82 	bl	8004e0a <LL_ADC_IsEnabled>
 8004f06:	4604      	mov	r4, r0
 8004f08:	4828      	ldr	r0, [pc, #160]	@ (8004fac <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004f0a:	f7ff ff7e 	bl	8004e0a <LL_ADC_IsEnabled>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	431c      	orrs	r4, r3
 8004f12:	4828      	ldr	r0, [pc, #160]	@ (8004fb4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004f14:	f7ff ff79 	bl	8004e0a <LL_ADC_IsEnabled>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	4323      	orrs	r3, r4
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d137      	bne.n	8004f90 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004f20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004f28:	f023 030f 	bic.w	r3, r3, #15
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	6811      	ldr	r1, [r2, #0]
 8004f30:	683a      	ldr	r2, [r7, #0]
 8004f32:	6892      	ldr	r2, [r2, #8]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	431a      	orrs	r2, r3
 8004f38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f3a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004f3c:	e028      	b.n	8004f90 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004f3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f48:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f4a:	4817      	ldr	r0, [pc, #92]	@ (8004fa8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004f4c:	f7ff ff5d 	bl	8004e0a <LL_ADC_IsEnabled>
 8004f50:	4604      	mov	r4, r0
 8004f52:	4816      	ldr	r0, [pc, #88]	@ (8004fac <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004f54:	f7ff ff59 	bl	8004e0a <LL_ADC_IsEnabled>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	431c      	orrs	r4, r3
 8004f5c:	4815      	ldr	r0, [pc, #84]	@ (8004fb4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004f5e:	f7ff ff54 	bl	8004e0a <LL_ADC_IsEnabled>
 8004f62:	4603      	mov	r3, r0
 8004f64:	4323      	orrs	r3, r4
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d112      	bne.n	8004f90 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004f6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004f72:	f023 030f 	bic.w	r3, r3, #15
 8004f76:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004f78:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004f7a:	e009      	b.n	8004f90 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f80:	f043 0220 	orr.w	r2, r3, #32
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8004f8e:	e000      	b.n	8004f92 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004f90:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004f9a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	377c      	adds	r7, #124	@ 0x7c
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd90      	pop	{r4, r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	50040000 	.word	0x50040000
 8004fac:	50040100 	.word	0x50040100
 8004fb0:	50040300 	.word	0x50040300
 8004fb4:	50040200 	.word	0x50040200

08004fb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b085      	sub	sp, #20
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f003 0307 	and.w	r3, r3, #7
 8004fc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8004ffc <__NVIC_SetPriorityGrouping+0x44>)
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004fe0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004fe4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fe8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004fea:	4a04      	ldr	r2, [pc, #16]	@ (8004ffc <__NVIC_SetPriorityGrouping+0x44>)
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	60d3      	str	r3, [r2, #12]
}
 8004ff0:	bf00      	nop
 8004ff2:	3714      	adds	r7, #20
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr
 8004ffc:	e000ed00 	.word	0xe000ed00

08005000 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005004:	4b04      	ldr	r3, [pc, #16]	@ (8005018 <__NVIC_GetPriorityGrouping+0x18>)
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	0a1b      	lsrs	r3, r3, #8
 800500a:	f003 0307 	and.w	r3, r3, #7
}
 800500e:	4618      	mov	r0, r3
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr
 8005018:	e000ed00 	.word	0xe000ed00

0800501c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	4603      	mov	r3, r0
 8005024:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800502a:	2b00      	cmp	r3, #0
 800502c:	db0b      	blt.n	8005046 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800502e:	79fb      	ldrb	r3, [r7, #7]
 8005030:	f003 021f 	and.w	r2, r3, #31
 8005034:	4907      	ldr	r1, [pc, #28]	@ (8005054 <__NVIC_EnableIRQ+0x38>)
 8005036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	2001      	movs	r0, #1
 800503e:	fa00 f202 	lsl.w	r2, r0, r2
 8005042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	e000e100 	.word	0xe000e100

08005058 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	4603      	mov	r3, r0
 8005060:	6039      	str	r1, [r7, #0]
 8005062:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005068:	2b00      	cmp	r3, #0
 800506a:	db0a      	blt.n	8005082 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	b2da      	uxtb	r2, r3
 8005070:	490c      	ldr	r1, [pc, #48]	@ (80050a4 <__NVIC_SetPriority+0x4c>)
 8005072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005076:	0112      	lsls	r2, r2, #4
 8005078:	b2d2      	uxtb	r2, r2
 800507a:	440b      	add	r3, r1
 800507c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005080:	e00a      	b.n	8005098 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	b2da      	uxtb	r2, r3
 8005086:	4908      	ldr	r1, [pc, #32]	@ (80050a8 <__NVIC_SetPriority+0x50>)
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	3b04      	subs	r3, #4
 8005090:	0112      	lsls	r2, r2, #4
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	440b      	add	r3, r1
 8005096:	761a      	strb	r2, [r3, #24]
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr
 80050a4:	e000e100 	.word	0xe000e100
 80050a8:	e000ed00 	.word	0xe000ed00

080050ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b089      	sub	sp, #36	@ 0x24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f003 0307 	and.w	r3, r3, #7
 80050be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	f1c3 0307 	rsb	r3, r3, #7
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	bf28      	it	cs
 80050ca:	2304      	movcs	r3, #4
 80050cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	3304      	adds	r3, #4
 80050d2:	2b06      	cmp	r3, #6
 80050d4:	d902      	bls.n	80050dc <NVIC_EncodePriority+0x30>
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	3b03      	subs	r3, #3
 80050da:	e000      	b.n	80050de <NVIC_EncodePriority+0x32>
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050e0:	f04f 32ff 	mov.w	r2, #4294967295
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ea:	43da      	mvns	r2, r3
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	401a      	ands	r2, r3
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80050f4:	f04f 31ff 	mov.w	r1, #4294967295
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	fa01 f303 	lsl.w	r3, r1, r3
 80050fe:	43d9      	mvns	r1, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005104:	4313      	orrs	r3, r2
         );
}
 8005106:	4618      	mov	r0, r3
 8005108:	3724      	adds	r7, #36	@ 0x24
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
	...

08005114 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3b01      	subs	r3, #1
 8005120:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005124:	d301      	bcc.n	800512a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005126:	2301      	movs	r3, #1
 8005128:	e00f      	b.n	800514a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800512a:	4a0a      	ldr	r2, [pc, #40]	@ (8005154 <SysTick_Config+0x40>)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	3b01      	subs	r3, #1
 8005130:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005132:	210f      	movs	r1, #15
 8005134:	f04f 30ff 	mov.w	r0, #4294967295
 8005138:	f7ff ff8e 	bl	8005058 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800513c:	4b05      	ldr	r3, [pc, #20]	@ (8005154 <SysTick_Config+0x40>)
 800513e:	2200      	movs	r2, #0
 8005140:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005142:	4b04      	ldr	r3, [pc, #16]	@ (8005154 <SysTick_Config+0x40>)
 8005144:	2207      	movs	r2, #7
 8005146:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3708      	adds	r7, #8
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	e000e010 	.word	0xe000e010

08005158 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f7ff ff29 	bl	8004fb8 <__NVIC_SetPriorityGrouping>
}
 8005166:	bf00      	nop
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800516e:	b580      	push	{r7, lr}
 8005170:	b086      	sub	sp, #24
 8005172:	af00      	add	r7, sp, #0
 8005174:	4603      	mov	r3, r0
 8005176:	60b9      	str	r1, [r7, #8]
 8005178:	607a      	str	r2, [r7, #4]
 800517a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800517c:	2300      	movs	r3, #0
 800517e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005180:	f7ff ff3e 	bl	8005000 <__NVIC_GetPriorityGrouping>
 8005184:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	6978      	ldr	r0, [r7, #20]
 800518c:	f7ff ff8e 	bl	80050ac <NVIC_EncodePriority>
 8005190:	4602      	mov	r2, r0
 8005192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005196:	4611      	mov	r1, r2
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff ff5d 	bl	8005058 <__NVIC_SetPriority>
}
 800519e:	bf00      	nop
 80051a0:	3718      	adds	r7, #24
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}

080051a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051a6:	b580      	push	{r7, lr}
 80051a8:	b082      	sub	sp, #8
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	4603      	mov	r3, r0
 80051ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7ff ff31 	bl	800501c <__NVIC_EnableIRQ>
}
 80051ba:	bf00      	nop
 80051bc:	3708      	adds	r7, #8
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}

080051c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80051c2:	b580      	push	{r7, lr}
 80051c4:	b082      	sub	sp, #8
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f7ff ffa2 	bl	8005114 <SysTick_Config>
 80051d0:	4603      	mov	r3, r0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3708      	adds	r7, #8
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80051da:	b480      	push	{r7}
 80051dc:	b085      	sub	sp, #20
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051e2:	2300      	movs	r3, #0
 80051e4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d008      	beq.n	8005204 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2204      	movs	r2, #4
 80051f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e022      	b.n	800524a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 020e 	bic.w	r2, r2, #14
 8005212:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0201 	bic.w	r2, r2, #1
 8005222:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005228:	f003 021c 	and.w	r2, r3, #28
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005230:	2101      	movs	r1, #1
 8005232:	fa01 f202 	lsl.w	r2, r1, r2
 8005236:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8005248:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	3714      	adds	r7, #20
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b084      	sub	sp, #16
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800525e:	2300      	movs	r3, #0
 8005260:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b02      	cmp	r3, #2
 800526c:	d005      	beq.n	800527a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2204      	movs	r2, #4
 8005272:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	73fb      	strb	r3, [r7, #15]
 8005278:	e029      	b.n	80052ce <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f022 020e 	bic.w	r2, r2, #14
 8005288:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f022 0201 	bic.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800529e:	f003 021c 	and.w	r2, r3, #28
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a6:	2101      	movs	r1, #1
 80052a8:	fa01 f202 	lsl.w	r2, r1, r2
 80052ac:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d003      	beq.n	80052ce <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	4798      	blx	r3
    }
  }
  return status;
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3710      	adds	r7, #16
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80052e6:	2300      	movs	r3, #0
 80052e8:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80052ea:	4b2f      	ldr	r3, [pc, #188]	@ (80053a8 <HAL_FLASH_Program+0xd0>)
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d101      	bne.n	80052f6 <HAL_FLASH_Program+0x1e>
 80052f2:	2302      	movs	r3, #2
 80052f4:	e053      	b.n	800539e <HAL_FLASH_Program+0xc6>
 80052f6:	4b2c      	ldr	r3, [pc, #176]	@ (80053a8 <HAL_FLASH_Program+0xd0>)
 80052f8:	2201      	movs	r2, #1
 80052fa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80052fc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005300:	f000 f894 	bl	800542c <FLASH_WaitForLastOperation>
 8005304:	4603      	mov	r3, r0
 8005306:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8005308:	7dfb      	ldrb	r3, [r7, #23]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d143      	bne.n	8005396 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800530e:	4b26      	ldr	r3, [pc, #152]	@ (80053a8 <HAL_FLASH_Program+0xd0>)
 8005310:	2200      	movs	r2, #0
 8005312:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005314:	4b25      	ldr	r3, [pc, #148]	@ (80053ac <HAL_FLASH_Program+0xd4>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800531c:	2b00      	cmp	r3, #0
 800531e:	d009      	beq.n	8005334 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005320:	4b22      	ldr	r3, [pc, #136]	@ (80053ac <HAL_FLASH_Program+0xd4>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a21      	ldr	r2, [pc, #132]	@ (80053ac <HAL_FLASH_Program+0xd4>)
 8005326:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800532a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800532c:	4b1e      	ldr	r3, [pc, #120]	@ (80053a8 <HAL_FLASH_Program+0xd0>)
 800532e:	2202      	movs	r2, #2
 8005330:	771a      	strb	r2, [r3, #28]
 8005332:	e002      	b.n	800533a <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005334:	4b1c      	ldr	r3, [pc, #112]	@ (80053a8 <HAL_FLASH_Program+0xd0>)
 8005336:	2200      	movs	r2, #0
 8005338:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d107      	bne.n	8005350 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8005340:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005344:	68b8      	ldr	r0, [r7, #8]
 8005346:	f000 f8c7 	bl	80054d8 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800534a:	2301      	movs	r3, #1
 800534c:	613b      	str	r3, [r7, #16]
 800534e:	e010      	b.n	8005372 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2b01      	cmp	r3, #1
 8005354:	d002      	beq.n	800535c <HAL_FLASH_Program+0x84>
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2b02      	cmp	r3, #2
 800535a:	d10a      	bne.n	8005372 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	4619      	mov	r1, r3
 8005360:	68b8      	ldr	r0, [r7, #8]
 8005362:	f000 f8df 	bl	8005524 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2b02      	cmp	r3, #2
 800536a:	d102      	bne.n	8005372 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 800536c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005370:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005372:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005376:	f000 f859 	bl	800542c <FLASH_WaitForLastOperation>
 800537a:	4603      	mov	r3, r0
 800537c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d006      	beq.n	8005392 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8005384:	4b09      	ldr	r3, [pc, #36]	@ (80053ac <HAL_FLASH_Program+0xd4>)
 8005386:	695a      	ldr	r2, [r3, #20]
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	43db      	mvns	r3, r3
 800538c:	4907      	ldr	r1, [pc, #28]	@ (80053ac <HAL_FLASH_Program+0xd4>)
 800538e:	4013      	ands	r3, r2
 8005390:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005392:	f000 f9f7 	bl	8005784 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005396:	4b04      	ldr	r3, [pc, #16]	@ (80053a8 <HAL_FLASH_Program+0xd0>)
 8005398:	2200      	movs	r2, #0
 800539a:	701a      	strb	r2, [r3, #0]

  return status;
 800539c:	7dfb      	ldrb	r3, [r7, #23]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3718      	adds	r7, #24
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	2000000c 	.word	0x2000000c
 80053ac:	40022000 	.word	0x40022000

080053b0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80053b6:	2300      	movs	r3, #0
 80053b8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80053ba:	4b0b      	ldr	r3, [pc, #44]	@ (80053e8 <HAL_FLASH_Unlock+0x38>)
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	da0b      	bge.n	80053da <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80053c2:	4b09      	ldr	r3, [pc, #36]	@ (80053e8 <HAL_FLASH_Unlock+0x38>)
 80053c4:	4a09      	ldr	r2, [pc, #36]	@ (80053ec <HAL_FLASH_Unlock+0x3c>)
 80053c6:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80053c8:	4b07      	ldr	r3, [pc, #28]	@ (80053e8 <HAL_FLASH_Unlock+0x38>)
 80053ca:	4a09      	ldr	r2, [pc, #36]	@ (80053f0 <HAL_FLASH_Unlock+0x40>)
 80053cc:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80053ce:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <HAL_FLASH_Unlock+0x38>)
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	da01      	bge.n	80053da <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80053da:	79fb      	ldrb	r3, [r7, #7]
}
 80053dc:	4618      	mov	r0, r3
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr
 80053e8:	40022000 	.word	0x40022000
 80053ec:	45670123 	.word	0x45670123
 80053f0:	cdef89ab 	.word	0xcdef89ab

080053f4 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80053f8:	4b05      	ldr	r3, [pc, #20]	@ (8005410 <HAL_FLASH_Lock+0x1c>)
 80053fa:	695b      	ldr	r3, [r3, #20]
 80053fc:	4a04      	ldr	r2, [pc, #16]	@ (8005410 <HAL_FLASH_Lock+0x1c>)
 80053fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005402:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	40022000 	.word	0x40022000

08005414 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  *            @arg FLASH_FLAG_PEMPTY : FLASH Boot from not programmed flash (apply only for STM32L43x/STM32L44x devices)
  */
uint32_t HAL_FLASH_GetError(void)
{
 8005414:	b480      	push	{r7}
 8005416:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8005418:	4b03      	ldr	r3, [pc, #12]	@ (8005428 <HAL_FLASH_GetError+0x14>)
 800541a:	685b      	ldr	r3, [r3, #4]
}
 800541c:	4618      	mov	r0, r3
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	2000000c 	.word	0x2000000c

0800542c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8005434:	f7fe f9d0 	bl	80037d8 <HAL_GetTick>
 8005438:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800543a:	e00d      	b.n	8005458 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005442:	d009      	beq.n	8005458 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8005444:	f7fe f9c8 	bl	80037d8 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	429a      	cmp	r2, r3
 8005452:	d801      	bhi.n	8005458 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e036      	b.n	80054c6 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005458:	4b1d      	ldr	r3, [pc, #116]	@ (80054d0 <FLASH_WaitForLastOperation+0xa4>)
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1eb      	bne.n	800543c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8005464:	4b1a      	ldr	r3, [pc, #104]	@ (80054d0 <FLASH_WaitForLastOperation+0xa4>)
 8005466:	691a      	ldr	r2, [r3, #16]
 8005468:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 800546c:	4013      	ands	r3, r2
 800546e:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d01d      	beq.n	80054b2 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8005476:	4b17      	ldr	r3, [pc, #92]	@ (80054d4 <FLASH_WaitForLastOperation+0xa8>)
 8005478:	685a      	ldr	r2, [r3, #4]
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	4313      	orrs	r3, r2
 800547e:	4a15      	ldr	r2, [pc, #84]	@ (80054d4 <FLASH_WaitForLastOperation+0xa8>)
 8005480:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005488:	d307      	bcc.n	800549a <FLASH_WaitForLastOperation+0x6e>
 800548a:	4b11      	ldr	r3, [pc, #68]	@ (80054d0 <FLASH_WaitForLastOperation+0xa4>)
 800548c:	699a      	ldr	r2, [r3, #24]
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005494:	490e      	ldr	r1, [pc, #56]	@ (80054d0 <FLASH_WaitForLastOperation+0xa4>)
 8005496:	4313      	orrs	r3, r2
 8005498:	618b      	str	r3, [r1, #24]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d004      	beq.n	80054ae <FLASH_WaitForLastOperation+0x82>
 80054a4:	4a0a      	ldr	r2, [pc, #40]	@ (80054d0 <FLASH_WaitForLastOperation+0xa4>)
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80054ac:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e009      	b.n	80054c6 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80054b2:	4b07      	ldr	r3, [pc, #28]	@ (80054d0 <FLASH_WaitForLastOperation+0xa4>)
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	f003 0301 	and.w	r3, r3, #1
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d002      	beq.n	80054c4 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80054be:	4b04      	ldr	r3, [pc, #16]	@ (80054d0 <FLASH_WaitForLastOperation+0xa4>)
 80054c0:	2201      	movs	r2, #1
 80054c2:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	40022000 	.word	0x40022000
 80054d4:	2000000c 	.word	0x2000000c

080054d8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80054e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005520 <FLASH_Program_DoubleWord+0x48>)
 80054e6:	695b      	ldr	r3, [r3, #20]
 80054e8:	4a0d      	ldr	r2, [pc, #52]	@ (8005520 <FLASH_Program_DoubleWord+0x48>)
 80054ea:	f043 0301 	orr.w	r3, r3, #1
 80054ee:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80054f6:	f3bf 8f6f 	isb	sy
}
 80054fa:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80054fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005500:	f04f 0200 	mov.w	r2, #0
 8005504:	f04f 0300 	mov.w	r3, #0
 8005508:	000a      	movs	r2, r1
 800550a:	2300      	movs	r3, #0
 800550c:	68f9      	ldr	r1, [r7, #12]
 800550e:	3104      	adds	r1, #4
 8005510:	4613      	mov	r3, r2
 8005512:	600b      	str	r3, [r1, #0]
}
 8005514:	bf00      	nop
 8005516:	3714      	adds	r7, #20
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	40022000 	.word	0x40022000

08005524 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8005524:	b480      	push	{r7}
 8005526:	b089      	sub	sp, #36	@ 0x24
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800552e:	2340      	movs	r3, #64	@ 0x40
 8005530:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800553a:	4b14      	ldr	r3, [pc, #80]	@ (800558c <FLASH_Program_Fast+0x68>)
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	4a13      	ldr	r2, [pc, #76]	@ (800558c <FLASH_Program_Fast+0x68>)
 8005540:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005544:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005546:	f3ef 8310 	mrs	r3, PRIMASK
 800554a:	60fb      	str	r3, [r7, #12]
  return(result);
 800554c:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800554e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005550:	b672      	cpsid	i
}
 8005552:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	3304      	adds	r3, #4
 8005560:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	3304      	adds	r3, #4
 8005566:	617b      	str	r3, [r7, #20]
    row_index--;
 8005568:	7ffb      	ldrb	r3, [r7, #31]
 800556a:	3b01      	subs	r3, #1
 800556c:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800556e:	7ffb      	ldrb	r3, [r7, #31]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d1ef      	bne.n	8005554 <FLASH_Program_Fast+0x30>
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	f383 8810 	msr	PRIMASK, r3
}
 800557e:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8005580:	bf00      	nop
 8005582:	3724      	adds	r7, #36	@ 0x24
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	40022000 	.word	0x40022000

08005590 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800559a:	4b49      	ldr	r3, [pc, #292]	@ (80056c0 <HAL_FLASHEx_Erase+0x130>)
 800559c:	781b      	ldrb	r3, [r3, #0]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d101      	bne.n	80055a6 <HAL_FLASHEx_Erase+0x16>
 80055a2:	2302      	movs	r3, #2
 80055a4:	e087      	b.n	80056b6 <HAL_FLASHEx_Erase+0x126>
 80055a6:	4b46      	ldr	r3, [pc, #280]	@ (80056c0 <HAL_FLASHEx_Erase+0x130>)
 80055a8:	2201      	movs	r2, #1
 80055aa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80055ac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80055b0:	f7ff ff3c 	bl	800542c <FLASH_WaitForLastOperation>
 80055b4:	4603      	mov	r3, r0
 80055b6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80055b8:	7bfb      	ldrb	r3, [r7, #15]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d177      	bne.n	80056ae <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80055be:	4b40      	ldr	r3, [pc, #256]	@ (80056c0 <HAL_FLASHEx_Erase+0x130>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80055c4:	4b3f      	ldr	r3, [pc, #252]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d013      	beq.n	80055f8 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80055d0:	4b3c      	ldr	r3, [pc, #240]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d009      	beq.n	80055f0 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80055dc:	4b39      	ldr	r3, [pc, #228]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a38      	ldr	r2, [pc, #224]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 80055e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055e6:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80055e8:	4b35      	ldr	r3, [pc, #212]	@ (80056c0 <HAL_FLASHEx_Erase+0x130>)
 80055ea:	2203      	movs	r2, #3
 80055ec:	771a      	strb	r2, [r3, #28]
 80055ee:	e016      	b.n	800561e <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80055f0:	4b33      	ldr	r3, [pc, #204]	@ (80056c0 <HAL_FLASHEx_Erase+0x130>)
 80055f2:	2201      	movs	r2, #1
 80055f4:	771a      	strb	r2, [r3, #28]
 80055f6:	e012      	b.n	800561e <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80055f8:	4b32      	ldr	r3, [pc, #200]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005600:	2b00      	cmp	r3, #0
 8005602:	d009      	beq.n	8005618 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005604:	4b2f      	ldr	r3, [pc, #188]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a2e      	ldr	r2, [pc, #184]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 800560a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800560e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8005610:	4b2b      	ldr	r3, [pc, #172]	@ (80056c0 <HAL_FLASHEx_Erase+0x130>)
 8005612:	2202      	movs	r2, #2
 8005614:	771a      	strb	r2, [r3, #28]
 8005616:	e002      	b.n	800561e <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005618:	4b29      	ldr	r3, [pc, #164]	@ (80056c0 <HAL_FLASHEx_Erase+0x130>)
 800561a:	2200      	movs	r2, #0
 800561c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	2b01      	cmp	r3, #1
 8005624:	d113      	bne.n	800564e <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	4618      	mov	r0, r3
 800562c:	f000 f84c 	bl	80056c8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005630:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005634:	f7ff fefa 	bl	800542c <FLASH_WaitForLastOperation>
 8005638:	4603      	mov	r3, r0
 800563a:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800563c:	4b21      	ldr	r3, [pc, #132]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 800563e:	695b      	ldr	r3, [r3, #20]
 8005640:	4a20      	ldr	r2, [pc, #128]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 8005642:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005646:	f023 0304 	bic.w	r3, r3, #4
 800564a:	6153      	str	r3, [r2, #20]
 800564c:	e02d      	b.n	80056aa <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	f04f 32ff 	mov.w	r2, #4294967295
 8005654:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	60bb      	str	r3, [r7, #8]
 800565c:	e01d      	b.n	800569a <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	4619      	mov	r1, r3
 8005664:	68b8      	ldr	r0, [r7, #8]
 8005666:	f000 f857 	bl	8005718 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800566a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800566e:	f7ff fedd 	bl	800542c <FLASH_WaitForLastOperation>
 8005672:	4603      	mov	r3, r0
 8005674:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8005676:	4b13      	ldr	r3, [pc, #76]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	4a12      	ldr	r2, [pc, #72]	@ (80056c4 <HAL_FLASHEx_Erase+0x134>)
 800567c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005680:	f023 0302 	bic.w	r3, r3, #2
 8005684:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8005686:	7bfb      	ldrb	r3, [r7, #15]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d003      	beq.n	8005694 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	68ba      	ldr	r2, [r7, #8]
 8005690:	601a      	str	r2, [r3, #0]
          break;
 8005692:	e00a      	b.n	80056aa <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	3301      	adds	r3, #1
 8005698:	60bb      	str	r3, [r7, #8]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	689a      	ldr	r2, [r3, #8]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	4413      	add	r3, r2
 80056a4:	68ba      	ldr	r2, [r7, #8]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d3d9      	bcc.n	800565e <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80056aa:	f000 f86b 	bl	8005784 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80056ae:	4b04      	ldr	r3, [pc, #16]	@ (80056c0 <HAL_FLASHEx_Erase+0x130>)
 80056b0:	2200      	movs	r2, #0
 80056b2:	701a      	strb	r2, [r3, #0]

  return status;
 80056b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3710      	adds	r7, #16
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop
 80056c0:	2000000c 	.word	0x2000000c
 80056c4:	40022000 	.word	0x40022000

080056c8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d005      	beq.n	80056e6 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80056da:	4b0e      	ldr	r3, [pc, #56]	@ (8005714 <FLASH_MassErase+0x4c>)
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	4a0d      	ldr	r2, [pc, #52]	@ (8005714 <FLASH_MassErase+0x4c>)
 80056e0:	f043 0304 	orr.w	r3, r3, #4
 80056e4:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d005      	beq.n	80056fc <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80056f0:	4b08      	ldr	r3, [pc, #32]	@ (8005714 <FLASH_MassErase+0x4c>)
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	4a07      	ldr	r2, [pc, #28]	@ (8005714 <FLASH_MassErase+0x4c>)
 80056f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056fa:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80056fc:	4b05      	ldr	r3, [pc, #20]	@ (8005714 <FLASH_MassErase+0x4c>)
 80056fe:	695b      	ldr	r3, [r3, #20]
 8005700:	4a04      	ldr	r2, [pc, #16]	@ (8005714 <FLASH_MassErase+0x4c>)
 8005702:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005706:	6153      	str	r3, [r2, #20]
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr
 8005714:	40022000 	.word	0x40022000

08005718 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b00      	cmp	r3, #0
 800572a:	d006      	beq.n	800573a <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800572c:	4b14      	ldr	r3, [pc, #80]	@ (8005780 <FLASH_PageErase+0x68>)
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	4a13      	ldr	r2, [pc, #76]	@ (8005780 <FLASH_PageErase+0x68>)
 8005732:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005736:	6153      	str	r3, [r2, #20]
 8005738:	e005      	b.n	8005746 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800573a:	4b11      	ldr	r3, [pc, #68]	@ (8005780 <FLASH_PageErase+0x68>)
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	4a10      	ldr	r2, [pc, #64]	@ (8005780 <FLASH_PageErase+0x68>)
 8005740:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005744:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8005746:	4b0e      	ldr	r3, [pc, #56]	@ (8005780 <FLASH_PageErase+0x68>)
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	00db      	lsls	r3, r3, #3
 8005752:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8005756:	490a      	ldr	r1, [pc, #40]	@ (8005780 <FLASH_PageErase+0x68>)
 8005758:	4313      	orrs	r3, r2
 800575a:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800575c:	4b08      	ldr	r3, [pc, #32]	@ (8005780 <FLASH_PageErase+0x68>)
 800575e:	695b      	ldr	r3, [r3, #20]
 8005760:	4a07      	ldr	r2, [pc, #28]	@ (8005780 <FLASH_PageErase+0x68>)
 8005762:	f043 0302 	orr.w	r3, r3, #2
 8005766:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005768:	4b05      	ldr	r3, [pc, #20]	@ (8005780 <FLASH_PageErase+0x68>)
 800576a:	695b      	ldr	r3, [r3, #20]
 800576c:	4a04      	ldr	r2, [pc, #16]	@ (8005780 <FLASH_PageErase+0x68>)
 800576e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005772:	6153      	str	r3, [r2, #20]
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	40022000 	.word	0x40022000

08005784 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800578a:	4b21      	ldr	r3, [pc, #132]	@ (8005810 <FLASH_FlushCaches+0x8c>)
 800578c:	7f1b      	ldrb	r3, [r3, #28]
 800578e:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8005790:	79fb      	ldrb	r3, [r7, #7]
 8005792:	2b01      	cmp	r3, #1
 8005794:	d002      	beq.n	800579c <FLASH_FlushCaches+0x18>
 8005796:	79fb      	ldrb	r3, [r7, #7]
 8005798:	2b03      	cmp	r3, #3
 800579a:	d117      	bne.n	80057cc <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800579c:	4b1d      	ldr	r3, [pc, #116]	@ (8005814 <FLASH_FlushCaches+0x90>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057a2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057a6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80057a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a19      	ldr	r2, [pc, #100]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057ae:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80057b2:	6013      	str	r3, [r2, #0]
 80057b4:	4b17      	ldr	r3, [pc, #92]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a16      	ldr	r2, [pc, #88]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057be:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80057c0:	4b14      	ldr	r3, [pc, #80]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a13      	ldr	r2, [pc, #76]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057ca:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80057cc:	79fb      	ldrb	r3, [r7, #7]
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d002      	beq.n	80057d8 <FLASH_FlushCaches+0x54>
 80057d2:	79fb      	ldrb	r3, [r7, #7]
 80057d4:	2b03      	cmp	r3, #3
 80057d6:	d111      	bne.n	80057fc <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80057d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a0d      	ldr	r2, [pc, #52]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057de:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80057e2:	6013      	str	r3, [r2, #0]
 80057e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a0a      	ldr	r2, [pc, #40]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057ee:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80057f0:	4b08      	ldr	r3, [pc, #32]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a07      	ldr	r2, [pc, #28]	@ (8005814 <FLASH_FlushCaches+0x90>)
 80057f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80057fa:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80057fc:	4b04      	ldr	r3, [pc, #16]	@ (8005810 <FLASH_FlushCaches+0x8c>)
 80057fe:	2200      	movs	r2, #0
 8005800:	771a      	strb	r2, [r3, #28]
}
 8005802:	bf00      	nop
 8005804:	370c      	adds	r7, #12
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	2000000c 	.word	0x2000000c
 8005814:	40022000 	.word	0x40022000

08005818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005822:	2300      	movs	r3, #0
 8005824:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005826:	e17f      	b.n	8005b28 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	2101      	movs	r1, #1
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	fa01 f303 	lsl.w	r3, r1, r3
 8005834:	4013      	ands	r3, r2
 8005836:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2b00      	cmp	r3, #0
 800583c:	f000 8171 	beq.w	8005b22 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f003 0303 	and.w	r3, r3, #3
 8005848:	2b01      	cmp	r3, #1
 800584a:	d005      	beq.n	8005858 <HAL_GPIO_Init+0x40>
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	f003 0303 	and.w	r3, r3, #3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d130      	bne.n	80058ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	005b      	lsls	r3, r3, #1
 8005862:	2203      	movs	r2, #3
 8005864:	fa02 f303 	lsl.w	r3, r2, r3
 8005868:	43db      	mvns	r3, r3
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	4013      	ands	r3, r2
 800586e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	68da      	ldr	r2, [r3, #12]
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	005b      	lsls	r3, r3, #1
 8005878:	fa02 f303 	lsl.w	r3, r2, r3
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	4313      	orrs	r3, r2
 8005880:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800588e:	2201      	movs	r2, #1
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	fa02 f303 	lsl.w	r3, r2, r3
 8005896:	43db      	mvns	r3, r3
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	4013      	ands	r3, r2
 800589c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	091b      	lsrs	r3, r3, #4
 80058a4:	f003 0201 	and.w	r2, r3, #1
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	693a      	ldr	r2, [r7, #16]
 80058b8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f003 0303 	and.w	r3, r3, #3
 80058c2:	2b03      	cmp	r3, #3
 80058c4:	d118      	bne.n	80058f8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80058cc:	2201      	movs	r2, #1
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	fa02 f303 	lsl.w	r3, r2, r3
 80058d4:	43db      	mvns	r3, r3
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	4013      	ands	r3, r2
 80058da:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	08db      	lsrs	r3, r3, #3
 80058e2:	f003 0201 	and.w	r2, r3, #1
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	fa02 f303 	lsl.w	r3, r2, r3
 80058ec:	693a      	ldr	r2, [r7, #16]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	693a      	ldr	r2, [r7, #16]
 80058f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	f003 0303 	and.w	r3, r3, #3
 8005900:	2b03      	cmp	r3, #3
 8005902:	d017      	beq.n	8005934 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	2203      	movs	r2, #3
 8005910:	fa02 f303 	lsl.w	r3, r2, r3
 8005914:	43db      	mvns	r3, r3
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	4013      	ands	r3, r2
 800591a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	689a      	ldr	r2, [r3, #8]
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	005b      	lsls	r3, r3, #1
 8005924:	fa02 f303 	lsl.w	r3, r2, r3
 8005928:	693a      	ldr	r2, [r7, #16]
 800592a:	4313      	orrs	r3, r2
 800592c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	693a      	ldr	r2, [r7, #16]
 8005932:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f003 0303 	and.w	r3, r3, #3
 800593c:	2b02      	cmp	r3, #2
 800593e:	d123      	bne.n	8005988 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	08da      	lsrs	r2, r3, #3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	3208      	adds	r2, #8
 8005948:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800594c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f003 0307 	and.w	r3, r3, #7
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	220f      	movs	r2, #15
 8005958:	fa02 f303 	lsl.w	r3, r2, r3
 800595c:	43db      	mvns	r3, r3
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	4013      	ands	r3, r2
 8005962:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	691a      	ldr	r2, [r3, #16]
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	f003 0307 	and.w	r3, r3, #7
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	4313      	orrs	r3, r2
 8005978:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	08da      	lsrs	r2, r3, #3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	3208      	adds	r2, #8
 8005982:	6939      	ldr	r1, [r7, #16]
 8005984:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	005b      	lsls	r3, r3, #1
 8005992:	2203      	movs	r2, #3
 8005994:	fa02 f303 	lsl.w	r3, r2, r3
 8005998:	43db      	mvns	r3, r3
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	4013      	ands	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f003 0203 	and.w	r2, r3, #3
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	fa02 f303 	lsl.w	r3, r2, r3
 80059b0:	693a      	ldr	r2, [r7, #16]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 80ac 	beq.w	8005b22 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059ca:	4b5f      	ldr	r3, [pc, #380]	@ (8005b48 <HAL_GPIO_Init+0x330>)
 80059cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ce:	4a5e      	ldr	r2, [pc, #376]	@ (8005b48 <HAL_GPIO_Init+0x330>)
 80059d0:	f043 0301 	orr.w	r3, r3, #1
 80059d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80059d6:	4b5c      	ldr	r3, [pc, #368]	@ (8005b48 <HAL_GPIO_Init+0x330>)
 80059d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	60bb      	str	r3, [r7, #8]
 80059e0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80059e2:	4a5a      	ldr	r2, [pc, #360]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	089b      	lsrs	r3, r3, #2
 80059e8:	3302      	adds	r3, #2
 80059ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f003 0303 	and.w	r3, r3, #3
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	220f      	movs	r2, #15
 80059fa:	fa02 f303 	lsl.w	r3, r2, r3
 80059fe:	43db      	mvns	r3, r3
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	4013      	ands	r3, r2
 8005a04:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005a0c:	d025      	beq.n	8005a5a <HAL_GPIO_Init+0x242>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a4f      	ldr	r2, [pc, #316]	@ (8005b50 <HAL_GPIO_Init+0x338>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d01f      	beq.n	8005a56 <HAL_GPIO_Init+0x23e>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a4e      	ldr	r2, [pc, #312]	@ (8005b54 <HAL_GPIO_Init+0x33c>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d019      	beq.n	8005a52 <HAL_GPIO_Init+0x23a>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a4d      	ldr	r2, [pc, #308]	@ (8005b58 <HAL_GPIO_Init+0x340>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d013      	beq.n	8005a4e <HAL_GPIO_Init+0x236>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a4c      	ldr	r2, [pc, #304]	@ (8005b5c <HAL_GPIO_Init+0x344>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d00d      	beq.n	8005a4a <HAL_GPIO_Init+0x232>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a4b      	ldr	r2, [pc, #300]	@ (8005b60 <HAL_GPIO_Init+0x348>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d007      	beq.n	8005a46 <HAL_GPIO_Init+0x22e>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a4a      	ldr	r2, [pc, #296]	@ (8005b64 <HAL_GPIO_Init+0x34c>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d101      	bne.n	8005a42 <HAL_GPIO_Init+0x22a>
 8005a3e:	2306      	movs	r3, #6
 8005a40:	e00c      	b.n	8005a5c <HAL_GPIO_Init+0x244>
 8005a42:	2307      	movs	r3, #7
 8005a44:	e00a      	b.n	8005a5c <HAL_GPIO_Init+0x244>
 8005a46:	2305      	movs	r3, #5
 8005a48:	e008      	b.n	8005a5c <HAL_GPIO_Init+0x244>
 8005a4a:	2304      	movs	r3, #4
 8005a4c:	e006      	b.n	8005a5c <HAL_GPIO_Init+0x244>
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e004      	b.n	8005a5c <HAL_GPIO_Init+0x244>
 8005a52:	2302      	movs	r3, #2
 8005a54:	e002      	b.n	8005a5c <HAL_GPIO_Init+0x244>
 8005a56:	2301      	movs	r3, #1
 8005a58:	e000      	b.n	8005a5c <HAL_GPIO_Init+0x244>
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	f002 0203 	and.w	r2, r2, #3
 8005a62:	0092      	lsls	r2, r2, #2
 8005a64:	4093      	lsls	r3, r2
 8005a66:	693a      	ldr	r2, [r7, #16]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005a6c:	4937      	ldr	r1, [pc, #220]	@ (8005b4c <HAL_GPIO_Init+0x334>)
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	089b      	lsrs	r3, r3, #2
 8005a72:	3302      	adds	r3, #2
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a7a:	4b3b      	ldr	r3, [pc, #236]	@ (8005b68 <HAL_GPIO_Init+0x350>)
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	43db      	mvns	r3, r3
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	4013      	ands	r3, r2
 8005a88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a9e:	4a32      	ldr	r2, [pc, #200]	@ (8005b68 <HAL_GPIO_Init+0x350>)
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005aa4:	4b30      	ldr	r3, [pc, #192]	@ (8005b68 <HAL_GPIO_Init+0x350>)
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	43db      	mvns	r3, r3
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d003      	beq.n	8005ac8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005ac0:	693a      	ldr	r2, [r7, #16]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005ac8:	4a27      	ldr	r2, [pc, #156]	@ (8005b68 <HAL_GPIO_Init+0x350>)
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005ace:	4b26      	ldr	r3, [pc, #152]	@ (8005b68 <HAL_GPIO_Init+0x350>)
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	43db      	mvns	r3, r3
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	4013      	ands	r3, r2
 8005adc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005af2:	4a1d      	ldr	r2, [pc, #116]	@ (8005b68 <HAL_GPIO_Init+0x350>)
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005af8:	4b1b      	ldr	r3, [pc, #108]	@ (8005b68 <HAL_GPIO_Init+0x350>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	43db      	mvns	r3, r3
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	4013      	ands	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005b1c:	4a12      	ldr	r2, [pc, #72]	@ (8005b68 <HAL_GPIO_Init+0x350>)
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	3301      	adds	r3, #1
 8005b26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f47f ae78 	bne.w	8005828 <HAL_GPIO_Init+0x10>
  }
}
 8005b38:	bf00      	nop
 8005b3a:	bf00      	nop
 8005b3c:	371c      	adds	r7, #28
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	40021000 	.word	0x40021000
 8005b4c:	40010000 	.word	0x40010000
 8005b50:	48000400 	.word	0x48000400
 8005b54:	48000800 	.word	0x48000800
 8005b58:	48000c00 	.word	0x48000c00
 8005b5c:	48001000 	.word	0x48001000
 8005b60:	48001400 	.word	0x48001400
 8005b64:	48001800 	.word	0x48001800
 8005b68:	40010400 	.word	0x40010400

08005b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	460b      	mov	r3, r1
 8005b76:	807b      	strh	r3, [r7, #2]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b7c:	787b      	ldrb	r3, [r7, #1]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d003      	beq.n	8005b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b82:	887a      	ldrh	r2, [r7, #2]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b88:	e002      	b.n	8005b90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b8a:	887a      	ldrh	r2, [r7, #2]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d101      	bne.n	8005bae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e08d      	b.n	8005cca <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d106      	bne.n	8005bc8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7fd faa0 	bl	8003108 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2224      	movs	r2, #36	@ 0x24
 8005bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0201 	bic.w	r2, r2, #1
 8005bde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005bec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689a      	ldr	r2, [r3, #8]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005bfc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d107      	bne.n	8005c16 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	689a      	ldr	r2, [r3, #8]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c12:	609a      	str	r2, [r3, #8]
 8005c14:	e006      	b.n	8005c24 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	689a      	ldr	r2, [r3, #8]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005c22:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d108      	bne.n	8005c3e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	685a      	ldr	r2, [r3, #4]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c3a:	605a      	str	r2, [r3, #4]
 8005c3c:	e007      	b.n	8005c4e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	685a      	ldr	r2, [r3, #4]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c4c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	687a      	ldr	r2, [r7, #4]
 8005c56:	6812      	ldr	r2, [r2, #0]
 8005c58:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c60:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c70:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	691a      	ldr	r2, [r3, #16]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	695b      	ldr	r3, [r3, #20]
 8005c7a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	699b      	ldr	r3, [r3, #24]
 8005c82:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	430a      	orrs	r2, r1
 8005c8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	69d9      	ldr	r1, [r3, #28]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a1a      	ldr	r2, [r3, #32]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f042 0201 	orr.w	r2, r2, #1
 8005caa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3708      	adds	r7, #8
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
	...

08005cd4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b088      	sub	sp, #32
 8005cd8:	af02      	add	r7, sp, #8
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	607a      	str	r2, [r7, #4]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	817b      	strh	r3, [r7, #10]
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	2b20      	cmp	r3, #32
 8005cf2:	f040 80fd 	bne.w	8005ef0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d101      	bne.n	8005d04 <HAL_I2C_Master_Transmit+0x30>
 8005d00:	2302      	movs	r3, #2
 8005d02:	e0f6      	b.n	8005ef2 <HAL_I2C_Master_Transmit+0x21e>
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005d0c:	f7fd fd64 	bl	80037d8 <HAL_GetTick>
 8005d10:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	9300      	str	r3, [sp, #0]
 8005d16:	2319      	movs	r3, #25
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 fb04 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e0e1      	b.n	8005ef2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2221      	movs	r2, #33	@ 0x21
 8005d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2210      	movs	r2, #16
 8005d3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2200      	movs	r2, #0
 8005d42:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	893a      	ldrh	r2, [r7, #8]
 8005d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	2bff      	cmp	r3, #255	@ 0xff
 8005d5e:	d906      	bls.n	8005d6e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	22ff      	movs	r2, #255	@ 0xff
 8005d64:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005d66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d6a:	617b      	str	r3, [r7, #20]
 8005d6c:	e007      	b.n	8005d7e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005d78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d7c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d024      	beq.n	8005dd0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8a:	781a      	ldrb	r2, [r3, #0]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d96:	1c5a      	adds	r2, r3, #1
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	3b01      	subs	r3, #1
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dae:	3b01      	subs	r3, #1
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	b2da      	uxtb	r2, r3
 8005dc0:	8979      	ldrh	r1, [r7, #10]
 8005dc2:	4b4e      	ldr	r3, [pc, #312]	@ (8005efc <HAL_I2C_Master_Transmit+0x228>)
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f000 fcff 	bl	80067cc <I2C_TransferConfig>
 8005dce:	e066      	b.n	8005e9e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	8979      	ldrh	r1, [r7, #10]
 8005dd8:	4b48      	ldr	r3, [pc, #288]	@ (8005efc <HAL_I2C_Master_Transmit+0x228>)
 8005dda:	9300      	str	r3, [sp, #0]
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f000 fcf4 	bl	80067cc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005de4:	e05b      	b.n	8005e9e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	6a39      	ldr	r1, [r7, #32]
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 faf7 	bl	80063de <I2C_WaitOnTXISFlagUntilTimeout>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e07b      	b.n	8005ef2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfe:	781a      	ldrb	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e0a:	1c5a      	adds	r2, r3, #1
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	3b01      	subs	r3, #1
 8005e18:	b29a      	uxth	r2, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e22:	3b01      	subs	r3, #1
 8005e24:	b29a      	uxth	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d034      	beq.n	8005e9e <HAL_I2C_Master_Transmit+0x1ca>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d130      	bne.n	8005e9e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	6a3b      	ldr	r3, [r7, #32]
 8005e42:	2200      	movs	r2, #0
 8005e44:	2180      	movs	r1, #128	@ 0x80
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	f000 fa70 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e04d      	b.n	8005ef2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	2bff      	cmp	r3, #255	@ 0xff
 8005e5e:	d90e      	bls.n	8005e7e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	22ff      	movs	r2, #255	@ 0xff
 8005e64:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e6a:	b2da      	uxtb	r2, r3
 8005e6c:	8979      	ldrh	r1, [r7, #10]
 8005e6e:	2300      	movs	r3, #0
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e76:	68f8      	ldr	r0, [r7, #12]
 8005e78:	f000 fca8 	bl	80067cc <I2C_TransferConfig>
 8005e7c:	e00f      	b.n	8005e9e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e8c:	b2da      	uxtb	r2, r3
 8005e8e:	8979      	ldrh	r1, [r7, #10]
 8005e90:	2300      	movs	r3, #0
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 fc97 	bl	80067cc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d19e      	bne.n	8005de6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	6a39      	ldr	r1, [r7, #32]
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 fadd 	bl	800646c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e01a      	b.n	8005ef2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2220      	movs	r2, #32
 8005ec2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6859      	ldr	r1, [r3, #4]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	4b0c      	ldr	r3, [pc, #48]	@ (8005f00 <HAL_I2C_Master_Transmit+0x22c>)
 8005ed0:	400b      	ands	r3, r1
 8005ed2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005eec:	2300      	movs	r3, #0
 8005eee:	e000      	b.n	8005ef2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005ef0:	2302      	movs	r3, #2
  }
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3718      	adds	r7, #24
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	80002000 	.word	0x80002000
 8005f00:	fe00e800 	.word	0xfe00e800

08005f04 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b088      	sub	sp, #32
 8005f08:	af02      	add	r7, sp, #8
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	607a      	str	r2, [r7, #4]
 8005f0e:	461a      	mov	r2, r3
 8005f10:	460b      	mov	r3, r1
 8005f12:	817b      	strh	r3, [r7, #10]
 8005f14:	4613      	mov	r3, r2
 8005f16:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	2b20      	cmp	r3, #32
 8005f22:	f040 80db 	bne.w	80060dc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d101      	bne.n	8005f34 <HAL_I2C_Master_Receive+0x30>
 8005f30:	2302      	movs	r3, #2
 8005f32:	e0d4      	b.n	80060de <HAL_I2C_Master_Receive+0x1da>
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005f3c:	f7fd fc4c 	bl	80037d8 <HAL_GetTick>
 8005f40:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	9300      	str	r3, [sp, #0]
 8005f46:	2319      	movs	r3, #25
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005f4e:	68f8      	ldr	r0, [r7, #12]
 8005f50:	f000 f9ec 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d001      	beq.n	8005f5e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e0bf      	b.n	80060de <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2222      	movs	r2, #34	@ 0x22
 8005f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2210      	movs	r2, #16
 8005f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	893a      	ldrh	r2, [r7, #8]
 8005f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	2bff      	cmp	r3, #255	@ 0xff
 8005f8e:	d90e      	bls.n	8005fae <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2201      	movs	r2, #1
 8005f94:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f9a:	b2da      	uxtb	r2, r3
 8005f9c:	8979      	ldrh	r1, [r7, #10]
 8005f9e:	4b52      	ldr	r3, [pc, #328]	@ (80060e8 <HAL_I2C_Master_Receive+0x1e4>)
 8005fa0:	9300      	str	r3, [sp, #0]
 8005fa2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f000 fc10 	bl	80067cc <I2C_TransferConfig>
 8005fac:	e06d      	b.n	800608a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fbc:	b2da      	uxtb	r2, r3
 8005fbe:	8979      	ldrh	r1, [r7, #10]
 8005fc0:	4b49      	ldr	r3, [pc, #292]	@ (80060e8 <HAL_I2C_Master_Receive+0x1e4>)
 8005fc2:	9300      	str	r3, [sp, #0]
 8005fc4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f000 fbff 	bl	80067cc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005fce:	e05c      	b.n	800608a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fd0:	697a      	ldr	r2, [r7, #20]
 8005fd2:	6a39      	ldr	r1, [r7, #32]
 8005fd4:	68f8      	ldr	r0, [r7, #12]
 8005fd6:	f000 fa8d 	bl	80064f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e07c      	b.n	80060de <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fee:	b2d2      	uxtb	r2, r2
 8005ff0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	1c5a      	adds	r2, r3, #1
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006000:	3b01      	subs	r3, #1
 8006002:	b29a      	uxth	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800600c:	b29b      	uxth	r3, r3
 800600e:	3b01      	subs	r3, #1
 8006010:	b29a      	uxth	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800601a:	b29b      	uxth	r3, r3
 800601c:	2b00      	cmp	r3, #0
 800601e:	d034      	beq.n	800608a <HAL_I2C_Master_Receive+0x186>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006024:	2b00      	cmp	r3, #0
 8006026:	d130      	bne.n	800608a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	2200      	movs	r2, #0
 8006030:	2180      	movs	r1, #128	@ 0x80
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f000 f97a 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d001      	beq.n	8006042 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e04d      	b.n	80060de <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006046:	b29b      	uxth	r3, r3
 8006048:	2bff      	cmp	r3, #255	@ 0xff
 800604a:	d90e      	bls.n	800606a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	22ff      	movs	r2, #255	@ 0xff
 8006050:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006056:	b2da      	uxtb	r2, r3
 8006058:	8979      	ldrh	r1, [r7, #10]
 800605a:	2300      	movs	r3, #0
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006062:	68f8      	ldr	r0, [r7, #12]
 8006064:	f000 fbb2 	bl	80067cc <I2C_TransferConfig>
 8006068:	e00f      	b.n	800608a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800606e:	b29a      	uxth	r2, r3
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006078:	b2da      	uxtb	r2, r3
 800607a:	8979      	ldrh	r1, [r7, #10]
 800607c:	2300      	movs	r3, #0
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006084:	68f8      	ldr	r0, [r7, #12]
 8006086:	f000 fba1 	bl	80067cc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800608e:	b29b      	uxth	r3, r3
 8006090:	2b00      	cmp	r3, #0
 8006092:	d19d      	bne.n	8005fd0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	6a39      	ldr	r1, [r7, #32]
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 f9e7 	bl	800646c <I2C_WaitOnSTOPFlagUntilTimeout>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d001      	beq.n	80060a8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e01a      	b.n	80060de <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2220      	movs	r2, #32
 80060ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	6859      	ldr	r1, [r3, #4]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	4b0c      	ldr	r3, [pc, #48]	@ (80060ec <HAL_I2C_Master_Receive+0x1e8>)
 80060bc:	400b      	ands	r3, r1
 80060be:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80060d8:	2300      	movs	r3, #0
 80060da:	e000      	b.n	80060de <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80060dc:	2302      	movs	r3, #2
  }
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3718      	adds	r7, #24
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	80002400 	.word	0x80002400
 80060ec:	fe00e800 	.word	0xfe00e800

080060f0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b08a      	sub	sp, #40	@ 0x28
 80060f4:	af02      	add	r7, sp, #8
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	607a      	str	r2, [r7, #4]
 80060fa:	603b      	str	r3, [r7, #0]
 80060fc:	460b      	mov	r3, r1
 80060fe:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8006100:	2300      	movs	r3, #0
 8006102:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b20      	cmp	r3, #32
 800610e:	f040 80d6 	bne.w	80062be <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	699b      	ldr	r3, [r3, #24]
 8006118:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800611c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006120:	d101      	bne.n	8006126 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8006122:	2302      	movs	r3, #2
 8006124:	e0cc      	b.n	80062c0 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800612c:	2b01      	cmp	r3, #1
 800612e:	d101      	bne.n	8006134 <HAL_I2C_IsDeviceReady+0x44>
 8006130:	2302      	movs	r3, #2
 8006132:	e0c5      	b.n	80062c0 <HAL_I2C_IsDeviceReady+0x1d0>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2224      	movs	r2, #36	@ 0x24
 8006140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2200      	movs	r2, #0
 8006148:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d107      	bne.n	8006162 <HAL_I2C_IsDeviceReady+0x72>
 8006152:	897b      	ldrh	r3, [r7, #10]
 8006154:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006158:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800615c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006160:	e006      	b.n	8006170 <HAL_I2C_IsDeviceReady+0x80>
 8006162:	897b      	ldrh	r3, [r7, #10]
 8006164:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006168:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800616c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	6812      	ldr	r2, [r2, #0]
 8006174:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8006176:	f7fd fb2f 	bl	80037d8 <HAL_GetTick>
 800617a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	699b      	ldr	r3, [r3, #24]
 8006182:	f003 0320 	and.w	r3, r3, #32
 8006186:	2b20      	cmp	r3, #32
 8006188:	bf0c      	ite	eq
 800618a:	2301      	moveq	r3, #1
 800618c:	2300      	movne	r3, #0
 800618e:	b2db      	uxtb	r3, r3
 8006190:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	699b      	ldr	r3, [r3, #24]
 8006198:	f003 0310 	and.w	r3, r3, #16
 800619c:	2b10      	cmp	r3, #16
 800619e:	bf0c      	ite	eq
 80061a0:	2301      	moveq	r3, #1
 80061a2:	2300      	movne	r3, #0
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80061a8:	e034      	b.n	8006214 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b0:	d01a      	beq.n	80061e8 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80061b2:	f7fd fb11 	bl	80037d8 <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	683a      	ldr	r2, [r7, #0]
 80061be:	429a      	cmp	r2, r3
 80061c0:	d302      	bcc.n	80061c8 <HAL_I2C_IsDeviceReady+0xd8>
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10f      	bne.n	80061e8 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2220      	movs	r2, #32
 80061cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061d4:	f043 0220 	orr.w	r2, r3, #32
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2200      	movs	r2, #0
 80061e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	e06b      	b.n	80062c0 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	699b      	ldr	r3, [r3, #24]
 80061ee:	f003 0320 	and.w	r3, r3, #32
 80061f2:	2b20      	cmp	r3, #32
 80061f4:	bf0c      	ite	eq
 80061f6:	2301      	moveq	r3, #1
 80061f8:	2300      	movne	r3, #0
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	f003 0310 	and.w	r3, r3, #16
 8006208:	2b10      	cmp	r3, #16
 800620a:	bf0c      	ite	eq
 800620c:	2301      	moveq	r3, #1
 800620e:	2300      	movne	r3, #0
 8006210:	b2db      	uxtb	r3, r3
 8006212:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006214:	7ffb      	ldrb	r3, [r7, #31]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d102      	bne.n	8006220 <HAL_I2C_IsDeviceReady+0x130>
 800621a:	7fbb      	ldrb	r3, [r7, #30]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d0c4      	beq.n	80061aa <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	f003 0310 	and.w	r3, r3, #16
 800622a:	2b10      	cmp	r3, #16
 800622c:	d01a      	beq.n	8006264 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	9300      	str	r3, [sp, #0]
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2200      	movs	r2, #0
 8006236:	2120      	movs	r1, #32
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 f877 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d001      	beq.n	8006248 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e03b      	b.n	80062c0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2220      	movs	r2, #32
 800624e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2220      	movs	r2, #32
 8006254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8006260:	2300      	movs	r3, #0
 8006262:	e02d      	b.n	80062c0 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	2200      	movs	r2, #0
 800626c:	2120      	movs	r1, #32
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 f85c 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e020      	b.n	80062c0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2210      	movs	r2, #16
 8006284:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2220      	movs	r2, #32
 800628c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	3301      	adds	r3, #1
 8006292:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	429a      	cmp	r2, r3
 800629a:	f63f af56 	bhi.w	800614a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2220      	movs	r2, #32
 80062a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062aa:	f043 0220 	orr.w	r2, r3, #32
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e000      	b.n	80062c0 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80062be:	2302      	movs	r3, #2
  }
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3720      	adds	r7, #32
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062d6:	b2db      	uxtb	r3, r3
}
 80062d8:	4618      	mov	r0, r3
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d103      	bne.n	8006302 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	2200      	movs	r2, #0
 8006300:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	f003 0301 	and.w	r3, r3, #1
 800630c:	2b01      	cmp	r3, #1
 800630e:	d007      	beq.n	8006320 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	699a      	ldr	r2, [r3, #24]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f042 0201 	orr.w	r2, r2, #1
 800631e:	619a      	str	r2, [r3, #24]
  }
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	603b      	str	r3, [r7, #0]
 8006338:	4613      	mov	r3, r2
 800633a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800633c:	e03b      	b.n	80063b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800633e:	69ba      	ldr	r2, [r7, #24]
 8006340:	6839      	ldr	r1, [r7, #0]
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f000 f962 	bl	800660c <I2C_IsErrorOccurred>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e041      	b.n	80063d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006358:	d02d      	beq.n	80063b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800635a:	f7fd fa3d 	bl	80037d8 <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	683a      	ldr	r2, [r7, #0]
 8006366:	429a      	cmp	r2, r3
 8006368:	d302      	bcc.n	8006370 <I2C_WaitOnFlagUntilTimeout+0x44>
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d122      	bne.n	80063b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	699a      	ldr	r2, [r3, #24]
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	4013      	ands	r3, r2
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	429a      	cmp	r2, r3
 800637e:	bf0c      	ite	eq
 8006380:	2301      	moveq	r3, #1
 8006382:	2300      	movne	r3, #0
 8006384:	b2db      	uxtb	r3, r3
 8006386:	461a      	mov	r2, r3
 8006388:	79fb      	ldrb	r3, [r7, #7]
 800638a:	429a      	cmp	r2, r3
 800638c:	d113      	bne.n	80063b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006392:	f043 0220 	orr.w	r2, r3, #32
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e00f      	b.n	80063d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	699a      	ldr	r2, [r3, #24]
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	4013      	ands	r3, r2
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	bf0c      	ite	eq
 80063c6:	2301      	moveq	r3, #1
 80063c8:	2300      	movne	r3, #0
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	461a      	mov	r2, r3
 80063ce:	79fb      	ldrb	r3, [r7, #7]
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d0b4      	beq.n	800633e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b084      	sub	sp, #16
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	60f8      	str	r0, [r7, #12]
 80063e6:	60b9      	str	r1, [r7, #8]
 80063e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80063ea:	e033      	b.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80063ec:	687a      	ldr	r2, [r7, #4]
 80063ee:	68b9      	ldr	r1, [r7, #8]
 80063f0:	68f8      	ldr	r0, [r7, #12]
 80063f2:	f000 f90b 	bl	800660c <I2C_IsErrorOccurred>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d001      	beq.n	8006400 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	e031      	b.n	8006464 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006406:	d025      	beq.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006408:	f7fd f9e6 	bl	80037d8 <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	68ba      	ldr	r2, [r7, #8]
 8006414:	429a      	cmp	r2, r3
 8006416:	d302      	bcc.n	800641e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d11a      	bne.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	f003 0302 	and.w	r3, r3, #2
 8006428:	2b02      	cmp	r3, #2
 800642a:	d013      	beq.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006430:	f043 0220 	orr.w	r2, r3, #32
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2220      	movs	r2, #32
 800643c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e007      	b.n	8006464 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b02      	cmp	r3, #2
 8006460:	d1c4      	bne.n	80063ec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006462:	2300      	movs	r3, #0
}
 8006464:	4618      	mov	r0, r3
 8006466:	3710      	adds	r7, #16
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006478:	e02f      	b.n	80064da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	68b9      	ldr	r1, [r7, #8]
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f000 f8c4 	bl	800660c <I2C_IsErrorOccurred>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d001      	beq.n	800648e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	e02d      	b.n	80064ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800648e:	f7fd f9a3 	bl	80037d8 <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	429a      	cmp	r2, r3
 800649c:	d302      	bcc.n	80064a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d11a      	bne.n	80064da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	f003 0320 	and.w	r3, r3, #32
 80064ae:	2b20      	cmp	r3, #32
 80064b0:	d013      	beq.n	80064da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064b6:	f043 0220 	orr.w	r2, r3, #32
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2220      	movs	r2, #32
 80064c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e007      	b.n	80064ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	f003 0320 	and.w	r3, r3, #32
 80064e4:	2b20      	cmp	r3, #32
 80064e6:	d1c8      	bne.n	800647a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
	...

080064f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b086      	sub	sp, #24
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006500:	2300      	movs	r3, #0
 8006502:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006504:	e071      	b.n	80065ea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	68b9      	ldr	r1, [r7, #8]
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f000 f87e 	bl	800660c <I2C_IsErrorOccurred>
 8006510:	4603      	mov	r3, r0
 8006512:	2b00      	cmp	r3, #0
 8006514:	d001      	beq.n	800651a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	f003 0320 	and.w	r3, r3, #32
 8006524:	2b20      	cmp	r3, #32
 8006526:	d13b      	bne.n	80065a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8006528:	7dfb      	ldrb	r3, [r7, #23]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d138      	bne.n	80065a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	699b      	ldr	r3, [r3, #24]
 8006534:	f003 0304 	and.w	r3, r3, #4
 8006538:	2b04      	cmp	r3, #4
 800653a:	d105      	bne.n	8006548 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006540:	2b00      	cmp	r3, #0
 8006542:	d001      	beq.n	8006548 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006544:	2300      	movs	r3, #0
 8006546:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	699b      	ldr	r3, [r3, #24]
 800654e:	f003 0310 	and.w	r3, r3, #16
 8006552:	2b10      	cmp	r3, #16
 8006554:	d121      	bne.n	800659a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2210      	movs	r2, #16
 800655c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2204      	movs	r2, #4
 8006562:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2220      	movs	r2, #32
 800656a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	6859      	ldr	r1, [r3, #4]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	4b24      	ldr	r3, [pc, #144]	@ (8006608 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8006578:	400b      	ands	r3, r1
 800657a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2220      	movs	r2, #32
 8006580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2200      	movs	r2, #0
 8006590:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	75fb      	strb	r3, [r7, #23]
 8006598:	e002      	b.n	80065a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80065a0:	f7fd f91a 	bl	80037d8 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	68ba      	ldr	r2, [r7, #8]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d302      	bcc.n	80065b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d119      	bne.n	80065ea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80065b6:	7dfb      	ldrb	r3, [r7, #23]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d116      	bne.n	80065ea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	f003 0304 	and.w	r3, r3, #4
 80065c6:	2b04      	cmp	r3, #4
 80065c8:	d00f      	beq.n	80065ea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ce:	f043 0220 	orr.w	r2, r3, #32
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2220      	movs	r2, #32
 80065da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	699b      	ldr	r3, [r3, #24]
 80065f0:	f003 0304 	and.w	r3, r3, #4
 80065f4:	2b04      	cmp	r3, #4
 80065f6:	d002      	beq.n	80065fe <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80065f8:	7dfb      	ldrb	r3, [r7, #23]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d083      	beq.n	8006506 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80065fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006600:	4618      	mov	r0, r3
 8006602:	3718      	adds	r7, #24
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}
 8006608:	fe00e800 	.word	0xfe00e800

0800660c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b08a      	sub	sp, #40	@ 0x28
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006618:	2300      	movs	r3, #0
 800661a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006626:	2300      	movs	r3, #0
 8006628:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	f003 0310 	and.w	r3, r3, #16
 8006634:	2b00      	cmp	r3, #0
 8006636:	d068      	beq.n	800670a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2210      	movs	r2, #16
 800663e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006640:	e049      	b.n	80066d6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006648:	d045      	beq.n	80066d6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800664a:	f7fd f8c5 	bl	80037d8 <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	68ba      	ldr	r2, [r7, #8]
 8006656:	429a      	cmp	r2, r3
 8006658:	d302      	bcc.n	8006660 <I2C_IsErrorOccurred+0x54>
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d13a      	bne.n	80066d6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800666a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006672:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800667e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006682:	d121      	bne.n	80066c8 <I2C_IsErrorOccurred+0xbc>
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800668a:	d01d      	beq.n	80066c8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800668c:	7cfb      	ldrb	r3, [r7, #19]
 800668e:	2b20      	cmp	r3, #32
 8006690:	d01a      	beq.n	80066c8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	685a      	ldr	r2, [r3, #4]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066a0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80066a2:	f7fd f899 	bl	80037d8 <HAL_GetTick>
 80066a6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066a8:	e00e      	b.n	80066c8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80066aa:	f7fd f895 	bl	80037d8 <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	2b19      	cmp	r3, #25
 80066b6:	d907      	bls.n	80066c8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80066b8:	6a3b      	ldr	r3, [r7, #32]
 80066ba:	f043 0320 	orr.w	r3, r3, #32
 80066be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80066c6:	e006      	b.n	80066d6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	f003 0320 	and.w	r3, r3, #32
 80066d2:	2b20      	cmp	r3, #32
 80066d4:	d1e9      	bne.n	80066aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	f003 0320 	and.w	r3, r3, #32
 80066e0:	2b20      	cmp	r3, #32
 80066e2:	d003      	beq.n	80066ec <I2C_IsErrorOccurred+0xe0>
 80066e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d0aa      	beq.n	8006642 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80066ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d103      	bne.n	80066fc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2220      	movs	r2, #32
 80066fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80066fc:	6a3b      	ldr	r3, [r7, #32]
 80066fe:	f043 0304 	orr.w	r3, r3, #4
 8006702:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	699b      	ldr	r3, [r3, #24]
 8006710:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00b      	beq.n	8006734 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800671c:	6a3b      	ldr	r3, [r7, #32]
 800671e:	f043 0301 	orr.w	r3, r3, #1
 8006722:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800672c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00b      	beq.n	8006756 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	f043 0308 	orr.w	r3, r3, #8
 8006744:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800674e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00b      	beq.n	8006778 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006760:	6a3b      	ldr	r3, [r7, #32]
 8006762:	f043 0302 	orr.w	r3, r3, #2
 8006766:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006770:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006778:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800677c:	2b00      	cmp	r3, #0
 800677e:	d01c      	beq.n	80067ba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f7ff fdaf 	bl	80062e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6859      	ldr	r1, [r3, #4]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	4b0d      	ldr	r3, [pc, #52]	@ (80067c8 <I2C_IsErrorOccurred+0x1bc>)
 8006792:	400b      	ands	r3, r1
 8006794:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800679a:	6a3b      	ldr	r3, [r7, #32]
 800679c:	431a      	orrs	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2220      	movs	r2, #32
 80067a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80067ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3728      	adds	r7, #40	@ 0x28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	fe00e800 	.word	0xfe00e800

080067cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	607b      	str	r3, [r7, #4]
 80067d6:	460b      	mov	r3, r1
 80067d8:	817b      	strh	r3, [r7, #10]
 80067da:	4613      	mov	r3, r2
 80067dc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067de:	897b      	ldrh	r3, [r7, #10]
 80067e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80067e4:	7a7b      	ldrb	r3, [r7, #9]
 80067e6:	041b      	lsls	r3, r3, #16
 80067e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067ec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067f2:	6a3b      	ldr	r3, [r7, #32]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067fa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	6a3b      	ldr	r3, [r7, #32]
 8006804:	0d5b      	lsrs	r3, r3, #21
 8006806:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800680a:	4b08      	ldr	r3, [pc, #32]	@ (800682c <I2C_TransferConfig+0x60>)
 800680c:	430b      	orrs	r3, r1
 800680e:	43db      	mvns	r3, r3
 8006810:	ea02 0103 	and.w	r1, r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	430a      	orrs	r2, r1
 800681c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800681e:	bf00      	nop
 8006820:	371c      	adds	r7, #28
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	03ff63ff 	.word	0x03ff63ff

08006830 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b20      	cmp	r3, #32
 8006844:	d138      	bne.n	80068b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800684c:	2b01      	cmp	r3, #1
 800684e:	d101      	bne.n	8006854 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006850:	2302      	movs	r3, #2
 8006852:	e032      	b.n	80068ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2224      	movs	r2, #36	@ 0x24
 8006860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f022 0201 	bic.w	r2, r2, #1
 8006872:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006882:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6819      	ldr	r1, [r3, #0]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	683a      	ldr	r2, [r7, #0]
 8006890:	430a      	orrs	r2, r1
 8006892:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f042 0201 	orr.w	r2, r2, #1
 80068a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2220      	movs	r2, #32
 80068a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80068b4:	2300      	movs	r3, #0
 80068b6:	e000      	b.n	80068ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80068b8:	2302      	movs	r3, #2
  }
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	370c      	adds	r7, #12
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80068c6:	b480      	push	{r7}
 80068c8:	b085      	sub	sp, #20
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
 80068ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	2b20      	cmp	r3, #32
 80068da:	d139      	bne.n	8006950 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d101      	bne.n	80068ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80068e6:	2302      	movs	r3, #2
 80068e8:	e033      	b.n	8006952 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2224      	movs	r2, #36	@ 0x24
 80068f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f022 0201 	bic.w	r2, r2, #1
 8006908:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006918:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	021b      	lsls	r3, r3, #8
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	4313      	orrs	r3, r2
 8006922:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f042 0201 	orr.w	r2, r2, #1
 800693a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2220      	movs	r2, #32
 8006940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800694c:	2300      	movs	r3, #0
 800694e:	e000      	b.n	8006952 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006950:	2302      	movs	r3, #2
  }
}
 8006952:	4618      	mov	r0, r3
 8006954:	3714      	adds	r7, #20
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
	...

08006960 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006960:	b480      	push	{r7}
 8006962:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006964:	4b04      	ldr	r3, [pc, #16]	@ (8006978 <HAL_PWREx_GetVoltageRange+0x18>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800696c:	4618      	mov	r0, r3
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop
 8006978:	40007000 	.word	0x40007000

0800697c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800697c:	b480      	push	{r7}
 800697e:	b085      	sub	sp, #20
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800698a:	d130      	bne.n	80069ee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800698c:	4b23      	ldr	r3, [pc, #140]	@ (8006a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006994:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006998:	d038      	beq.n	8006a0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800699a:	4b20      	ldr	r3, [pc, #128]	@ (8006a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80069a2:	4a1e      	ldr	r2, [pc, #120]	@ (8006a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069a4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80069a8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80069aa:	4b1d      	ldr	r3, [pc, #116]	@ (8006a20 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2232      	movs	r2, #50	@ 0x32
 80069b0:	fb02 f303 	mul.w	r3, r2, r3
 80069b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006a24 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80069b6:	fba2 2303 	umull	r2, r3, r2, r3
 80069ba:	0c9b      	lsrs	r3, r3, #18
 80069bc:	3301      	adds	r3, #1
 80069be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069c0:	e002      	b.n	80069c8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	3b01      	subs	r3, #1
 80069c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069c8:	4b14      	ldr	r3, [pc, #80]	@ (8006a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069ca:	695b      	ldr	r3, [r3, #20]
 80069cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069d4:	d102      	bne.n	80069dc <HAL_PWREx_ControlVoltageScaling+0x60>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1f2      	bne.n	80069c2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80069dc:	4b0f      	ldr	r3, [pc, #60]	@ (8006a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069de:	695b      	ldr	r3, [r3, #20]
 80069e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069e8:	d110      	bne.n	8006a0c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e00f      	b.n	8006a0e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80069ee:	4b0b      	ldr	r3, [pc, #44]	@ (8006a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80069f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069fa:	d007      	beq.n	8006a0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80069fc:	4b07      	ldr	r3, [pc, #28]	@ (8006a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006a04:	4a05      	ldr	r2, [pc, #20]	@ (8006a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006a06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a0a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006a0c:	2300      	movs	r3, #0
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	40007000 	.word	0x40007000
 8006a20:	20000000 	.word	0x20000000
 8006a24:	431bde83 	.word	0x431bde83

08006a28 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b088      	sub	sp, #32
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e3ca      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a3a:	4b97      	ldr	r3, [pc, #604]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	f003 030c 	and.w	r3, r3, #12
 8006a42:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a44:	4b94      	ldr	r3, [pc, #592]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	f003 0303 	and.w	r3, r3, #3
 8006a4c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0310 	and.w	r3, r3, #16
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	f000 80e4 	beq.w	8006c24 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d007      	beq.n	8006a72 <HAL_RCC_OscConfig+0x4a>
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	2b0c      	cmp	r3, #12
 8006a66:	f040 808b 	bne.w	8006b80 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	f040 8087 	bne.w	8006b80 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006a72:	4b89      	ldr	r3, [pc, #548]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 0302 	and.w	r3, r3, #2
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d005      	beq.n	8006a8a <HAL_RCC_OscConfig+0x62>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d101      	bne.n	8006a8a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e3a2      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a1a      	ldr	r2, [r3, #32]
 8006a8e:	4b82      	ldr	r3, [pc, #520]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0308 	and.w	r3, r3, #8
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d004      	beq.n	8006aa4 <HAL_RCC_OscConfig+0x7c>
 8006a9a:	4b7f      	ldr	r3, [pc, #508]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006aa2:	e005      	b.n	8006ab0 <HAL_RCC_OscConfig+0x88>
 8006aa4:	4b7c      	ldr	r3, [pc, #496]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006aaa:	091b      	lsrs	r3, r3, #4
 8006aac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d223      	bcs.n	8006afc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a1b      	ldr	r3, [r3, #32]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f000 fd71 	bl	80075a0 <RCC_SetFlashLatencyFromMSIRange>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d001      	beq.n	8006ac8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e383      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006ac8:	4b73      	ldr	r3, [pc, #460]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a72      	ldr	r2, [pc, #456]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006ace:	f043 0308 	orr.w	r3, r3, #8
 8006ad2:	6013      	str	r3, [r2, #0]
 8006ad4:	4b70      	ldr	r3, [pc, #448]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a1b      	ldr	r3, [r3, #32]
 8006ae0:	496d      	ldr	r1, [pc, #436]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006ae6:	4b6c      	ldr	r3, [pc, #432]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	021b      	lsls	r3, r3, #8
 8006af4:	4968      	ldr	r1, [pc, #416]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006af6:	4313      	orrs	r3, r2
 8006af8:	604b      	str	r3, [r1, #4]
 8006afa:	e025      	b.n	8006b48 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006afc:	4b66      	ldr	r3, [pc, #408]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a65      	ldr	r2, [pc, #404]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006b02:	f043 0308 	orr.w	r3, r3, #8
 8006b06:	6013      	str	r3, [r2, #0]
 8006b08:	4b63      	ldr	r3, [pc, #396]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6a1b      	ldr	r3, [r3, #32]
 8006b14:	4960      	ldr	r1, [pc, #384]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006b1a:	4b5f      	ldr	r3, [pc, #380]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	69db      	ldr	r3, [r3, #28]
 8006b26:	021b      	lsls	r3, r3, #8
 8006b28:	495b      	ldr	r1, [pc, #364]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d109      	bne.n	8006b48 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a1b      	ldr	r3, [r3, #32]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f000 fd31 	bl	80075a0 <RCC_SetFlashLatencyFromMSIRange>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d001      	beq.n	8006b48 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e343      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006b48:	f000 fc4a 	bl	80073e0 <HAL_RCC_GetSysClockFreq>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	4b52      	ldr	r3, [pc, #328]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	091b      	lsrs	r3, r3, #4
 8006b54:	f003 030f 	and.w	r3, r3, #15
 8006b58:	4950      	ldr	r1, [pc, #320]	@ (8006c9c <HAL_RCC_OscConfig+0x274>)
 8006b5a:	5ccb      	ldrb	r3, [r1, r3]
 8006b5c:	f003 031f 	and.w	r3, r3, #31
 8006b60:	fa22 f303 	lsr.w	r3, r2, r3
 8006b64:	4a4e      	ldr	r2, [pc, #312]	@ (8006ca0 <HAL_RCC_OscConfig+0x278>)
 8006b66:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006b68:	4b4e      	ldr	r3, [pc, #312]	@ (8006ca4 <HAL_RCC_OscConfig+0x27c>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f7fc fde3 	bl	8003738 <HAL_InitTick>
 8006b72:	4603      	mov	r3, r0
 8006b74:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006b76:	7bfb      	ldrb	r3, [r7, #15]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d052      	beq.n	8006c22 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006b7c:	7bfb      	ldrb	r3, [r7, #15]
 8006b7e:	e327      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	699b      	ldr	r3, [r3, #24]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d032      	beq.n	8006bee <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006b88:	4b43      	ldr	r3, [pc, #268]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a42      	ldr	r2, [pc, #264]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006b8e:	f043 0301 	orr.w	r3, r3, #1
 8006b92:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006b94:	f7fc fe20 	bl	80037d8 <HAL_GetTick>
 8006b98:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006b9a:	e008      	b.n	8006bae <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006b9c:	f7fc fe1c 	bl	80037d8 <HAL_GetTick>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d901      	bls.n	8006bae <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e310      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006bae:	4b3a      	ldr	r3, [pc, #232]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 0302 	and.w	r3, r3, #2
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d0f0      	beq.n	8006b9c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006bba:	4b37      	ldr	r3, [pc, #220]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a36      	ldr	r2, [pc, #216]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006bc0:	f043 0308 	orr.w	r3, r3, #8
 8006bc4:	6013      	str	r3, [r2, #0]
 8006bc6:	4b34      	ldr	r3, [pc, #208]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
 8006bd2:	4931      	ldr	r1, [pc, #196]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006bd8:	4b2f      	ldr	r3, [pc, #188]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	69db      	ldr	r3, [r3, #28]
 8006be4:	021b      	lsls	r3, r3, #8
 8006be6:	492c      	ldr	r1, [pc, #176]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	604b      	str	r3, [r1, #4]
 8006bec:	e01a      	b.n	8006c24 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006bee:	4b2a      	ldr	r3, [pc, #168]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a29      	ldr	r2, [pc, #164]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006bf4:	f023 0301 	bic.w	r3, r3, #1
 8006bf8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006bfa:	f7fc fded 	bl	80037d8 <HAL_GetTick>
 8006bfe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006c00:	e008      	b.n	8006c14 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006c02:	f7fc fde9 	bl	80037d8 <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	d901      	bls.n	8006c14 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006c10:	2303      	movs	r3, #3
 8006c12:	e2dd      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006c14:	4b20      	ldr	r3, [pc, #128]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f003 0302 	and.w	r3, r3, #2
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d1f0      	bne.n	8006c02 <HAL_RCC_OscConfig+0x1da>
 8006c20:	e000      	b.n	8006c24 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006c22:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f003 0301 	and.w	r3, r3, #1
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d074      	beq.n	8006d1a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	2b08      	cmp	r3, #8
 8006c34:	d005      	beq.n	8006c42 <HAL_RCC_OscConfig+0x21a>
 8006c36:	69bb      	ldr	r3, [r7, #24]
 8006c38:	2b0c      	cmp	r3, #12
 8006c3a:	d10e      	bne.n	8006c5a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	2b03      	cmp	r3, #3
 8006c40:	d10b      	bne.n	8006c5a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c42:	4b15      	ldr	r3, [pc, #84]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d064      	beq.n	8006d18 <HAL_RCC_OscConfig+0x2f0>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d160      	bne.n	8006d18 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e2ba      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c62:	d106      	bne.n	8006c72 <HAL_RCC_OscConfig+0x24a>
 8006c64:	4b0c      	ldr	r3, [pc, #48]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a0b      	ldr	r2, [pc, #44]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c6e:	6013      	str	r3, [r2, #0]
 8006c70:	e026      	b.n	8006cc0 <HAL_RCC_OscConfig+0x298>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c7a:	d115      	bne.n	8006ca8 <HAL_RCC_OscConfig+0x280>
 8006c7c:	4b06      	ldr	r3, [pc, #24]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a05      	ldr	r2, [pc, #20]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006c82:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c86:	6013      	str	r3, [r2, #0]
 8006c88:	4b03      	ldr	r3, [pc, #12]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a02      	ldr	r2, [pc, #8]	@ (8006c98 <HAL_RCC_OscConfig+0x270>)
 8006c8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c92:	6013      	str	r3, [r2, #0]
 8006c94:	e014      	b.n	8006cc0 <HAL_RCC_OscConfig+0x298>
 8006c96:	bf00      	nop
 8006c98:	40021000 	.word	0x40021000
 8006c9c:	0800e548 	.word	0x0800e548
 8006ca0:	20000000 	.word	0x20000000
 8006ca4:	20000004 	.word	0x20000004
 8006ca8:	4ba0      	ldr	r3, [pc, #640]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a9f      	ldr	r2, [pc, #636]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006cae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cb2:	6013      	str	r3, [r2, #0]
 8006cb4:	4b9d      	ldr	r3, [pc, #628]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a9c      	ldr	r2, [pc, #624]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006cba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006cbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d013      	beq.n	8006cf0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cc8:	f7fc fd86 	bl	80037d8 <HAL_GetTick>
 8006ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006cce:	e008      	b.n	8006ce2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cd0:	f7fc fd82 	bl	80037d8 <HAL_GetTick>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	1ad3      	subs	r3, r2, r3
 8006cda:	2b64      	cmp	r3, #100	@ 0x64
 8006cdc:	d901      	bls.n	8006ce2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006cde:	2303      	movs	r3, #3
 8006ce0:	e276      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ce2:	4b92      	ldr	r3, [pc, #584]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d0f0      	beq.n	8006cd0 <HAL_RCC_OscConfig+0x2a8>
 8006cee:	e014      	b.n	8006d1a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cf0:	f7fc fd72 	bl	80037d8 <HAL_GetTick>
 8006cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006cf6:	e008      	b.n	8006d0a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cf8:	f7fc fd6e 	bl	80037d8 <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	2b64      	cmp	r3, #100	@ 0x64
 8006d04:	d901      	bls.n	8006d0a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e262      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006d0a:	4b88      	ldr	r3, [pc, #544]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1f0      	bne.n	8006cf8 <HAL_RCC_OscConfig+0x2d0>
 8006d16:	e000      	b.n	8006d1a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 0302 	and.w	r3, r3, #2
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d060      	beq.n	8006de8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	2b04      	cmp	r3, #4
 8006d2a:	d005      	beq.n	8006d38 <HAL_RCC_OscConfig+0x310>
 8006d2c:	69bb      	ldr	r3, [r7, #24]
 8006d2e:	2b0c      	cmp	r3, #12
 8006d30:	d119      	bne.n	8006d66 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d116      	bne.n	8006d66 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d38:	4b7c      	ldr	r3, [pc, #496]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d005      	beq.n	8006d50 <HAL_RCC_OscConfig+0x328>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d101      	bne.n	8006d50 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e23f      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d50:	4b76      	ldr	r3, [pc, #472]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	061b      	lsls	r3, r3, #24
 8006d5e:	4973      	ldr	r1, [pc, #460]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006d60:	4313      	orrs	r3, r2
 8006d62:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d64:	e040      	b.n	8006de8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d023      	beq.n	8006db6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d6e:	4b6f      	ldr	r3, [pc, #444]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a6e      	ldr	r2, [pc, #440]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006d74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d7a:	f7fc fd2d 	bl	80037d8 <HAL_GetTick>
 8006d7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d80:	e008      	b.n	8006d94 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d82:	f7fc fd29 	bl	80037d8 <HAL_GetTick>
 8006d86:	4602      	mov	r2, r0
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	d901      	bls.n	8006d94 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e21d      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d94:	4b65      	ldr	r3, [pc, #404]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d0f0      	beq.n	8006d82 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006da0:	4b62      	ldr	r3, [pc, #392]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	061b      	lsls	r3, r3, #24
 8006dae:	495f      	ldr	r1, [pc, #380]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006db0:	4313      	orrs	r3, r2
 8006db2:	604b      	str	r3, [r1, #4]
 8006db4:	e018      	b.n	8006de8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006db6:	4b5d      	ldr	r3, [pc, #372]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a5c      	ldr	r2, [pc, #368]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006dbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006dc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dc2:	f7fc fd09 	bl	80037d8 <HAL_GetTick>
 8006dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006dc8:	e008      	b.n	8006ddc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006dca:	f7fc fd05 	bl	80037d8 <HAL_GetTick>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	1ad3      	subs	r3, r2, r3
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	d901      	bls.n	8006ddc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	e1f9      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ddc:	4b53      	ldr	r3, [pc, #332]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1f0      	bne.n	8006dca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0308 	and.w	r3, r3, #8
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d03c      	beq.n	8006e6e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	695b      	ldr	r3, [r3, #20]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d01c      	beq.n	8006e36 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006dfc:	4b4b      	ldr	r3, [pc, #300]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e02:	4a4a      	ldr	r2, [pc, #296]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006e04:	f043 0301 	orr.w	r3, r3, #1
 8006e08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e0c:	f7fc fce4 	bl	80037d8 <HAL_GetTick>
 8006e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006e12:	e008      	b.n	8006e26 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e14:	f7fc fce0 	bl	80037d8 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d901      	bls.n	8006e26 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006e22:	2303      	movs	r3, #3
 8006e24:	e1d4      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006e26:	4b41      	ldr	r3, [pc, #260]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e2c:	f003 0302 	and.w	r3, r3, #2
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d0ef      	beq.n	8006e14 <HAL_RCC_OscConfig+0x3ec>
 8006e34:	e01b      	b.n	8006e6e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e36:	4b3d      	ldr	r3, [pc, #244]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e3c:	4a3b      	ldr	r2, [pc, #236]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006e3e:	f023 0301 	bic.w	r3, r3, #1
 8006e42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e46:	f7fc fcc7 	bl	80037d8 <HAL_GetTick>
 8006e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006e4c:	e008      	b.n	8006e60 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e4e:	f7fc fcc3 	bl	80037d8 <HAL_GetTick>
 8006e52:	4602      	mov	r2, r0
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d901      	bls.n	8006e60 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e1b7      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006e60:	4b32      	ldr	r3, [pc, #200]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006e62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e66:	f003 0302 	and.w	r3, r3, #2
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1ef      	bne.n	8006e4e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0304 	and.w	r3, r3, #4
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 80a6 	beq.w	8006fc8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006e80:	4b2a      	ldr	r3, [pc, #168]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10d      	bne.n	8006ea8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e8c:	4b27      	ldr	r3, [pc, #156]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e90:	4a26      	ldr	r2, [pc, #152]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006e92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e96:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e98:	4b24      	ldr	r3, [pc, #144]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ea0:	60bb      	str	r3, [r7, #8]
 8006ea2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ea8:	4b21      	ldr	r3, [pc, #132]	@ (8006f30 <HAL_RCC_OscConfig+0x508>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d118      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8006f30 <HAL_RCC_OscConfig+0x508>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8006f30 <HAL_RCC_OscConfig+0x508>)
 8006eba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ebe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ec0:	f7fc fc8a 	bl	80037d8 <HAL_GetTick>
 8006ec4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ec6:	e008      	b.n	8006eda <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ec8:	f7fc fc86 	bl	80037d8 <HAL_GetTick>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	d901      	bls.n	8006eda <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	e17a      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006eda:	4b15      	ldr	r3, [pc, #84]	@ (8006f30 <HAL_RCC_OscConfig+0x508>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d0f0      	beq.n	8006ec8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d108      	bne.n	8006f00 <HAL_RCC_OscConfig+0x4d8>
 8006eee:	4b0f      	ldr	r3, [pc, #60]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006ef6:	f043 0301 	orr.w	r3, r3, #1
 8006efa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006efe:	e029      	b.n	8006f54 <HAL_RCC_OscConfig+0x52c>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	2b05      	cmp	r3, #5
 8006f06:	d115      	bne.n	8006f34 <HAL_RCC_OscConfig+0x50c>
 8006f08:	4b08      	ldr	r3, [pc, #32]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f0e:	4a07      	ldr	r2, [pc, #28]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006f10:	f043 0304 	orr.w	r3, r3, #4
 8006f14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f18:	4b04      	ldr	r3, [pc, #16]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f1e:	4a03      	ldr	r2, [pc, #12]	@ (8006f2c <HAL_RCC_OscConfig+0x504>)
 8006f20:	f043 0301 	orr.w	r3, r3, #1
 8006f24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f28:	e014      	b.n	8006f54 <HAL_RCC_OscConfig+0x52c>
 8006f2a:	bf00      	nop
 8006f2c:	40021000 	.word	0x40021000
 8006f30:	40007000 	.word	0x40007000
 8006f34:	4b9c      	ldr	r3, [pc, #624]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8006f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f3a:	4a9b      	ldr	r2, [pc, #620]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8006f3c:	f023 0301 	bic.w	r3, r3, #1
 8006f40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f44:	4b98      	ldr	r3, [pc, #608]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8006f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f4a:	4a97      	ldr	r2, [pc, #604]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8006f4c:	f023 0304 	bic.w	r3, r3, #4
 8006f50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d016      	beq.n	8006f8a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f5c:	f7fc fc3c 	bl	80037d8 <HAL_GetTick>
 8006f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f62:	e00a      	b.n	8006f7a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f64:	f7fc fc38 	bl	80037d8 <HAL_GetTick>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d901      	bls.n	8006f7a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e12a      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f7a:	4b8b      	ldr	r3, [pc, #556]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8006f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f80:	f003 0302 	and.w	r3, r3, #2
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d0ed      	beq.n	8006f64 <HAL_RCC_OscConfig+0x53c>
 8006f88:	e015      	b.n	8006fb6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f8a:	f7fc fc25 	bl	80037d8 <HAL_GetTick>
 8006f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f90:	e00a      	b.n	8006fa8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f92:	f7fc fc21 	bl	80037d8 <HAL_GetTick>
 8006f96:	4602      	mov	r2, r0
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	1ad3      	subs	r3, r2, r3
 8006f9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d901      	bls.n	8006fa8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	e113      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006fa8:	4b7f      	ldr	r3, [pc, #508]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8006faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fae:	f003 0302 	and.w	r3, r3, #2
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d1ed      	bne.n	8006f92 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006fb6:	7ffb      	ldrb	r3, [r7, #31]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d105      	bne.n	8006fc8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fbc:	4b7a      	ldr	r3, [pc, #488]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8006fbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fc0:	4a79      	ldr	r2, [pc, #484]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8006fc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fc6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 80fe 	beq.w	80071ce <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	f040 80d0 	bne.w	800717c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006fdc:	4b72      	ldr	r3, [pc, #456]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	f003 0203 	and.w	r2, r3, #3
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d130      	bne.n	8007052 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d127      	bne.n	8007052 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800700c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800700e:	429a      	cmp	r2, r3
 8007010:	d11f      	bne.n	8007052 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800701c:	2a07      	cmp	r2, #7
 800701e:	bf14      	ite	ne
 8007020:	2201      	movne	r2, #1
 8007022:	2200      	moveq	r2, #0
 8007024:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007026:	4293      	cmp	r3, r2
 8007028:	d113      	bne.n	8007052 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007034:	085b      	lsrs	r3, r3, #1
 8007036:	3b01      	subs	r3, #1
 8007038:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800703a:	429a      	cmp	r2, r3
 800703c:	d109      	bne.n	8007052 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007048:	085b      	lsrs	r3, r3, #1
 800704a:	3b01      	subs	r3, #1
 800704c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800704e:	429a      	cmp	r2, r3
 8007050:	d06e      	beq.n	8007130 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	2b0c      	cmp	r3, #12
 8007056:	d069      	beq.n	800712c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007058:	4b53      	ldr	r3, [pc, #332]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d105      	bne.n	8007070 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007064:	4b50      	ldr	r3, [pc, #320]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800706c:	2b00      	cmp	r3, #0
 800706e:	d001      	beq.n	8007074 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e0ad      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007074:	4b4c      	ldr	r3, [pc, #304]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a4b      	ldr	r2, [pc, #300]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 800707a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800707e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007080:	f7fc fbaa 	bl	80037d8 <HAL_GetTick>
 8007084:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007086:	e008      	b.n	800709a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007088:	f7fc fba6 	bl	80037d8 <HAL_GetTick>
 800708c:	4602      	mov	r2, r0
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	2b02      	cmp	r3, #2
 8007094:	d901      	bls.n	800709a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8007096:	2303      	movs	r3, #3
 8007098:	e09a      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800709a:	4b43      	ldr	r3, [pc, #268]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1f0      	bne.n	8007088 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80070a6:	4b40      	ldr	r3, [pc, #256]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 80070a8:	68da      	ldr	r2, [r3, #12]
 80070aa:	4b40      	ldr	r3, [pc, #256]	@ (80071ac <HAL_RCC_OscConfig+0x784>)
 80070ac:	4013      	ands	r3, r2
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80070b6:	3a01      	subs	r2, #1
 80070b8:	0112      	lsls	r2, r2, #4
 80070ba:	4311      	orrs	r1, r2
 80070bc:	687a      	ldr	r2, [r7, #4]
 80070be:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80070c0:	0212      	lsls	r2, r2, #8
 80070c2:	4311      	orrs	r1, r2
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80070c8:	0852      	lsrs	r2, r2, #1
 80070ca:	3a01      	subs	r2, #1
 80070cc:	0552      	lsls	r2, r2, #21
 80070ce:	4311      	orrs	r1, r2
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80070d4:	0852      	lsrs	r2, r2, #1
 80070d6:	3a01      	subs	r2, #1
 80070d8:	0652      	lsls	r2, r2, #25
 80070da:	4311      	orrs	r1, r2
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80070e0:	0912      	lsrs	r2, r2, #4
 80070e2:	0452      	lsls	r2, r2, #17
 80070e4:	430a      	orrs	r2, r1
 80070e6:	4930      	ldr	r1, [pc, #192]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 80070e8:	4313      	orrs	r3, r2
 80070ea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80070ec:	4b2e      	ldr	r3, [pc, #184]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a2d      	ldr	r2, [pc, #180]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 80070f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80070f6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80070f8:	4b2b      	ldr	r3, [pc, #172]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	4a2a      	ldr	r2, [pc, #168]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 80070fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007102:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007104:	f7fc fb68 	bl	80037d8 <HAL_GetTick>
 8007108:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800710a:	e008      	b.n	800711e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800710c:	f7fc fb64 	bl	80037d8 <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	2b02      	cmp	r3, #2
 8007118:	d901      	bls.n	800711e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	e058      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800711e:	4b22      	ldr	r3, [pc, #136]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007126:	2b00      	cmp	r3, #0
 8007128:	d0f0      	beq.n	800710c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800712a:	e050      	b.n	80071ce <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	e04f      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007130:	4b1d      	ldr	r3, [pc, #116]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007138:	2b00      	cmp	r3, #0
 800713a:	d148      	bne.n	80071ce <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800713c:	4b1a      	ldr	r3, [pc, #104]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a19      	ldr	r2, [pc, #100]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8007142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007146:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007148:	4b17      	ldr	r3, [pc, #92]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	4a16      	ldr	r2, [pc, #88]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 800714e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007152:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007154:	f7fc fb40 	bl	80037d8 <HAL_GetTick>
 8007158:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800715a:	e008      	b.n	800716e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800715c:	f7fc fb3c 	bl	80037d8 <HAL_GetTick>
 8007160:	4602      	mov	r2, r0
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	1ad3      	subs	r3, r2, r3
 8007166:	2b02      	cmp	r3, #2
 8007168:	d901      	bls.n	800716e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800716a:	2303      	movs	r3, #3
 800716c:	e030      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800716e:	4b0e      	ldr	r3, [pc, #56]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007176:	2b00      	cmp	r3, #0
 8007178:	d0f0      	beq.n	800715c <HAL_RCC_OscConfig+0x734>
 800717a:	e028      	b.n	80071ce <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	2b0c      	cmp	r3, #12
 8007180:	d023      	beq.n	80071ca <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007182:	4b09      	ldr	r3, [pc, #36]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a08      	ldr	r2, [pc, #32]	@ (80071a8 <HAL_RCC_OscConfig+0x780>)
 8007188:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800718c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800718e:	f7fc fb23 	bl	80037d8 <HAL_GetTick>
 8007192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007194:	e00c      	b.n	80071b0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007196:	f7fc fb1f 	bl	80037d8 <HAL_GetTick>
 800719a:	4602      	mov	r2, r0
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	2b02      	cmp	r3, #2
 80071a2:	d905      	bls.n	80071b0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80071a4:	2303      	movs	r3, #3
 80071a6:	e013      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
 80071a8:	40021000 	.word	0x40021000
 80071ac:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80071b0:	4b09      	ldr	r3, [pc, #36]	@ (80071d8 <HAL_RCC_OscConfig+0x7b0>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d1ec      	bne.n	8007196 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80071bc:	4b06      	ldr	r3, [pc, #24]	@ (80071d8 <HAL_RCC_OscConfig+0x7b0>)
 80071be:	68da      	ldr	r2, [r3, #12]
 80071c0:	4905      	ldr	r1, [pc, #20]	@ (80071d8 <HAL_RCC_OscConfig+0x7b0>)
 80071c2:	4b06      	ldr	r3, [pc, #24]	@ (80071dc <HAL_RCC_OscConfig+0x7b4>)
 80071c4:	4013      	ands	r3, r2
 80071c6:	60cb      	str	r3, [r1, #12]
 80071c8:	e001      	b.n	80071ce <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e000      	b.n	80071d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3720      	adds	r7, #32
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	40021000 	.word	0x40021000
 80071dc:	feeefffc 	.word	0xfeeefffc

080071e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d101      	bne.n	80071f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80071f0:	2301      	movs	r3, #1
 80071f2:	e0e7      	b.n	80073c4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80071f4:	4b75      	ldr	r3, [pc, #468]	@ (80073cc <HAL_RCC_ClockConfig+0x1ec>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 0307 	and.w	r3, r3, #7
 80071fc:	683a      	ldr	r2, [r7, #0]
 80071fe:	429a      	cmp	r2, r3
 8007200:	d910      	bls.n	8007224 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007202:	4b72      	ldr	r3, [pc, #456]	@ (80073cc <HAL_RCC_ClockConfig+0x1ec>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f023 0207 	bic.w	r2, r3, #7
 800720a:	4970      	ldr	r1, [pc, #448]	@ (80073cc <HAL_RCC_ClockConfig+0x1ec>)
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	4313      	orrs	r3, r2
 8007210:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007212:	4b6e      	ldr	r3, [pc, #440]	@ (80073cc <HAL_RCC_ClockConfig+0x1ec>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0307 	and.w	r3, r3, #7
 800721a:	683a      	ldr	r2, [r7, #0]
 800721c:	429a      	cmp	r2, r3
 800721e:	d001      	beq.n	8007224 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e0cf      	b.n	80073c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f003 0302 	and.w	r3, r3, #2
 800722c:	2b00      	cmp	r3, #0
 800722e:	d010      	beq.n	8007252 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	689a      	ldr	r2, [r3, #8]
 8007234:	4b66      	ldr	r3, [pc, #408]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800723c:	429a      	cmp	r2, r3
 800723e:	d908      	bls.n	8007252 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007240:	4b63      	ldr	r3, [pc, #396]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	4960      	ldr	r1, [pc, #384]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 800724e:	4313      	orrs	r3, r2
 8007250:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 0301 	and.w	r3, r3, #1
 800725a:	2b00      	cmp	r3, #0
 800725c:	d04c      	beq.n	80072f8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	2b03      	cmp	r3, #3
 8007264:	d107      	bne.n	8007276 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007266:	4b5a      	ldr	r3, [pc, #360]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d121      	bne.n	80072b6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e0a6      	b.n	80073c4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	2b02      	cmp	r3, #2
 800727c:	d107      	bne.n	800728e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800727e:	4b54      	ldr	r3, [pc, #336]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d115      	bne.n	80072b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e09a      	b.n	80073c4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d107      	bne.n	80072a6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007296:	4b4e      	ldr	r3, [pc, #312]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f003 0302 	and.w	r3, r3, #2
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d109      	bne.n	80072b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	e08e      	b.n	80073c4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072a6:	4b4a      	ldr	r3, [pc, #296]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d101      	bne.n	80072b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e086      	b.n	80073c4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80072b6:	4b46      	ldr	r3, [pc, #280]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f023 0203 	bic.w	r2, r3, #3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	4943      	ldr	r1, [pc, #268]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072c8:	f7fc fa86 	bl	80037d8 <HAL_GetTick>
 80072cc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ce:	e00a      	b.n	80072e6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072d0:	f7fc fa82 	bl	80037d8 <HAL_GetTick>
 80072d4:	4602      	mov	r2, r0
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	1ad3      	subs	r3, r2, r3
 80072da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072de:	4293      	cmp	r3, r2
 80072e0:	d901      	bls.n	80072e6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80072e2:	2303      	movs	r3, #3
 80072e4:	e06e      	b.n	80073c4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072e6:	4b3a      	ldr	r3, [pc, #232]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f003 020c 	and.w	r2, r3, #12
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	009b      	lsls	r3, r3, #2
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d1eb      	bne.n	80072d0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 0302 	and.w	r3, r3, #2
 8007300:	2b00      	cmp	r3, #0
 8007302:	d010      	beq.n	8007326 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	689a      	ldr	r2, [r3, #8]
 8007308:	4b31      	ldr	r3, [pc, #196]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007310:	429a      	cmp	r2, r3
 8007312:	d208      	bcs.n	8007326 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007314:	4b2e      	ldr	r3, [pc, #184]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	492b      	ldr	r1, [pc, #172]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007322:	4313      	orrs	r3, r2
 8007324:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007326:	4b29      	ldr	r3, [pc, #164]	@ (80073cc <HAL_RCC_ClockConfig+0x1ec>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 0307 	and.w	r3, r3, #7
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	429a      	cmp	r2, r3
 8007332:	d210      	bcs.n	8007356 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007334:	4b25      	ldr	r3, [pc, #148]	@ (80073cc <HAL_RCC_ClockConfig+0x1ec>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f023 0207 	bic.w	r2, r3, #7
 800733c:	4923      	ldr	r1, [pc, #140]	@ (80073cc <HAL_RCC_ClockConfig+0x1ec>)
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	4313      	orrs	r3, r2
 8007342:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007344:	4b21      	ldr	r3, [pc, #132]	@ (80073cc <HAL_RCC_ClockConfig+0x1ec>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 0307 	and.w	r3, r3, #7
 800734c:	683a      	ldr	r2, [r7, #0]
 800734e:	429a      	cmp	r2, r3
 8007350:	d001      	beq.n	8007356 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e036      	b.n	80073c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0304 	and.w	r3, r3, #4
 800735e:	2b00      	cmp	r3, #0
 8007360:	d008      	beq.n	8007374 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007362:	4b1b      	ldr	r3, [pc, #108]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	4918      	ldr	r1, [pc, #96]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007370:	4313      	orrs	r3, r2
 8007372:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0308 	and.w	r3, r3, #8
 800737c:	2b00      	cmp	r3, #0
 800737e:	d009      	beq.n	8007394 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007380:	4b13      	ldr	r3, [pc, #76]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	00db      	lsls	r3, r3, #3
 800738e:	4910      	ldr	r1, [pc, #64]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 8007390:	4313      	orrs	r3, r2
 8007392:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007394:	f000 f824 	bl	80073e0 <HAL_RCC_GetSysClockFreq>
 8007398:	4602      	mov	r2, r0
 800739a:	4b0d      	ldr	r3, [pc, #52]	@ (80073d0 <HAL_RCC_ClockConfig+0x1f0>)
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	091b      	lsrs	r3, r3, #4
 80073a0:	f003 030f 	and.w	r3, r3, #15
 80073a4:	490b      	ldr	r1, [pc, #44]	@ (80073d4 <HAL_RCC_ClockConfig+0x1f4>)
 80073a6:	5ccb      	ldrb	r3, [r1, r3]
 80073a8:	f003 031f 	and.w	r3, r3, #31
 80073ac:	fa22 f303 	lsr.w	r3, r2, r3
 80073b0:	4a09      	ldr	r2, [pc, #36]	@ (80073d8 <HAL_RCC_ClockConfig+0x1f8>)
 80073b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80073b4:	4b09      	ldr	r3, [pc, #36]	@ (80073dc <HAL_RCC_ClockConfig+0x1fc>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7fc f9bd 	bl	8003738 <HAL_InitTick>
 80073be:	4603      	mov	r3, r0
 80073c0:	72fb      	strb	r3, [r7, #11]

  return status;
 80073c2:	7afb      	ldrb	r3, [r7, #11]
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3710      	adds	r7, #16
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	40022000 	.word	0x40022000
 80073d0:	40021000 	.word	0x40021000
 80073d4:	0800e548 	.word	0x0800e548
 80073d8:	20000000 	.word	0x20000000
 80073dc:	20000004 	.word	0x20000004

080073e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b089      	sub	sp, #36	@ 0x24
 80073e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	61fb      	str	r3, [r7, #28]
 80073ea:	2300      	movs	r3, #0
 80073ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80073ee:	4b3e      	ldr	r3, [pc, #248]	@ (80074e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	f003 030c 	and.w	r3, r3, #12
 80073f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80073f8:	4b3b      	ldr	r3, [pc, #236]	@ (80074e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	f003 0303 	and.w	r3, r3, #3
 8007400:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d005      	beq.n	8007414 <HAL_RCC_GetSysClockFreq+0x34>
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	2b0c      	cmp	r3, #12
 800740c:	d121      	bne.n	8007452 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2b01      	cmp	r3, #1
 8007412:	d11e      	bne.n	8007452 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007414:	4b34      	ldr	r3, [pc, #208]	@ (80074e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 0308 	and.w	r3, r3, #8
 800741c:	2b00      	cmp	r3, #0
 800741e:	d107      	bne.n	8007430 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007420:	4b31      	ldr	r3, [pc, #196]	@ (80074e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007422:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007426:	0a1b      	lsrs	r3, r3, #8
 8007428:	f003 030f 	and.w	r3, r3, #15
 800742c:	61fb      	str	r3, [r7, #28]
 800742e:	e005      	b.n	800743c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007430:	4b2d      	ldr	r3, [pc, #180]	@ (80074e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	091b      	lsrs	r3, r3, #4
 8007436:	f003 030f 	and.w	r3, r3, #15
 800743a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800743c:	4a2b      	ldr	r2, [pc, #172]	@ (80074ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007444:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10d      	bne.n	8007468 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007450:	e00a      	b.n	8007468 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	2b04      	cmp	r3, #4
 8007456:	d102      	bne.n	800745e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007458:	4b25      	ldr	r3, [pc, #148]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800745a:	61bb      	str	r3, [r7, #24]
 800745c:	e004      	b.n	8007468 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	2b08      	cmp	r3, #8
 8007462:	d101      	bne.n	8007468 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007464:	4b23      	ldr	r3, [pc, #140]	@ (80074f4 <HAL_RCC_GetSysClockFreq+0x114>)
 8007466:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	2b0c      	cmp	r3, #12
 800746c:	d134      	bne.n	80074d8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800746e:	4b1e      	ldr	r3, [pc, #120]	@ (80074e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	f003 0303 	and.w	r3, r3, #3
 8007476:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	2b02      	cmp	r3, #2
 800747c:	d003      	beq.n	8007486 <HAL_RCC_GetSysClockFreq+0xa6>
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	2b03      	cmp	r3, #3
 8007482:	d003      	beq.n	800748c <HAL_RCC_GetSysClockFreq+0xac>
 8007484:	e005      	b.n	8007492 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007486:	4b1a      	ldr	r3, [pc, #104]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007488:	617b      	str	r3, [r7, #20]
      break;
 800748a:	e005      	b.n	8007498 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800748c:	4b19      	ldr	r3, [pc, #100]	@ (80074f4 <HAL_RCC_GetSysClockFreq+0x114>)
 800748e:	617b      	str	r3, [r7, #20]
      break;
 8007490:	e002      	b.n	8007498 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	617b      	str	r3, [r7, #20]
      break;
 8007496:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007498:	4b13      	ldr	r3, [pc, #76]	@ (80074e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	091b      	lsrs	r3, r3, #4
 800749e:	f003 0307 	and.w	r3, r3, #7
 80074a2:	3301      	adds	r3, #1
 80074a4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80074a6:	4b10      	ldr	r3, [pc, #64]	@ (80074e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	0a1b      	lsrs	r3, r3, #8
 80074ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074b0:	697a      	ldr	r2, [r7, #20]
 80074b2:	fb03 f202 	mul.w	r2, r3, r2
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80074bc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80074be:	4b0a      	ldr	r3, [pc, #40]	@ (80074e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	0e5b      	lsrs	r3, r3, #25
 80074c4:	f003 0303 	and.w	r3, r3, #3
 80074c8:	3301      	adds	r3, #1
 80074ca:	005b      	lsls	r3, r3, #1
 80074cc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80074ce:	697a      	ldr	r2, [r7, #20]
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80074d6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80074d8:	69bb      	ldr	r3, [r7, #24]
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3724      	adds	r7, #36	@ 0x24
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr
 80074e6:	bf00      	nop
 80074e8:	40021000 	.word	0x40021000
 80074ec:	0800e560 	.word	0x0800e560
 80074f0:	00f42400 	.word	0x00f42400
 80074f4:	007a1200 	.word	0x007a1200

080074f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074f8:	b480      	push	{r7}
 80074fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80074fc:	4b03      	ldr	r3, [pc, #12]	@ (800750c <HAL_RCC_GetHCLKFreq+0x14>)
 80074fe:	681b      	ldr	r3, [r3, #0]
}
 8007500:	4618      	mov	r0, r3
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr
 800750a:	bf00      	nop
 800750c:	20000000 	.word	0x20000000

08007510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007514:	f7ff fff0 	bl	80074f8 <HAL_RCC_GetHCLKFreq>
 8007518:	4602      	mov	r2, r0
 800751a:	4b06      	ldr	r3, [pc, #24]	@ (8007534 <HAL_RCC_GetPCLK1Freq+0x24>)
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	0a1b      	lsrs	r3, r3, #8
 8007520:	f003 0307 	and.w	r3, r3, #7
 8007524:	4904      	ldr	r1, [pc, #16]	@ (8007538 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007526:	5ccb      	ldrb	r3, [r1, r3]
 8007528:	f003 031f 	and.w	r3, r3, #31
 800752c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007530:	4618      	mov	r0, r3
 8007532:	bd80      	pop	{r7, pc}
 8007534:	40021000 	.word	0x40021000
 8007538:	0800e558 	.word	0x0800e558

0800753c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007540:	f7ff ffda 	bl	80074f8 <HAL_RCC_GetHCLKFreq>
 8007544:	4602      	mov	r2, r0
 8007546:	4b06      	ldr	r3, [pc, #24]	@ (8007560 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	0adb      	lsrs	r3, r3, #11
 800754c:	f003 0307 	and.w	r3, r3, #7
 8007550:	4904      	ldr	r1, [pc, #16]	@ (8007564 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007552:	5ccb      	ldrb	r3, [r1, r3]
 8007554:	f003 031f 	and.w	r3, r3, #31
 8007558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800755c:	4618      	mov	r0, r3
 800755e:	bd80      	pop	{r7, pc}
 8007560:	40021000 	.word	0x40021000
 8007564:	0800e558 	.word	0x0800e558

08007568 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800756c:	4b07      	ldr	r3, [pc, #28]	@ (800758c <HAL_RCC_NMI_IRQHandler+0x24>)
 800756e:	69db      	ldr	r3, [r3, #28]
 8007570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007574:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007578:	d105      	bne.n	8007586 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800757a:	f000 f809 	bl	8007590 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800757e:	4b03      	ldr	r3, [pc, #12]	@ (800758c <HAL_RCC_NMI_IRQHandler+0x24>)
 8007580:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007584:	621a      	str	r2, [r3, #32]
  }
}
 8007586:	bf00      	nop
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop
 800758c:	40021000 	.word	0x40021000

08007590 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8007590:	b480      	push	{r7}
 8007592:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 8007594:	bf00      	nop
 8007596:	46bd      	mov	sp, r7
 8007598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759c:	4770      	bx	lr
	...

080075a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80075a8:	2300      	movs	r3, #0
 80075aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80075ac:	4b2a      	ldr	r3, [pc, #168]	@ (8007658 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80075ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d003      	beq.n	80075c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80075b8:	f7ff f9d2 	bl	8006960 <HAL_PWREx_GetVoltageRange>
 80075bc:	6178      	str	r0, [r7, #20]
 80075be:	e014      	b.n	80075ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80075c0:	4b25      	ldr	r3, [pc, #148]	@ (8007658 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80075c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075c4:	4a24      	ldr	r2, [pc, #144]	@ (8007658 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80075c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80075cc:	4b22      	ldr	r3, [pc, #136]	@ (8007658 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80075ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075d4:	60fb      	str	r3, [r7, #12]
 80075d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80075d8:	f7ff f9c2 	bl	8006960 <HAL_PWREx_GetVoltageRange>
 80075dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80075de:	4b1e      	ldr	r3, [pc, #120]	@ (8007658 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80075e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075e2:	4a1d      	ldr	r2, [pc, #116]	@ (8007658 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80075e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075f0:	d10b      	bne.n	800760a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2b80      	cmp	r3, #128	@ 0x80
 80075f6:	d919      	bls.n	800762c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2ba0      	cmp	r3, #160	@ 0xa0
 80075fc:	d902      	bls.n	8007604 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80075fe:	2302      	movs	r3, #2
 8007600:	613b      	str	r3, [r7, #16]
 8007602:	e013      	b.n	800762c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007604:	2301      	movs	r3, #1
 8007606:	613b      	str	r3, [r7, #16]
 8007608:	e010      	b.n	800762c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2b80      	cmp	r3, #128	@ 0x80
 800760e:	d902      	bls.n	8007616 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007610:	2303      	movs	r3, #3
 8007612:	613b      	str	r3, [r7, #16]
 8007614:	e00a      	b.n	800762c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2b80      	cmp	r3, #128	@ 0x80
 800761a:	d102      	bne.n	8007622 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800761c:	2302      	movs	r3, #2
 800761e:	613b      	str	r3, [r7, #16]
 8007620:	e004      	b.n	800762c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2b70      	cmp	r3, #112	@ 0x70
 8007626:	d101      	bne.n	800762c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007628:	2301      	movs	r3, #1
 800762a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800762c:	4b0b      	ldr	r3, [pc, #44]	@ (800765c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f023 0207 	bic.w	r2, r3, #7
 8007634:	4909      	ldr	r1, [pc, #36]	@ (800765c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	4313      	orrs	r3, r2
 800763a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800763c:	4b07      	ldr	r3, [pc, #28]	@ (800765c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0307 	and.w	r3, r3, #7
 8007644:	693a      	ldr	r2, [r7, #16]
 8007646:	429a      	cmp	r2, r3
 8007648:	d001      	beq.n	800764e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e000      	b.n	8007650 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800764e:	2300      	movs	r3, #0
}
 8007650:	4618      	mov	r0, r3
 8007652:	3718      	adds	r7, #24
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	40021000 	.word	0x40021000
 800765c:	40022000 	.word	0x40022000

08007660 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b086      	sub	sp, #24
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007668:	2300      	movs	r3, #0
 800766a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800766c:	2300      	movs	r3, #0
 800766e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007678:	2b00      	cmp	r3, #0
 800767a:	d041      	beq.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007680:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007684:	d02a      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007686:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800768a:	d824      	bhi.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800768c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007690:	d008      	beq.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007692:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007696:	d81e      	bhi.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007698:	2b00      	cmp	r3, #0
 800769a:	d00a      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800769c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80076a0:	d010      	beq.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80076a2:	e018      	b.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80076a4:	4b86      	ldr	r3, [pc, #536]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	4a85      	ldr	r2, [pc, #532]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80076b0:	e015      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	3304      	adds	r3, #4
 80076b6:	2100      	movs	r1, #0
 80076b8:	4618      	mov	r0, r3
 80076ba:	f000 fabb 	bl	8007c34 <RCCEx_PLLSAI1_Config>
 80076be:	4603      	mov	r3, r0
 80076c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80076c2:	e00c      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	3320      	adds	r3, #32
 80076c8:	2100      	movs	r1, #0
 80076ca:	4618      	mov	r0, r3
 80076cc:	f000 fba6 	bl	8007e1c <RCCEx_PLLSAI2_Config>
 80076d0:	4603      	mov	r3, r0
 80076d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80076d4:	e003      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	74fb      	strb	r3, [r7, #19]
      break;
 80076da:	e000      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80076dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076de:	7cfb      	ldrb	r3, [r7, #19]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d10b      	bne.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80076e4:	4b76      	ldr	r3, [pc, #472]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076f2:	4973      	ldr	r1, [pc, #460]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076f4:	4313      	orrs	r3, r2
 80076f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80076fa:	e001      	b.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076fc:	7cfb      	ldrb	r3, [r7, #19]
 80076fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007708:	2b00      	cmp	r3, #0
 800770a:	d041      	beq.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007710:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007714:	d02a      	beq.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007716:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800771a:	d824      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800771c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007720:	d008      	beq.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007722:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007726:	d81e      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007728:	2b00      	cmp	r3, #0
 800772a:	d00a      	beq.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800772c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007730:	d010      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007732:	e018      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007734:	4b62      	ldr	r3, [pc, #392]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	4a61      	ldr	r2, [pc, #388]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800773a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800773e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007740:	e015      	b.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	3304      	adds	r3, #4
 8007746:	2100      	movs	r1, #0
 8007748:	4618      	mov	r0, r3
 800774a:	f000 fa73 	bl	8007c34 <RCCEx_PLLSAI1_Config>
 800774e:	4603      	mov	r3, r0
 8007750:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007752:	e00c      	b.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	3320      	adds	r3, #32
 8007758:	2100      	movs	r1, #0
 800775a:	4618      	mov	r0, r3
 800775c:	f000 fb5e 	bl	8007e1c <RCCEx_PLLSAI2_Config>
 8007760:	4603      	mov	r3, r0
 8007762:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007764:	e003      	b.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	74fb      	strb	r3, [r7, #19]
      break;
 800776a:	e000      	b.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800776c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800776e:	7cfb      	ldrb	r3, [r7, #19]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d10b      	bne.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007774:	4b52      	ldr	r3, [pc, #328]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800777a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007782:	494f      	ldr	r1, [pc, #316]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007784:	4313      	orrs	r3, r2
 8007786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800778a:	e001      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800778c:	7cfb      	ldrb	r3, [r7, #19]
 800778e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007798:	2b00      	cmp	r3, #0
 800779a:	f000 80a0 	beq.w	80078de <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800779e:	2300      	movs	r3, #0
 80077a0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80077a2:	4b47      	ldr	r3, [pc, #284]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80077a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d101      	bne.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80077ae:	2301      	movs	r3, #1
 80077b0:	e000      	b.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80077b2:	2300      	movs	r3, #0
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d00d      	beq.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077b8:	4b41      	ldr	r3, [pc, #260]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80077ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077bc:	4a40      	ldr	r2, [pc, #256]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80077be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80077c4:	4b3e      	ldr	r3, [pc, #248]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80077c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077cc:	60bb      	str	r3, [r7, #8]
 80077ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80077d0:	2301      	movs	r3, #1
 80077d2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80077d4:	4b3b      	ldr	r3, [pc, #236]	@ (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a3a      	ldr	r2, [pc, #232]	@ (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80077da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80077e0:	f7fb fffa 	bl	80037d8 <HAL_GetTick>
 80077e4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80077e6:	e009      	b.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077e8:	f7fb fff6 	bl	80037d8 <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d902      	bls.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80077f6:	2303      	movs	r3, #3
 80077f8:	74fb      	strb	r3, [r7, #19]
        break;
 80077fa:	e005      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80077fc:	4b31      	ldr	r3, [pc, #196]	@ (80078c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007804:	2b00      	cmp	r3, #0
 8007806:	d0ef      	beq.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007808:	7cfb      	ldrb	r3, [r7, #19]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d15c      	bne.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800780e:	4b2c      	ldr	r3, [pc, #176]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007810:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007814:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007818:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d01f      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007826:	697a      	ldr	r2, [r7, #20]
 8007828:	429a      	cmp	r2, r3
 800782a:	d019      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800782c:	4b24      	ldr	r3, [pc, #144]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800782e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007832:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007836:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007838:	4b21      	ldr	r3, [pc, #132]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800783a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800783e:	4a20      	ldr	r2, [pc, #128]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007844:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007848:	4b1d      	ldr	r3, [pc, #116]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800784a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800784e:	4a1c      	ldr	r2, [pc, #112]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007850:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007854:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007858:	4a19      	ldr	r2, [pc, #100]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	f003 0301 	and.w	r3, r3, #1
 8007866:	2b00      	cmp	r3, #0
 8007868:	d016      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800786a:	f7fb ffb5 	bl	80037d8 <HAL_GetTick>
 800786e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007870:	e00b      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007872:	f7fb ffb1 	bl	80037d8 <HAL_GetTick>
 8007876:	4602      	mov	r2, r0
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	1ad3      	subs	r3, r2, r3
 800787c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007880:	4293      	cmp	r3, r2
 8007882:	d902      	bls.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007884:	2303      	movs	r3, #3
 8007886:	74fb      	strb	r3, [r7, #19]
            break;
 8007888:	e006      	b.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800788a:	4b0d      	ldr	r3, [pc, #52]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800788c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007890:	f003 0302 	and.w	r3, r3, #2
 8007894:	2b00      	cmp	r3, #0
 8007896:	d0ec      	beq.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007898:	7cfb      	ldrb	r3, [r7, #19]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10c      	bne.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800789e:	4b08      	ldr	r3, [pc, #32]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078ae:	4904      	ldr	r1, [pc, #16]	@ (80078c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078b0:	4313      	orrs	r3, r2
 80078b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80078b6:	e009      	b.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80078b8:	7cfb      	ldrb	r3, [r7, #19]
 80078ba:	74bb      	strb	r3, [r7, #18]
 80078bc:	e006      	b.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80078be:	bf00      	nop
 80078c0:	40021000 	.word	0x40021000
 80078c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078c8:	7cfb      	ldrb	r3, [r7, #19]
 80078ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80078cc:	7c7b      	ldrb	r3, [r7, #17]
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d105      	bne.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078d2:	4b9e      	ldr	r3, [pc, #632]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078d6:	4a9d      	ldr	r2, [pc, #628]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d00a      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80078ea:	4b98      	ldr	r3, [pc, #608]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078f0:	f023 0203 	bic.w	r2, r3, #3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f8:	4994      	ldr	r1, [pc, #592]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078fa:	4313      	orrs	r3, r2
 80078fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 0302 	and.w	r3, r3, #2
 8007908:	2b00      	cmp	r3, #0
 800790a:	d00a      	beq.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800790c:	4b8f      	ldr	r3, [pc, #572]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800790e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007912:	f023 020c 	bic.w	r2, r3, #12
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800791a:	498c      	ldr	r1, [pc, #560]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800791c:	4313      	orrs	r3, r2
 800791e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f003 0304 	and.w	r3, r3, #4
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00a      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800792e:	4b87      	ldr	r3, [pc, #540]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007934:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800793c:	4983      	ldr	r1, [pc, #524]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800793e:	4313      	orrs	r3, r2
 8007940:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 0308 	and.w	r3, r3, #8
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00a      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007950:	4b7e      	ldr	r3, [pc, #504]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007956:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800795e:	497b      	ldr	r1, [pc, #492]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007960:	4313      	orrs	r3, r2
 8007962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f003 0310 	and.w	r3, r3, #16
 800796e:	2b00      	cmp	r3, #0
 8007970:	d00a      	beq.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007972:	4b76      	ldr	r3, [pc, #472]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007978:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007980:	4972      	ldr	r1, [pc, #456]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007982:	4313      	orrs	r3, r2
 8007984:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f003 0320 	and.w	r3, r3, #32
 8007990:	2b00      	cmp	r3, #0
 8007992:	d00a      	beq.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007994:	4b6d      	ldr	r3, [pc, #436]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800799a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079a2:	496a      	ldr	r1, [pc, #424]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079a4:	4313      	orrs	r3, r2
 80079a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00a      	beq.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80079b6:	4b65      	ldr	r3, [pc, #404]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079c4:	4961      	ldr	r1, [pc, #388]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079c6:	4313      	orrs	r3, r2
 80079c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d00a      	beq.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80079d8:	4b5c      	ldr	r3, [pc, #368]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079e6:	4959      	ldr	r1, [pc, #356]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079e8:	4313      	orrs	r3, r2
 80079ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d00a      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80079fa:	4b54      	ldr	r3, [pc, #336]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a00:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a08:	4950      	ldr	r1, [pc, #320]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00a      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007a1c:	4b4b      	ldr	r3, [pc, #300]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a22:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a2a:	4948      	ldr	r1, [pc, #288]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00a      	beq.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007a3e:	4b43      	ldr	r3, [pc, #268]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a4c:	493f      	ldr	r1, [pc, #252]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d028      	beq.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007a60:	4b3a      	ldr	r3, [pc, #232]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a6e:	4937      	ldr	r1, [pc, #220]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a70:	4313      	orrs	r3, r2
 8007a72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a7e:	d106      	bne.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a80:	4b32      	ldr	r3, [pc, #200]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a82:	68db      	ldr	r3, [r3, #12]
 8007a84:	4a31      	ldr	r2, [pc, #196]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a8a:	60d3      	str	r3, [r2, #12]
 8007a8c:	e011      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a96:	d10c      	bne.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	3304      	adds	r3, #4
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f000 f8c8 	bl	8007c34 <RCCEx_PLLSAI1_Config>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007aa8:	7cfb      	ldrb	r3, [r7, #19]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d001      	beq.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007aae:	7cfb      	ldrb	r3, [r7, #19]
 8007ab0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d028      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007abe:	4b23      	ldr	r3, [pc, #140]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ac4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007acc:	491f      	ldr	r1, [pc, #124]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ad8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007adc:	d106      	bne.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ade:	4b1b      	ldr	r3, [pc, #108]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	4a1a      	ldr	r2, [pc, #104]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ae4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ae8:	60d3      	str	r3, [r2, #12]
 8007aea:	e011      	b.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007af0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007af4:	d10c      	bne.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	3304      	adds	r3, #4
 8007afa:	2101      	movs	r1, #1
 8007afc:	4618      	mov	r0, r3
 8007afe:	f000 f899 	bl	8007c34 <RCCEx_PLLSAI1_Config>
 8007b02:	4603      	mov	r3, r0
 8007b04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007b06:	7cfb      	ldrb	r3, [r7, #19]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d001      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007b0c:	7cfb      	ldrb	r3, [r7, #19]
 8007b0e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d02b      	beq.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b2a:	4908      	ldr	r1, [pc, #32]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b3a:	d109      	bne.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b3c:	4b03      	ldr	r3, [pc, #12]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	4a02      	ldr	r2, [pc, #8]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b46:	60d3      	str	r3, [r2, #12]
 8007b48:	e014      	b.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8007b4a:	bf00      	nop
 8007b4c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b58:	d10c      	bne.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	3304      	adds	r3, #4
 8007b5e:	2101      	movs	r1, #1
 8007b60:	4618      	mov	r0, r3
 8007b62:	f000 f867 	bl	8007c34 <RCCEx_PLLSAI1_Config>
 8007b66:	4603      	mov	r3, r0
 8007b68:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007b6a:	7cfb      	ldrb	r3, [r7, #19]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d001      	beq.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007b70:	7cfb      	ldrb	r3, [r7, #19]
 8007b72:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d02f      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007b80:	4b2b      	ldr	r3, [pc, #172]	@ (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b86:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b8e:	4928      	ldr	r1, [pc, #160]	@ (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007b90:	4313      	orrs	r3, r2
 8007b92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b9e:	d10d      	bne.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	3304      	adds	r3, #4
 8007ba4:	2102      	movs	r1, #2
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f000 f844 	bl	8007c34 <RCCEx_PLLSAI1_Config>
 8007bac:	4603      	mov	r3, r0
 8007bae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007bb0:	7cfb      	ldrb	r3, [r7, #19]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d014      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007bb6:	7cfb      	ldrb	r3, [r7, #19]
 8007bb8:	74bb      	strb	r3, [r7, #18]
 8007bba:	e011      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007bc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bc4:	d10c      	bne.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	3320      	adds	r3, #32
 8007bca:	2102      	movs	r1, #2
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f000 f925 	bl	8007e1c <RCCEx_PLLSAI2_Config>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007bd6:	7cfb      	ldrb	r3, [r7, #19]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d001      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007bdc:	7cfb      	ldrb	r3, [r7, #19]
 8007bde:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00a      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007bec:	4b10      	ldr	r3, [pc, #64]	@ (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bf2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007bfa:	490d      	ldr	r1, [pc, #52]	@ (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00b      	beq.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007c0e:	4b08      	ldr	r3, [pc, #32]	@ (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c14:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c1e:	4904      	ldr	r1, [pc, #16]	@ (8007c30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007c20:	4313      	orrs	r3, r2
 8007c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007c26:	7cbb      	ldrb	r3, [r7, #18]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3718      	adds	r7, #24
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	40021000 	.word	0x40021000

08007c34 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007c42:	4b75      	ldr	r3, [pc, #468]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	f003 0303 	and.w	r3, r3, #3
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d018      	beq.n	8007c80 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007c4e:	4b72      	ldr	r3, [pc, #456]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	f003 0203 	and.w	r2, r3, #3
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d10d      	bne.n	8007c7a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
       ||
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d009      	beq.n	8007c7a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007c66:	4b6c      	ldr	r3, [pc, #432]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	091b      	lsrs	r3, r3, #4
 8007c6c:	f003 0307 	and.w	r3, r3, #7
 8007c70:	1c5a      	adds	r2, r3, #1
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	685b      	ldr	r3, [r3, #4]
       ||
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d047      	beq.n	8007d0a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	73fb      	strb	r3, [r7, #15]
 8007c7e:	e044      	b.n	8007d0a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2b03      	cmp	r3, #3
 8007c86:	d018      	beq.n	8007cba <RCCEx_PLLSAI1_Config+0x86>
 8007c88:	2b03      	cmp	r3, #3
 8007c8a:	d825      	bhi.n	8007cd8 <RCCEx_PLLSAI1_Config+0xa4>
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d002      	beq.n	8007c96 <RCCEx_PLLSAI1_Config+0x62>
 8007c90:	2b02      	cmp	r3, #2
 8007c92:	d009      	beq.n	8007ca8 <RCCEx_PLLSAI1_Config+0x74>
 8007c94:	e020      	b.n	8007cd8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007c96:	4b60      	ldr	r3, [pc, #384]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0302 	and.w	r3, r3, #2
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d11d      	bne.n	8007cde <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ca6:	e01a      	b.n	8007cde <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007ca8:	4b5b      	ldr	r3, [pc, #364]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d116      	bne.n	8007ce2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007cb8:	e013      	b.n	8007ce2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007cba:	4b57      	ldr	r3, [pc, #348]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d10f      	bne.n	8007ce6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007cc6:	4b54      	ldr	r3, [pc, #336]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d109      	bne.n	8007ce6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007cd6:	e006      	b.n	8007ce6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	73fb      	strb	r3, [r7, #15]
      break;
 8007cdc:	e004      	b.n	8007ce8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007cde:	bf00      	nop
 8007ce0:	e002      	b.n	8007ce8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007ce2:	bf00      	nop
 8007ce4:	e000      	b.n	8007ce8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007ce6:	bf00      	nop
    }

    if(status == HAL_OK)
 8007ce8:	7bfb      	ldrb	r3, [r7, #15]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d10d      	bne.n	8007d0a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007cee:	4b4a      	ldr	r3, [pc, #296]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007cf0:	68db      	ldr	r3, [r3, #12]
 8007cf2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6819      	ldr	r1, [r3, #0]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	3b01      	subs	r3, #1
 8007d00:	011b      	lsls	r3, r3, #4
 8007d02:	430b      	orrs	r3, r1
 8007d04:	4944      	ldr	r1, [pc, #272]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007d06:	4313      	orrs	r3, r2
 8007d08:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007d0a:	7bfb      	ldrb	r3, [r7, #15]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d17d      	bne.n	8007e0c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007d10:	4b41      	ldr	r3, [pc, #260]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a40      	ldr	r2, [pc, #256]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007d16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007d1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d1c:	f7fb fd5c 	bl	80037d8 <HAL_GetTick>
 8007d20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007d22:	e009      	b.n	8007d38 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007d24:	f7fb fd58 	bl	80037d8 <HAL_GetTick>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d902      	bls.n	8007d38 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007d32:	2303      	movs	r3, #3
 8007d34:	73fb      	strb	r3, [r7, #15]
        break;
 8007d36:	e005      	b.n	8007d44 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007d38:	4b37      	ldr	r3, [pc, #220]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d1ef      	bne.n	8007d24 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007d44:	7bfb      	ldrb	r3, [r7, #15]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d160      	bne.n	8007e0c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d111      	bne.n	8007d74 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007d50:	4b31      	ldr	r3, [pc, #196]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007d52:	691b      	ldr	r3, [r3, #16]
 8007d54:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007d58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	6892      	ldr	r2, [r2, #8]
 8007d60:	0211      	lsls	r1, r2, #8
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	68d2      	ldr	r2, [r2, #12]
 8007d66:	0912      	lsrs	r2, r2, #4
 8007d68:	0452      	lsls	r2, r2, #17
 8007d6a:	430a      	orrs	r2, r1
 8007d6c:	492a      	ldr	r1, [pc, #168]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	610b      	str	r3, [r1, #16]
 8007d72:	e027      	b.n	8007dc4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d112      	bne.n	8007da0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007d7a:	4b27      	ldr	r3, [pc, #156]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007d82:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	6892      	ldr	r2, [r2, #8]
 8007d8a:	0211      	lsls	r1, r2, #8
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	6912      	ldr	r2, [r2, #16]
 8007d90:	0852      	lsrs	r2, r2, #1
 8007d92:	3a01      	subs	r2, #1
 8007d94:	0552      	lsls	r2, r2, #21
 8007d96:	430a      	orrs	r2, r1
 8007d98:	491f      	ldr	r1, [pc, #124]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	610b      	str	r3, [r1, #16]
 8007d9e:	e011      	b.n	8007dc4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007da0:	4b1d      	ldr	r3, [pc, #116]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007da2:	691b      	ldr	r3, [r3, #16]
 8007da4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007da8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	6892      	ldr	r2, [r2, #8]
 8007db0:	0211      	lsls	r1, r2, #8
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	6952      	ldr	r2, [r2, #20]
 8007db6:	0852      	lsrs	r2, r2, #1
 8007db8:	3a01      	subs	r2, #1
 8007dba:	0652      	lsls	r2, r2, #25
 8007dbc:	430a      	orrs	r2, r1
 8007dbe:	4916      	ldr	r1, [pc, #88]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007dc4:	4b14      	ldr	r3, [pc, #80]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a13      	ldr	r2, [pc, #76]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007dca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007dce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dd0:	f7fb fd02 	bl	80037d8 <HAL_GetTick>
 8007dd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007dd6:	e009      	b.n	8007dec <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007dd8:	f7fb fcfe 	bl	80037d8 <HAL_GetTick>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	d902      	bls.n	8007dec <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	73fb      	strb	r3, [r7, #15]
          break;
 8007dea:	e005      	b.n	8007df8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007dec:	4b0a      	ldr	r3, [pc, #40]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d0ef      	beq.n	8007dd8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d106      	bne.n	8007e0c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007dfe:	4b06      	ldr	r3, [pc, #24]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007e00:	691a      	ldr	r2, [r3, #16]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	699b      	ldr	r3, [r3, #24]
 8007e06:	4904      	ldr	r1, [pc, #16]	@ (8007e18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	40021000 	.word	0x40021000

08007e1c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b084      	sub	sp, #16
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
 8007e24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e26:	2300      	movs	r3, #0
 8007e28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007e2a:	4b6a      	ldr	r3, [pc, #424]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	f003 0303 	and.w	r3, r3, #3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d018      	beq.n	8007e68 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007e36:	4b67      	ldr	r3, [pc, #412]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	f003 0203 	and.w	r2, r3, #3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d10d      	bne.n	8007e62 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
       ||
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d009      	beq.n	8007e62 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007e4e:	4b61      	ldr	r3, [pc, #388]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e50:	68db      	ldr	r3, [r3, #12]
 8007e52:	091b      	lsrs	r3, r3, #4
 8007e54:	f003 0307 	and.w	r3, r3, #7
 8007e58:	1c5a      	adds	r2, r3, #1
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	685b      	ldr	r3, [r3, #4]
       ||
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d047      	beq.n	8007ef2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007e62:	2301      	movs	r3, #1
 8007e64:	73fb      	strb	r3, [r7, #15]
 8007e66:	e044      	b.n	8007ef2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2b03      	cmp	r3, #3
 8007e6e:	d018      	beq.n	8007ea2 <RCCEx_PLLSAI2_Config+0x86>
 8007e70:	2b03      	cmp	r3, #3
 8007e72:	d825      	bhi.n	8007ec0 <RCCEx_PLLSAI2_Config+0xa4>
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d002      	beq.n	8007e7e <RCCEx_PLLSAI2_Config+0x62>
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	d009      	beq.n	8007e90 <RCCEx_PLLSAI2_Config+0x74>
 8007e7c:	e020      	b.n	8007ec0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007e7e:	4b55      	ldr	r3, [pc, #340]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 0302 	and.w	r3, r3, #2
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d11d      	bne.n	8007ec6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007e8e:	e01a      	b.n	8007ec6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007e90:	4b50      	ldr	r3, [pc, #320]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d116      	bne.n	8007eca <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ea0:	e013      	b.n	8007eca <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007ea2:	4b4c      	ldr	r3, [pc, #304]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d10f      	bne.n	8007ece <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007eae:	4b49      	ldr	r3, [pc, #292]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d109      	bne.n	8007ece <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007ebe:	e006      	b.n	8007ece <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ec4:	e004      	b.n	8007ed0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007ec6:	bf00      	nop
 8007ec8:	e002      	b.n	8007ed0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007eca:	bf00      	nop
 8007ecc:	e000      	b.n	8007ed0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007ece:	bf00      	nop
    }

    if(status == HAL_OK)
 8007ed0:	7bfb      	ldrb	r3, [r7, #15]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d10d      	bne.n	8007ef2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007ed6:	4b3f      	ldr	r3, [pc, #252]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ed8:	68db      	ldr	r3, [r3, #12]
 8007eda:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6819      	ldr	r1, [r3, #0]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	011b      	lsls	r3, r3, #4
 8007eea:	430b      	orrs	r3, r1
 8007eec:	4939      	ldr	r1, [pc, #228]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007ef2:	7bfb      	ldrb	r3, [r7, #15]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d167      	bne.n	8007fc8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007ef8:	4b36      	ldr	r3, [pc, #216]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a35      	ldr	r2, [pc, #212]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007efe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f04:	f7fb fc68 	bl	80037d8 <HAL_GetTick>
 8007f08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007f0a:	e009      	b.n	8007f20 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007f0c:	f7fb fc64 	bl	80037d8 <HAL_GetTick>
 8007f10:	4602      	mov	r2, r0
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	2b02      	cmp	r3, #2
 8007f18:	d902      	bls.n	8007f20 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	73fb      	strb	r3, [r7, #15]
        break;
 8007f1e:	e005      	b.n	8007f2c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007f20:	4b2c      	ldr	r3, [pc, #176]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1ef      	bne.n	8007f0c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007f2c:	7bfb      	ldrb	r3, [r7, #15]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d14a      	bne.n	8007fc8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d111      	bne.n	8007f5c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007f38:	4b26      	ldr	r3, [pc, #152]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007f3a:	695b      	ldr	r3, [r3, #20]
 8007f3c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007f40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f44:	687a      	ldr	r2, [r7, #4]
 8007f46:	6892      	ldr	r2, [r2, #8]
 8007f48:	0211      	lsls	r1, r2, #8
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	68d2      	ldr	r2, [r2, #12]
 8007f4e:	0912      	lsrs	r2, r2, #4
 8007f50:	0452      	lsls	r2, r2, #17
 8007f52:	430a      	orrs	r2, r1
 8007f54:	491f      	ldr	r1, [pc, #124]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007f56:	4313      	orrs	r3, r2
 8007f58:	614b      	str	r3, [r1, #20]
 8007f5a:	e011      	b.n	8007f80 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007f5e:	695b      	ldr	r3, [r3, #20]
 8007f60:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007f64:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	6892      	ldr	r2, [r2, #8]
 8007f6c:	0211      	lsls	r1, r2, #8
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	6912      	ldr	r2, [r2, #16]
 8007f72:	0852      	lsrs	r2, r2, #1
 8007f74:	3a01      	subs	r2, #1
 8007f76:	0652      	lsls	r2, r2, #25
 8007f78:	430a      	orrs	r2, r1
 8007f7a:	4916      	ldr	r1, [pc, #88]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007f80:	4b14      	ldr	r3, [pc, #80]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a13      	ldr	r2, [pc, #76]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007f86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f8c:	f7fb fc24 	bl	80037d8 <HAL_GetTick>
 8007f90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007f92:	e009      	b.n	8007fa8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007f94:	f7fb fc20 	bl	80037d8 <HAL_GetTick>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	d902      	bls.n	8007fa8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	73fb      	strb	r3, [r7, #15]
          break;
 8007fa6:	e005      	b.n	8007fb4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d0ef      	beq.n	8007f94 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007fb4:	7bfb      	ldrb	r3, [r7, #15]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d106      	bne.n	8007fc8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007fba:	4b06      	ldr	r3, [pc, #24]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007fbc:	695a      	ldr	r2, [r3, #20]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	695b      	ldr	r3, [r3, #20]
 8007fc2:	4904      	ldr	r1, [pc, #16]	@ (8007fd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	40021000 	.word	0x40021000

08007fd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d101      	bne.n	8007fea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e049      	b.n	800807e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d106      	bne.n	8008004 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f7fb f96a 	bl	80032d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2202      	movs	r2, #2
 8008008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	3304      	adds	r3, #4
 8008014:	4619      	mov	r1, r3
 8008016:	4610      	mov	r0, r2
 8008018:	f000 f968 	bl	80082ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2201      	movs	r2, #1
 8008020:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2201      	movs	r2, #1
 8008038:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2201      	movs	r2, #1
 8008040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800807c:	2300      	movs	r3, #0
}
 800807e:	4618      	mov	r0, r3
 8008080:	3708      	adds	r7, #8
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
	...

08008088 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008088:	b480      	push	{r7}
 800808a:	b085      	sub	sp, #20
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008096:	b2db      	uxtb	r3, r3
 8008098:	2b01      	cmp	r3, #1
 800809a:	d001      	beq.n	80080a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	e047      	b.n	8008130 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2202      	movs	r2, #2
 80080a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a23      	ldr	r2, [pc, #140]	@ (800813c <HAL_TIM_Base_Start+0xb4>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d01d      	beq.n	80080ee <HAL_TIM_Base_Start+0x66>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080ba:	d018      	beq.n	80080ee <HAL_TIM_Base_Start+0x66>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a1f      	ldr	r2, [pc, #124]	@ (8008140 <HAL_TIM_Base_Start+0xb8>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d013      	beq.n	80080ee <HAL_TIM_Base_Start+0x66>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a1e      	ldr	r2, [pc, #120]	@ (8008144 <HAL_TIM_Base_Start+0xbc>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d00e      	beq.n	80080ee <HAL_TIM_Base_Start+0x66>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a1c      	ldr	r2, [pc, #112]	@ (8008148 <HAL_TIM_Base_Start+0xc0>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d009      	beq.n	80080ee <HAL_TIM_Base_Start+0x66>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a1b      	ldr	r2, [pc, #108]	@ (800814c <HAL_TIM_Base_Start+0xc4>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d004      	beq.n	80080ee <HAL_TIM_Base_Start+0x66>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a19      	ldr	r2, [pc, #100]	@ (8008150 <HAL_TIM_Base_Start+0xc8>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d115      	bne.n	800811a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	689a      	ldr	r2, [r3, #8]
 80080f4:	4b17      	ldr	r3, [pc, #92]	@ (8008154 <HAL_TIM_Base_Start+0xcc>)
 80080f6:	4013      	ands	r3, r2
 80080f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2b06      	cmp	r3, #6
 80080fe:	d015      	beq.n	800812c <HAL_TIM_Base_Start+0xa4>
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008106:	d011      	beq.n	800812c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f042 0201 	orr.w	r2, r2, #1
 8008116:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008118:	e008      	b.n	800812c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f042 0201 	orr.w	r2, r2, #1
 8008128:	601a      	str	r2, [r3, #0]
 800812a:	e000      	b.n	800812e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800812c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800812e:	2300      	movs	r3, #0
}
 8008130:	4618      	mov	r0, r3
 8008132:	3714      	adds	r7, #20
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr
 800813c:	40012c00 	.word	0x40012c00
 8008140:	40000400 	.word	0x40000400
 8008144:	40000800 	.word	0x40000800
 8008148:	40000c00 	.word	0x40000c00
 800814c:	40013400 	.word	0x40013400
 8008150:	40014000 	.word	0x40014000
 8008154:	00010007 	.word	0x00010007

08008158 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b084      	sub	sp, #16
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008162:	2300      	movs	r3, #0
 8008164:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800816c:	2b01      	cmp	r3, #1
 800816e:	d101      	bne.n	8008174 <HAL_TIM_ConfigClockSource+0x1c>
 8008170:	2302      	movs	r3, #2
 8008172:	e0b6      	b.n	80082e2 <HAL_TIM_ConfigClockSource+0x18a>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2202      	movs	r2, #2
 8008180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008192:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800819e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68ba      	ldr	r2, [r7, #8]
 80081a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081b0:	d03e      	beq.n	8008230 <HAL_TIM_ConfigClockSource+0xd8>
 80081b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081b6:	f200 8087 	bhi.w	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081be:	f000 8086 	beq.w	80082ce <HAL_TIM_ConfigClockSource+0x176>
 80081c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081c6:	d87f      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081c8:	2b70      	cmp	r3, #112	@ 0x70
 80081ca:	d01a      	beq.n	8008202 <HAL_TIM_ConfigClockSource+0xaa>
 80081cc:	2b70      	cmp	r3, #112	@ 0x70
 80081ce:	d87b      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081d0:	2b60      	cmp	r3, #96	@ 0x60
 80081d2:	d050      	beq.n	8008276 <HAL_TIM_ConfigClockSource+0x11e>
 80081d4:	2b60      	cmp	r3, #96	@ 0x60
 80081d6:	d877      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081d8:	2b50      	cmp	r3, #80	@ 0x50
 80081da:	d03c      	beq.n	8008256 <HAL_TIM_ConfigClockSource+0xfe>
 80081dc:	2b50      	cmp	r3, #80	@ 0x50
 80081de:	d873      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081e0:	2b40      	cmp	r3, #64	@ 0x40
 80081e2:	d058      	beq.n	8008296 <HAL_TIM_ConfigClockSource+0x13e>
 80081e4:	2b40      	cmp	r3, #64	@ 0x40
 80081e6:	d86f      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081e8:	2b30      	cmp	r3, #48	@ 0x30
 80081ea:	d064      	beq.n	80082b6 <HAL_TIM_ConfigClockSource+0x15e>
 80081ec:	2b30      	cmp	r3, #48	@ 0x30
 80081ee:	d86b      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081f0:	2b20      	cmp	r3, #32
 80081f2:	d060      	beq.n	80082b6 <HAL_TIM_ConfigClockSource+0x15e>
 80081f4:	2b20      	cmp	r3, #32
 80081f6:	d867      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d05c      	beq.n	80082b6 <HAL_TIM_ConfigClockSource+0x15e>
 80081fc:	2b10      	cmp	r3, #16
 80081fe:	d05a      	beq.n	80082b6 <HAL_TIM_ConfigClockSource+0x15e>
 8008200:	e062      	b.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008212:	f000 f98b 	bl	800852c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008224:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	609a      	str	r2, [r3, #8]
      break;
 800822e:	e04f      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008240:	f000 f974 	bl	800852c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	689a      	ldr	r2, [r3, #8]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008252:	609a      	str	r2, [r3, #8]
      break;
 8008254:	e03c      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008262:	461a      	mov	r2, r3
 8008264:	f000 f8e8 	bl	8008438 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	2150      	movs	r1, #80	@ 0x50
 800826e:	4618      	mov	r0, r3
 8008270:	f000 f941 	bl	80084f6 <TIM_ITRx_SetConfig>
      break;
 8008274:	e02c      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008282:	461a      	mov	r2, r3
 8008284:	f000 f907 	bl	8008496 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2160      	movs	r1, #96	@ 0x60
 800828e:	4618      	mov	r0, r3
 8008290:	f000 f931 	bl	80084f6 <TIM_ITRx_SetConfig>
      break;
 8008294:	e01c      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80082a2:	461a      	mov	r2, r3
 80082a4:	f000 f8c8 	bl	8008438 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2140      	movs	r1, #64	@ 0x40
 80082ae:	4618      	mov	r0, r3
 80082b0:	f000 f921 	bl	80084f6 <TIM_ITRx_SetConfig>
      break;
 80082b4:	e00c      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4619      	mov	r1, r3
 80082c0:	4610      	mov	r0, r2
 80082c2:	f000 f918 	bl	80084f6 <TIM_ITRx_SetConfig>
      break;
 80082c6:	e003      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	73fb      	strb	r3, [r7, #15]
      break;
 80082cc:	e000      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80082ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80082e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
	...

080082ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b085      	sub	sp, #20
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	4a46      	ldr	r2, [pc, #280]	@ (8008418 <TIM_Base_SetConfig+0x12c>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d013      	beq.n	800832c <TIM_Base_SetConfig+0x40>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800830a:	d00f      	beq.n	800832c <TIM_Base_SetConfig+0x40>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4a43      	ldr	r2, [pc, #268]	@ (800841c <TIM_Base_SetConfig+0x130>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d00b      	beq.n	800832c <TIM_Base_SetConfig+0x40>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a42      	ldr	r2, [pc, #264]	@ (8008420 <TIM_Base_SetConfig+0x134>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d007      	beq.n	800832c <TIM_Base_SetConfig+0x40>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a41      	ldr	r2, [pc, #260]	@ (8008424 <TIM_Base_SetConfig+0x138>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d003      	beq.n	800832c <TIM_Base_SetConfig+0x40>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a40      	ldr	r2, [pc, #256]	@ (8008428 <TIM_Base_SetConfig+0x13c>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d108      	bne.n	800833e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008332:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	68fa      	ldr	r2, [r7, #12]
 800833a:	4313      	orrs	r3, r2
 800833c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	4a35      	ldr	r2, [pc, #212]	@ (8008418 <TIM_Base_SetConfig+0x12c>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d01f      	beq.n	8008386 <TIM_Base_SetConfig+0x9a>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800834c:	d01b      	beq.n	8008386 <TIM_Base_SetConfig+0x9a>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a32      	ldr	r2, [pc, #200]	@ (800841c <TIM_Base_SetConfig+0x130>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d017      	beq.n	8008386 <TIM_Base_SetConfig+0x9a>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4a31      	ldr	r2, [pc, #196]	@ (8008420 <TIM_Base_SetConfig+0x134>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d013      	beq.n	8008386 <TIM_Base_SetConfig+0x9a>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a30      	ldr	r2, [pc, #192]	@ (8008424 <TIM_Base_SetConfig+0x138>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d00f      	beq.n	8008386 <TIM_Base_SetConfig+0x9a>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	4a2f      	ldr	r2, [pc, #188]	@ (8008428 <TIM_Base_SetConfig+0x13c>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d00b      	beq.n	8008386 <TIM_Base_SetConfig+0x9a>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4a2e      	ldr	r2, [pc, #184]	@ (800842c <TIM_Base_SetConfig+0x140>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d007      	beq.n	8008386 <TIM_Base_SetConfig+0x9a>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	4a2d      	ldr	r2, [pc, #180]	@ (8008430 <TIM_Base_SetConfig+0x144>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d003      	beq.n	8008386 <TIM_Base_SetConfig+0x9a>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	4a2c      	ldr	r2, [pc, #176]	@ (8008434 <TIM_Base_SetConfig+0x148>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d108      	bne.n	8008398 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800838c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	68fa      	ldr	r2, [r7, #12]
 8008394:	4313      	orrs	r3, r2
 8008396:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	695b      	ldr	r3, [r3, #20]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	68fa      	ldr	r2, [r7, #12]
 80083aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	689a      	ldr	r2, [r3, #8]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4a16      	ldr	r2, [pc, #88]	@ (8008418 <TIM_Base_SetConfig+0x12c>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d00f      	beq.n	80083e4 <TIM_Base_SetConfig+0xf8>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	4a18      	ldr	r2, [pc, #96]	@ (8008428 <TIM_Base_SetConfig+0x13c>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d00b      	beq.n	80083e4 <TIM_Base_SetConfig+0xf8>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4a17      	ldr	r2, [pc, #92]	@ (800842c <TIM_Base_SetConfig+0x140>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d007      	beq.n	80083e4 <TIM_Base_SetConfig+0xf8>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a16      	ldr	r2, [pc, #88]	@ (8008430 <TIM_Base_SetConfig+0x144>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d003      	beq.n	80083e4 <TIM_Base_SetConfig+0xf8>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a15      	ldr	r2, [pc, #84]	@ (8008434 <TIM_Base_SetConfig+0x148>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d103      	bne.n	80083ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	691a      	ldr	r2, [r3, #16]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2201      	movs	r2, #1
 80083f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	691b      	ldr	r3, [r3, #16]
 80083f6:	f003 0301 	and.w	r3, r3, #1
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d105      	bne.n	800840a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	691b      	ldr	r3, [r3, #16]
 8008402:	f023 0201 	bic.w	r2, r3, #1
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	611a      	str	r2, [r3, #16]
  }
}
 800840a:	bf00      	nop
 800840c:	3714      	adds	r7, #20
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop
 8008418:	40012c00 	.word	0x40012c00
 800841c:	40000400 	.word	0x40000400
 8008420:	40000800 	.word	0x40000800
 8008424:	40000c00 	.word	0x40000c00
 8008428:	40013400 	.word	0x40013400
 800842c:	40014000 	.word	0x40014000
 8008430:	40014400 	.word	0x40014400
 8008434:	40014800 	.word	0x40014800

08008438 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008438:	b480      	push	{r7}
 800843a:	b087      	sub	sp, #28
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6a1b      	ldr	r3, [r3, #32]
 8008448:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6a1b      	ldr	r3, [r3, #32]
 800844e:	f023 0201 	bic.w	r2, r3, #1
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	699b      	ldr	r3, [r3, #24]
 800845a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008462:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	011b      	lsls	r3, r3, #4
 8008468:	693a      	ldr	r2, [r7, #16]
 800846a:	4313      	orrs	r3, r2
 800846c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	f023 030a 	bic.w	r3, r3, #10
 8008474:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008476:	697a      	ldr	r2, [r7, #20]
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	4313      	orrs	r3, r2
 800847c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	693a      	ldr	r2, [r7, #16]
 8008482:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	697a      	ldr	r2, [r7, #20]
 8008488:	621a      	str	r2, [r3, #32]
}
 800848a:	bf00      	nop
 800848c:	371c      	adds	r7, #28
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr

08008496 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008496:	b480      	push	{r7}
 8008498:	b087      	sub	sp, #28
 800849a:	af00      	add	r7, sp, #0
 800849c:	60f8      	str	r0, [r7, #12]
 800849e:	60b9      	str	r1, [r7, #8]
 80084a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	6a1b      	ldr	r3, [r3, #32]
 80084a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6a1b      	ldr	r3, [r3, #32]
 80084ac:	f023 0210 	bic.w	r2, r3, #16
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	699b      	ldr	r3, [r3, #24]
 80084b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	031b      	lsls	r3, r3, #12
 80084c6:	693a      	ldr	r2, [r7, #16]
 80084c8:	4313      	orrs	r3, r2
 80084ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80084d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	011b      	lsls	r3, r3, #4
 80084d8:	697a      	ldr	r2, [r7, #20]
 80084da:	4313      	orrs	r3, r2
 80084dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	693a      	ldr	r2, [r7, #16]
 80084e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	621a      	str	r2, [r3, #32]
}
 80084ea:	bf00      	nop
 80084ec:	371c      	adds	r7, #28
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr

080084f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80084f6:	b480      	push	{r7}
 80084f8:	b085      	sub	sp, #20
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
 80084fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800850c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800850e:	683a      	ldr	r2, [r7, #0]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	4313      	orrs	r3, r2
 8008514:	f043 0307 	orr.w	r3, r3, #7
 8008518:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	68fa      	ldr	r2, [r7, #12]
 800851e:	609a      	str	r2, [r3, #8]
}
 8008520:	bf00      	nop
 8008522:	3714      	adds	r7, #20
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800852c:	b480      	push	{r7}
 800852e:	b087      	sub	sp, #28
 8008530:	af00      	add	r7, sp, #0
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	607a      	str	r2, [r7, #4]
 8008538:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008546:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	021a      	lsls	r2, r3, #8
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	431a      	orrs	r2, r3
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	4313      	orrs	r3, r2
 8008554:	697a      	ldr	r2, [r7, #20]
 8008556:	4313      	orrs	r3, r2
 8008558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	697a      	ldr	r2, [r7, #20]
 800855e:	609a      	str	r2, [r3, #8]
}
 8008560:	bf00      	nop
 8008562:	371c      	adds	r7, #28
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr

0800856c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800856c:	b480      	push	{r7}
 800856e:	b085      	sub	sp, #20
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800857c:	2b01      	cmp	r3, #1
 800857e:	d101      	bne.n	8008584 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008580:	2302      	movs	r3, #2
 8008582:	e068      	b.n	8008656 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2202      	movs	r2, #2
 8008590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a2e      	ldr	r2, [pc, #184]	@ (8008664 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d004      	beq.n	80085b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a2d      	ldr	r2, [pc, #180]	@ (8008668 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d108      	bne.n	80085ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80085be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	68fa      	ldr	r2, [r7, #12]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	4313      	orrs	r3, r2
 80085da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68fa      	ldr	r2, [r7, #12]
 80085e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a1e      	ldr	r2, [pc, #120]	@ (8008664 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d01d      	beq.n	800862a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085f6:	d018      	beq.n	800862a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a1b      	ldr	r2, [pc, #108]	@ (800866c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d013      	beq.n	800862a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a1a      	ldr	r2, [pc, #104]	@ (8008670 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d00e      	beq.n	800862a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a18      	ldr	r2, [pc, #96]	@ (8008674 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d009      	beq.n	800862a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a13      	ldr	r2, [pc, #76]	@ (8008668 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d004      	beq.n	800862a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a14      	ldr	r2, [pc, #80]	@ (8008678 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d10c      	bne.n	8008644 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008630:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	68ba      	ldr	r2, [r7, #8]
 8008638:	4313      	orrs	r3, r2
 800863a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	68ba      	ldr	r2, [r7, #8]
 8008642:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2200      	movs	r2, #0
 8008650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008654:	2300      	movs	r3, #0
}
 8008656:	4618      	mov	r0, r3
 8008658:	3714      	adds	r7, #20
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr
 8008662:	bf00      	nop
 8008664:	40012c00 	.word	0x40012c00
 8008668:	40013400 	.word	0x40013400
 800866c:	40000400 	.word	0x40000400
 8008670:	40000800 	.word	0x40000800
 8008674:	40000c00 	.word	0x40000c00
 8008678:	40014000 	.word	0x40014000

0800867c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b082      	sub	sp, #8
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d101      	bne.n	800868e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	e040      	b.n	8008710 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008692:	2b00      	cmp	r3, #0
 8008694:	d106      	bne.n	80086a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f7fa fe38 	bl	8003314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2224      	movs	r2, #36	@ 0x24
 80086a8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f022 0201 	bic.w	r2, r2, #1
 80086b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d002      	beq.n	80086c8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 fe90 	bl	80093e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 fbd5 	bl	8008e78 <UART_SetConfig>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d101      	bne.n	80086d8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80086d4:	2301      	movs	r3, #1
 80086d6:	e01b      	b.n	8008710 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	685a      	ldr	r2, [r3, #4]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80086e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	689a      	ldr	r2, [r3, #8]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80086f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f042 0201 	orr.w	r2, r2, #1
 8008706:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f000 ff0f 	bl	800952c <UART_CheckIdleState>
 800870e:	4603      	mov	r3, r0
}
 8008710:	4618      	mov	r0, r3
 8008712:	3708      	adds	r7, #8
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b08a      	sub	sp, #40	@ 0x28
 800871c:	af02      	add	r7, sp, #8
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	603b      	str	r3, [r7, #0]
 8008724:	4613      	mov	r3, r2
 8008726:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800872c:	2b20      	cmp	r3, #32
 800872e:	d177      	bne.n	8008820 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d002      	beq.n	800873c <HAL_UART_Transmit+0x24>
 8008736:	88fb      	ldrh	r3, [r7, #6]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d101      	bne.n	8008740 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e070      	b.n	8008822 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2221      	movs	r2, #33	@ 0x21
 800874c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800874e:	f7fb f843 	bl	80037d8 <HAL_GetTick>
 8008752:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	88fa      	ldrh	r2, [r7, #6]
 8008758:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	88fa      	ldrh	r2, [r7, #6]
 8008760:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800876c:	d108      	bne.n	8008780 <HAL_UART_Transmit+0x68>
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	691b      	ldr	r3, [r3, #16]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d104      	bne.n	8008780 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008776:	2300      	movs	r3, #0
 8008778:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	61bb      	str	r3, [r7, #24]
 800877e:	e003      	b.n	8008788 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008784:	2300      	movs	r3, #0
 8008786:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008788:	e02f      	b.n	80087ea <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	2200      	movs	r2, #0
 8008792:	2180      	movs	r1, #128	@ 0x80
 8008794:	68f8      	ldr	r0, [r7, #12]
 8008796:	f000 ff71 	bl	800967c <UART_WaitOnFlagUntilTimeout>
 800879a:	4603      	mov	r3, r0
 800879c:	2b00      	cmp	r3, #0
 800879e:	d004      	beq.n	80087aa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2220      	movs	r2, #32
 80087a4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80087a6:	2303      	movs	r3, #3
 80087a8:	e03b      	b.n	8008822 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80087aa:	69fb      	ldr	r3, [r7, #28]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d10b      	bne.n	80087c8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80087b0:	69bb      	ldr	r3, [r7, #24]
 80087b2:	881a      	ldrh	r2, [r3, #0]
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087bc:	b292      	uxth	r2, r2
 80087be:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80087c0:	69bb      	ldr	r3, [r7, #24]
 80087c2:	3302      	adds	r3, #2
 80087c4:	61bb      	str	r3, [r7, #24]
 80087c6:	e007      	b.n	80087d8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80087c8:	69fb      	ldr	r3, [r7, #28]
 80087ca:	781a      	ldrb	r2, [r3, #0]
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80087d2:	69fb      	ldr	r3, [r7, #28]
 80087d4:	3301      	adds	r3, #1
 80087d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80087de:	b29b      	uxth	r3, r3
 80087e0:	3b01      	subs	r3, #1
 80087e2:	b29a      	uxth	r2, r3
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80087f0:	b29b      	uxth	r3, r3
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d1c9      	bne.n	800878a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	2200      	movs	r2, #0
 80087fe:	2140      	movs	r1, #64	@ 0x40
 8008800:	68f8      	ldr	r0, [r7, #12]
 8008802:	f000 ff3b 	bl	800967c <UART_WaitOnFlagUntilTimeout>
 8008806:	4603      	mov	r3, r0
 8008808:	2b00      	cmp	r3, #0
 800880a:	d004      	beq.n	8008816 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	2220      	movs	r2, #32
 8008810:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008812:	2303      	movs	r3, #3
 8008814:	e005      	b.n	8008822 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2220      	movs	r2, #32
 800881a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800881c:	2300      	movs	r3, #0
 800881e:	e000      	b.n	8008822 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008820:	2302      	movs	r3, #2
  }
}
 8008822:	4618      	mov	r0, r3
 8008824:	3720      	adds	r7, #32
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
	...

0800882c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b0ba      	sub	sp, #232	@ 0xe8
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	69db      	ldr	r3, [r3, #28]
 800883a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008852:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008856:	f640 030f 	movw	r3, #2063	@ 0x80f
 800885a:	4013      	ands	r3, r2
 800885c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008860:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008864:	2b00      	cmp	r3, #0
 8008866:	d115      	bne.n	8008894 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800886c:	f003 0320 	and.w	r3, r3, #32
 8008870:	2b00      	cmp	r3, #0
 8008872:	d00f      	beq.n	8008894 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008878:	f003 0320 	and.w	r3, r3, #32
 800887c:	2b00      	cmp	r3, #0
 800887e:	d009      	beq.n	8008894 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008884:	2b00      	cmp	r3, #0
 8008886:	f000 82ca 	beq.w	8008e1e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	4798      	blx	r3
      }
      return;
 8008892:	e2c4      	b.n	8008e1e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008894:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008898:	2b00      	cmp	r3, #0
 800889a:	f000 8117 	beq.w	8008acc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800889e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088a2:	f003 0301 	and.w	r3, r3, #1
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d106      	bne.n	80088b8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80088aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80088ae:	4b85      	ldr	r3, [pc, #532]	@ (8008ac4 <HAL_UART_IRQHandler+0x298>)
 80088b0:	4013      	ands	r3, r2
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f000 810a 	beq.w	8008acc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088bc:	f003 0301 	and.w	r3, r3, #1
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d011      	beq.n	80088e8 <HAL_UART_IRQHandler+0xbc>
 80088c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d00b      	beq.n	80088e8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	2201      	movs	r2, #1
 80088d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088de:	f043 0201 	orr.w	r2, r3, #1
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088ec:	f003 0302 	and.w	r3, r3, #2
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d011      	beq.n	8008918 <HAL_UART_IRQHandler+0xec>
 80088f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00b      	beq.n	8008918 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2202      	movs	r2, #2
 8008906:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800890e:	f043 0204 	orr.w	r2, r3, #4
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800891c:	f003 0304 	and.w	r3, r3, #4
 8008920:	2b00      	cmp	r3, #0
 8008922:	d011      	beq.n	8008948 <HAL_UART_IRQHandler+0x11c>
 8008924:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008928:	f003 0301 	and.w	r3, r3, #1
 800892c:	2b00      	cmp	r3, #0
 800892e:	d00b      	beq.n	8008948 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	2204      	movs	r2, #4
 8008936:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800893e:	f043 0202 	orr.w	r2, r3, #2
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800894c:	f003 0308 	and.w	r3, r3, #8
 8008950:	2b00      	cmp	r3, #0
 8008952:	d017      	beq.n	8008984 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008958:	f003 0320 	and.w	r3, r3, #32
 800895c:	2b00      	cmp	r3, #0
 800895e:	d105      	bne.n	800896c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008964:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008968:	2b00      	cmp	r3, #0
 800896a:	d00b      	beq.n	8008984 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2208      	movs	r2, #8
 8008972:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800897a:	f043 0208 	orr.w	r2, r3, #8
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008988:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800898c:	2b00      	cmp	r3, #0
 800898e:	d012      	beq.n	80089b6 <HAL_UART_IRQHandler+0x18a>
 8008990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008994:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008998:	2b00      	cmp	r3, #0
 800899a:	d00c      	beq.n	80089b6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089ac:	f043 0220 	orr.w	r2, r3, #32
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f000 8230 	beq.w	8008e22 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80089c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089c6:	f003 0320 	and.w	r3, r3, #32
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d00d      	beq.n	80089ea <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80089ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089d2:	f003 0320 	and.w	r3, r3, #32
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d007      	beq.n	80089ea <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d003      	beq.n	80089ea <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089fe:	2b40      	cmp	r3, #64	@ 0x40
 8008a00:	d005      	beq.n	8008a0e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008a02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a06:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d04f      	beq.n	8008aae <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 fea1 	bl	8009756 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a1e:	2b40      	cmp	r3, #64	@ 0x40
 8008a20:	d141      	bne.n	8008aa6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	3308      	adds	r3, #8
 8008a28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008a38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	3308      	adds	r3, #8
 8008a4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a5e:	e841 2300 	strex	r3, r2, [r1]
 8008a62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d1d9      	bne.n	8008a22 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d013      	beq.n	8008a9e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a7a:	4a13      	ldr	r2, [pc, #76]	@ (8008ac8 <HAL_UART_IRQHandler+0x29c>)
 8008a7c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7fc fbe7 	bl	8005256 <HAL_DMA_Abort_IT>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d017      	beq.n	8008abe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008a98:	4610      	mov	r0, r2
 8008a9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a9c:	e00f      	b.n	8008abe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 f9d4 	bl	8008e4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aa4:	e00b      	b.n	8008abe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 f9d0 	bl	8008e4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aac:	e007      	b.n	8008abe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f9cc 	bl	8008e4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008abc:	e1b1      	b.n	8008e22 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008abe:	bf00      	nop
    return;
 8008ac0:	e1af      	b.n	8008e22 <HAL_UART_IRQHandler+0x5f6>
 8008ac2:	bf00      	nop
 8008ac4:	04000120 	.word	0x04000120
 8008ac8:	0800981f 	.word	0x0800981f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	f040 816a 	bne.w	8008daa <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ada:	f003 0310 	and.w	r3, r3, #16
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f000 8163 	beq.w	8008daa <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ae8:	f003 0310 	and.w	r3, r3, #16
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	f000 815c 	beq.w	8008daa <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	2210      	movs	r2, #16
 8008af8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b04:	2b40      	cmp	r3, #64	@ 0x40
 8008b06:	f040 80d4 	bne.w	8008cb2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b16:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	f000 80ad 	beq.w	8008c7a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008b26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	f080 80a5 	bcs.w	8008c7a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b36:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 0320 	and.w	r3, r3, #32
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f040 8086 	bne.w	8008c58 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b58:	e853 3f00 	ldrex	r3, [r3]
 8008b5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	461a      	mov	r2, r3
 8008b72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008b7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b86:	e841 2300 	strex	r3, r2, [r1]
 8008b8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1da      	bne.n	8008b4c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	3308      	adds	r3, #8
 8008b9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ba0:	e853 3f00 	ldrex	r3, [r3]
 8008ba4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008ba6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ba8:	f023 0301 	bic.w	r3, r3, #1
 8008bac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	3308      	adds	r3, #8
 8008bb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008bba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008bbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008bc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008bc6:	e841 2300 	strex	r3, r2, [r1]
 8008bca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1e1      	bne.n	8008b96 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	3308      	adds	r3, #8
 8008bd8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bdc:	e853 3f00 	ldrex	r3, [r3]
 8008be0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008be2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008be4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008be8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	3308      	adds	r3, #8
 8008bf2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008bf6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008bf8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008bfc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bfe:	e841 2300 	strex	r3, r2, [r1]
 8008c02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1e3      	bne.n	8008bd2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2220      	movs	r2, #32
 8008c0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c20:	e853 3f00 	ldrex	r3, [r3]
 8008c24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c28:	f023 0310 	bic.w	r3, r3, #16
 8008c2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	461a      	mov	r2, r3
 8008c36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c42:	e841 2300 	strex	r3, r2, [r1]
 8008c46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d1e4      	bne.n	8008c18 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c52:	4618      	mov	r0, r3
 8008c54:	f7fc fac1 	bl	80051da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2202      	movs	r2, #2
 8008c5c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	1ad3      	subs	r3, r2, r3
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	4619      	mov	r1, r3
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 f8f4 	bl	8008e60 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008c78:	e0d5      	b.n	8008e26 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008c80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c84:	429a      	cmp	r2, r3
 8008c86:	f040 80ce 	bne.w	8008e26 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f003 0320 	and.w	r3, r3, #32
 8008c96:	2b20      	cmp	r3, #32
 8008c98:	f040 80c5 	bne.w	8008e26 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2202      	movs	r2, #2
 8008ca0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008ca8:	4619      	mov	r1, r3
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f000 f8d8 	bl	8008e60 <HAL_UARTEx_RxEventCallback>
      return;
 8008cb0:	e0b9      	b.n	8008e26 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	1ad3      	subs	r3, r2, r3
 8008cc2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f000 80ab 	beq.w	8008e2a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8008cd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	f000 80a6 	beq.w	8008e2a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce6:	e853 3f00 	ldrex	r3, [r3]
 8008cea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cf2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008d00:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d02:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d08:	e841 2300 	strex	r3, r2, [r1]
 8008d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d1e4      	bne.n	8008cde <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	3308      	adds	r3, #8
 8008d1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d1e:	e853 3f00 	ldrex	r3, [r3]
 8008d22:	623b      	str	r3, [r7, #32]
   return(result);
 8008d24:	6a3b      	ldr	r3, [r7, #32]
 8008d26:	f023 0301 	bic.w	r3, r3, #1
 8008d2a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	3308      	adds	r3, #8
 8008d34:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d38:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d40:	e841 2300 	strex	r3, r2, [r1]
 8008d44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d1e3      	bne.n	8008d14 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2220      	movs	r2, #32
 8008d50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	e853 3f00 	ldrex	r3, [r3]
 8008d6c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f023 0310 	bic.w	r3, r3, #16
 8008d74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	461a      	mov	r2, r3
 8008d7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008d82:	61fb      	str	r3, [r7, #28]
 8008d84:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d86:	69b9      	ldr	r1, [r7, #24]
 8008d88:	69fa      	ldr	r2, [r7, #28]
 8008d8a:	e841 2300 	strex	r3, r2, [r1]
 8008d8e:	617b      	str	r3, [r7, #20]
   return(result);
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1e4      	bne.n	8008d60 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2202      	movs	r2, #2
 8008d9a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008da0:	4619      	mov	r1, r3
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 f85c 	bl	8008e60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008da8:	e03f      	b.n	8008e2a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d00e      	beq.n	8008dd4 <HAL_UART_IRQHandler+0x5a8>
 8008db6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d008      	beq.n	8008dd4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008dca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 fdcd 	bl	800996c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008dd2:	e02d      	b.n	8008e30 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008dd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d00e      	beq.n	8008dfe <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008de0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008de4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d008      	beq.n	8008dfe <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d01c      	beq.n	8008e2e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	4798      	blx	r3
    }
    return;
 8008dfc:	e017      	b.n	8008e2e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d012      	beq.n	8008e30 <HAL_UART_IRQHandler+0x604>
 8008e0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d00c      	beq.n	8008e30 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 fd17 	bl	800984a <UART_EndTransmit_IT>
    return;
 8008e1c:	e008      	b.n	8008e30 <HAL_UART_IRQHandler+0x604>
      return;
 8008e1e:	bf00      	nop
 8008e20:	e006      	b.n	8008e30 <HAL_UART_IRQHandler+0x604>
    return;
 8008e22:	bf00      	nop
 8008e24:	e004      	b.n	8008e30 <HAL_UART_IRQHandler+0x604>
      return;
 8008e26:	bf00      	nop
 8008e28:	e002      	b.n	8008e30 <HAL_UART_IRQHandler+0x604>
      return;
 8008e2a:	bf00      	nop
 8008e2c:	e000      	b.n	8008e30 <HAL_UART_IRQHandler+0x604>
    return;
 8008e2e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008e30:	37e8      	adds	r7, #232	@ 0xe8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop

08008e38 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b083      	sub	sp, #12
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008e40:	bf00      	nop
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b083      	sub	sp, #12
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008e54:	bf00      	nop
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	460b      	mov	r3, r1
 8008e6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e6c:	bf00      	nop
 8008e6e:	370c      	adds	r7, #12
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr

08008e78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e7c:	b08a      	sub	sp, #40	@ 0x28
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e82:	2300      	movs	r3, #0
 8008e84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	689a      	ldr	r2, [r3, #8]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	691b      	ldr	r3, [r3, #16]
 8008e90:	431a      	orrs	r2, r3
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	695b      	ldr	r3, [r3, #20]
 8008e96:	431a      	orrs	r2, r3
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681a      	ldr	r2, [r3, #0]
 8008ea6:	4ba4      	ldr	r3, [pc, #656]	@ (8009138 <UART_SetConfig+0x2c0>)
 8008ea8:	4013      	ands	r3, r2
 8008eaa:	68fa      	ldr	r2, [r7, #12]
 8008eac:	6812      	ldr	r2, [r2, #0]
 8008eae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008eb0:	430b      	orrs	r3, r1
 8008eb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	68da      	ldr	r2, [r3, #12]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	430a      	orrs	r2, r1
 8008ec8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	699b      	ldr	r3, [r3, #24]
 8008ece:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a99      	ldr	r2, [pc, #612]	@ (800913c <UART_SetConfig+0x2c4>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d004      	beq.n	8008ee4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	6a1b      	ldr	r3, [r3, #32]
 8008ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	689b      	ldr	r3, [r3, #8]
 8008eea:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ef4:	430a      	orrs	r2, r1
 8008ef6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a90      	ldr	r2, [pc, #576]	@ (8009140 <UART_SetConfig+0x2c8>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d126      	bne.n	8008f50 <UART_SetConfig+0xd8>
 8008f02:	4b90      	ldr	r3, [pc, #576]	@ (8009144 <UART_SetConfig+0x2cc>)
 8008f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f08:	f003 0303 	and.w	r3, r3, #3
 8008f0c:	2b03      	cmp	r3, #3
 8008f0e:	d81b      	bhi.n	8008f48 <UART_SetConfig+0xd0>
 8008f10:	a201      	add	r2, pc, #4	@ (adr r2, 8008f18 <UART_SetConfig+0xa0>)
 8008f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f16:	bf00      	nop
 8008f18:	08008f29 	.word	0x08008f29
 8008f1c:	08008f39 	.word	0x08008f39
 8008f20:	08008f31 	.word	0x08008f31
 8008f24:	08008f41 	.word	0x08008f41
 8008f28:	2301      	movs	r3, #1
 8008f2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f2e:	e116      	b.n	800915e <UART_SetConfig+0x2e6>
 8008f30:	2302      	movs	r3, #2
 8008f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f36:	e112      	b.n	800915e <UART_SetConfig+0x2e6>
 8008f38:	2304      	movs	r3, #4
 8008f3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f3e:	e10e      	b.n	800915e <UART_SetConfig+0x2e6>
 8008f40:	2308      	movs	r3, #8
 8008f42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f46:	e10a      	b.n	800915e <UART_SetConfig+0x2e6>
 8008f48:	2310      	movs	r3, #16
 8008f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f4e:	e106      	b.n	800915e <UART_SetConfig+0x2e6>
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a7c      	ldr	r2, [pc, #496]	@ (8009148 <UART_SetConfig+0x2d0>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d138      	bne.n	8008fcc <UART_SetConfig+0x154>
 8008f5a:	4b7a      	ldr	r3, [pc, #488]	@ (8009144 <UART_SetConfig+0x2cc>)
 8008f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f60:	f003 030c 	and.w	r3, r3, #12
 8008f64:	2b0c      	cmp	r3, #12
 8008f66:	d82d      	bhi.n	8008fc4 <UART_SetConfig+0x14c>
 8008f68:	a201      	add	r2, pc, #4	@ (adr r2, 8008f70 <UART_SetConfig+0xf8>)
 8008f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f6e:	bf00      	nop
 8008f70:	08008fa5 	.word	0x08008fa5
 8008f74:	08008fc5 	.word	0x08008fc5
 8008f78:	08008fc5 	.word	0x08008fc5
 8008f7c:	08008fc5 	.word	0x08008fc5
 8008f80:	08008fb5 	.word	0x08008fb5
 8008f84:	08008fc5 	.word	0x08008fc5
 8008f88:	08008fc5 	.word	0x08008fc5
 8008f8c:	08008fc5 	.word	0x08008fc5
 8008f90:	08008fad 	.word	0x08008fad
 8008f94:	08008fc5 	.word	0x08008fc5
 8008f98:	08008fc5 	.word	0x08008fc5
 8008f9c:	08008fc5 	.word	0x08008fc5
 8008fa0:	08008fbd 	.word	0x08008fbd
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008faa:	e0d8      	b.n	800915e <UART_SetConfig+0x2e6>
 8008fac:	2302      	movs	r3, #2
 8008fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fb2:	e0d4      	b.n	800915e <UART_SetConfig+0x2e6>
 8008fb4:	2304      	movs	r3, #4
 8008fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fba:	e0d0      	b.n	800915e <UART_SetConfig+0x2e6>
 8008fbc:	2308      	movs	r3, #8
 8008fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fc2:	e0cc      	b.n	800915e <UART_SetConfig+0x2e6>
 8008fc4:	2310      	movs	r3, #16
 8008fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fca:	e0c8      	b.n	800915e <UART_SetConfig+0x2e6>
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a5e      	ldr	r2, [pc, #376]	@ (800914c <UART_SetConfig+0x2d4>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d125      	bne.n	8009022 <UART_SetConfig+0x1aa>
 8008fd6:	4b5b      	ldr	r3, [pc, #364]	@ (8009144 <UART_SetConfig+0x2cc>)
 8008fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fdc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008fe0:	2b30      	cmp	r3, #48	@ 0x30
 8008fe2:	d016      	beq.n	8009012 <UART_SetConfig+0x19a>
 8008fe4:	2b30      	cmp	r3, #48	@ 0x30
 8008fe6:	d818      	bhi.n	800901a <UART_SetConfig+0x1a2>
 8008fe8:	2b20      	cmp	r3, #32
 8008fea:	d00a      	beq.n	8009002 <UART_SetConfig+0x18a>
 8008fec:	2b20      	cmp	r3, #32
 8008fee:	d814      	bhi.n	800901a <UART_SetConfig+0x1a2>
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d002      	beq.n	8008ffa <UART_SetConfig+0x182>
 8008ff4:	2b10      	cmp	r3, #16
 8008ff6:	d008      	beq.n	800900a <UART_SetConfig+0x192>
 8008ff8:	e00f      	b.n	800901a <UART_SetConfig+0x1a2>
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009000:	e0ad      	b.n	800915e <UART_SetConfig+0x2e6>
 8009002:	2302      	movs	r3, #2
 8009004:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009008:	e0a9      	b.n	800915e <UART_SetConfig+0x2e6>
 800900a:	2304      	movs	r3, #4
 800900c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009010:	e0a5      	b.n	800915e <UART_SetConfig+0x2e6>
 8009012:	2308      	movs	r3, #8
 8009014:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009018:	e0a1      	b.n	800915e <UART_SetConfig+0x2e6>
 800901a:	2310      	movs	r3, #16
 800901c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009020:	e09d      	b.n	800915e <UART_SetConfig+0x2e6>
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a4a      	ldr	r2, [pc, #296]	@ (8009150 <UART_SetConfig+0x2d8>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d125      	bne.n	8009078 <UART_SetConfig+0x200>
 800902c:	4b45      	ldr	r3, [pc, #276]	@ (8009144 <UART_SetConfig+0x2cc>)
 800902e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009032:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009036:	2bc0      	cmp	r3, #192	@ 0xc0
 8009038:	d016      	beq.n	8009068 <UART_SetConfig+0x1f0>
 800903a:	2bc0      	cmp	r3, #192	@ 0xc0
 800903c:	d818      	bhi.n	8009070 <UART_SetConfig+0x1f8>
 800903e:	2b80      	cmp	r3, #128	@ 0x80
 8009040:	d00a      	beq.n	8009058 <UART_SetConfig+0x1e0>
 8009042:	2b80      	cmp	r3, #128	@ 0x80
 8009044:	d814      	bhi.n	8009070 <UART_SetConfig+0x1f8>
 8009046:	2b00      	cmp	r3, #0
 8009048:	d002      	beq.n	8009050 <UART_SetConfig+0x1d8>
 800904a:	2b40      	cmp	r3, #64	@ 0x40
 800904c:	d008      	beq.n	8009060 <UART_SetConfig+0x1e8>
 800904e:	e00f      	b.n	8009070 <UART_SetConfig+0x1f8>
 8009050:	2300      	movs	r3, #0
 8009052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009056:	e082      	b.n	800915e <UART_SetConfig+0x2e6>
 8009058:	2302      	movs	r3, #2
 800905a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800905e:	e07e      	b.n	800915e <UART_SetConfig+0x2e6>
 8009060:	2304      	movs	r3, #4
 8009062:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009066:	e07a      	b.n	800915e <UART_SetConfig+0x2e6>
 8009068:	2308      	movs	r3, #8
 800906a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800906e:	e076      	b.n	800915e <UART_SetConfig+0x2e6>
 8009070:	2310      	movs	r3, #16
 8009072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009076:	e072      	b.n	800915e <UART_SetConfig+0x2e6>
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a35      	ldr	r2, [pc, #212]	@ (8009154 <UART_SetConfig+0x2dc>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d12a      	bne.n	80090d8 <UART_SetConfig+0x260>
 8009082:	4b30      	ldr	r3, [pc, #192]	@ (8009144 <UART_SetConfig+0x2cc>)
 8009084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009088:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800908c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009090:	d01a      	beq.n	80090c8 <UART_SetConfig+0x250>
 8009092:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009096:	d81b      	bhi.n	80090d0 <UART_SetConfig+0x258>
 8009098:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800909c:	d00c      	beq.n	80090b8 <UART_SetConfig+0x240>
 800909e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090a2:	d815      	bhi.n	80090d0 <UART_SetConfig+0x258>
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d003      	beq.n	80090b0 <UART_SetConfig+0x238>
 80090a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090ac:	d008      	beq.n	80090c0 <UART_SetConfig+0x248>
 80090ae:	e00f      	b.n	80090d0 <UART_SetConfig+0x258>
 80090b0:	2300      	movs	r3, #0
 80090b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090b6:	e052      	b.n	800915e <UART_SetConfig+0x2e6>
 80090b8:	2302      	movs	r3, #2
 80090ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090be:	e04e      	b.n	800915e <UART_SetConfig+0x2e6>
 80090c0:	2304      	movs	r3, #4
 80090c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090c6:	e04a      	b.n	800915e <UART_SetConfig+0x2e6>
 80090c8:	2308      	movs	r3, #8
 80090ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090ce:	e046      	b.n	800915e <UART_SetConfig+0x2e6>
 80090d0:	2310      	movs	r3, #16
 80090d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090d6:	e042      	b.n	800915e <UART_SetConfig+0x2e6>
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a17      	ldr	r2, [pc, #92]	@ (800913c <UART_SetConfig+0x2c4>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d13a      	bne.n	8009158 <UART_SetConfig+0x2e0>
 80090e2:	4b18      	ldr	r3, [pc, #96]	@ (8009144 <UART_SetConfig+0x2cc>)
 80090e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80090ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090f0:	d01a      	beq.n	8009128 <UART_SetConfig+0x2b0>
 80090f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090f6:	d81b      	bhi.n	8009130 <UART_SetConfig+0x2b8>
 80090f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090fc:	d00c      	beq.n	8009118 <UART_SetConfig+0x2a0>
 80090fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009102:	d815      	bhi.n	8009130 <UART_SetConfig+0x2b8>
 8009104:	2b00      	cmp	r3, #0
 8009106:	d003      	beq.n	8009110 <UART_SetConfig+0x298>
 8009108:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800910c:	d008      	beq.n	8009120 <UART_SetConfig+0x2a8>
 800910e:	e00f      	b.n	8009130 <UART_SetConfig+0x2b8>
 8009110:	2300      	movs	r3, #0
 8009112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009116:	e022      	b.n	800915e <UART_SetConfig+0x2e6>
 8009118:	2302      	movs	r3, #2
 800911a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800911e:	e01e      	b.n	800915e <UART_SetConfig+0x2e6>
 8009120:	2304      	movs	r3, #4
 8009122:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009126:	e01a      	b.n	800915e <UART_SetConfig+0x2e6>
 8009128:	2308      	movs	r3, #8
 800912a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800912e:	e016      	b.n	800915e <UART_SetConfig+0x2e6>
 8009130:	2310      	movs	r3, #16
 8009132:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009136:	e012      	b.n	800915e <UART_SetConfig+0x2e6>
 8009138:	efff69f3 	.word	0xefff69f3
 800913c:	40008000 	.word	0x40008000
 8009140:	40013800 	.word	0x40013800
 8009144:	40021000 	.word	0x40021000
 8009148:	40004400 	.word	0x40004400
 800914c:	40004800 	.word	0x40004800
 8009150:	40004c00 	.word	0x40004c00
 8009154:	40005000 	.word	0x40005000
 8009158:	2310      	movs	r3, #16
 800915a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	4a9f      	ldr	r2, [pc, #636]	@ (80093e0 <UART_SetConfig+0x568>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d17a      	bne.n	800925e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009168:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800916c:	2b08      	cmp	r3, #8
 800916e:	d824      	bhi.n	80091ba <UART_SetConfig+0x342>
 8009170:	a201      	add	r2, pc, #4	@ (adr r2, 8009178 <UART_SetConfig+0x300>)
 8009172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009176:	bf00      	nop
 8009178:	0800919d 	.word	0x0800919d
 800917c:	080091bb 	.word	0x080091bb
 8009180:	080091a5 	.word	0x080091a5
 8009184:	080091bb 	.word	0x080091bb
 8009188:	080091ab 	.word	0x080091ab
 800918c:	080091bb 	.word	0x080091bb
 8009190:	080091bb 	.word	0x080091bb
 8009194:	080091bb 	.word	0x080091bb
 8009198:	080091b3 	.word	0x080091b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800919c:	f7fe f9b8 	bl	8007510 <HAL_RCC_GetPCLK1Freq>
 80091a0:	61f8      	str	r0, [r7, #28]
        break;
 80091a2:	e010      	b.n	80091c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091a4:	4b8f      	ldr	r3, [pc, #572]	@ (80093e4 <UART_SetConfig+0x56c>)
 80091a6:	61fb      	str	r3, [r7, #28]
        break;
 80091a8:	e00d      	b.n	80091c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091aa:	f7fe f919 	bl	80073e0 <HAL_RCC_GetSysClockFreq>
 80091ae:	61f8      	str	r0, [r7, #28]
        break;
 80091b0:	e009      	b.n	80091c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091b6:	61fb      	str	r3, [r7, #28]
        break;
 80091b8:	e005      	b.n	80091c6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80091ba:	2300      	movs	r3, #0
 80091bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80091be:	2301      	movs	r3, #1
 80091c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80091c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80091c6:	69fb      	ldr	r3, [r7, #28]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	f000 80fb 	beq.w	80093c4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	685a      	ldr	r2, [r3, #4]
 80091d2:	4613      	mov	r3, r2
 80091d4:	005b      	lsls	r3, r3, #1
 80091d6:	4413      	add	r3, r2
 80091d8:	69fa      	ldr	r2, [r7, #28]
 80091da:	429a      	cmp	r2, r3
 80091dc:	d305      	bcc.n	80091ea <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	685b      	ldr	r3, [r3, #4]
 80091e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80091e4:	69fa      	ldr	r2, [r7, #28]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d903      	bls.n	80091f2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80091f0:	e0e8      	b.n	80093c4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80091f2:	69fb      	ldr	r3, [r7, #28]
 80091f4:	2200      	movs	r2, #0
 80091f6:	461c      	mov	r4, r3
 80091f8:	4615      	mov	r5, r2
 80091fa:	f04f 0200 	mov.w	r2, #0
 80091fe:	f04f 0300 	mov.w	r3, #0
 8009202:	022b      	lsls	r3, r5, #8
 8009204:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009208:	0222      	lsls	r2, r4, #8
 800920a:	68f9      	ldr	r1, [r7, #12]
 800920c:	6849      	ldr	r1, [r1, #4]
 800920e:	0849      	lsrs	r1, r1, #1
 8009210:	2000      	movs	r0, #0
 8009212:	4688      	mov	r8, r1
 8009214:	4681      	mov	r9, r0
 8009216:	eb12 0a08 	adds.w	sl, r2, r8
 800921a:	eb43 0b09 	adc.w	fp, r3, r9
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	2200      	movs	r2, #0
 8009224:	603b      	str	r3, [r7, #0]
 8009226:	607a      	str	r2, [r7, #4]
 8009228:	e9d7 2300 	ldrd	r2, r3, [r7]
 800922c:	4650      	mov	r0, sl
 800922e:	4659      	mov	r1, fp
 8009230:	f7f7 fd2a 	bl	8000c88 <__aeabi_uldivmod>
 8009234:	4602      	mov	r2, r0
 8009236:	460b      	mov	r3, r1
 8009238:	4613      	mov	r3, r2
 800923a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800923c:	69bb      	ldr	r3, [r7, #24]
 800923e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009242:	d308      	bcc.n	8009256 <UART_SetConfig+0x3de>
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800924a:	d204      	bcs.n	8009256 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	69ba      	ldr	r2, [r7, #24]
 8009252:	60da      	str	r2, [r3, #12]
 8009254:	e0b6      	b.n	80093c4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009256:	2301      	movs	r3, #1
 8009258:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800925c:	e0b2      	b.n	80093c4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	69db      	ldr	r3, [r3, #28]
 8009262:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009266:	d15e      	bne.n	8009326 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009268:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800926c:	2b08      	cmp	r3, #8
 800926e:	d828      	bhi.n	80092c2 <UART_SetConfig+0x44a>
 8009270:	a201      	add	r2, pc, #4	@ (adr r2, 8009278 <UART_SetConfig+0x400>)
 8009272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009276:	bf00      	nop
 8009278:	0800929d 	.word	0x0800929d
 800927c:	080092a5 	.word	0x080092a5
 8009280:	080092ad 	.word	0x080092ad
 8009284:	080092c3 	.word	0x080092c3
 8009288:	080092b3 	.word	0x080092b3
 800928c:	080092c3 	.word	0x080092c3
 8009290:	080092c3 	.word	0x080092c3
 8009294:	080092c3 	.word	0x080092c3
 8009298:	080092bb 	.word	0x080092bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800929c:	f7fe f938 	bl	8007510 <HAL_RCC_GetPCLK1Freq>
 80092a0:	61f8      	str	r0, [r7, #28]
        break;
 80092a2:	e014      	b.n	80092ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092a4:	f7fe f94a 	bl	800753c <HAL_RCC_GetPCLK2Freq>
 80092a8:	61f8      	str	r0, [r7, #28]
        break;
 80092aa:	e010      	b.n	80092ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092ac:	4b4d      	ldr	r3, [pc, #308]	@ (80093e4 <UART_SetConfig+0x56c>)
 80092ae:	61fb      	str	r3, [r7, #28]
        break;
 80092b0:	e00d      	b.n	80092ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092b2:	f7fe f895 	bl	80073e0 <HAL_RCC_GetSysClockFreq>
 80092b6:	61f8      	str	r0, [r7, #28]
        break;
 80092b8:	e009      	b.n	80092ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092be:	61fb      	str	r3, [r7, #28]
        break;
 80092c0:	e005      	b.n	80092ce <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80092c2:	2300      	movs	r3, #0
 80092c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80092cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80092ce:	69fb      	ldr	r3, [r7, #28]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d077      	beq.n	80093c4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80092d4:	69fb      	ldr	r3, [r7, #28]
 80092d6:	005a      	lsls	r2, r3, #1
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	085b      	lsrs	r3, r3, #1
 80092de:	441a      	add	r2, r3
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80092e8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092ea:	69bb      	ldr	r3, [r7, #24]
 80092ec:	2b0f      	cmp	r3, #15
 80092ee:	d916      	bls.n	800931e <UART_SetConfig+0x4a6>
 80092f0:	69bb      	ldr	r3, [r7, #24]
 80092f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092f6:	d212      	bcs.n	800931e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80092f8:	69bb      	ldr	r3, [r7, #24]
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	f023 030f 	bic.w	r3, r3, #15
 8009300:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009302:	69bb      	ldr	r3, [r7, #24]
 8009304:	085b      	lsrs	r3, r3, #1
 8009306:	b29b      	uxth	r3, r3
 8009308:	f003 0307 	and.w	r3, r3, #7
 800930c:	b29a      	uxth	r2, r3
 800930e:	8afb      	ldrh	r3, [r7, #22]
 8009310:	4313      	orrs	r3, r2
 8009312:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	8afa      	ldrh	r2, [r7, #22]
 800931a:	60da      	str	r2, [r3, #12]
 800931c:	e052      	b.n	80093c4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800931e:	2301      	movs	r3, #1
 8009320:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009324:	e04e      	b.n	80093c4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009326:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800932a:	2b08      	cmp	r3, #8
 800932c:	d827      	bhi.n	800937e <UART_SetConfig+0x506>
 800932e:	a201      	add	r2, pc, #4	@ (adr r2, 8009334 <UART_SetConfig+0x4bc>)
 8009330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009334:	08009359 	.word	0x08009359
 8009338:	08009361 	.word	0x08009361
 800933c:	08009369 	.word	0x08009369
 8009340:	0800937f 	.word	0x0800937f
 8009344:	0800936f 	.word	0x0800936f
 8009348:	0800937f 	.word	0x0800937f
 800934c:	0800937f 	.word	0x0800937f
 8009350:	0800937f 	.word	0x0800937f
 8009354:	08009377 	.word	0x08009377
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009358:	f7fe f8da 	bl	8007510 <HAL_RCC_GetPCLK1Freq>
 800935c:	61f8      	str	r0, [r7, #28]
        break;
 800935e:	e014      	b.n	800938a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009360:	f7fe f8ec 	bl	800753c <HAL_RCC_GetPCLK2Freq>
 8009364:	61f8      	str	r0, [r7, #28]
        break;
 8009366:	e010      	b.n	800938a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009368:	4b1e      	ldr	r3, [pc, #120]	@ (80093e4 <UART_SetConfig+0x56c>)
 800936a:	61fb      	str	r3, [r7, #28]
        break;
 800936c:	e00d      	b.n	800938a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800936e:	f7fe f837 	bl	80073e0 <HAL_RCC_GetSysClockFreq>
 8009372:	61f8      	str	r0, [r7, #28]
        break;
 8009374:	e009      	b.n	800938a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009376:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800937a:	61fb      	str	r3, [r7, #28]
        break;
 800937c:	e005      	b.n	800938a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800937e:	2300      	movs	r3, #0
 8009380:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009388:	bf00      	nop
    }

    if (pclk != 0U)
 800938a:	69fb      	ldr	r3, [r7, #28]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d019      	beq.n	80093c4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	085a      	lsrs	r2, r3, #1
 8009396:	69fb      	ldr	r3, [r7, #28]
 8009398:	441a      	add	r2, r3
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	fbb2 f3f3 	udiv	r3, r2, r3
 80093a2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	2b0f      	cmp	r3, #15
 80093a8:	d909      	bls.n	80093be <UART_SetConfig+0x546>
 80093aa:	69bb      	ldr	r3, [r7, #24]
 80093ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093b0:	d205      	bcs.n	80093be <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80093b2:	69bb      	ldr	r3, [r7, #24]
 80093b4:	b29a      	uxth	r2, r3
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	60da      	str	r2, [r3, #12]
 80093bc:	e002      	b.n	80093c4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2200      	movs	r2, #0
 80093c8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2200      	movs	r2, #0
 80093ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80093d0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3728      	adds	r7, #40	@ 0x28
 80093d8:	46bd      	mov	sp, r7
 80093da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80093de:	bf00      	nop
 80093e0:	40008000 	.word	0x40008000
 80093e4:	00f42400 	.word	0x00f42400

080093e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093f4:	f003 0308 	and.w	r3, r3, #8
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d00a      	beq.n	8009412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	430a      	orrs	r2, r1
 8009410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009416:	f003 0301 	and.w	r3, r3, #1
 800941a:	2b00      	cmp	r3, #0
 800941c:	d00a      	beq.n	8009434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	430a      	orrs	r2, r1
 8009432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009438:	f003 0302 	and.w	r3, r3, #2
 800943c:	2b00      	cmp	r3, #0
 800943e:	d00a      	beq.n	8009456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	430a      	orrs	r2, r1
 8009454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800945a:	f003 0304 	and.w	r3, r3, #4
 800945e:	2b00      	cmp	r3, #0
 8009460:	d00a      	beq.n	8009478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	430a      	orrs	r2, r1
 8009476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800947c:	f003 0310 	and.w	r3, r3, #16
 8009480:	2b00      	cmp	r3, #0
 8009482:	d00a      	beq.n	800949a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	430a      	orrs	r2, r1
 8009498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800949e:	f003 0320 	and.w	r3, r3, #32
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d00a      	beq.n	80094bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	430a      	orrs	r2, r1
 80094ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d01a      	beq.n	80094fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	430a      	orrs	r2, r1
 80094dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094e6:	d10a      	bne.n	80094fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	430a      	orrs	r2, r1
 80094fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009506:	2b00      	cmp	r3, #0
 8009508:	d00a      	beq.n	8009520 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	430a      	orrs	r2, r1
 800951e:	605a      	str	r2, [r3, #4]
  }
}
 8009520:	bf00      	nop
 8009522:	370c      	adds	r7, #12
 8009524:	46bd      	mov	sp, r7
 8009526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952a:	4770      	bx	lr

0800952c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b098      	sub	sp, #96	@ 0x60
 8009530:	af02      	add	r7, sp, #8
 8009532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800953c:	f7fa f94c 	bl	80037d8 <HAL_GetTick>
 8009540:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f003 0308 	and.w	r3, r3, #8
 800954c:	2b08      	cmp	r3, #8
 800954e:	d12e      	bne.n	80095ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009550:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009554:	9300      	str	r3, [sp, #0]
 8009556:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009558:	2200      	movs	r2, #0
 800955a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 f88c 	bl	800967c <UART_WaitOnFlagUntilTimeout>
 8009564:	4603      	mov	r3, r0
 8009566:	2b00      	cmp	r3, #0
 8009568:	d021      	beq.n	80095ae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009572:	e853 3f00 	ldrex	r3, [r3]
 8009576:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800957a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800957e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	461a      	mov	r2, r3
 8009586:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009588:	647b      	str	r3, [r7, #68]	@ 0x44
 800958a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800958c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800958e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009590:	e841 2300 	strex	r3, r2, [r1]
 8009594:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009598:	2b00      	cmp	r3, #0
 800959a:	d1e6      	bne.n	800956a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2220      	movs	r2, #32
 80095a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095aa:	2303      	movs	r3, #3
 80095ac:	e062      	b.n	8009674 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f003 0304 	and.w	r3, r3, #4
 80095b8:	2b04      	cmp	r3, #4
 80095ba:	d149      	bne.n	8009650 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80095c0:	9300      	str	r3, [sp, #0]
 80095c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095c4:	2200      	movs	r2, #0
 80095c6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 f856 	bl	800967c <UART_WaitOnFlagUntilTimeout>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d03c      	beq.n	8009650 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095de:	e853 3f00 	ldrex	r3, [r3]
 80095e2:	623b      	str	r3, [r7, #32]
   return(result);
 80095e4:	6a3b      	ldr	r3, [r7, #32]
 80095e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	461a      	mov	r2, r3
 80095f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80095f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095fc:	e841 2300 	strex	r3, r2, [r1]
 8009600:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009604:	2b00      	cmp	r3, #0
 8009606:	d1e6      	bne.n	80095d6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	3308      	adds	r3, #8
 800960e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	e853 3f00 	ldrex	r3, [r3]
 8009616:	60fb      	str	r3, [r7, #12]
   return(result);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f023 0301 	bic.w	r3, r3, #1
 800961e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	3308      	adds	r3, #8
 8009626:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009628:	61fa      	str	r2, [r7, #28]
 800962a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800962c:	69b9      	ldr	r1, [r7, #24]
 800962e:	69fa      	ldr	r2, [r7, #28]
 8009630:	e841 2300 	strex	r3, r2, [r1]
 8009634:	617b      	str	r3, [r7, #20]
   return(result);
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d1e5      	bne.n	8009608 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2220      	movs	r2, #32
 8009640:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2200      	movs	r2, #0
 8009648:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800964c:	2303      	movs	r3, #3
 800964e:	e011      	b.n	8009674 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2220      	movs	r2, #32
 8009654:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2220      	movs	r2, #32
 800965a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2200      	movs	r2, #0
 8009668:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2200      	movs	r2, #0
 800966e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3758      	adds	r7, #88	@ 0x58
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	603b      	str	r3, [r7, #0]
 8009688:	4613      	mov	r3, r2
 800968a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800968c:	e04f      	b.n	800972e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800968e:	69bb      	ldr	r3, [r7, #24]
 8009690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009694:	d04b      	beq.n	800972e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009696:	f7fa f89f 	bl	80037d8 <HAL_GetTick>
 800969a:	4602      	mov	r2, r0
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	1ad3      	subs	r3, r2, r3
 80096a0:	69ba      	ldr	r2, [r7, #24]
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d302      	bcc.n	80096ac <UART_WaitOnFlagUntilTimeout+0x30>
 80096a6:	69bb      	ldr	r3, [r7, #24]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d101      	bne.n	80096b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80096ac:	2303      	movs	r3, #3
 80096ae:	e04e      	b.n	800974e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f003 0304 	and.w	r3, r3, #4
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d037      	beq.n	800972e <UART_WaitOnFlagUntilTimeout+0xb2>
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	2b80      	cmp	r3, #128	@ 0x80
 80096c2:	d034      	beq.n	800972e <UART_WaitOnFlagUntilTimeout+0xb2>
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	2b40      	cmp	r3, #64	@ 0x40
 80096c8:	d031      	beq.n	800972e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	69db      	ldr	r3, [r3, #28]
 80096d0:	f003 0308 	and.w	r3, r3, #8
 80096d4:	2b08      	cmp	r3, #8
 80096d6:	d110      	bne.n	80096fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	2208      	movs	r2, #8
 80096de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80096e0:	68f8      	ldr	r0, [r7, #12]
 80096e2:	f000 f838 	bl	8009756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2208      	movs	r2, #8
 80096ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2200      	movs	r2, #0
 80096f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	e029      	b.n	800974e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	69db      	ldr	r3, [r3, #28]
 8009700:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009704:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009708:	d111      	bne.n	800972e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009712:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009714:	68f8      	ldr	r0, [r7, #12]
 8009716:	f000 f81e 	bl	8009756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2220      	movs	r2, #32
 800971e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2200      	movs	r2, #0
 8009726:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800972a:	2303      	movs	r3, #3
 800972c:	e00f      	b.n	800974e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	69da      	ldr	r2, [r3, #28]
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	4013      	ands	r3, r2
 8009738:	68ba      	ldr	r2, [r7, #8]
 800973a:	429a      	cmp	r2, r3
 800973c:	bf0c      	ite	eq
 800973e:	2301      	moveq	r3, #1
 8009740:	2300      	movne	r3, #0
 8009742:	b2db      	uxtb	r3, r3
 8009744:	461a      	mov	r2, r3
 8009746:	79fb      	ldrb	r3, [r7, #7]
 8009748:	429a      	cmp	r2, r3
 800974a:	d0a0      	beq.n	800968e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800974c:	2300      	movs	r3, #0
}
 800974e:	4618      	mov	r0, r3
 8009750:	3710      	adds	r7, #16
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}

08009756 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009756:	b480      	push	{r7}
 8009758:	b095      	sub	sp, #84	@ 0x54
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009766:	e853 3f00 	ldrex	r3, [r3]
 800976a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800976c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800976e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	461a      	mov	r2, r3
 800977a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800977c:	643b      	str	r3, [r7, #64]	@ 0x40
 800977e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009780:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009784:	e841 2300 	strex	r3, r2, [r1]
 8009788:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800978a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800978c:	2b00      	cmp	r3, #0
 800978e:	d1e6      	bne.n	800975e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	3308      	adds	r3, #8
 8009796:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009798:	6a3b      	ldr	r3, [r7, #32]
 800979a:	e853 3f00 	ldrex	r3, [r3]
 800979e:	61fb      	str	r3, [r7, #28]
   return(result);
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	f023 0301 	bic.w	r3, r3, #1
 80097a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	3308      	adds	r3, #8
 80097ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097b8:	e841 2300 	strex	r3, r2, [r1]
 80097bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d1e5      	bne.n	8009790 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d118      	bne.n	80097fe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	e853 3f00 	ldrex	r3, [r3]
 80097d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	f023 0310 	bic.w	r3, r3, #16
 80097e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	461a      	mov	r2, r3
 80097e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097ea:	61bb      	str	r3, [r7, #24]
 80097ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ee:	6979      	ldr	r1, [r7, #20]
 80097f0:	69ba      	ldr	r2, [r7, #24]
 80097f2:	e841 2300 	strex	r3, r2, [r1]
 80097f6:	613b      	str	r3, [r7, #16]
   return(result);
 80097f8:	693b      	ldr	r3, [r7, #16]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d1e6      	bne.n	80097cc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2220      	movs	r2, #32
 8009802:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2200      	movs	r2, #0
 800980a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2200      	movs	r2, #0
 8009810:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009812:	bf00      	nop
 8009814:	3754      	adds	r7, #84	@ 0x54
 8009816:	46bd      	mov	sp, r7
 8009818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981c:	4770      	bx	lr

0800981e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b084      	sub	sp, #16
 8009822:	af00      	add	r7, sp, #0
 8009824:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800982a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2200      	movs	r2, #0
 8009830:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2200      	movs	r2, #0
 8009838:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800983c:	68f8      	ldr	r0, [r7, #12]
 800983e:	f7ff fb05 	bl	8008e4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009842:	bf00      	nop
 8009844:	3710      	adds	r7, #16
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}

0800984a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800984a:	b580      	push	{r7, lr}
 800984c:	b088      	sub	sp, #32
 800984e:	af00      	add	r7, sp, #0
 8009850:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	e853 3f00 	ldrex	r3, [r3]
 800985e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009866:	61fb      	str	r3, [r7, #28]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	461a      	mov	r2, r3
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	61bb      	str	r3, [r7, #24]
 8009872:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009874:	6979      	ldr	r1, [r7, #20]
 8009876:	69ba      	ldr	r2, [r7, #24]
 8009878:	e841 2300 	strex	r3, r2, [r1]
 800987c:	613b      	str	r3, [r7, #16]
   return(result);
 800987e:	693b      	ldr	r3, [r7, #16]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d1e6      	bne.n	8009852 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2220      	movs	r2, #32
 8009888:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2200      	movs	r2, #0
 800988e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f7ff fad1 	bl	8008e38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009896:	bf00      	nop
 8009898:	3720      	adds	r7, #32
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}

0800989e <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800989e:	b580      	push	{r7, lr}
 80098a0:	b086      	sub	sp, #24
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	60f8      	str	r0, [r7, #12]
 80098a6:	60b9      	str	r1, [r7, #8]
 80098a8:	607a      	str	r2, [r7, #4]
 80098aa:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d101      	bne.n	80098b6 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e056      	b.n	8009964 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d106      	bne.n	80098cc <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f7f9 fd24 	bl	8003314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	2224      	movs	r2, #36	@ 0x24
 80098d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f022 0201 	bic.w	r2, r2, #1
 80098e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d002      	beq.n	80098f0 <HAL_RS485Ex_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 80098ea:	68f8      	ldr	r0, [r7, #12]
 80098ec:	f7ff fd7c 	bl	80093e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f7ff fac1 	bl	8008e78 <UART_SetConfig>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d101      	bne.n	8009900 <HAL_RS485Ex_Init+0x62>
  {
    return HAL_ERROR;
 80098fc:	2301      	movs	r3, #1
 80098fe:	e031      	b.n	8009964 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	689a      	ldr	r2, [r3, #8]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800990e:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	68ba      	ldr	r2, [r7, #8]
 8009920:	430a      	orrs	r2, r1
 8009922:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	055b      	lsls	r3, r3, #21
 8009928:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	041b      	lsls	r3, r3, #16
 800992e:	697a      	ldr	r2, [r7, #20]
 8009930:	4313      	orrs	r3, r2
 8009932:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 800993e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8009942:	68fa      	ldr	r2, [r7, #12]
 8009944:	6812      	ldr	r2, [r2, #0]
 8009946:	6979      	ldr	r1, [r7, #20]
 8009948:	430b      	orrs	r3, r1
 800994a:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f042 0201 	orr.w	r2, r2, #1
 800995a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800995c:	68f8      	ldr	r0, [r7, #12]
 800995e:	f7ff fde5 	bl	800952c <UART_CheckIdleState>
 8009962:	4603      	mov	r3, r0
}
 8009964:	4618      	mov	r0, r3
 8009966:	3718      	adds	r7, #24
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}

0800996c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800996c:	b480      	push	{r7}
 800996e:	b083      	sub	sp, #12
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009974:	bf00      	nop
 8009976:	370c      	adds	r7, #12
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr

08009980 <__cvt>:
 8009980:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009984:	ec57 6b10 	vmov	r6, r7, d0
 8009988:	2f00      	cmp	r7, #0
 800998a:	460c      	mov	r4, r1
 800998c:	4619      	mov	r1, r3
 800998e:	463b      	mov	r3, r7
 8009990:	bfbb      	ittet	lt
 8009992:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009996:	461f      	movlt	r7, r3
 8009998:	2300      	movge	r3, #0
 800999a:	232d      	movlt	r3, #45	@ 0x2d
 800999c:	700b      	strb	r3, [r1, #0]
 800999e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80099a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80099a4:	4691      	mov	r9, r2
 80099a6:	f023 0820 	bic.w	r8, r3, #32
 80099aa:	bfbc      	itt	lt
 80099ac:	4632      	movlt	r2, r6
 80099ae:	4616      	movlt	r6, r2
 80099b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80099b4:	d005      	beq.n	80099c2 <__cvt+0x42>
 80099b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80099ba:	d100      	bne.n	80099be <__cvt+0x3e>
 80099bc:	3401      	adds	r4, #1
 80099be:	2102      	movs	r1, #2
 80099c0:	e000      	b.n	80099c4 <__cvt+0x44>
 80099c2:	2103      	movs	r1, #3
 80099c4:	ab03      	add	r3, sp, #12
 80099c6:	9301      	str	r3, [sp, #4]
 80099c8:	ab02      	add	r3, sp, #8
 80099ca:	9300      	str	r3, [sp, #0]
 80099cc:	ec47 6b10 	vmov	d0, r6, r7
 80099d0:	4653      	mov	r3, sl
 80099d2:	4622      	mov	r2, r4
 80099d4:	f001 f8f0 	bl	800abb8 <_dtoa_r>
 80099d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80099dc:	4605      	mov	r5, r0
 80099de:	d119      	bne.n	8009a14 <__cvt+0x94>
 80099e0:	f019 0f01 	tst.w	r9, #1
 80099e4:	d00e      	beq.n	8009a04 <__cvt+0x84>
 80099e6:	eb00 0904 	add.w	r9, r0, r4
 80099ea:	2200      	movs	r2, #0
 80099ec:	2300      	movs	r3, #0
 80099ee:	4630      	mov	r0, r6
 80099f0:	4639      	mov	r1, r7
 80099f2:	f7f7 f869 	bl	8000ac8 <__aeabi_dcmpeq>
 80099f6:	b108      	cbz	r0, 80099fc <__cvt+0x7c>
 80099f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80099fc:	2230      	movs	r2, #48	@ 0x30
 80099fe:	9b03      	ldr	r3, [sp, #12]
 8009a00:	454b      	cmp	r3, r9
 8009a02:	d31e      	bcc.n	8009a42 <__cvt+0xc2>
 8009a04:	9b03      	ldr	r3, [sp, #12]
 8009a06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a08:	1b5b      	subs	r3, r3, r5
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	6013      	str	r3, [r2, #0]
 8009a0e:	b004      	add	sp, #16
 8009a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a18:	eb00 0904 	add.w	r9, r0, r4
 8009a1c:	d1e5      	bne.n	80099ea <__cvt+0x6a>
 8009a1e:	7803      	ldrb	r3, [r0, #0]
 8009a20:	2b30      	cmp	r3, #48	@ 0x30
 8009a22:	d10a      	bne.n	8009a3a <__cvt+0xba>
 8009a24:	2200      	movs	r2, #0
 8009a26:	2300      	movs	r3, #0
 8009a28:	4630      	mov	r0, r6
 8009a2a:	4639      	mov	r1, r7
 8009a2c:	f7f7 f84c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a30:	b918      	cbnz	r0, 8009a3a <__cvt+0xba>
 8009a32:	f1c4 0401 	rsb	r4, r4, #1
 8009a36:	f8ca 4000 	str.w	r4, [sl]
 8009a3a:	f8da 3000 	ldr.w	r3, [sl]
 8009a3e:	4499      	add	r9, r3
 8009a40:	e7d3      	b.n	80099ea <__cvt+0x6a>
 8009a42:	1c59      	adds	r1, r3, #1
 8009a44:	9103      	str	r1, [sp, #12]
 8009a46:	701a      	strb	r2, [r3, #0]
 8009a48:	e7d9      	b.n	80099fe <__cvt+0x7e>

08009a4a <__exponent>:
 8009a4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a4c:	2900      	cmp	r1, #0
 8009a4e:	bfba      	itte	lt
 8009a50:	4249      	neglt	r1, r1
 8009a52:	232d      	movlt	r3, #45	@ 0x2d
 8009a54:	232b      	movge	r3, #43	@ 0x2b
 8009a56:	2909      	cmp	r1, #9
 8009a58:	7002      	strb	r2, [r0, #0]
 8009a5a:	7043      	strb	r3, [r0, #1]
 8009a5c:	dd29      	ble.n	8009ab2 <__exponent+0x68>
 8009a5e:	f10d 0307 	add.w	r3, sp, #7
 8009a62:	461d      	mov	r5, r3
 8009a64:	270a      	movs	r7, #10
 8009a66:	461a      	mov	r2, r3
 8009a68:	fbb1 f6f7 	udiv	r6, r1, r7
 8009a6c:	fb07 1416 	mls	r4, r7, r6, r1
 8009a70:	3430      	adds	r4, #48	@ 0x30
 8009a72:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009a76:	460c      	mov	r4, r1
 8009a78:	2c63      	cmp	r4, #99	@ 0x63
 8009a7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009a7e:	4631      	mov	r1, r6
 8009a80:	dcf1      	bgt.n	8009a66 <__exponent+0x1c>
 8009a82:	3130      	adds	r1, #48	@ 0x30
 8009a84:	1e94      	subs	r4, r2, #2
 8009a86:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009a8a:	1c41      	adds	r1, r0, #1
 8009a8c:	4623      	mov	r3, r4
 8009a8e:	42ab      	cmp	r3, r5
 8009a90:	d30a      	bcc.n	8009aa8 <__exponent+0x5e>
 8009a92:	f10d 0309 	add.w	r3, sp, #9
 8009a96:	1a9b      	subs	r3, r3, r2
 8009a98:	42ac      	cmp	r4, r5
 8009a9a:	bf88      	it	hi
 8009a9c:	2300      	movhi	r3, #0
 8009a9e:	3302      	adds	r3, #2
 8009aa0:	4403      	add	r3, r0
 8009aa2:	1a18      	subs	r0, r3, r0
 8009aa4:	b003      	add	sp, #12
 8009aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009aa8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009aac:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009ab0:	e7ed      	b.n	8009a8e <__exponent+0x44>
 8009ab2:	2330      	movs	r3, #48	@ 0x30
 8009ab4:	3130      	adds	r1, #48	@ 0x30
 8009ab6:	7083      	strb	r3, [r0, #2]
 8009ab8:	70c1      	strb	r1, [r0, #3]
 8009aba:	1d03      	adds	r3, r0, #4
 8009abc:	e7f1      	b.n	8009aa2 <__exponent+0x58>
	...

08009ac0 <_printf_float>:
 8009ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ac4:	b08d      	sub	sp, #52	@ 0x34
 8009ac6:	460c      	mov	r4, r1
 8009ac8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009acc:	4616      	mov	r6, r2
 8009ace:	461f      	mov	r7, r3
 8009ad0:	4605      	mov	r5, r0
 8009ad2:	f000 ff5b 	bl	800a98c <_localeconv_r>
 8009ad6:	6803      	ldr	r3, [r0, #0]
 8009ad8:	9304      	str	r3, [sp, #16]
 8009ada:	4618      	mov	r0, r3
 8009adc:	f7f6 fbc8 	bl	8000270 <strlen>
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ae4:	f8d8 3000 	ldr.w	r3, [r8]
 8009ae8:	9005      	str	r0, [sp, #20]
 8009aea:	3307      	adds	r3, #7
 8009aec:	f023 0307 	bic.w	r3, r3, #7
 8009af0:	f103 0208 	add.w	r2, r3, #8
 8009af4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009af8:	f8d4 b000 	ldr.w	fp, [r4]
 8009afc:	f8c8 2000 	str.w	r2, [r8]
 8009b00:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b04:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009b08:	9307      	str	r3, [sp, #28]
 8009b0a:	f8cd 8018 	str.w	r8, [sp, #24]
 8009b0e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009b12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b16:	4b9c      	ldr	r3, [pc, #624]	@ (8009d88 <_printf_float+0x2c8>)
 8009b18:	f04f 32ff 	mov.w	r2, #4294967295
 8009b1c:	f7f7 f806 	bl	8000b2c <__aeabi_dcmpun>
 8009b20:	bb70      	cbnz	r0, 8009b80 <_printf_float+0xc0>
 8009b22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b26:	4b98      	ldr	r3, [pc, #608]	@ (8009d88 <_printf_float+0x2c8>)
 8009b28:	f04f 32ff 	mov.w	r2, #4294967295
 8009b2c:	f7f6 ffe0 	bl	8000af0 <__aeabi_dcmple>
 8009b30:	bb30      	cbnz	r0, 8009b80 <_printf_float+0xc0>
 8009b32:	2200      	movs	r2, #0
 8009b34:	2300      	movs	r3, #0
 8009b36:	4640      	mov	r0, r8
 8009b38:	4649      	mov	r1, r9
 8009b3a:	f7f6 ffcf 	bl	8000adc <__aeabi_dcmplt>
 8009b3e:	b110      	cbz	r0, 8009b46 <_printf_float+0x86>
 8009b40:	232d      	movs	r3, #45	@ 0x2d
 8009b42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b46:	4a91      	ldr	r2, [pc, #580]	@ (8009d8c <_printf_float+0x2cc>)
 8009b48:	4b91      	ldr	r3, [pc, #580]	@ (8009d90 <_printf_float+0x2d0>)
 8009b4a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009b4e:	bf8c      	ite	hi
 8009b50:	4690      	movhi	r8, r2
 8009b52:	4698      	movls	r8, r3
 8009b54:	2303      	movs	r3, #3
 8009b56:	6123      	str	r3, [r4, #16]
 8009b58:	f02b 0304 	bic.w	r3, fp, #4
 8009b5c:	6023      	str	r3, [r4, #0]
 8009b5e:	f04f 0900 	mov.w	r9, #0
 8009b62:	9700      	str	r7, [sp, #0]
 8009b64:	4633      	mov	r3, r6
 8009b66:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009b68:	4621      	mov	r1, r4
 8009b6a:	4628      	mov	r0, r5
 8009b6c:	f000 f9d2 	bl	8009f14 <_printf_common>
 8009b70:	3001      	adds	r0, #1
 8009b72:	f040 808d 	bne.w	8009c90 <_printf_float+0x1d0>
 8009b76:	f04f 30ff 	mov.w	r0, #4294967295
 8009b7a:	b00d      	add	sp, #52	@ 0x34
 8009b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b80:	4642      	mov	r2, r8
 8009b82:	464b      	mov	r3, r9
 8009b84:	4640      	mov	r0, r8
 8009b86:	4649      	mov	r1, r9
 8009b88:	f7f6 ffd0 	bl	8000b2c <__aeabi_dcmpun>
 8009b8c:	b140      	cbz	r0, 8009ba0 <_printf_float+0xe0>
 8009b8e:	464b      	mov	r3, r9
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	bfbc      	itt	lt
 8009b94:	232d      	movlt	r3, #45	@ 0x2d
 8009b96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009b9a:	4a7e      	ldr	r2, [pc, #504]	@ (8009d94 <_printf_float+0x2d4>)
 8009b9c:	4b7e      	ldr	r3, [pc, #504]	@ (8009d98 <_printf_float+0x2d8>)
 8009b9e:	e7d4      	b.n	8009b4a <_printf_float+0x8a>
 8009ba0:	6863      	ldr	r3, [r4, #4]
 8009ba2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009ba6:	9206      	str	r2, [sp, #24]
 8009ba8:	1c5a      	adds	r2, r3, #1
 8009baa:	d13b      	bne.n	8009c24 <_printf_float+0x164>
 8009bac:	2306      	movs	r3, #6
 8009bae:	6063      	str	r3, [r4, #4]
 8009bb0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	6022      	str	r2, [r4, #0]
 8009bb8:	9303      	str	r3, [sp, #12]
 8009bba:	ab0a      	add	r3, sp, #40	@ 0x28
 8009bbc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009bc0:	ab09      	add	r3, sp, #36	@ 0x24
 8009bc2:	9300      	str	r3, [sp, #0]
 8009bc4:	6861      	ldr	r1, [r4, #4]
 8009bc6:	ec49 8b10 	vmov	d0, r8, r9
 8009bca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009bce:	4628      	mov	r0, r5
 8009bd0:	f7ff fed6 	bl	8009980 <__cvt>
 8009bd4:	9b06      	ldr	r3, [sp, #24]
 8009bd6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009bd8:	2b47      	cmp	r3, #71	@ 0x47
 8009bda:	4680      	mov	r8, r0
 8009bdc:	d129      	bne.n	8009c32 <_printf_float+0x172>
 8009bde:	1cc8      	adds	r0, r1, #3
 8009be0:	db02      	blt.n	8009be8 <_printf_float+0x128>
 8009be2:	6863      	ldr	r3, [r4, #4]
 8009be4:	4299      	cmp	r1, r3
 8009be6:	dd41      	ble.n	8009c6c <_printf_float+0x1ac>
 8009be8:	f1aa 0a02 	sub.w	sl, sl, #2
 8009bec:	fa5f fa8a 	uxtb.w	sl, sl
 8009bf0:	3901      	subs	r1, #1
 8009bf2:	4652      	mov	r2, sl
 8009bf4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009bf8:	9109      	str	r1, [sp, #36]	@ 0x24
 8009bfa:	f7ff ff26 	bl	8009a4a <__exponent>
 8009bfe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c00:	1813      	adds	r3, r2, r0
 8009c02:	2a01      	cmp	r2, #1
 8009c04:	4681      	mov	r9, r0
 8009c06:	6123      	str	r3, [r4, #16]
 8009c08:	dc02      	bgt.n	8009c10 <_printf_float+0x150>
 8009c0a:	6822      	ldr	r2, [r4, #0]
 8009c0c:	07d2      	lsls	r2, r2, #31
 8009c0e:	d501      	bpl.n	8009c14 <_printf_float+0x154>
 8009c10:	3301      	adds	r3, #1
 8009c12:	6123      	str	r3, [r4, #16]
 8009c14:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d0a2      	beq.n	8009b62 <_printf_float+0xa2>
 8009c1c:	232d      	movs	r3, #45	@ 0x2d
 8009c1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c22:	e79e      	b.n	8009b62 <_printf_float+0xa2>
 8009c24:	9a06      	ldr	r2, [sp, #24]
 8009c26:	2a47      	cmp	r2, #71	@ 0x47
 8009c28:	d1c2      	bne.n	8009bb0 <_printf_float+0xf0>
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d1c0      	bne.n	8009bb0 <_printf_float+0xf0>
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e7bd      	b.n	8009bae <_printf_float+0xee>
 8009c32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009c36:	d9db      	bls.n	8009bf0 <_printf_float+0x130>
 8009c38:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009c3c:	d118      	bne.n	8009c70 <_printf_float+0x1b0>
 8009c3e:	2900      	cmp	r1, #0
 8009c40:	6863      	ldr	r3, [r4, #4]
 8009c42:	dd0b      	ble.n	8009c5c <_printf_float+0x19c>
 8009c44:	6121      	str	r1, [r4, #16]
 8009c46:	b913      	cbnz	r3, 8009c4e <_printf_float+0x18e>
 8009c48:	6822      	ldr	r2, [r4, #0]
 8009c4a:	07d0      	lsls	r0, r2, #31
 8009c4c:	d502      	bpl.n	8009c54 <_printf_float+0x194>
 8009c4e:	3301      	adds	r3, #1
 8009c50:	440b      	add	r3, r1
 8009c52:	6123      	str	r3, [r4, #16]
 8009c54:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009c56:	f04f 0900 	mov.w	r9, #0
 8009c5a:	e7db      	b.n	8009c14 <_printf_float+0x154>
 8009c5c:	b913      	cbnz	r3, 8009c64 <_printf_float+0x1a4>
 8009c5e:	6822      	ldr	r2, [r4, #0]
 8009c60:	07d2      	lsls	r2, r2, #31
 8009c62:	d501      	bpl.n	8009c68 <_printf_float+0x1a8>
 8009c64:	3302      	adds	r3, #2
 8009c66:	e7f4      	b.n	8009c52 <_printf_float+0x192>
 8009c68:	2301      	movs	r3, #1
 8009c6a:	e7f2      	b.n	8009c52 <_printf_float+0x192>
 8009c6c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009c70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c72:	4299      	cmp	r1, r3
 8009c74:	db05      	blt.n	8009c82 <_printf_float+0x1c2>
 8009c76:	6823      	ldr	r3, [r4, #0]
 8009c78:	6121      	str	r1, [r4, #16]
 8009c7a:	07d8      	lsls	r0, r3, #31
 8009c7c:	d5ea      	bpl.n	8009c54 <_printf_float+0x194>
 8009c7e:	1c4b      	adds	r3, r1, #1
 8009c80:	e7e7      	b.n	8009c52 <_printf_float+0x192>
 8009c82:	2900      	cmp	r1, #0
 8009c84:	bfd4      	ite	le
 8009c86:	f1c1 0202 	rsble	r2, r1, #2
 8009c8a:	2201      	movgt	r2, #1
 8009c8c:	4413      	add	r3, r2
 8009c8e:	e7e0      	b.n	8009c52 <_printf_float+0x192>
 8009c90:	6823      	ldr	r3, [r4, #0]
 8009c92:	055a      	lsls	r2, r3, #21
 8009c94:	d407      	bmi.n	8009ca6 <_printf_float+0x1e6>
 8009c96:	6923      	ldr	r3, [r4, #16]
 8009c98:	4642      	mov	r2, r8
 8009c9a:	4631      	mov	r1, r6
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	47b8      	blx	r7
 8009ca0:	3001      	adds	r0, #1
 8009ca2:	d12b      	bne.n	8009cfc <_printf_float+0x23c>
 8009ca4:	e767      	b.n	8009b76 <_printf_float+0xb6>
 8009ca6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009caa:	f240 80dd 	bls.w	8009e68 <_printf_float+0x3a8>
 8009cae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	f7f6 ff07 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cba:	2800      	cmp	r0, #0
 8009cbc:	d033      	beq.n	8009d26 <_printf_float+0x266>
 8009cbe:	4a37      	ldr	r2, [pc, #220]	@ (8009d9c <_printf_float+0x2dc>)
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	4631      	mov	r1, r6
 8009cc4:	4628      	mov	r0, r5
 8009cc6:	47b8      	blx	r7
 8009cc8:	3001      	adds	r0, #1
 8009cca:	f43f af54 	beq.w	8009b76 <_printf_float+0xb6>
 8009cce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009cd2:	4543      	cmp	r3, r8
 8009cd4:	db02      	blt.n	8009cdc <_printf_float+0x21c>
 8009cd6:	6823      	ldr	r3, [r4, #0]
 8009cd8:	07d8      	lsls	r0, r3, #31
 8009cda:	d50f      	bpl.n	8009cfc <_printf_float+0x23c>
 8009cdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ce0:	4631      	mov	r1, r6
 8009ce2:	4628      	mov	r0, r5
 8009ce4:	47b8      	blx	r7
 8009ce6:	3001      	adds	r0, #1
 8009ce8:	f43f af45 	beq.w	8009b76 <_printf_float+0xb6>
 8009cec:	f04f 0900 	mov.w	r9, #0
 8009cf0:	f108 38ff 	add.w	r8, r8, #4294967295
 8009cf4:	f104 0a1a 	add.w	sl, r4, #26
 8009cf8:	45c8      	cmp	r8, r9
 8009cfa:	dc09      	bgt.n	8009d10 <_printf_float+0x250>
 8009cfc:	6823      	ldr	r3, [r4, #0]
 8009cfe:	079b      	lsls	r3, r3, #30
 8009d00:	f100 8103 	bmi.w	8009f0a <_printf_float+0x44a>
 8009d04:	68e0      	ldr	r0, [r4, #12]
 8009d06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d08:	4298      	cmp	r0, r3
 8009d0a:	bfb8      	it	lt
 8009d0c:	4618      	movlt	r0, r3
 8009d0e:	e734      	b.n	8009b7a <_printf_float+0xba>
 8009d10:	2301      	movs	r3, #1
 8009d12:	4652      	mov	r2, sl
 8009d14:	4631      	mov	r1, r6
 8009d16:	4628      	mov	r0, r5
 8009d18:	47b8      	blx	r7
 8009d1a:	3001      	adds	r0, #1
 8009d1c:	f43f af2b 	beq.w	8009b76 <_printf_float+0xb6>
 8009d20:	f109 0901 	add.w	r9, r9, #1
 8009d24:	e7e8      	b.n	8009cf8 <_printf_float+0x238>
 8009d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	dc39      	bgt.n	8009da0 <_printf_float+0x2e0>
 8009d2c:	4a1b      	ldr	r2, [pc, #108]	@ (8009d9c <_printf_float+0x2dc>)
 8009d2e:	2301      	movs	r3, #1
 8009d30:	4631      	mov	r1, r6
 8009d32:	4628      	mov	r0, r5
 8009d34:	47b8      	blx	r7
 8009d36:	3001      	adds	r0, #1
 8009d38:	f43f af1d 	beq.w	8009b76 <_printf_float+0xb6>
 8009d3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009d40:	ea59 0303 	orrs.w	r3, r9, r3
 8009d44:	d102      	bne.n	8009d4c <_printf_float+0x28c>
 8009d46:	6823      	ldr	r3, [r4, #0]
 8009d48:	07d9      	lsls	r1, r3, #31
 8009d4a:	d5d7      	bpl.n	8009cfc <_printf_float+0x23c>
 8009d4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d50:	4631      	mov	r1, r6
 8009d52:	4628      	mov	r0, r5
 8009d54:	47b8      	blx	r7
 8009d56:	3001      	adds	r0, #1
 8009d58:	f43f af0d 	beq.w	8009b76 <_printf_float+0xb6>
 8009d5c:	f04f 0a00 	mov.w	sl, #0
 8009d60:	f104 0b1a 	add.w	fp, r4, #26
 8009d64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d66:	425b      	negs	r3, r3
 8009d68:	4553      	cmp	r3, sl
 8009d6a:	dc01      	bgt.n	8009d70 <_printf_float+0x2b0>
 8009d6c:	464b      	mov	r3, r9
 8009d6e:	e793      	b.n	8009c98 <_printf_float+0x1d8>
 8009d70:	2301      	movs	r3, #1
 8009d72:	465a      	mov	r2, fp
 8009d74:	4631      	mov	r1, r6
 8009d76:	4628      	mov	r0, r5
 8009d78:	47b8      	blx	r7
 8009d7a:	3001      	adds	r0, #1
 8009d7c:	f43f aefb 	beq.w	8009b76 <_printf_float+0xb6>
 8009d80:	f10a 0a01 	add.w	sl, sl, #1
 8009d84:	e7ee      	b.n	8009d64 <_printf_float+0x2a4>
 8009d86:	bf00      	nop
 8009d88:	7fefffff 	.word	0x7fefffff
 8009d8c:	0800e594 	.word	0x0800e594
 8009d90:	0800e590 	.word	0x0800e590
 8009d94:	0800e59c 	.word	0x0800e59c
 8009d98:	0800e598 	.word	0x0800e598
 8009d9c:	0800e5a0 	.word	0x0800e5a0
 8009da0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009da2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009da6:	4553      	cmp	r3, sl
 8009da8:	bfa8      	it	ge
 8009daa:	4653      	movge	r3, sl
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	4699      	mov	r9, r3
 8009db0:	dc36      	bgt.n	8009e20 <_printf_float+0x360>
 8009db2:	f04f 0b00 	mov.w	fp, #0
 8009db6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009dba:	f104 021a 	add.w	r2, r4, #26
 8009dbe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009dc0:	9306      	str	r3, [sp, #24]
 8009dc2:	eba3 0309 	sub.w	r3, r3, r9
 8009dc6:	455b      	cmp	r3, fp
 8009dc8:	dc31      	bgt.n	8009e2e <_printf_float+0x36e>
 8009dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dcc:	459a      	cmp	sl, r3
 8009dce:	dc3a      	bgt.n	8009e46 <_printf_float+0x386>
 8009dd0:	6823      	ldr	r3, [r4, #0]
 8009dd2:	07da      	lsls	r2, r3, #31
 8009dd4:	d437      	bmi.n	8009e46 <_printf_float+0x386>
 8009dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dd8:	ebaa 0903 	sub.w	r9, sl, r3
 8009ddc:	9b06      	ldr	r3, [sp, #24]
 8009dde:	ebaa 0303 	sub.w	r3, sl, r3
 8009de2:	4599      	cmp	r9, r3
 8009de4:	bfa8      	it	ge
 8009de6:	4699      	movge	r9, r3
 8009de8:	f1b9 0f00 	cmp.w	r9, #0
 8009dec:	dc33      	bgt.n	8009e56 <_printf_float+0x396>
 8009dee:	f04f 0800 	mov.w	r8, #0
 8009df2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009df6:	f104 0b1a 	add.w	fp, r4, #26
 8009dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dfc:	ebaa 0303 	sub.w	r3, sl, r3
 8009e00:	eba3 0309 	sub.w	r3, r3, r9
 8009e04:	4543      	cmp	r3, r8
 8009e06:	f77f af79 	ble.w	8009cfc <_printf_float+0x23c>
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	465a      	mov	r2, fp
 8009e0e:	4631      	mov	r1, r6
 8009e10:	4628      	mov	r0, r5
 8009e12:	47b8      	blx	r7
 8009e14:	3001      	adds	r0, #1
 8009e16:	f43f aeae 	beq.w	8009b76 <_printf_float+0xb6>
 8009e1a:	f108 0801 	add.w	r8, r8, #1
 8009e1e:	e7ec      	b.n	8009dfa <_printf_float+0x33a>
 8009e20:	4642      	mov	r2, r8
 8009e22:	4631      	mov	r1, r6
 8009e24:	4628      	mov	r0, r5
 8009e26:	47b8      	blx	r7
 8009e28:	3001      	adds	r0, #1
 8009e2a:	d1c2      	bne.n	8009db2 <_printf_float+0x2f2>
 8009e2c:	e6a3      	b.n	8009b76 <_printf_float+0xb6>
 8009e2e:	2301      	movs	r3, #1
 8009e30:	4631      	mov	r1, r6
 8009e32:	4628      	mov	r0, r5
 8009e34:	9206      	str	r2, [sp, #24]
 8009e36:	47b8      	blx	r7
 8009e38:	3001      	adds	r0, #1
 8009e3a:	f43f ae9c 	beq.w	8009b76 <_printf_float+0xb6>
 8009e3e:	9a06      	ldr	r2, [sp, #24]
 8009e40:	f10b 0b01 	add.w	fp, fp, #1
 8009e44:	e7bb      	b.n	8009dbe <_printf_float+0x2fe>
 8009e46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e4a:	4631      	mov	r1, r6
 8009e4c:	4628      	mov	r0, r5
 8009e4e:	47b8      	blx	r7
 8009e50:	3001      	adds	r0, #1
 8009e52:	d1c0      	bne.n	8009dd6 <_printf_float+0x316>
 8009e54:	e68f      	b.n	8009b76 <_printf_float+0xb6>
 8009e56:	9a06      	ldr	r2, [sp, #24]
 8009e58:	464b      	mov	r3, r9
 8009e5a:	4442      	add	r2, r8
 8009e5c:	4631      	mov	r1, r6
 8009e5e:	4628      	mov	r0, r5
 8009e60:	47b8      	blx	r7
 8009e62:	3001      	adds	r0, #1
 8009e64:	d1c3      	bne.n	8009dee <_printf_float+0x32e>
 8009e66:	e686      	b.n	8009b76 <_printf_float+0xb6>
 8009e68:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009e6c:	f1ba 0f01 	cmp.w	sl, #1
 8009e70:	dc01      	bgt.n	8009e76 <_printf_float+0x3b6>
 8009e72:	07db      	lsls	r3, r3, #31
 8009e74:	d536      	bpl.n	8009ee4 <_printf_float+0x424>
 8009e76:	2301      	movs	r3, #1
 8009e78:	4642      	mov	r2, r8
 8009e7a:	4631      	mov	r1, r6
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	47b8      	blx	r7
 8009e80:	3001      	adds	r0, #1
 8009e82:	f43f ae78 	beq.w	8009b76 <_printf_float+0xb6>
 8009e86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e8a:	4631      	mov	r1, r6
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	47b8      	blx	r7
 8009e90:	3001      	adds	r0, #1
 8009e92:	f43f ae70 	beq.w	8009b76 <_printf_float+0xb6>
 8009e96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ea2:	f7f6 fe11 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ea6:	b9c0      	cbnz	r0, 8009eda <_printf_float+0x41a>
 8009ea8:	4653      	mov	r3, sl
 8009eaa:	f108 0201 	add.w	r2, r8, #1
 8009eae:	4631      	mov	r1, r6
 8009eb0:	4628      	mov	r0, r5
 8009eb2:	47b8      	blx	r7
 8009eb4:	3001      	adds	r0, #1
 8009eb6:	d10c      	bne.n	8009ed2 <_printf_float+0x412>
 8009eb8:	e65d      	b.n	8009b76 <_printf_float+0xb6>
 8009eba:	2301      	movs	r3, #1
 8009ebc:	465a      	mov	r2, fp
 8009ebe:	4631      	mov	r1, r6
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	47b8      	blx	r7
 8009ec4:	3001      	adds	r0, #1
 8009ec6:	f43f ae56 	beq.w	8009b76 <_printf_float+0xb6>
 8009eca:	f108 0801 	add.w	r8, r8, #1
 8009ece:	45d0      	cmp	r8, sl
 8009ed0:	dbf3      	blt.n	8009eba <_printf_float+0x3fa>
 8009ed2:	464b      	mov	r3, r9
 8009ed4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009ed8:	e6df      	b.n	8009c9a <_printf_float+0x1da>
 8009eda:	f04f 0800 	mov.w	r8, #0
 8009ede:	f104 0b1a 	add.w	fp, r4, #26
 8009ee2:	e7f4      	b.n	8009ece <_printf_float+0x40e>
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	4642      	mov	r2, r8
 8009ee8:	e7e1      	b.n	8009eae <_printf_float+0x3ee>
 8009eea:	2301      	movs	r3, #1
 8009eec:	464a      	mov	r2, r9
 8009eee:	4631      	mov	r1, r6
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	47b8      	blx	r7
 8009ef4:	3001      	adds	r0, #1
 8009ef6:	f43f ae3e 	beq.w	8009b76 <_printf_float+0xb6>
 8009efa:	f108 0801 	add.w	r8, r8, #1
 8009efe:	68e3      	ldr	r3, [r4, #12]
 8009f00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f02:	1a5b      	subs	r3, r3, r1
 8009f04:	4543      	cmp	r3, r8
 8009f06:	dcf0      	bgt.n	8009eea <_printf_float+0x42a>
 8009f08:	e6fc      	b.n	8009d04 <_printf_float+0x244>
 8009f0a:	f04f 0800 	mov.w	r8, #0
 8009f0e:	f104 0919 	add.w	r9, r4, #25
 8009f12:	e7f4      	b.n	8009efe <_printf_float+0x43e>

08009f14 <_printf_common>:
 8009f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f18:	4616      	mov	r6, r2
 8009f1a:	4698      	mov	r8, r3
 8009f1c:	688a      	ldr	r2, [r1, #8]
 8009f1e:	690b      	ldr	r3, [r1, #16]
 8009f20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f24:	4293      	cmp	r3, r2
 8009f26:	bfb8      	it	lt
 8009f28:	4613      	movlt	r3, r2
 8009f2a:	6033      	str	r3, [r6, #0]
 8009f2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f30:	4607      	mov	r7, r0
 8009f32:	460c      	mov	r4, r1
 8009f34:	b10a      	cbz	r2, 8009f3a <_printf_common+0x26>
 8009f36:	3301      	adds	r3, #1
 8009f38:	6033      	str	r3, [r6, #0]
 8009f3a:	6823      	ldr	r3, [r4, #0]
 8009f3c:	0699      	lsls	r1, r3, #26
 8009f3e:	bf42      	ittt	mi
 8009f40:	6833      	ldrmi	r3, [r6, #0]
 8009f42:	3302      	addmi	r3, #2
 8009f44:	6033      	strmi	r3, [r6, #0]
 8009f46:	6825      	ldr	r5, [r4, #0]
 8009f48:	f015 0506 	ands.w	r5, r5, #6
 8009f4c:	d106      	bne.n	8009f5c <_printf_common+0x48>
 8009f4e:	f104 0a19 	add.w	sl, r4, #25
 8009f52:	68e3      	ldr	r3, [r4, #12]
 8009f54:	6832      	ldr	r2, [r6, #0]
 8009f56:	1a9b      	subs	r3, r3, r2
 8009f58:	42ab      	cmp	r3, r5
 8009f5a:	dc26      	bgt.n	8009faa <_printf_common+0x96>
 8009f5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009f60:	6822      	ldr	r2, [r4, #0]
 8009f62:	3b00      	subs	r3, #0
 8009f64:	bf18      	it	ne
 8009f66:	2301      	movne	r3, #1
 8009f68:	0692      	lsls	r2, r2, #26
 8009f6a:	d42b      	bmi.n	8009fc4 <_printf_common+0xb0>
 8009f6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009f70:	4641      	mov	r1, r8
 8009f72:	4638      	mov	r0, r7
 8009f74:	47c8      	blx	r9
 8009f76:	3001      	adds	r0, #1
 8009f78:	d01e      	beq.n	8009fb8 <_printf_common+0xa4>
 8009f7a:	6823      	ldr	r3, [r4, #0]
 8009f7c:	6922      	ldr	r2, [r4, #16]
 8009f7e:	f003 0306 	and.w	r3, r3, #6
 8009f82:	2b04      	cmp	r3, #4
 8009f84:	bf02      	ittt	eq
 8009f86:	68e5      	ldreq	r5, [r4, #12]
 8009f88:	6833      	ldreq	r3, [r6, #0]
 8009f8a:	1aed      	subeq	r5, r5, r3
 8009f8c:	68a3      	ldr	r3, [r4, #8]
 8009f8e:	bf0c      	ite	eq
 8009f90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f94:	2500      	movne	r5, #0
 8009f96:	4293      	cmp	r3, r2
 8009f98:	bfc4      	itt	gt
 8009f9a:	1a9b      	subgt	r3, r3, r2
 8009f9c:	18ed      	addgt	r5, r5, r3
 8009f9e:	2600      	movs	r6, #0
 8009fa0:	341a      	adds	r4, #26
 8009fa2:	42b5      	cmp	r5, r6
 8009fa4:	d11a      	bne.n	8009fdc <_printf_common+0xc8>
 8009fa6:	2000      	movs	r0, #0
 8009fa8:	e008      	b.n	8009fbc <_printf_common+0xa8>
 8009faa:	2301      	movs	r3, #1
 8009fac:	4652      	mov	r2, sl
 8009fae:	4641      	mov	r1, r8
 8009fb0:	4638      	mov	r0, r7
 8009fb2:	47c8      	blx	r9
 8009fb4:	3001      	adds	r0, #1
 8009fb6:	d103      	bne.n	8009fc0 <_printf_common+0xac>
 8009fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fc0:	3501      	adds	r5, #1
 8009fc2:	e7c6      	b.n	8009f52 <_printf_common+0x3e>
 8009fc4:	18e1      	adds	r1, r4, r3
 8009fc6:	1c5a      	adds	r2, r3, #1
 8009fc8:	2030      	movs	r0, #48	@ 0x30
 8009fca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009fce:	4422      	add	r2, r4
 8009fd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009fd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009fd8:	3302      	adds	r3, #2
 8009fda:	e7c7      	b.n	8009f6c <_printf_common+0x58>
 8009fdc:	2301      	movs	r3, #1
 8009fde:	4622      	mov	r2, r4
 8009fe0:	4641      	mov	r1, r8
 8009fe2:	4638      	mov	r0, r7
 8009fe4:	47c8      	blx	r9
 8009fe6:	3001      	adds	r0, #1
 8009fe8:	d0e6      	beq.n	8009fb8 <_printf_common+0xa4>
 8009fea:	3601      	adds	r6, #1
 8009fec:	e7d9      	b.n	8009fa2 <_printf_common+0x8e>
	...

08009ff0 <_printf_i>:
 8009ff0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ff4:	7e0f      	ldrb	r7, [r1, #24]
 8009ff6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ff8:	2f78      	cmp	r7, #120	@ 0x78
 8009ffa:	4691      	mov	r9, r2
 8009ffc:	4680      	mov	r8, r0
 8009ffe:	460c      	mov	r4, r1
 800a000:	469a      	mov	sl, r3
 800a002:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a006:	d807      	bhi.n	800a018 <_printf_i+0x28>
 800a008:	2f62      	cmp	r7, #98	@ 0x62
 800a00a:	d80a      	bhi.n	800a022 <_printf_i+0x32>
 800a00c:	2f00      	cmp	r7, #0
 800a00e:	f000 80d1 	beq.w	800a1b4 <_printf_i+0x1c4>
 800a012:	2f58      	cmp	r7, #88	@ 0x58
 800a014:	f000 80b8 	beq.w	800a188 <_printf_i+0x198>
 800a018:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a01c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a020:	e03a      	b.n	800a098 <_printf_i+0xa8>
 800a022:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a026:	2b15      	cmp	r3, #21
 800a028:	d8f6      	bhi.n	800a018 <_printf_i+0x28>
 800a02a:	a101      	add	r1, pc, #4	@ (adr r1, 800a030 <_printf_i+0x40>)
 800a02c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a030:	0800a089 	.word	0x0800a089
 800a034:	0800a09d 	.word	0x0800a09d
 800a038:	0800a019 	.word	0x0800a019
 800a03c:	0800a019 	.word	0x0800a019
 800a040:	0800a019 	.word	0x0800a019
 800a044:	0800a019 	.word	0x0800a019
 800a048:	0800a09d 	.word	0x0800a09d
 800a04c:	0800a019 	.word	0x0800a019
 800a050:	0800a019 	.word	0x0800a019
 800a054:	0800a019 	.word	0x0800a019
 800a058:	0800a019 	.word	0x0800a019
 800a05c:	0800a19b 	.word	0x0800a19b
 800a060:	0800a0c7 	.word	0x0800a0c7
 800a064:	0800a155 	.word	0x0800a155
 800a068:	0800a019 	.word	0x0800a019
 800a06c:	0800a019 	.word	0x0800a019
 800a070:	0800a1bd 	.word	0x0800a1bd
 800a074:	0800a019 	.word	0x0800a019
 800a078:	0800a0c7 	.word	0x0800a0c7
 800a07c:	0800a019 	.word	0x0800a019
 800a080:	0800a019 	.word	0x0800a019
 800a084:	0800a15d 	.word	0x0800a15d
 800a088:	6833      	ldr	r3, [r6, #0]
 800a08a:	1d1a      	adds	r2, r3, #4
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	6032      	str	r2, [r6, #0]
 800a090:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a094:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a098:	2301      	movs	r3, #1
 800a09a:	e09c      	b.n	800a1d6 <_printf_i+0x1e6>
 800a09c:	6833      	ldr	r3, [r6, #0]
 800a09e:	6820      	ldr	r0, [r4, #0]
 800a0a0:	1d19      	adds	r1, r3, #4
 800a0a2:	6031      	str	r1, [r6, #0]
 800a0a4:	0606      	lsls	r6, r0, #24
 800a0a6:	d501      	bpl.n	800a0ac <_printf_i+0xbc>
 800a0a8:	681d      	ldr	r5, [r3, #0]
 800a0aa:	e003      	b.n	800a0b4 <_printf_i+0xc4>
 800a0ac:	0645      	lsls	r5, r0, #25
 800a0ae:	d5fb      	bpl.n	800a0a8 <_printf_i+0xb8>
 800a0b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a0b4:	2d00      	cmp	r5, #0
 800a0b6:	da03      	bge.n	800a0c0 <_printf_i+0xd0>
 800a0b8:	232d      	movs	r3, #45	@ 0x2d
 800a0ba:	426d      	negs	r5, r5
 800a0bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0c0:	4858      	ldr	r0, [pc, #352]	@ (800a224 <_printf_i+0x234>)
 800a0c2:	230a      	movs	r3, #10
 800a0c4:	e011      	b.n	800a0ea <_printf_i+0xfa>
 800a0c6:	6821      	ldr	r1, [r4, #0]
 800a0c8:	6833      	ldr	r3, [r6, #0]
 800a0ca:	0608      	lsls	r0, r1, #24
 800a0cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800a0d0:	d402      	bmi.n	800a0d8 <_printf_i+0xe8>
 800a0d2:	0649      	lsls	r1, r1, #25
 800a0d4:	bf48      	it	mi
 800a0d6:	b2ad      	uxthmi	r5, r5
 800a0d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a0da:	4852      	ldr	r0, [pc, #328]	@ (800a224 <_printf_i+0x234>)
 800a0dc:	6033      	str	r3, [r6, #0]
 800a0de:	bf14      	ite	ne
 800a0e0:	230a      	movne	r3, #10
 800a0e2:	2308      	moveq	r3, #8
 800a0e4:	2100      	movs	r1, #0
 800a0e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a0ea:	6866      	ldr	r6, [r4, #4]
 800a0ec:	60a6      	str	r6, [r4, #8]
 800a0ee:	2e00      	cmp	r6, #0
 800a0f0:	db05      	blt.n	800a0fe <_printf_i+0x10e>
 800a0f2:	6821      	ldr	r1, [r4, #0]
 800a0f4:	432e      	orrs	r6, r5
 800a0f6:	f021 0104 	bic.w	r1, r1, #4
 800a0fa:	6021      	str	r1, [r4, #0]
 800a0fc:	d04b      	beq.n	800a196 <_printf_i+0x1a6>
 800a0fe:	4616      	mov	r6, r2
 800a100:	fbb5 f1f3 	udiv	r1, r5, r3
 800a104:	fb03 5711 	mls	r7, r3, r1, r5
 800a108:	5dc7      	ldrb	r7, [r0, r7]
 800a10a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a10e:	462f      	mov	r7, r5
 800a110:	42bb      	cmp	r3, r7
 800a112:	460d      	mov	r5, r1
 800a114:	d9f4      	bls.n	800a100 <_printf_i+0x110>
 800a116:	2b08      	cmp	r3, #8
 800a118:	d10b      	bne.n	800a132 <_printf_i+0x142>
 800a11a:	6823      	ldr	r3, [r4, #0]
 800a11c:	07df      	lsls	r7, r3, #31
 800a11e:	d508      	bpl.n	800a132 <_printf_i+0x142>
 800a120:	6923      	ldr	r3, [r4, #16]
 800a122:	6861      	ldr	r1, [r4, #4]
 800a124:	4299      	cmp	r1, r3
 800a126:	bfde      	ittt	le
 800a128:	2330      	movle	r3, #48	@ 0x30
 800a12a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a12e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a132:	1b92      	subs	r2, r2, r6
 800a134:	6122      	str	r2, [r4, #16]
 800a136:	f8cd a000 	str.w	sl, [sp]
 800a13a:	464b      	mov	r3, r9
 800a13c:	aa03      	add	r2, sp, #12
 800a13e:	4621      	mov	r1, r4
 800a140:	4640      	mov	r0, r8
 800a142:	f7ff fee7 	bl	8009f14 <_printf_common>
 800a146:	3001      	adds	r0, #1
 800a148:	d14a      	bne.n	800a1e0 <_printf_i+0x1f0>
 800a14a:	f04f 30ff 	mov.w	r0, #4294967295
 800a14e:	b004      	add	sp, #16
 800a150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a154:	6823      	ldr	r3, [r4, #0]
 800a156:	f043 0320 	orr.w	r3, r3, #32
 800a15a:	6023      	str	r3, [r4, #0]
 800a15c:	4832      	ldr	r0, [pc, #200]	@ (800a228 <_printf_i+0x238>)
 800a15e:	2778      	movs	r7, #120	@ 0x78
 800a160:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a164:	6823      	ldr	r3, [r4, #0]
 800a166:	6831      	ldr	r1, [r6, #0]
 800a168:	061f      	lsls	r7, r3, #24
 800a16a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a16e:	d402      	bmi.n	800a176 <_printf_i+0x186>
 800a170:	065f      	lsls	r7, r3, #25
 800a172:	bf48      	it	mi
 800a174:	b2ad      	uxthmi	r5, r5
 800a176:	6031      	str	r1, [r6, #0]
 800a178:	07d9      	lsls	r1, r3, #31
 800a17a:	bf44      	itt	mi
 800a17c:	f043 0320 	orrmi.w	r3, r3, #32
 800a180:	6023      	strmi	r3, [r4, #0]
 800a182:	b11d      	cbz	r5, 800a18c <_printf_i+0x19c>
 800a184:	2310      	movs	r3, #16
 800a186:	e7ad      	b.n	800a0e4 <_printf_i+0xf4>
 800a188:	4826      	ldr	r0, [pc, #152]	@ (800a224 <_printf_i+0x234>)
 800a18a:	e7e9      	b.n	800a160 <_printf_i+0x170>
 800a18c:	6823      	ldr	r3, [r4, #0]
 800a18e:	f023 0320 	bic.w	r3, r3, #32
 800a192:	6023      	str	r3, [r4, #0]
 800a194:	e7f6      	b.n	800a184 <_printf_i+0x194>
 800a196:	4616      	mov	r6, r2
 800a198:	e7bd      	b.n	800a116 <_printf_i+0x126>
 800a19a:	6833      	ldr	r3, [r6, #0]
 800a19c:	6825      	ldr	r5, [r4, #0]
 800a19e:	6961      	ldr	r1, [r4, #20]
 800a1a0:	1d18      	adds	r0, r3, #4
 800a1a2:	6030      	str	r0, [r6, #0]
 800a1a4:	062e      	lsls	r6, r5, #24
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	d501      	bpl.n	800a1ae <_printf_i+0x1be>
 800a1aa:	6019      	str	r1, [r3, #0]
 800a1ac:	e002      	b.n	800a1b4 <_printf_i+0x1c4>
 800a1ae:	0668      	lsls	r0, r5, #25
 800a1b0:	d5fb      	bpl.n	800a1aa <_printf_i+0x1ba>
 800a1b2:	8019      	strh	r1, [r3, #0]
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	6123      	str	r3, [r4, #16]
 800a1b8:	4616      	mov	r6, r2
 800a1ba:	e7bc      	b.n	800a136 <_printf_i+0x146>
 800a1bc:	6833      	ldr	r3, [r6, #0]
 800a1be:	1d1a      	adds	r2, r3, #4
 800a1c0:	6032      	str	r2, [r6, #0]
 800a1c2:	681e      	ldr	r6, [r3, #0]
 800a1c4:	6862      	ldr	r2, [r4, #4]
 800a1c6:	2100      	movs	r1, #0
 800a1c8:	4630      	mov	r0, r6
 800a1ca:	f7f6 f801 	bl	80001d0 <memchr>
 800a1ce:	b108      	cbz	r0, 800a1d4 <_printf_i+0x1e4>
 800a1d0:	1b80      	subs	r0, r0, r6
 800a1d2:	6060      	str	r0, [r4, #4]
 800a1d4:	6863      	ldr	r3, [r4, #4]
 800a1d6:	6123      	str	r3, [r4, #16]
 800a1d8:	2300      	movs	r3, #0
 800a1da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1de:	e7aa      	b.n	800a136 <_printf_i+0x146>
 800a1e0:	6923      	ldr	r3, [r4, #16]
 800a1e2:	4632      	mov	r2, r6
 800a1e4:	4649      	mov	r1, r9
 800a1e6:	4640      	mov	r0, r8
 800a1e8:	47d0      	blx	sl
 800a1ea:	3001      	adds	r0, #1
 800a1ec:	d0ad      	beq.n	800a14a <_printf_i+0x15a>
 800a1ee:	6823      	ldr	r3, [r4, #0]
 800a1f0:	079b      	lsls	r3, r3, #30
 800a1f2:	d413      	bmi.n	800a21c <_printf_i+0x22c>
 800a1f4:	68e0      	ldr	r0, [r4, #12]
 800a1f6:	9b03      	ldr	r3, [sp, #12]
 800a1f8:	4298      	cmp	r0, r3
 800a1fa:	bfb8      	it	lt
 800a1fc:	4618      	movlt	r0, r3
 800a1fe:	e7a6      	b.n	800a14e <_printf_i+0x15e>
 800a200:	2301      	movs	r3, #1
 800a202:	4632      	mov	r2, r6
 800a204:	4649      	mov	r1, r9
 800a206:	4640      	mov	r0, r8
 800a208:	47d0      	blx	sl
 800a20a:	3001      	adds	r0, #1
 800a20c:	d09d      	beq.n	800a14a <_printf_i+0x15a>
 800a20e:	3501      	adds	r5, #1
 800a210:	68e3      	ldr	r3, [r4, #12]
 800a212:	9903      	ldr	r1, [sp, #12]
 800a214:	1a5b      	subs	r3, r3, r1
 800a216:	42ab      	cmp	r3, r5
 800a218:	dcf2      	bgt.n	800a200 <_printf_i+0x210>
 800a21a:	e7eb      	b.n	800a1f4 <_printf_i+0x204>
 800a21c:	2500      	movs	r5, #0
 800a21e:	f104 0619 	add.w	r6, r4, #25
 800a222:	e7f5      	b.n	800a210 <_printf_i+0x220>
 800a224:	0800e5a2 	.word	0x0800e5a2
 800a228:	0800e5b3 	.word	0x0800e5b3

0800a22c <_scanf_float>:
 800a22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a230:	b087      	sub	sp, #28
 800a232:	4691      	mov	r9, r2
 800a234:	9303      	str	r3, [sp, #12]
 800a236:	688b      	ldr	r3, [r1, #8]
 800a238:	1e5a      	subs	r2, r3, #1
 800a23a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a23e:	bf81      	itttt	hi
 800a240:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a244:	eb03 0b05 	addhi.w	fp, r3, r5
 800a248:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a24c:	608b      	strhi	r3, [r1, #8]
 800a24e:	680b      	ldr	r3, [r1, #0]
 800a250:	460a      	mov	r2, r1
 800a252:	f04f 0500 	mov.w	r5, #0
 800a256:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a25a:	f842 3b1c 	str.w	r3, [r2], #28
 800a25e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a262:	4680      	mov	r8, r0
 800a264:	460c      	mov	r4, r1
 800a266:	bf98      	it	ls
 800a268:	f04f 0b00 	movls.w	fp, #0
 800a26c:	9201      	str	r2, [sp, #4]
 800a26e:	4616      	mov	r6, r2
 800a270:	46aa      	mov	sl, r5
 800a272:	462f      	mov	r7, r5
 800a274:	9502      	str	r5, [sp, #8]
 800a276:	68a2      	ldr	r2, [r4, #8]
 800a278:	b15a      	cbz	r2, 800a292 <_scanf_float+0x66>
 800a27a:	f8d9 3000 	ldr.w	r3, [r9]
 800a27e:	781b      	ldrb	r3, [r3, #0]
 800a280:	2b4e      	cmp	r3, #78	@ 0x4e
 800a282:	d863      	bhi.n	800a34c <_scanf_float+0x120>
 800a284:	2b40      	cmp	r3, #64	@ 0x40
 800a286:	d83b      	bhi.n	800a300 <_scanf_float+0xd4>
 800a288:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a28c:	b2c8      	uxtb	r0, r1
 800a28e:	280e      	cmp	r0, #14
 800a290:	d939      	bls.n	800a306 <_scanf_float+0xda>
 800a292:	b11f      	cbz	r7, 800a29c <_scanf_float+0x70>
 800a294:	6823      	ldr	r3, [r4, #0]
 800a296:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a29a:	6023      	str	r3, [r4, #0]
 800a29c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a2a0:	f1ba 0f01 	cmp.w	sl, #1
 800a2a4:	f200 8114 	bhi.w	800a4d0 <_scanf_float+0x2a4>
 800a2a8:	9b01      	ldr	r3, [sp, #4]
 800a2aa:	429e      	cmp	r6, r3
 800a2ac:	f200 8105 	bhi.w	800a4ba <_scanf_float+0x28e>
 800a2b0:	2001      	movs	r0, #1
 800a2b2:	b007      	add	sp, #28
 800a2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a2bc:	2a0d      	cmp	r2, #13
 800a2be:	d8e8      	bhi.n	800a292 <_scanf_float+0x66>
 800a2c0:	a101      	add	r1, pc, #4	@ (adr r1, 800a2c8 <_scanf_float+0x9c>)
 800a2c2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a2c6:	bf00      	nop
 800a2c8:	0800a411 	.word	0x0800a411
 800a2cc:	0800a293 	.word	0x0800a293
 800a2d0:	0800a293 	.word	0x0800a293
 800a2d4:	0800a293 	.word	0x0800a293
 800a2d8:	0800a46d 	.word	0x0800a46d
 800a2dc:	0800a447 	.word	0x0800a447
 800a2e0:	0800a293 	.word	0x0800a293
 800a2e4:	0800a293 	.word	0x0800a293
 800a2e8:	0800a41f 	.word	0x0800a41f
 800a2ec:	0800a293 	.word	0x0800a293
 800a2f0:	0800a293 	.word	0x0800a293
 800a2f4:	0800a293 	.word	0x0800a293
 800a2f8:	0800a293 	.word	0x0800a293
 800a2fc:	0800a3db 	.word	0x0800a3db
 800a300:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a304:	e7da      	b.n	800a2bc <_scanf_float+0x90>
 800a306:	290e      	cmp	r1, #14
 800a308:	d8c3      	bhi.n	800a292 <_scanf_float+0x66>
 800a30a:	a001      	add	r0, pc, #4	@ (adr r0, 800a310 <_scanf_float+0xe4>)
 800a30c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a310:	0800a3cb 	.word	0x0800a3cb
 800a314:	0800a293 	.word	0x0800a293
 800a318:	0800a3cb 	.word	0x0800a3cb
 800a31c:	0800a45b 	.word	0x0800a45b
 800a320:	0800a293 	.word	0x0800a293
 800a324:	0800a36d 	.word	0x0800a36d
 800a328:	0800a3b1 	.word	0x0800a3b1
 800a32c:	0800a3b1 	.word	0x0800a3b1
 800a330:	0800a3b1 	.word	0x0800a3b1
 800a334:	0800a3b1 	.word	0x0800a3b1
 800a338:	0800a3b1 	.word	0x0800a3b1
 800a33c:	0800a3b1 	.word	0x0800a3b1
 800a340:	0800a3b1 	.word	0x0800a3b1
 800a344:	0800a3b1 	.word	0x0800a3b1
 800a348:	0800a3b1 	.word	0x0800a3b1
 800a34c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a34e:	d809      	bhi.n	800a364 <_scanf_float+0x138>
 800a350:	2b60      	cmp	r3, #96	@ 0x60
 800a352:	d8b1      	bhi.n	800a2b8 <_scanf_float+0x8c>
 800a354:	2b54      	cmp	r3, #84	@ 0x54
 800a356:	d07b      	beq.n	800a450 <_scanf_float+0x224>
 800a358:	2b59      	cmp	r3, #89	@ 0x59
 800a35a:	d19a      	bne.n	800a292 <_scanf_float+0x66>
 800a35c:	2d07      	cmp	r5, #7
 800a35e:	d198      	bne.n	800a292 <_scanf_float+0x66>
 800a360:	2508      	movs	r5, #8
 800a362:	e02f      	b.n	800a3c4 <_scanf_float+0x198>
 800a364:	2b74      	cmp	r3, #116	@ 0x74
 800a366:	d073      	beq.n	800a450 <_scanf_float+0x224>
 800a368:	2b79      	cmp	r3, #121	@ 0x79
 800a36a:	e7f6      	b.n	800a35a <_scanf_float+0x12e>
 800a36c:	6821      	ldr	r1, [r4, #0]
 800a36e:	05c8      	lsls	r0, r1, #23
 800a370:	d51e      	bpl.n	800a3b0 <_scanf_float+0x184>
 800a372:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a376:	6021      	str	r1, [r4, #0]
 800a378:	3701      	adds	r7, #1
 800a37a:	f1bb 0f00 	cmp.w	fp, #0
 800a37e:	d003      	beq.n	800a388 <_scanf_float+0x15c>
 800a380:	3201      	adds	r2, #1
 800a382:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a386:	60a2      	str	r2, [r4, #8]
 800a388:	68a3      	ldr	r3, [r4, #8]
 800a38a:	3b01      	subs	r3, #1
 800a38c:	60a3      	str	r3, [r4, #8]
 800a38e:	6923      	ldr	r3, [r4, #16]
 800a390:	3301      	adds	r3, #1
 800a392:	6123      	str	r3, [r4, #16]
 800a394:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a398:	3b01      	subs	r3, #1
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	f8c9 3004 	str.w	r3, [r9, #4]
 800a3a0:	f340 8082 	ble.w	800a4a8 <_scanf_float+0x27c>
 800a3a4:	f8d9 3000 	ldr.w	r3, [r9]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	f8c9 3000 	str.w	r3, [r9]
 800a3ae:	e762      	b.n	800a276 <_scanf_float+0x4a>
 800a3b0:	eb1a 0105 	adds.w	r1, sl, r5
 800a3b4:	f47f af6d 	bne.w	800a292 <_scanf_float+0x66>
 800a3b8:	6822      	ldr	r2, [r4, #0]
 800a3ba:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a3be:	6022      	str	r2, [r4, #0]
 800a3c0:	460d      	mov	r5, r1
 800a3c2:	468a      	mov	sl, r1
 800a3c4:	f806 3b01 	strb.w	r3, [r6], #1
 800a3c8:	e7de      	b.n	800a388 <_scanf_float+0x15c>
 800a3ca:	6822      	ldr	r2, [r4, #0]
 800a3cc:	0610      	lsls	r0, r2, #24
 800a3ce:	f57f af60 	bpl.w	800a292 <_scanf_float+0x66>
 800a3d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a3d6:	6022      	str	r2, [r4, #0]
 800a3d8:	e7f4      	b.n	800a3c4 <_scanf_float+0x198>
 800a3da:	f1ba 0f00 	cmp.w	sl, #0
 800a3de:	d10c      	bne.n	800a3fa <_scanf_float+0x1ce>
 800a3e0:	b977      	cbnz	r7, 800a400 <_scanf_float+0x1d4>
 800a3e2:	6822      	ldr	r2, [r4, #0]
 800a3e4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a3e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a3ec:	d108      	bne.n	800a400 <_scanf_float+0x1d4>
 800a3ee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a3f2:	6022      	str	r2, [r4, #0]
 800a3f4:	f04f 0a01 	mov.w	sl, #1
 800a3f8:	e7e4      	b.n	800a3c4 <_scanf_float+0x198>
 800a3fa:	f1ba 0f02 	cmp.w	sl, #2
 800a3fe:	d050      	beq.n	800a4a2 <_scanf_float+0x276>
 800a400:	2d01      	cmp	r5, #1
 800a402:	d002      	beq.n	800a40a <_scanf_float+0x1de>
 800a404:	2d04      	cmp	r5, #4
 800a406:	f47f af44 	bne.w	800a292 <_scanf_float+0x66>
 800a40a:	3501      	adds	r5, #1
 800a40c:	b2ed      	uxtb	r5, r5
 800a40e:	e7d9      	b.n	800a3c4 <_scanf_float+0x198>
 800a410:	f1ba 0f01 	cmp.w	sl, #1
 800a414:	f47f af3d 	bne.w	800a292 <_scanf_float+0x66>
 800a418:	f04f 0a02 	mov.w	sl, #2
 800a41c:	e7d2      	b.n	800a3c4 <_scanf_float+0x198>
 800a41e:	b975      	cbnz	r5, 800a43e <_scanf_float+0x212>
 800a420:	2f00      	cmp	r7, #0
 800a422:	f47f af37 	bne.w	800a294 <_scanf_float+0x68>
 800a426:	6822      	ldr	r2, [r4, #0]
 800a428:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a42c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a430:	f040 8103 	bne.w	800a63a <_scanf_float+0x40e>
 800a434:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a438:	6022      	str	r2, [r4, #0]
 800a43a:	2501      	movs	r5, #1
 800a43c:	e7c2      	b.n	800a3c4 <_scanf_float+0x198>
 800a43e:	2d03      	cmp	r5, #3
 800a440:	d0e3      	beq.n	800a40a <_scanf_float+0x1de>
 800a442:	2d05      	cmp	r5, #5
 800a444:	e7df      	b.n	800a406 <_scanf_float+0x1da>
 800a446:	2d02      	cmp	r5, #2
 800a448:	f47f af23 	bne.w	800a292 <_scanf_float+0x66>
 800a44c:	2503      	movs	r5, #3
 800a44e:	e7b9      	b.n	800a3c4 <_scanf_float+0x198>
 800a450:	2d06      	cmp	r5, #6
 800a452:	f47f af1e 	bne.w	800a292 <_scanf_float+0x66>
 800a456:	2507      	movs	r5, #7
 800a458:	e7b4      	b.n	800a3c4 <_scanf_float+0x198>
 800a45a:	6822      	ldr	r2, [r4, #0]
 800a45c:	0591      	lsls	r1, r2, #22
 800a45e:	f57f af18 	bpl.w	800a292 <_scanf_float+0x66>
 800a462:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a466:	6022      	str	r2, [r4, #0]
 800a468:	9702      	str	r7, [sp, #8]
 800a46a:	e7ab      	b.n	800a3c4 <_scanf_float+0x198>
 800a46c:	6822      	ldr	r2, [r4, #0]
 800a46e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a472:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a476:	d005      	beq.n	800a484 <_scanf_float+0x258>
 800a478:	0550      	lsls	r0, r2, #21
 800a47a:	f57f af0a 	bpl.w	800a292 <_scanf_float+0x66>
 800a47e:	2f00      	cmp	r7, #0
 800a480:	f000 80db 	beq.w	800a63a <_scanf_float+0x40e>
 800a484:	0591      	lsls	r1, r2, #22
 800a486:	bf58      	it	pl
 800a488:	9902      	ldrpl	r1, [sp, #8]
 800a48a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a48e:	bf58      	it	pl
 800a490:	1a79      	subpl	r1, r7, r1
 800a492:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a496:	bf58      	it	pl
 800a498:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a49c:	6022      	str	r2, [r4, #0]
 800a49e:	2700      	movs	r7, #0
 800a4a0:	e790      	b.n	800a3c4 <_scanf_float+0x198>
 800a4a2:	f04f 0a03 	mov.w	sl, #3
 800a4a6:	e78d      	b.n	800a3c4 <_scanf_float+0x198>
 800a4a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a4ac:	4649      	mov	r1, r9
 800a4ae:	4640      	mov	r0, r8
 800a4b0:	4798      	blx	r3
 800a4b2:	2800      	cmp	r0, #0
 800a4b4:	f43f aedf 	beq.w	800a276 <_scanf_float+0x4a>
 800a4b8:	e6eb      	b.n	800a292 <_scanf_float+0x66>
 800a4ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a4c2:	464a      	mov	r2, r9
 800a4c4:	4640      	mov	r0, r8
 800a4c6:	4798      	blx	r3
 800a4c8:	6923      	ldr	r3, [r4, #16]
 800a4ca:	3b01      	subs	r3, #1
 800a4cc:	6123      	str	r3, [r4, #16]
 800a4ce:	e6eb      	b.n	800a2a8 <_scanf_float+0x7c>
 800a4d0:	1e6b      	subs	r3, r5, #1
 800a4d2:	2b06      	cmp	r3, #6
 800a4d4:	d824      	bhi.n	800a520 <_scanf_float+0x2f4>
 800a4d6:	2d02      	cmp	r5, #2
 800a4d8:	d836      	bhi.n	800a548 <_scanf_float+0x31c>
 800a4da:	9b01      	ldr	r3, [sp, #4]
 800a4dc:	429e      	cmp	r6, r3
 800a4de:	f67f aee7 	bls.w	800a2b0 <_scanf_float+0x84>
 800a4e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a4ea:	464a      	mov	r2, r9
 800a4ec:	4640      	mov	r0, r8
 800a4ee:	4798      	blx	r3
 800a4f0:	6923      	ldr	r3, [r4, #16]
 800a4f2:	3b01      	subs	r3, #1
 800a4f4:	6123      	str	r3, [r4, #16]
 800a4f6:	e7f0      	b.n	800a4da <_scanf_float+0x2ae>
 800a4f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4fc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a500:	464a      	mov	r2, r9
 800a502:	4640      	mov	r0, r8
 800a504:	4798      	blx	r3
 800a506:	6923      	ldr	r3, [r4, #16]
 800a508:	3b01      	subs	r3, #1
 800a50a:	6123      	str	r3, [r4, #16]
 800a50c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a510:	fa5f fa8a 	uxtb.w	sl, sl
 800a514:	f1ba 0f02 	cmp.w	sl, #2
 800a518:	d1ee      	bne.n	800a4f8 <_scanf_float+0x2cc>
 800a51a:	3d03      	subs	r5, #3
 800a51c:	b2ed      	uxtb	r5, r5
 800a51e:	1b76      	subs	r6, r6, r5
 800a520:	6823      	ldr	r3, [r4, #0]
 800a522:	05da      	lsls	r2, r3, #23
 800a524:	d530      	bpl.n	800a588 <_scanf_float+0x35c>
 800a526:	055b      	lsls	r3, r3, #21
 800a528:	d511      	bpl.n	800a54e <_scanf_float+0x322>
 800a52a:	9b01      	ldr	r3, [sp, #4]
 800a52c:	429e      	cmp	r6, r3
 800a52e:	f67f aebf 	bls.w	800a2b0 <_scanf_float+0x84>
 800a532:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a536:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a53a:	464a      	mov	r2, r9
 800a53c:	4640      	mov	r0, r8
 800a53e:	4798      	blx	r3
 800a540:	6923      	ldr	r3, [r4, #16]
 800a542:	3b01      	subs	r3, #1
 800a544:	6123      	str	r3, [r4, #16]
 800a546:	e7f0      	b.n	800a52a <_scanf_float+0x2fe>
 800a548:	46aa      	mov	sl, r5
 800a54a:	46b3      	mov	fp, r6
 800a54c:	e7de      	b.n	800a50c <_scanf_float+0x2e0>
 800a54e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a552:	6923      	ldr	r3, [r4, #16]
 800a554:	2965      	cmp	r1, #101	@ 0x65
 800a556:	f103 33ff 	add.w	r3, r3, #4294967295
 800a55a:	f106 35ff 	add.w	r5, r6, #4294967295
 800a55e:	6123      	str	r3, [r4, #16]
 800a560:	d00c      	beq.n	800a57c <_scanf_float+0x350>
 800a562:	2945      	cmp	r1, #69	@ 0x45
 800a564:	d00a      	beq.n	800a57c <_scanf_float+0x350>
 800a566:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a56a:	464a      	mov	r2, r9
 800a56c:	4640      	mov	r0, r8
 800a56e:	4798      	blx	r3
 800a570:	6923      	ldr	r3, [r4, #16]
 800a572:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a576:	3b01      	subs	r3, #1
 800a578:	1eb5      	subs	r5, r6, #2
 800a57a:	6123      	str	r3, [r4, #16]
 800a57c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a580:	464a      	mov	r2, r9
 800a582:	4640      	mov	r0, r8
 800a584:	4798      	blx	r3
 800a586:	462e      	mov	r6, r5
 800a588:	6822      	ldr	r2, [r4, #0]
 800a58a:	f012 0210 	ands.w	r2, r2, #16
 800a58e:	d001      	beq.n	800a594 <_scanf_float+0x368>
 800a590:	2000      	movs	r0, #0
 800a592:	e68e      	b.n	800a2b2 <_scanf_float+0x86>
 800a594:	7032      	strb	r2, [r6, #0]
 800a596:	6823      	ldr	r3, [r4, #0]
 800a598:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a59c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5a0:	d125      	bne.n	800a5ee <_scanf_float+0x3c2>
 800a5a2:	9b02      	ldr	r3, [sp, #8]
 800a5a4:	429f      	cmp	r7, r3
 800a5a6:	d00a      	beq.n	800a5be <_scanf_float+0x392>
 800a5a8:	1bda      	subs	r2, r3, r7
 800a5aa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a5ae:	429e      	cmp	r6, r3
 800a5b0:	bf28      	it	cs
 800a5b2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a5b6:	4922      	ldr	r1, [pc, #136]	@ (800a640 <_scanf_float+0x414>)
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	f000 f93d 	bl	800a838 <siprintf>
 800a5be:	9901      	ldr	r1, [sp, #4]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	4640      	mov	r0, r8
 800a5c4:	f002 fc74 	bl	800ceb0 <_strtod_r>
 800a5c8:	9b03      	ldr	r3, [sp, #12]
 800a5ca:	6821      	ldr	r1, [r4, #0]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f011 0f02 	tst.w	r1, #2
 800a5d2:	ec57 6b10 	vmov	r6, r7, d0
 800a5d6:	f103 0204 	add.w	r2, r3, #4
 800a5da:	d015      	beq.n	800a608 <_scanf_float+0x3dc>
 800a5dc:	9903      	ldr	r1, [sp, #12]
 800a5de:	600a      	str	r2, [r1, #0]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	e9c3 6700 	strd	r6, r7, [r3]
 800a5e6:	68e3      	ldr	r3, [r4, #12]
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	60e3      	str	r3, [r4, #12]
 800a5ec:	e7d0      	b.n	800a590 <_scanf_float+0x364>
 800a5ee:	9b04      	ldr	r3, [sp, #16]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d0e4      	beq.n	800a5be <_scanf_float+0x392>
 800a5f4:	9905      	ldr	r1, [sp, #20]
 800a5f6:	230a      	movs	r3, #10
 800a5f8:	3101      	adds	r1, #1
 800a5fa:	4640      	mov	r0, r8
 800a5fc:	f002 fcd8 	bl	800cfb0 <_strtol_r>
 800a600:	9b04      	ldr	r3, [sp, #16]
 800a602:	9e05      	ldr	r6, [sp, #20]
 800a604:	1ac2      	subs	r2, r0, r3
 800a606:	e7d0      	b.n	800a5aa <_scanf_float+0x37e>
 800a608:	f011 0f04 	tst.w	r1, #4
 800a60c:	9903      	ldr	r1, [sp, #12]
 800a60e:	600a      	str	r2, [r1, #0]
 800a610:	d1e6      	bne.n	800a5e0 <_scanf_float+0x3b4>
 800a612:	681d      	ldr	r5, [r3, #0]
 800a614:	4632      	mov	r2, r6
 800a616:	463b      	mov	r3, r7
 800a618:	4630      	mov	r0, r6
 800a61a:	4639      	mov	r1, r7
 800a61c:	f7f6 fa86 	bl	8000b2c <__aeabi_dcmpun>
 800a620:	b128      	cbz	r0, 800a62e <_scanf_float+0x402>
 800a622:	4808      	ldr	r0, [pc, #32]	@ (800a644 <_scanf_float+0x418>)
 800a624:	f000 fa38 	bl	800aa98 <nanf>
 800a628:	ed85 0a00 	vstr	s0, [r5]
 800a62c:	e7db      	b.n	800a5e6 <_scanf_float+0x3ba>
 800a62e:	4630      	mov	r0, r6
 800a630:	4639      	mov	r1, r7
 800a632:	f7f6 fad9 	bl	8000be8 <__aeabi_d2f>
 800a636:	6028      	str	r0, [r5, #0]
 800a638:	e7d5      	b.n	800a5e6 <_scanf_float+0x3ba>
 800a63a:	2700      	movs	r7, #0
 800a63c:	e62e      	b.n	800a29c <_scanf_float+0x70>
 800a63e:	bf00      	nop
 800a640:	0800e5c4 	.word	0x0800e5c4
 800a644:	0800e705 	.word	0x0800e705

0800a648 <std>:
 800a648:	2300      	movs	r3, #0
 800a64a:	b510      	push	{r4, lr}
 800a64c:	4604      	mov	r4, r0
 800a64e:	e9c0 3300 	strd	r3, r3, [r0]
 800a652:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a656:	6083      	str	r3, [r0, #8]
 800a658:	8181      	strh	r1, [r0, #12]
 800a65a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a65c:	81c2      	strh	r2, [r0, #14]
 800a65e:	6183      	str	r3, [r0, #24]
 800a660:	4619      	mov	r1, r3
 800a662:	2208      	movs	r2, #8
 800a664:	305c      	adds	r0, #92	@ 0x5c
 800a666:	f000 f989 	bl	800a97c <memset>
 800a66a:	4b0d      	ldr	r3, [pc, #52]	@ (800a6a0 <std+0x58>)
 800a66c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a66e:	4b0d      	ldr	r3, [pc, #52]	@ (800a6a4 <std+0x5c>)
 800a670:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a672:	4b0d      	ldr	r3, [pc, #52]	@ (800a6a8 <std+0x60>)
 800a674:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a676:	4b0d      	ldr	r3, [pc, #52]	@ (800a6ac <std+0x64>)
 800a678:	6323      	str	r3, [r4, #48]	@ 0x30
 800a67a:	4b0d      	ldr	r3, [pc, #52]	@ (800a6b0 <std+0x68>)
 800a67c:	6224      	str	r4, [r4, #32]
 800a67e:	429c      	cmp	r4, r3
 800a680:	d006      	beq.n	800a690 <std+0x48>
 800a682:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a686:	4294      	cmp	r4, r2
 800a688:	d002      	beq.n	800a690 <std+0x48>
 800a68a:	33d0      	adds	r3, #208	@ 0xd0
 800a68c:	429c      	cmp	r4, r3
 800a68e:	d105      	bne.n	800a69c <std+0x54>
 800a690:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a698:	f000 b9ec 	b.w	800aa74 <__retarget_lock_init_recursive>
 800a69c:	bd10      	pop	{r4, pc}
 800a69e:	bf00      	nop
 800a6a0:	0800a87d 	.word	0x0800a87d
 800a6a4:	0800a89f 	.word	0x0800a89f
 800a6a8:	0800a8d7 	.word	0x0800a8d7
 800a6ac:	0800a8fb 	.word	0x0800a8fb
 800a6b0:	20000618 	.word	0x20000618

0800a6b4 <stdio_exit_handler>:
 800a6b4:	4a02      	ldr	r2, [pc, #8]	@ (800a6c0 <stdio_exit_handler+0xc>)
 800a6b6:	4903      	ldr	r1, [pc, #12]	@ (800a6c4 <stdio_exit_handler+0x10>)
 800a6b8:	4803      	ldr	r0, [pc, #12]	@ (800a6c8 <stdio_exit_handler+0x14>)
 800a6ba:	f000 b869 	b.w	800a790 <_fwalk_sglue>
 800a6be:	bf00      	nop
 800a6c0:	2000002c 	.word	0x2000002c
 800a6c4:	0800d36d 	.word	0x0800d36d
 800a6c8:	2000003c 	.word	0x2000003c

0800a6cc <cleanup_stdio>:
 800a6cc:	6841      	ldr	r1, [r0, #4]
 800a6ce:	4b0c      	ldr	r3, [pc, #48]	@ (800a700 <cleanup_stdio+0x34>)
 800a6d0:	4299      	cmp	r1, r3
 800a6d2:	b510      	push	{r4, lr}
 800a6d4:	4604      	mov	r4, r0
 800a6d6:	d001      	beq.n	800a6dc <cleanup_stdio+0x10>
 800a6d8:	f002 fe48 	bl	800d36c <_fflush_r>
 800a6dc:	68a1      	ldr	r1, [r4, #8]
 800a6de:	4b09      	ldr	r3, [pc, #36]	@ (800a704 <cleanup_stdio+0x38>)
 800a6e0:	4299      	cmp	r1, r3
 800a6e2:	d002      	beq.n	800a6ea <cleanup_stdio+0x1e>
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	f002 fe41 	bl	800d36c <_fflush_r>
 800a6ea:	68e1      	ldr	r1, [r4, #12]
 800a6ec:	4b06      	ldr	r3, [pc, #24]	@ (800a708 <cleanup_stdio+0x3c>)
 800a6ee:	4299      	cmp	r1, r3
 800a6f0:	d004      	beq.n	800a6fc <cleanup_stdio+0x30>
 800a6f2:	4620      	mov	r0, r4
 800a6f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6f8:	f002 be38 	b.w	800d36c <_fflush_r>
 800a6fc:	bd10      	pop	{r4, pc}
 800a6fe:	bf00      	nop
 800a700:	20000618 	.word	0x20000618
 800a704:	20000680 	.word	0x20000680
 800a708:	200006e8 	.word	0x200006e8

0800a70c <global_stdio_init.part.0>:
 800a70c:	b510      	push	{r4, lr}
 800a70e:	4b0b      	ldr	r3, [pc, #44]	@ (800a73c <global_stdio_init.part.0+0x30>)
 800a710:	4c0b      	ldr	r4, [pc, #44]	@ (800a740 <global_stdio_init.part.0+0x34>)
 800a712:	4a0c      	ldr	r2, [pc, #48]	@ (800a744 <global_stdio_init.part.0+0x38>)
 800a714:	601a      	str	r2, [r3, #0]
 800a716:	4620      	mov	r0, r4
 800a718:	2200      	movs	r2, #0
 800a71a:	2104      	movs	r1, #4
 800a71c:	f7ff ff94 	bl	800a648 <std>
 800a720:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a724:	2201      	movs	r2, #1
 800a726:	2109      	movs	r1, #9
 800a728:	f7ff ff8e 	bl	800a648 <std>
 800a72c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a730:	2202      	movs	r2, #2
 800a732:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a736:	2112      	movs	r1, #18
 800a738:	f7ff bf86 	b.w	800a648 <std>
 800a73c:	20000750 	.word	0x20000750
 800a740:	20000618 	.word	0x20000618
 800a744:	0800a6b5 	.word	0x0800a6b5

0800a748 <__sfp_lock_acquire>:
 800a748:	4801      	ldr	r0, [pc, #4]	@ (800a750 <__sfp_lock_acquire+0x8>)
 800a74a:	f000 b994 	b.w	800aa76 <__retarget_lock_acquire_recursive>
 800a74e:	bf00      	nop
 800a750:	20000759 	.word	0x20000759

0800a754 <__sfp_lock_release>:
 800a754:	4801      	ldr	r0, [pc, #4]	@ (800a75c <__sfp_lock_release+0x8>)
 800a756:	f000 b98f 	b.w	800aa78 <__retarget_lock_release_recursive>
 800a75a:	bf00      	nop
 800a75c:	20000759 	.word	0x20000759

0800a760 <__sinit>:
 800a760:	b510      	push	{r4, lr}
 800a762:	4604      	mov	r4, r0
 800a764:	f7ff fff0 	bl	800a748 <__sfp_lock_acquire>
 800a768:	6a23      	ldr	r3, [r4, #32]
 800a76a:	b11b      	cbz	r3, 800a774 <__sinit+0x14>
 800a76c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a770:	f7ff bff0 	b.w	800a754 <__sfp_lock_release>
 800a774:	4b04      	ldr	r3, [pc, #16]	@ (800a788 <__sinit+0x28>)
 800a776:	6223      	str	r3, [r4, #32]
 800a778:	4b04      	ldr	r3, [pc, #16]	@ (800a78c <__sinit+0x2c>)
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d1f5      	bne.n	800a76c <__sinit+0xc>
 800a780:	f7ff ffc4 	bl	800a70c <global_stdio_init.part.0>
 800a784:	e7f2      	b.n	800a76c <__sinit+0xc>
 800a786:	bf00      	nop
 800a788:	0800a6cd 	.word	0x0800a6cd
 800a78c:	20000750 	.word	0x20000750

0800a790 <_fwalk_sglue>:
 800a790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a794:	4607      	mov	r7, r0
 800a796:	4688      	mov	r8, r1
 800a798:	4614      	mov	r4, r2
 800a79a:	2600      	movs	r6, #0
 800a79c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a7a0:	f1b9 0901 	subs.w	r9, r9, #1
 800a7a4:	d505      	bpl.n	800a7b2 <_fwalk_sglue+0x22>
 800a7a6:	6824      	ldr	r4, [r4, #0]
 800a7a8:	2c00      	cmp	r4, #0
 800a7aa:	d1f7      	bne.n	800a79c <_fwalk_sglue+0xc>
 800a7ac:	4630      	mov	r0, r6
 800a7ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7b2:	89ab      	ldrh	r3, [r5, #12]
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	d907      	bls.n	800a7c8 <_fwalk_sglue+0x38>
 800a7b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a7bc:	3301      	adds	r3, #1
 800a7be:	d003      	beq.n	800a7c8 <_fwalk_sglue+0x38>
 800a7c0:	4629      	mov	r1, r5
 800a7c2:	4638      	mov	r0, r7
 800a7c4:	47c0      	blx	r8
 800a7c6:	4306      	orrs	r6, r0
 800a7c8:	3568      	adds	r5, #104	@ 0x68
 800a7ca:	e7e9      	b.n	800a7a0 <_fwalk_sglue+0x10>

0800a7cc <sniprintf>:
 800a7cc:	b40c      	push	{r2, r3}
 800a7ce:	b530      	push	{r4, r5, lr}
 800a7d0:	4b18      	ldr	r3, [pc, #96]	@ (800a834 <sniprintf+0x68>)
 800a7d2:	1e0c      	subs	r4, r1, #0
 800a7d4:	681d      	ldr	r5, [r3, #0]
 800a7d6:	b09d      	sub	sp, #116	@ 0x74
 800a7d8:	da08      	bge.n	800a7ec <sniprintf+0x20>
 800a7da:	238b      	movs	r3, #139	@ 0x8b
 800a7dc:	602b      	str	r3, [r5, #0]
 800a7de:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e2:	b01d      	add	sp, #116	@ 0x74
 800a7e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a7e8:	b002      	add	sp, #8
 800a7ea:	4770      	bx	lr
 800a7ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a7f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a7f4:	f04f 0300 	mov.w	r3, #0
 800a7f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a7fa:	bf14      	ite	ne
 800a7fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a800:	4623      	moveq	r3, r4
 800a802:	9304      	str	r3, [sp, #16]
 800a804:	9307      	str	r3, [sp, #28]
 800a806:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a80a:	9002      	str	r0, [sp, #8]
 800a80c:	9006      	str	r0, [sp, #24]
 800a80e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a812:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a814:	ab21      	add	r3, sp, #132	@ 0x84
 800a816:	a902      	add	r1, sp, #8
 800a818:	4628      	mov	r0, r5
 800a81a:	9301      	str	r3, [sp, #4]
 800a81c:	f002 fc26 	bl	800d06c <_svfiprintf_r>
 800a820:	1c43      	adds	r3, r0, #1
 800a822:	bfbc      	itt	lt
 800a824:	238b      	movlt	r3, #139	@ 0x8b
 800a826:	602b      	strlt	r3, [r5, #0]
 800a828:	2c00      	cmp	r4, #0
 800a82a:	d0da      	beq.n	800a7e2 <sniprintf+0x16>
 800a82c:	9b02      	ldr	r3, [sp, #8]
 800a82e:	2200      	movs	r2, #0
 800a830:	701a      	strb	r2, [r3, #0]
 800a832:	e7d6      	b.n	800a7e2 <sniprintf+0x16>
 800a834:	20000038 	.word	0x20000038

0800a838 <siprintf>:
 800a838:	b40e      	push	{r1, r2, r3}
 800a83a:	b510      	push	{r4, lr}
 800a83c:	b09d      	sub	sp, #116	@ 0x74
 800a83e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a840:	9002      	str	r0, [sp, #8]
 800a842:	9006      	str	r0, [sp, #24]
 800a844:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a848:	480a      	ldr	r0, [pc, #40]	@ (800a874 <siprintf+0x3c>)
 800a84a:	9107      	str	r1, [sp, #28]
 800a84c:	9104      	str	r1, [sp, #16]
 800a84e:	490a      	ldr	r1, [pc, #40]	@ (800a878 <siprintf+0x40>)
 800a850:	f853 2b04 	ldr.w	r2, [r3], #4
 800a854:	9105      	str	r1, [sp, #20]
 800a856:	2400      	movs	r4, #0
 800a858:	a902      	add	r1, sp, #8
 800a85a:	6800      	ldr	r0, [r0, #0]
 800a85c:	9301      	str	r3, [sp, #4]
 800a85e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a860:	f002 fc04 	bl	800d06c <_svfiprintf_r>
 800a864:	9b02      	ldr	r3, [sp, #8]
 800a866:	701c      	strb	r4, [r3, #0]
 800a868:	b01d      	add	sp, #116	@ 0x74
 800a86a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a86e:	b003      	add	sp, #12
 800a870:	4770      	bx	lr
 800a872:	bf00      	nop
 800a874:	20000038 	.word	0x20000038
 800a878:	ffff0208 	.word	0xffff0208

0800a87c <__sread>:
 800a87c:	b510      	push	{r4, lr}
 800a87e:	460c      	mov	r4, r1
 800a880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a884:	f000 f8a8 	bl	800a9d8 <_read_r>
 800a888:	2800      	cmp	r0, #0
 800a88a:	bfab      	itete	ge
 800a88c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a88e:	89a3      	ldrhlt	r3, [r4, #12]
 800a890:	181b      	addge	r3, r3, r0
 800a892:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a896:	bfac      	ite	ge
 800a898:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a89a:	81a3      	strhlt	r3, [r4, #12]
 800a89c:	bd10      	pop	{r4, pc}

0800a89e <__swrite>:
 800a89e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8a2:	461f      	mov	r7, r3
 800a8a4:	898b      	ldrh	r3, [r1, #12]
 800a8a6:	05db      	lsls	r3, r3, #23
 800a8a8:	4605      	mov	r5, r0
 800a8aa:	460c      	mov	r4, r1
 800a8ac:	4616      	mov	r6, r2
 800a8ae:	d505      	bpl.n	800a8bc <__swrite+0x1e>
 800a8b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8b4:	2302      	movs	r3, #2
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	f000 f87c 	bl	800a9b4 <_lseek_r>
 800a8bc:	89a3      	ldrh	r3, [r4, #12]
 800a8be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a8c6:	81a3      	strh	r3, [r4, #12]
 800a8c8:	4632      	mov	r2, r6
 800a8ca:	463b      	mov	r3, r7
 800a8cc:	4628      	mov	r0, r5
 800a8ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8d2:	f000 b893 	b.w	800a9fc <_write_r>

0800a8d6 <__sseek>:
 800a8d6:	b510      	push	{r4, lr}
 800a8d8:	460c      	mov	r4, r1
 800a8da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8de:	f000 f869 	bl	800a9b4 <_lseek_r>
 800a8e2:	1c43      	adds	r3, r0, #1
 800a8e4:	89a3      	ldrh	r3, [r4, #12]
 800a8e6:	bf15      	itete	ne
 800a8e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a8ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a8ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a8f2:	81a3      	strheq	r3, [r4, #12]
 800a8f4:	bf18      	it	ne
 800a8f6:	81a3      	strhne	r3, [r4, #12]
 800a8f8:	bd10      	pop	{r4, pc}

0800a8fa <__sclose>:
 800a8fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8fe:	f000 b849 	b.w	800a994 <_close_r>

0800a902 <_vsniprintf_r>:
 800a902:	b530      	push	{r4, r5, lr}
 800a904:	4614      	mov	r4, r2
 800a906:	2c00      	cmp	r4, #0
 800a908:	b09b      	sub	sp, #108	@ 0x6c
 800a90a:	4605      	mov	r5, r0
 800a90c:	461a      	mov	r2, r3
 800a90e:	da05      	bge.n	800a91c <_vsniprintf_r+0x1a>
 800a910:	238b      	movs	r3, #139	@ 0x8b
 800a912:	6003      	str	r3, [r0, #0]
 800a914:	f04f 30ff 	mov.w	r0, #4294967295
 800a918:	b01b      	add	sp, #108	@ 0x6c
 800a91a:	bd30      	pop	{r4, r5, pc}
 800a91c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a920:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a924:	f04f 0300 	mov.w	r3, #0
 800a928:	9319      	str	r3, [sp, #100]	@ 0x64
 800a92a:	bf14      	ite	ne
 800a92c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a930:	4623      	moveq	r3, r4
 800a932:	9302      	str	r3, [sp, #8]
 800a934:	9305      	str	r3, [sp, #20]
 800a936:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a93a:	9100      	str	r1, [sp, #0]
 800a93c:	9104      	str	r1, [sp, #16]
 800a93e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a942:	4669      	mov	r1, sp
 800a944:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a946:	f002 fb91 	bl	800d06c <_svfiprintf_r>
 800a94a:	1c43      	adds	r3, r0, #1
 800a94c:	bfbc      	itt	lt
 800a94e:	238b      	movlt	r3, #139	@ 0x8b
 800a950:	602b      	strlt	r3, [r5, #0]
 800a952:	2c00      	cmp	r4, #0
 800a954:	d0e0      	beq.n	800a918 <_vsniprintf_r+0x16>
 800a956:	9b00      	ldr	r3, [sp, #0]
 800a958:	2200      	movs	r2, #0
 800a95a:	701a      	strb	r2, [r3, #0]
 800a95c:	e7dc      	b.n	800a918 <_vsniprintf_r+0x16>
	...

0800a960 <vsniprintf>:
 800a960:	b507      	push	{r0, r1, r2, lr}
 800a962:	9300      	str	r3, [sp, #0]
 800a964:	4613      	mov	r3, r2
 800a966:	460a      	mov	r2, r1
 800a968:	4601      	mov	r1, r0
 800a96a:	4803      	ldr	r0, [pc, #12]	@ (800a978 <vsniprintf+0x18>)
 800a96c:	6800      	ldr	r0, [r0, #0]
 800a96e:	f7ff ffc8 	bl	800a902 <_vsniprintf_r>
 800a972:	b003      	add	sp, #12
 800a974:	f85d fb04 	ldr.w	pc, [sp], #4
 800a978:	20000038 	.word	0x20000038

0800a97c <memset>:
 800a97c:	4402      	add	r2, r0
 800a97e:	4603      	mov	r3, r0
 800a980:	4293      	cmp	r3, r2
 800a982:	d100      	bne.n	800a986 <memset+0xa>
 800a984:	4770      	bx	lr
 800a986:	f803 1b01 	strb.w	r1, [r3], #1
 800a98a:	e7f9      	b.n	800a980 <memset+0x4>

0800a98c <_localeconv_r>:
 800a98c:	4800      	ldr	r0, [pc, #0]	@ (800a990 <_localeconv_r+0x4>)
 800a98e:	4770      	bx	lr
 800a990:	20000178 	.word	0x20000178

0800a994 <_close_r>:
 800a994:	b538      	push	{r3, r4, r5, lr}
 800a996:	4d06      	ldr	r5, [pc, #24]	@ (800a9b0 <_close_r+0x1c>)
 800a998:	2300      	movs	r3, #0
 800a99a:	4604      	mov	r4, r0
 800a99c:	4608      	mov	r0, r1
 800a99e:	602b      	str	r3, [r5, #0]
 800a9a0:	f7f8 fe0c 	bl	80035bc <_close>
 800a9a4:	1c43      	adds	r3, r0, #1
 800a9a6:	d102      	bne.n	800a9ae <_close_r+0x1a>
 800a9a8:	682b      	ldr	r3, [r5, #0]
 800a9aa:	b103      	cbz	r3, 800a9ae <_close_r+0x1a>
 800a9ac:	6023      	str	r3, [r4, #0]
 800a9ae:	bd38      	pop	{r3, r4, r5, pc}
 800a9b0:	20000754 	.word	0x20000754

0800a9b4 <_lseek_r>:
 800a9b4:	b538      	push	{r3, r4, r5, lr}
 800a9b6:	4d07      	ldr	r5, [pc, #28]	@ (800a9d4 <_lseek_r+0x20>)
 800a9b8:	4604      	mov	r4, r0
 800a9ba:	4608      	mov	r0, r1
 800a9bc:	4611      	mov	r1, r2
 800a9be:	2200      	movs	r2, #0
 800a9c0:	602a      	str	r2, [r5, #0]
 800a9c2:	461a      	mov	r2, r3
 800a9c4:	f7f8 fe21 	bl	800360a <_lseek>
 800a9c8:	1c43      	adds	r3, r0, #1
 800a9ca:	d102      	bne.n	800a9d2 <_lseek_r+0x1e>
 800a9cc:	682b      	ldr	r3, [r5, #0]
 800a9ce:	b103      	cbz	r3, 800a9d2 <_lseek_r+0x1e>
 800a9d0:	6023      	str	r3, [r4, #0]
 800a9d2:	bd38      	pop	{r3, r4, r5, pc}
 800a9d4:	20000754 	.word	0x20000754

0800a9d8 <_read_r>:
 800a9d8:	b538      	push	{r3, r4, r5, lr}
 800a9da:	4d07      	ldr	r5, [pc, #28]	@ (800a9f8 <_read_r+0x20>)
 800a9dc:	4604      	mov	r4, r0
 800a9de:	4608      	mov	r0, r1
 800a9e0:	4611      	mov	r1, r2
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	602a      	str	r2, [r5, #0]
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	f7f8 fdaf 	bl	800354a <_read>
 800a9ec:	1c43      	adds	r3, r0, #1
 800a9ee:	d102      	bne.n	800a9f6 <_read_r+0x1e>
 800a9f0:	682b      	ldr	r3, [r5, #0]
 800a9f2:	b103      	cbz	r3, 800a9f6 <_read_r+0x1e>
 800a9f4:	6023      	str	r3, [r4, #0]
 800a9f6:	bd38      	pop	{r3, r4, r5, pc}
 800a9f8:	20000754 	.word	0x20000754

0800a9fc <_write_r>:
 800a9fc:	b538      	push	{r3, r4, r5, lr}
 800a9fe:	4d07      	ldr	r5, [pc, #28]	@ (800aa1c <_write_r+0x20>)
 800aa00:	4604      	mov	r4, r0
 800aa02:	4608      	mov	r0, r1
 800aa04:	4611      	mov	r1, r2
 800aa06:	2200      	movs	r2, #0
 800aa08:	602a      	str	r2, [r5, #0]
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	f7f8 fdba 	bl	8003584 <_write>
 800aa10:	1c43      	adds	r3, r0, #1
 800aa12:	d102      	bne.n	800aa1a <_write_r+0x1e>
 800aa14:	682b      	ldr	r3, [r5, #0]
 800aa16:	b103      	cbz	r3, 800aa1a <_write_r+0x1e>
 800aa18:	6023      	str	r3, [r4, #0]
 800aa1a:	bd38      	pop	{r3, r4, r5, pc}
 800aa1c:	20000754 	.word	0x20000754

0800aa20 <__errno>:
 800aa20:	4b01      	ldr	r3, [pc, #4]	@ (800aa28 <__errno+0x8>)
 800aa22:	6818      	ldr	r0, [r3, #0]
 800aa24:	4770      	bx	lr
 800aa26:	bf00      	nop
 800aa28:	20000038 	.word	0x20000038

0800aa2c <__libc_init_array>:
 800aa2c:	b570      	push	{r4, r5, r6, lr}
 800aa2e:	4d0d      	ldr	r5, [pc, #52]	@ (800aa64 <__libc_init_array+0x38>)
 800aa30:	4c0d      	ldr	r4, [pc, #52]	@ (800aa68 <__libc_init_array+0x3c>)
 800aa32:	1b64      	subs	r4, r4, r5
 800aa34:	10a4      	asrs	r4, r4, #2
 800aa36:	2600      	movs	r6, #0
 800aa38:	42a6      	cmp	r6, r4
 800aa3a:	d109      	bne.n	800aa50 <__libc_init_array+0x24>
 800aa3c:	4d0b      	ldr	r5, [pc, #44]	@ (800aa6c <__libc_init_array+0x40>)
 800aa3e:	4c0c      	ldr	r4, [pc, #48]	@ (800aa70 <__libc_init_array+0x44>)
 800aa40:	f003 fbce 	bl	800e1e0 <_init>
 800aa44:	1b64      	subs	r4, r4, r5
 800aa46:	10a4      	asrs	r4, r4, #2
 800aa48:	2600      	movs	r6, #0
 800aa4a:	42a6      	cmp	r6, r4
 800aa4c:	d105      	bne.n	800aa5a <__libc_init_array+0x2e>
 800aa4e:	bd70      	pop	{r4, r5, r6, pc}
 800aa50:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa54:	4798      	blx	r3
 800aa56:	3601      	adds	r6, #1
 800aa58:	e7ee      	b.n	800aa38 <__libc_init_array+0xc>
 800aa5a:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa5e:	4798      	blx	r3
 800aa60:	3601      	adds	r6, #1
 800aa62:	e7f2      	b.n	800aa4a <__libc_init_array+0x1e>
 800aa64:	0800e9c4 	.word	0x0800e9c4
 800aa68:	0800e9c4 	.word	0x0800e9c4
 800aa6c:	0800e9c4 	.word	0x0800e9c4
 800aa70:	0800e9c8 	.word	0x0800e9c8

0800aa74 <__retarget_lock_init_recursive>:
 800aa74:	4770      	bx	lr

0800aa76 <__retarget_lock_acquire_recursive>:
 800aa76:	4770      	bx	lr

0800aa78 <__retarget_lock_release_recursive>:
 800aa78:	4770      	bx	lr

0800aa7a <memcpy>:
 800aa7a:	440a      	add	r2, r1
 800aa7c:	4291      	cmp	r1, r2
 800aa7e:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa82:	d100      	bne.n	800aa86 <memcpy+0xc>
 800aa84:	4770      	bx	lr
 800aa86:	b510      	push	{r4, lr}
 800aa88:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa90:	4291      	cmp	r1, r2
 800aa92:	d1f9      	bne.n	800aa88 <memcpy+0xe>
 800aa94:	bd10      	pop	{r4, pc}
	...

0800aa98 <nanf>:
 800aa98:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aaa0 <nanf+0x8>
 800aa9c:	4770      	bx	lr
 800aa9e:	bf00      	nop
 800aaa0:	7fc00000 	.word	0x7fc00000

0800aaa4 <quorem>:
 800aaa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa8:	6903      	ldr	r3, [r0, #16]
 800aaaa:	690c      	ldr	r4, [r1, #16]
 800aaac:	42a3      	cmp	r3, r4
 800aaae:	4607      	mov	r7, r0
 800aab0:	db7e      	blt.n	800abb0 <quorem+0x10c>
 800aab2:	3c01      	subs	r4, #1
 800aab4:	f101 0814 	add.w	r8, r1, #20
 800aab8:	00a3      	lsls	r3, r4, #2
 800aaba:	f100 0514 	add.w	r5, r0, #20
 800aabe:	9300      	str	r3, [sp, #0]
 800aac0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aac4:	9301      	str	r3, [sp, #4]
 800aac6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aaca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aace:	3301      	adds	r3, #1
 800aad0:	429a      	cmp	r2, r3
 800aad2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aad6:	fbb2 f6f3 	udiv	r6, r2, r3
 800aada:	d32e      	bcc.n	800ab3a <quorem+0x96>
 800aadc:	f04f 0a00 	mov.w	sl, #0
 800aae0:	46c4      	mov	ip, r8
 800aae2:	46ae      	mov	lr, r5
 800aae4:	46d3      	mov	fp, sl
 800aae6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aaea:	b298      	uxth	r0, r3
 800aaec:	fb06 a000 	mla	r0, r6, r0, sl
 800aaf0:	0c02      	lsrs	r2, r0, #16
 800aaf2:	0c1b      	lsrs	r3, r3, #16
 800aaf4:	fb06 2303 	mla	r3, r6, r3, r2
 800aaf8:	f8de 2000 	ldr.w	r2, [lr]
 800aafc:	b280      	uxth	r0, r0
 800aafe:	b292      	uxth	r2, r2
 800ab00:	1a12      	subs	r2, r2, r0
 800ab02:	445a      	add	r2, fp
 800ab04:	f8de 0000 	ldr.w	r0, [lr]
 800ab08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab0c:	b29b      	uxth	r3, r3
 800ab0e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ab12:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ab16:	b292      	uxth	r2, r2
 800ab18:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ab1c:	45e1      	cmp	r9, ip
 800ab1e:	f84e 2b04 	str.w	r2, [lr], #4
 800ab22:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ab26:	d2de      	bcs.n	800aae6 <quorem+0x42>
 800ab28:	9b00      	ldr	r3, [sp, #0]
 800ab2a:	58eb      	ldr	r3, [r5, r3]
 800ab2c:	b92b      	cbnz	r3, 800ab3a <quorem+0x96>
 800ab2e:	9b01      	ldr	r3, [sp, #4]
 800ab30:	3b04      	subs	r3, #4
 800ab32:	429d      	cmp	r5, r3
 800ab34:	461a      	mov	r2, r3
 800ab36:	d32f      	bcc.n	800ab98 <quorem+0xf4>
 800ab38:	613c      	str	r4, [r7, #16]
 800ab3a:	4638      	mov	r0, r7
 800ab3c:	f001 f9c8 	bl	800bed0 <__mcmp>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	db25      	blt.n	800ab90 <quorem+0xec>
 800ab44:	4629      	mov	r1, r5
 800ab46:	2000      	movs	r0, #0
 800ab48:	f858 2b04 	ldr.w	r2, [r8], #4
 800ab4c:	f8d1 c000 	ldr.w	ip, [r1]
 800ab50:	fa1f fe82 	uxth.w	lr, r2
 800ab54:	fa1f f38c 	uxth.w	r3, ip
 800ab58:	eba3 030e 	sub.w	r3, r3, lr
 800ab5c:	4403      	add	r3, r0
 800ab5e:	0c12      	lsrs	r2, r2, #16
 800ab60:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ab64:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab6e:	45c1      	cmp	r9, r8
 800ab70:	f841 3b04 	str.w	r3, [r1], #4
 800ab74:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ab78:	d2e6      	bcs.n	800ab48 <quorem+0xa4>
 800ab7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab82:	b922      	cbnz	r2, 800ab8e <quorem+0xea>
 800ab84:	3b04      	subs	r3, #4
 800ab86:	429d      	cmp	r5, r3
 800ab88:	461a      	mov	r2, r3
 800ab8a:	d30b      	bcc.n	800aba4 <quorem+0x100>
 800ab8c:	613c      	str	r4, [r7, #16]
 800ab8e:	3601      	adds	r6, #1
 800ab90:	4630      	mov	r0, r6
 800ab92:	b003      	add	sp, #12
 800ab94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab98:	6812      	ldr	r2, [r2, #0]
 800ab9a:	3b04      	subs	r3, #4
 800ab9c:	2a00      	cmp	r2, #0
 800ab9e:	d1cb      	bne.n	800ab38 <quorem+0x94>
 800aba0:	3c01      	subs	r4, #1
 800aba2:	e7c6      	b.n	800ab32 <quorem+0x8e>
 800aba4:	6812      	ldr	r2, [r2, #0]
 800aba6:	3b04      	subs	r3, #4
 800aba8:	2a00      	cmp	r2, #0
 800abaa:	d1ef      	bne.n	800ab8c <quorem+0xe8>
 800abac:	3c01      	subs	r4, #1
 800abae:	e7ea      	b.n	800ab86 <quorem+0xe2>
 800abb0:	2000      	movs	r0, #0
 800abb2:	e7ee      	b.n	800ab92 <quorem+0xee>
 800abb4:	0000      	movs	r0, r0
	...

0800abb8 <_dtoa_r>:
 800abb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abbc:	69c7      	ldr	r7, [r0, #28]
 800abbe:	b097      	sub	sp, #92	@ 0x5c
 800abc0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800abc4:	ec55 4b10 	vmov	r4, r5, d0
 800abc8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800abca:	9107      	str	r1, [sp, #28]
 800abcc:	4681      	mov	r9, r0
 800abce:	920c      	str	r2, [sp, #48]	@ 0x30
 800abd0:	9311      	str	r3, [sp, #68]	@ 0x44
 800abd2:	b97f      	cbnz	r7, 800abf4 <_dtoa_r+0x3c>
 800abd4:	2010      	movs	r0, #16
 800abd6:	f000 fe09 	bl	800b7ec <malloc>
 800abda:	4602      	mov	r2, r0
 800abdc:	f8c9 001c 	str.w	r0, [r9, #28]
 800abe0:	b920      	cbnz	r0, 800abec <_dtoa_r+0x34>
 800abe2:	4ba9      	ldr	r3, [pc, #676]	@ (800ae88 <_dtoa_r+0x2d0>)
 800abe4:	21ef      	movs	r1, #239	@ 0xef
 800abe6:	48a9      	ldr	r0, [pc, #676]	@ (800ae8c <_dtoa_r+0x2d4>)
 800abe8:	f002 fc2e 	bl	800d448 <__assert_func>
 800abec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800abf0:	6007      	str	r7, [r0, #0]
 800abf2:	60c7      	str	r7, [r0, #12]
 800abf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800abf8:	6819      	ldr	r1, [r3, #0]
 800abfa:	b159      	cbz	r1, 800ac14 <_dtoa_r+0x5c>
 800abfc:	685a      	ldr	r2, [r3, #4]
 800abfe:	604a      	str	r2, [r1, #4]
 800ac00:	2301      	movs	r3, #1
 800ac02:	4093      	lsls	r3, r2
 800ac04:	608b      	str	r3, [r1, #8]
 800ac06:	4648      	mov	r0, r9
 800ac08:	f000 fee6 	bl	800b9d8 <_Bfree>
 800ac0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac10:	2200      	movs	r2, #0
 800ac12:	601a      	str	r2, [r3, #0]
 800ac14:	1e2b      	subs	r3, r5, #0
 800ac16:	bfb9      	ittee	lt
 800ac18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ac1c:	9305      	strlt	r3, [sp, #20]
 800ac1e:	2300      	movge	r3, #0
 800ac20:	6033      	strge	r3, [r6, #0]
 800ac22:	9f05      	ldr	r7, [sp, #20]
 800ac24:	4b9a      	ldr	r3, [pc, #616]	@ (800ae90 <_dtoa_r+0x2d8>)
 800ac26:	bfbc      	itt	lt
 800ac28:	2201      	movlt	r2, #1
 800ac2a:	6032      	strlt	r2, [r6, #0]
 800ac2c:	43bb      	bics	r3, r7
 800ac2e:	d112      	bne.n	800ac56 <_dtoa_r+0x9e>
 800ac30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ac32:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ac36:	6013      	str	r3, [r2, #0]
 800ac38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ac3c:	4323      	orrs	r3, r4
 800ac3e:	f000 855a 	beq.w	800b6f6 <_dtoa_r+0xb3e>
 800ac42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac44:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800aea4 <_dtoa_r+0x2ec>
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f000 855c 	beq.w	800b706 <_dtoa_r+0xb4e>
 800ac4e:	f10a 0303 	add.w	r3, sl, #3
 800ac52:	f000 bd56 	b.w	800b702 <_dtoa_r+0xb4a>
 800ac56:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	ec51 0b17 	vmov	r0, r1, d7
 800ac60:	2300      	movs	r3, #0
 800ac62:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ac66:	f7f5 ff2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac6a:	4680      	mov	r8, r0
 800ac6c:	b158      	cbz	r0, 800ac86 <_dtoa_r+0xce>
 800ac6e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ac70:	2301      	movs	r3, #1
 800ac72:	6013      	str	r3, [r2, #0]
 800ac74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac76:	b113      	cbz	r3, 800ac7e <_dtoa_r+0xc6>
 800ac78:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ac7a:	4b86      	ldr	r3, [pc, #536]	@ (800ae94 <_dtoa_r+0x2dc>)
 800ac7c:	6013      	str	r3, [r2, #0]
 800ac7e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800aea8 <_dtoa_r+0x2f0>
 800ac82:	f000 bd40 	b.w	800b706 <_dtoa_r+0xb4e>
 800ac86:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ac8a:	aa14      	add	r2, sp, #80	@ 0x50
 800ac8c:	a915      	add	r1, sp, #84	@ 0x54
 800ac8e:	4648      	mov	r0, r9
 800ac90:	f001 fa3e 	bl	800c110 <__d2b>
 800ac94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ac98:	9002      	str	r0, [sp, #8]
 800ac9a:	2e00      	cmp	r6, #0
 800ac9c:	d078      	beq.n	800ad90 <_dtoa_r+0x1d8>
 800ac9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aca0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800aca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aca8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800acac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800acb0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800acb4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800acb8:	4619      	mov	r1, r3
 800acba:	2200      	movs	r2, #0
 800acbc:	4b76      	ldr	r3, [pc, #472]	@ (800ae98 <_dtoa_r+0x2e0>)
 800acbe:	f7f5 fae3 	bl	8000288 <__aeabi_dsub>
 800acc2:	a36b      	add	r3, pc, #428	@ (adr r3, 800ae70 <_dtoa_r+0x2b8>)
 800acc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc8:	f7f5 fc96 	bl	80005f8 <__aeabi_dmul>
 800accc:	a36a      	add	r3, pc, #424	@ (adr r3, 800ae78 <_dtoa_r+0x2c0>)
 800acce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd2:	f7f5 fadb 	bl	800028c <__adddf3>
 800acd6:	4604      	mov	r4, r0
 800acd8:	4630      	mov	r0, r6
 800acda:	460d      	mov	r5, r1
 800acdc:	f7f5 fc22 	bl	8000524 <__aeabi_i2d>
 800ace0:	a367      	add	r3, pc, #412	@ (adr r3, 800ae80 <_dtoa_r+0x2c8>)
 800ace2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace6:	f7f5 fc87 	bl	80005f8 <__aeabi_dmul>
 800acea:	4602      	mov	r2, r0
 800acec:	460b      	mov	r3, r1
 800acee:	4620      	mov	r0, r4
 800acf0:	4629      	mov	r1, r5
 800acf2:	f7f5 facb 	bl	800028c <__adddf3>
 800acf6:	4604      	mov	r4, r0
 800acf8:	460d      	mov	r5, r1
 800acfa:	f7f5 ff2d 	bl	8000b58 <__aeabi_d2iz>
 800acfe:	2200      	movs	r2, #0
 800ad00:	4607      	mov	r7, r0
 800ad02:	2300      	movs	r3, #0
 800ad04:	4620      	mov	r0, r4
 800ad06:	4629      	mov	r1, r5
 800ad08:	f7f5 fee8 	bl	8000adc <__aeabi_dcmplt>
 800ad0c:	b140      	cbz	r0, 800ad20 <_dtoa_r+0x168>
 800ad0e:	4638      	mov	r0, r7
 800ad10:	f7f5 fc08 	bl	8000524 <__aeabi_i2d>
 800ad14:	4622      	mov	r2, r4
 800ad16:	462b      	mov	r3, r5
 800ad18:	f7f5 fed6 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad1c:	b900      	cbnz	r0, 800ad20 <_dtoa_r+0x168>
 800ad1e:	3f01      	subs	r7, #1
 800ad20:	2f16      	cmp	r7, #22
 800ad22:	d852      	bhi.n	800adca <_dtoa_r+0x212>
 800ad24:	4b5d      	ldr	r3, [pc, #372]	@ (800ae9c <_dtoa_r+0x2e4>)
 800ad26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ad32:	f7f5 fed3 	bl	8000adc <__aeabi_dcmplt>
 800ad36:	2800      	cmp	r0, #0
 800ad38:	d049      	beq.n	800adce <_dtoa_r+0x216>
 800ad3a:	3f01      	subs	r7, #1
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad42:	1b9b      	subs	r3, r3, r6
 800ad44:	1e5a      	subs	r2, r3, #1
 800ad46:	bf45      	ittet	mi
 800ad48:	f1c3 0301 	rsbmi	r3, r3, #1
 800ad4c:	9300      	strmi	r3, [sp, #0]
 800ad4e:	2300      	movpl	r3, #0
 800ad50:	2300      	movmi	r3, #0
 800ad52:	9206      	str	r2, [sp, #24]
 800ad54:	bf54      	ite	pl
 800ad56:	9300      	strpl	r3, [sp, #0]
 800ad58:	9306      	strmi	r3, [sp, #24]
 800ad5a:	2f00      	cmp	r7, #0
 800ad5c:	db39      	blt.n	800add2 <_dtoa_r+0x21a>
 800ad5e:	9b06      	ldr	r3, [sp, #24]
 800ad60:	970d      	str	r7, [sp, #52]	@ 0x34
 800ad62:	443b      	add	r3, r7
 800ad64:	9306      	str	r3, [sp, #24]
 800ad66:	2300      	movs	r3, #0
 800ad68:	9308      	str	r3, [sp, #32]
 800ad6a:	9b07      	ldr	r3, [sp, #28]
 800ad6c:	2b09      	cmp	r3, #9
 800ad6e:	d863      	bhi.n	800ae38 <_dtoa_r+0x280>
 800ad70:	2b05      	cmp	r3, #5
 800ad72:	bfc4      	itt	gt
 800ad74:	3b04      	subgt	r3, #4
 800ad76:	9307      	strgt	r3, [sp, #28]
 800ad78:	9b07      	ldr	r3, [sp, #28]
 800ad7a:	f1a3 0302 	sub.w	r3, r3, #2
 800ad7e:	bfcc      	ite	gt
 800ad80:	2400      	movgt	r4, #0
 800ad82:	2401      	movle	r4, #1
 800ad84:	2b03      	cmp	r3, #3
 800ad86:	d863      	bhi.n	800ae50 <_dtoa_r+0x298>
 800ad88:	e8df f003 	tbb	[pc, r3]
 800ad8c:	2b375452 	.word	0x2b375452
 800ad90:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ad94:	441e      	add	r6, r3
 800ad96:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ad9a:	2b20      	cmp	r3, #32
 800ad9c:	bfc1      	itttt	gt
 800ad9e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ada2:	409f      	lslgt	r7, r3
 800ada4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ada8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800adac:	bfd6      	itet	le
 800adae:	f1c3 0320 	rsble	r3, r3, #32
 800adb2:	ea47 0003 	orrgt.w	r0, r7, r3
 800adb6:	fa04 f003 	lslle.w	r0, r4, r3
 800adba:	f7f5 fba3 	bl	8000504 <__aeabi_ui2d>
 800adbe:	2201      	movs	r2, #1
 800adc0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800adc4:	3e01      	subs	r6, #1
 800adc6:	9212      	str	r2, [sp, #72]	@ 0x48
 800adc8:	e776      	b.n	800acb8 <_dtoa_r+0x100>
 800adca:	2301      	movs	r3, #1
 800adcc:	e7b7      	b.n	800ad3e <_dtoa_r+0x186>
 800adce:	9010      	str	r0, [sp, #64]	@ 0x40
 800add0:	e7b6      	b.n	800ad40 <_dtoa_r+0x188>
 800add2:	9b00      	ldr	r3, [sp, #0]
 800add4:	1bdb      	subs	r3, r3, r7
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	427b      	negs	r3, r7
 800adda:	9308      	str	r3, [sp, #32]
 800addc:	2300      	movs	r3, #0
 800adde:	930d      	str	r3, [sp, #52]	@ 0x34
 800ade0:	e7c3      	b.n	800ad6a <_dtoa_r+0x1b2>
 800ade2:	2301      	movs	r3, #1
 800ade4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ade6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ade8:	eb07 0b03 	add.w	fp, r7, r3
 800adec:	f10b 0301 	add.w	r3, fp, #1
 800adf0:	2b01      	cmp	r3, #1
 800adf2:	9303      	str	r3, [sp, #12]
 800adf4:	bfb8      	it	lt
 800adf6:	2301      	movlt	r3, #1
 800adf8:	e006      	b.n	800ae08 <_dtoa_r+0x250>
 800adfa:	2301      	movs	r3, #1
 800adfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800adfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	dd28      	ble.n	800ae56 <_dtoa_r+0x29e>
 800ae04:	469b      	mov	fp, r3
 800ae06:	9303      	str	r3, [sp, #12]
 800ae08:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ae0c:	2100      	movs	r1, #0
 800ae0e:	2204      	movs	r2, #4
 800ae10:	f102 0514 	add.w	r5, r2, #20
 800ae14:	429d      	cmp	r5, r3
 800ae16:	d926      	bls.n	800ae66 <_dtoa_r+0x2ae>
 800ae18:	6041      	str	r1, [r0, #4]
 800ae1a:	4648      	mov	r0, r9
 800ae1c:	f000 fd9c 	bl	800b958 <_Balloc>
 800ae20:	4682      	mov	sl, r0
 800ae22:	2800      	cmp	r0, #0
 800ae24:	d142      	bne.n	800aeac <_dtoa_r+0x2f4>
 800ae26:	4b1e      	ldr	r3, [pc, #120]	@ (800aea0 <_dtoa_r+0x2e8>)
 800ae28:	4602      	mov	r2, r0
 800ae2a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ae2e:	e6da      	b.n	800abe6 <_dtoa_r+0x2e>
 800ae30:	2300      	movs	r3, #0
 800ae32:	e7e3      	b.n	800adfc <_dtoa_r+0x244>
 800ae34:	2300      	movs	r3, #0
 800ae36:	e7d5      	b.n	800ade4 <_dtoa_r+0x22c>
 800ae38:	2401      	movs	r4, #1
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	9307      	str	r3, [sp, #28]
 800ae3e:	9409      	str	r4, [sp, #36]	@ 0x24
 800ae40:	f04f 3bff 	mov.w	fp, #4294967295
 800ae44:	2200      	movs	r2, #0
 800ae46:	f8cd b00c 	str.w	fp, [sp, #12]
 800ae4a:	2312      	movs	r3, #18
 800ae4c:	920c      	str	r2, [sp, #48]	@ 0x30
 800ae4e:	e7db      	b.n	800ae08 <_dtoa_r+0x250>
 800ae50:	2301      	movs	r3, #1
 800ae52:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae54:	e7f4      	b.n	800ae40 <_dtoa_r+0x288>
 800ae56:	f04f 0b01 	mov.w	fp, #1
 800ae5a:	f8cd b00c 	str.w	fp, [sp, #12]
 800ae5e:	465b      	mov	r3, fp
 800ae60:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ae64:	e7d0      	b.n	800ae08 <_dtoa_r+0x250>
 800ae66:	3101      	adds	r1, #1
 800ae68:	0052      	lsls	r2, r2, #1
 800ae6a:	e7d1      	b.n	800ae10 <_dtoa_r+0x258>
 800ae6c:	f3af 8000 	nop.w
 800ae70:	636f4361 	.word	0x636f4361
 800ae74:	3fd287a7 	.word	0x3fd287a7
 800ae78:	8b60c8b3 	.word	0x8b60c8b3
 800ae7c:	3fc68a28 	.word	0x3fc68a28
 800ae80:	509f79fb 	.word	0x509f79fb
 800ae84:	3fd34413 	.word	0x3fd34413
 800ae88:	0800e5d6 	.word	0x0800e5d6
 800ae8c:	0800e5ed 	.word	0x0800e5ed
 800ae90:	7ff00000 	.word	0x7ff00000
 800ae94:	0800e5a1 	.word	0x0800e5a1
 800ae98:	3ff80000 	.word	0x3ff80000
 800ae9c:	0800e7a0 	.word	0x0800e7a0
 800aea0:	0800e645 	.word	0x0800e645
 800aea4:	0800e5d2 	.word	0x0800e5d2
 800aea8:	0800e5a0 	.word	0x0800e5a0
 800aeac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aeb0:	6018      	str	r0, [r3, #0]
 800aeb2:	9b03      	ldr	r3, [sp, #12]
 800aeb4:	2b0e      	cmp	r3, #14
 800aeb6:	f200 80a1 	bhi.w	800affc <_dtoa_r+0x444>
 800aeba:	2c00      	cmp	r4, #0
 800aebc:	f000 809e 	beq.w	800affc <_dtoa_r+0x444>
 800aec0:	2f00      	cmp	r7, #0
 800aec2:	dd33      	ble.n	800af2c <_dtoa_r+0x374>
 800aec4:	4b9c      	ldr	r3, [pc, #624]	@ (800b138 <_dtoa_r+0x580>)
 800aec6:	f007 020f 	and.w	r2, r7, #15
 800aeca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aece:	ed93 7b00 	vldr	d7, [r3]
 800aed2:	05f8      	lsls	r0, r7, #23
 800aed4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800aed8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aedc:	d516      	bpl.n	800af0c <_dtoa_r+0x354>
 800aede:	4b97      	ldr	r3, [pc, #604]	@ (800b13c <_dtoa_r+0x584>)
 800aee0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aee4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aee8:	f7f5 fcb0 	bl	800084c <__aeabi_ddiv>
 800aeec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aef0:	f004 040f 	and.w	r4, r4, #15
 800aef4:	2603      	movs	r6, #3
 800aef6:	4d91      	ldr	r5, [pc, #580]	@ (800b13c <_dtoa_r+0x584>)
 800aef8:	b954      	cbnz	r4, 800af10 <_dtoa_r+0x358>
 800aefa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aefe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af02:	f7f5 fca3 	bl	800084c <__aeabi_ddiv>
 800af06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af0a:	e028      	b.n	800af5e <_dtoa_r+0x3a6>
 800af0c:	2602      	movs	r6, #2
 800af0e:	e7f2      	b.n	800aef6 <_dtoa_r+0x33e>
 800af10:	07e1      	lsls	r1, r4, #31
 800af12:	d508      	bpl.n	800af26 <_dtoa_r+0x36e>
 800af14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800af18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800af1c:	f7f5 fb6c 	bl	80005f8 <__aeabi_dmul>
 800af20:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800af24:	3601      	adds	r6, #1
 800af26:	1064      	asrs	r4, r4, #1
 800af28:	3508      	adds	r5, #8
 800af2a:	e7e5      	b.n	800aef8 <_dtoa_r+0x340>
 800af2c:	f000 80af 	beq.w	800b08e <_dtoa_r+0x4d6>
 800af30:	427c      	negs	r4, r7
 800af32:	4b81      	ldr	r3, [pc, #516]	@ (800b138 <_dtoa_r+0x580>)
 800af34:	4d81      	ldr	r5, [pc, #516]	@ (800b13c <_dtoa_r+0x584>)
 800af36:	f004 020f 	and.w	r2, r4, #15
 800af3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af46:	f7f5 fb57 	bl	80005f8 <__aeabi_dmul>
 800af4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af4e:	1124      	asrs	r4, r4, #4
 800af50:	2300      	movs	r3, #0
 800af52:	2602      	movs	r6, #2
 800af54:	2c00      	cmp	r4, #0
 800af56:	f040 808f 	bne.w	800b078 <_dtoa_r+0x4c0>
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d1d3      	bne.n	800af06 <_dtoa_r+0x34e>
 800af5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800af60:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800af64:	2b00      	cmp	r3, #0
 800af66:	f000 8094 	beq.w	800b092 <_dtoa_r+0x4da>
 800af6a:	4b75      	ldr	r3, [pc, #468]	@ (800b140 <_dtoa_r+0x588>)
 800af6c:	2200      	movs	r2, #0
 800af6e:	4620      	mov	r0, r4
 800af70:	4629      	mov	r1, r5
 800af72:	f7f5 fdb3 	bl	8000adc <__aeabi_dcmplt>
 800af76:	2800      	cmp	r0, #0
 800af78:	f000 808b 	beq.w	800b092 <_dtoa_r+0x4da>
 800af7c:	9b03      	ldr	r3, [sp, #12]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	f000 8087 	beq.w	800b092 <_dtoa_r+0x4da>
 800af84:	f1bb 0f00 	cmp.w	fp, #0
 800af88:	dd34      	ble.n	800aff4 <_dtoa_r+0x43c>
 800af8a:	4620      	mov	r0, r4
 800af8c:	4b6d      	ldr	r3, [pc, #436]	@ (800b144 <_dtoa_r+0x58c>)
 800af8e:	2200      	movs	r2, #0
 800af90:	4629      	mov	r1, r5
 800af92:	f7f5 fb31 	bl	80005f8 <__aeabi_dmul>
 800af96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af9a:	f107 38ff 	add.w	r8, r7, #4294967295
 800af9e:	3601      	adds	r6, #1
 800afa0:	465c      	mov	r4, fp
 800afa2:	4630      	mov	r0, r6
 800afa4:	f7f5 fabe 	bl	8000524 <__aeabi_i2d>
 800afa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afac:	f7f5 fb24 	bl	80005f8 <__aeabi_dmul>
 800afb0:	4b65      	ldr	r3, [pc, #404]	@ (800b148 <_dtoa_r+0x590>)
 800afb2:	2200      	movs	r2, #0
 800afb4:	f7f5 f96a 	bl	800028c <__adddf3>
 800afb8:	4605      	mov	r5, r0
 800afba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800afbe:	2c00      	cmp	r4, #0
 800afc0:	d16a      	bne.n	800b098 <_dtoa_r+0x4e0>
 800afc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800afc6:	4b61      	ldr	r3, [pc, #388]	@ (800b14c <_dtoa_r+0x594>)
 800afc8:	2200      	movs	r2, #0
 800afca:	f7f5 f95d 	bl	8000288 <__aeabi_dsub>
 800afce:	4602      	mov	r2, r0
 800afd0:	460b      	mov	r3, r1
 800afd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800afd6:	462a      	mov	r2, r5
 800afd8:	4633      	mov	r3, r6
 800afda:	f7f5 fd9d 	bl	8000b18 <__aeabi_dcmpgt>
 800afde:	2800      	cmp	r0, #0
 800afe0:	f040 8298 	bne.w	800b514 <_dtoa_r+0x95c>
 800afe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800afe8:	462a      	mov	r2, r5
 800afea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800afee:	f7f5 fd75 	bl	8000adc <__aeabi_dcmplt>
 800aff2:	bb38      	cbnz	r0, 800b044 <_dtoa_r+0x48c>
 800aff4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800aff8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800affc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800affe:	2b00      	cmp	r3, #0
 800b000:	f2c0 8157 	blt.w	800b2b2 <_dtoa_r+0x6fa>
 800b004:	2f0e      	cmp	r7, #14
 800b006:	f300 8154 	bgt.w	800b2b2 <_dtoa_r+0x6fa>
 800b00a:	4b4b      	ldr	r3, [pc, #300]	@ (800b138 <_dtoa_r+0x580>)
 800b00c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b010:	ed93 7b00 	vldr	d7, [r3]
 800b014:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b016:	2b00      	cmp	r3, #0
 800b018:	ed8d 7b00 	vstr	d7, [sp]
 800b01c:	f280 80e5 	bge.w	800b1ea <_dtoa_r+0x632>
 800b020:	9b03      	ldr	r3, [sp, #12]
 800b022:	2b00      	cmp	r3, #0
 800b024:	f300 80e1 	bgt.w	800b1ea <_dtoa_r+0x632>
 800b028:	d10c      	bne.n	800b044 <_dtoa_r+0x48c>
 800b02a:	4b48      	ldr	r3, [pc, #288]	@ (800b14c <_dtoa_r+0x594>)
 800b02c:	2200      	movs	r2, #0
 800b02e:	ec51 0b17 	vmov	r0, r1, d7
 800b032:	f7f5 fae1 	bl	80005f8 <__aeabi_dmul>
 800b036:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b03a:	f7f5 fd63 	bl	8000b04 <__aeabi_dcmpge>
 800b03e:	2800      	cmp	r0, #0
 800b040:	f000 8266 	beq.w	800b510 <_dtoa_r+0x958>
 800b044:	2400      	movs	r4, #0
 800b046:	4625      	mov	r5, r4
 800b048:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b04a:	4656      	mov	r6, sl
 800b04c:	ea6f 0803 	mvn.w	r8, r3
 800b050:	2700      	movs	r7, #0
 800b052:	4621      	mov	r1, r4
 800b054:	4648      	mov	r0, r9
 800b056:	f000 fcbf 	bl	800b9d8 <_Bfree>
 800b05a:	2d00      	cmp	r5, #0
 800b05c:	f000 80bd 	beq.w	800b1da <_dtoa_r+0x622>
 800b060:	b12f      	cbz	r7, 800b06e <_dtoa_r+0x4b6>
 800b062:	42af      	cmp	r7, r5
 800b064:	d003      	beq.n	800b06e <_dtoa_r+0x4b6>
 800b066:	4639      	mov	r1, r7
 800b068:	4648      	mov	r0, r9
 800b06a:	f000 fcb5 	bl	800b9d8 <_Bfree>
 800b06e:	4629      	mov	r1, r5
 800b070:	4648      	mov	r0, r9
 800b072:	f000 fcb1 	bl	800b9d8 <_Bfree>
 800b076:	e0b0      	b.n	800b1da <_dtoa_r+0x622>
 800b078:	07e2      	lsls	r2, r4, #31
 800b07a:	d505      	bpl.n	800b088 <_dtoa_r+0x4d0>
 800b07c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b080:	f7f5 faba 	bl	80005f8 <__aeabi_dmul>
 800b084:	3601      	adds	r6, #1
 800b086:	2301      	movs	r3, #1
 800b088:	1064      	asrs	r4, r4, #1
 800b08a:	3508      	adds	r5, #8
 800b08c:	e762      	b.n	800af54 <_dtoa_r+0x39c>
 800b08e:	2602      	movs	r6, #2
 800b090:	e765      	b.n	800af5e <_dtoa_r+0x3a6>
 800b092:	9c03      	ldr	r4, [sp, #12]
 800b094:	46b8      	mov	r8, r7
 800b096:	e784      	b.n	800afa2 <_dtoa_r+0x3ea>
 800b098:	4b27      	ldr	r3, [pc, #156]	@ (800b138 <_dtoa_r+0x580>)
 800b09a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b09c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b0a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b0a4:	4454      	add	r4, sl
 800b0a6:	2900      	cmp	r1, #0
 800b0a8:	d054      	beq.n	800b154 <_dtoa_r+0x59c>
 800b0aa:	4929      	ldr	r1, [pc, #164]	@ (800b150 <_dtoa_r+0x598>)
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	f7f5 fbcd 	bl	800084c <__aeabi_ddiv>
 800b0b2:	4633      	mov	r3, r6
 800b0b4:	462a      	mov	r2, r5
 800b0b6:	f7f5 f8e7 	bl	8000288 <__aeabi_dsub>
 800b0ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b0be:	4656      	mov	r6, sl
 800b0c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0c4:	f7f5 fd48 	bl	8000b58 <__aeabi_d2iz>
 800b0c8:	4605      	mov	r5, r0
 800b0ca:	f7f5 fa2b 	bl	8000524 <__aeabi_i2d>
 800b0ce:	4602      	mov	r2, r0
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0d6:	f7f5 f8d7 	bl	8000288 <__aeabi_dsub>
 800b0da:	3530      	adds	r5, #48	@ 0x30
 800b0dc:	4602      	mov	r2, r0
 800b0de:	460b      	mov	r3, r1
 800b0e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b0e4:	f806 5b01 	strb.w	r5, [r6], #1
 800b0e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b0ec:	f7f5 fcf6 	bl	8000adc <__aeabi_dcmplt>
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	d172      	bne.n	800b1da <_dtoa_r+0x622>
 800b0f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0f8:	4911      	ldr	r1, [pc, #68]	@ (800b140 <_dtoa_r+0x588>)
 800b0fa:	2000      	movs	r0, #0
 800b0fc:	f7f5 f8c4 	bl	8000288 <__aeabi_dsub>
 800b100:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b104:	f7f5 fcea 	bl	8000adc <__aeabi_dcmplt>
 800b108:	2800      	cmp	r0, #0
 800b10a:	f040 80b4 	bne.w	800b276 <_dtoa_r+0x6be>
 800b10e:	42a6      	cmp	r6, r4
 800b110:	f43f af70 	beq.w	800aff4 <_dtoa_r+0x43c>
 800b114:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b118:	4b0a      	ldr	r3, [pc, #40]	@ (800b144 <_dtoa_r+0x58c>)
 800b11a:	2200      	movs	r2, #0
 800b11c:	f7f5 fa6c 	bl	80005f8 <__aeabi_dmul>
 800b120:	4b08      	ldr	r3, [pc, #32]	@ (800b144 <_dtoa_r+0x58c>)
 800b122:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b126:	2200      	movs	r2, #0
 800b128:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b12c:	f7f5 fa64 	bl	80005f8 <__aeabi_dmul>
 800b130:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b134:	e7c4      	b.n	800b0c0 <_dtoa_r+0x508>
 800b136:	bf00      	nop
 800b138:	0800e7a0 	.word	0x0800e7a0
 800b13c:	0800e778 	.word	0x0800e778
 800b140:	3ff00000 	.word	0x3ff00000
 800b144:	40240000 	.word	0x40240000
 800b148:	401c0000 	.word	0x401c0000
 800b14c:	40140000 	.word	0x40140000
 800b150:	3fe00000 	.word	0x3fe00000
 800b154:	4631      	mov	r1, r6
 800b156:	4628      	mov	r0, r5
 800b158:	f7f5 fa4e 	bl	80005f8 <__aeabi_dmul>
 800b15c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b160:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b162:	4656      	mov	r6, sl
 800b164:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b168:	f7f5 fcf6 	bl	8000b58 <__aeabi_d2iz>
 800b16c:	4605      	mov	r5, r0
 800b16e:	f7f5 f9d9 	bl	8000524 <__aeabi_i2d>
 800b172:	4602      	mov	r2, r0
 800b174:	460b      	mov	r3, r1
 800b176:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b17a:	f7f5 f885 	bl	8000288 <__aeabi_dsub>
 800b17e:	3530      	adds	r5, #48	@ 0x30
 800b180:	f806 5b01 	strb.w	r5, [r6], #1
 800b184:	4602      	mov	r2, r0
 800b186:	460b      	mov	r3, r1
 800b188:	42a6      	cmp	r6, r4
 800b18a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b18e:	f04f 0200 	mov.w	r2, #0
 800b192:	d124      	bne.n	800b1de <_dtoa_r+0x626>
 800b194:	4baf      	ldr	r3, [pc, #700]	@ (800b454 <_dtoa_r+0x89c>)
 800b196:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b19a:	f7f5 f877 	bl	800028c <__adddf3>
 800b19e:	4602      	mov	r2, r0
 800b1a0:	460b      	mov	r3, r1
 800b1a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1a6:	f7f5 fcb7 	bl	8000b18 <__aeabi_dcmpgt>
 800b1aa:	2800      	cmp	r0, #0
 800b1ac:	d163      	bne.n	800b276 <_dtoa_r+0x6be>
 800b1ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b1b2:	49a8      	ldr	r1, [pc, #672]	@ (800b454 <_dtoa_r+0x89c>)
 800b1b4:	2000      	movs	r0, #0
 800b1b6:	f7f5 f867 	bl	8000288 <__aeabi_dsub>
 800b1ba:	4602      	mov	r2, r0
 800b1bc:	460b      	mov	r3, r1
 800b1be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1c2:	f7f5 fc8b 	bl	8000adc <__aeabi_dcmplt>
 800b1c6:	2800      	cmp	r0, #0
 800b1c8:	f43f af14 	beq.w	800aff4 <_dtoa_r+0x43c>
 800b1cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b1ce:	1e73      	subs	r3, r6, #1
 800b1d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b1d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b1d6:	2b30      	cmp	r3, #48	@ 0x30
 800b1d8:	d0f8      	beq.n	800b1cc <_dtoa_r+0x614>
 800b1da:	4647      	mov	r7, r8
 800b1dc:	e03b      	b.n	800b256 <_dtoa_r+0x69e>
 800b1de:	4b9e      	ldr	r3, [pc, #632]	@ (800b458 <_dtoa_r+0x8a0>)
 800b1e0:	f7f5 fa0a 	bl	80005f8 <__aeabi_dmul>
 800b1e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1e8:	e7bc      	b.n	800b164 <_dtoa_r+0x5ac>
 800b1ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b1ee:	4656      	mov	r6, sl
 800b1f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1f4:	4620      	mov	r0, r4
 800b1f6:	4629      	mov	r1, r5
 800b1f8:	f7f5 fb28 	bl	800084c <__aeabi_ddiv>
 800b1fc:	f7f5 fcac 	bl	8000b58 <__aeabi_d2iz>
 800b200:	4680      	mov	r8, r0
 800b202:	f7f5 f98f 	bl	8000524 <__aeabi_i2d>
 800b206:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b20a:	f7f5 f9f5 	bl	80005f8 <__aeabi_dmul>
 800b20e:	4602      	mov	r2, r0
 800b210:	460b      	mov	r3, r1
 800b212:	4620      	mov	r0, r4
 800b214:	4629      	mov	r1, r5
 800b216:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b21a:	f7f5 f835 	bl	8000288 <__aeabi_dsub>
 800b21e:	f806 4b01 	strb.w	r4, [r6], #1
 800b222:	9d03      	ldr	r5, [sp, #12]
 800b224:	eba6 040a 	sub.w	r4, r6, sl
 800b228:	42a5      	cmp	r5, r4
 800b22a:	4602      	mov	r2, r0
 800b22c:	460b      	mov	r3, r1
 800b22e:	d133      	bne.n	800b298 <_dtoa_r+0x6e0>
 800b230:	f7f5 f82c 	bl	800028c <__adddf3>
 800b234:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b238:	4604      	mov	r4, r0
 800b23a:	460d      	mov	r5, r1
 800b23c:	f7f5 fc6c 	bl	8000b18 <__aeabi_dcmpgt>
 800b240:	b9c0      	cbnz	r0, 800b274 <_dtoa_r+0x6bc>
 800b242:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b246:	4620      	mov	r0, r4
 800b248:	4629      	mov	r1, r5
 800b24a:	f7f5 fc3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b24e:	b110      	cbz	r0, 800b256 <_dtoa_r+0x69e>
 800b250:	f018 0f01 	tst.w	r8, #1
 800b254:	d10e      	bne.n	800b274 <_dtoa_r+0x6bc>
 800b256:	9902      	ldr	r1, [sp, #8]
 800b258:	4648      	mov	r0, r9
 800b25a:	f000 fbbd 	bl	800b9d8 <_Bfree>
 800b25e:	2300      	movs	r3, #0
 800b260:	7033      	strb	r3, [r6, #0]
 800b262:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b264:	3701      	adds	r7, #1
 800b266:	601f      	str	r7, [r3, #0]
 800b268:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	f000 824b 	beq.w	800b706 <_dtoa_r+0xb4e>
 800b270:	601e      	str	r6, [r3, #0]
 800b272:	e248      	b.n	800b706 <_dtoa_r+0xb4e>
 800b274:	46b8      	mov	r8, r7
 800b276:	4633      	mov	r3, r6
 800b278:	461e      	mov	r6, r3
 800b27a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b27e:	2a39      	cmp	r2, #57	@ 0x39
 800b280:	d106      	bne.n	800b290 <_dtoa_r+0x6d8>
 800b282:	459a      	cmp	sl, r3
 800b284:	d1f8      	bne.n	800b278 <_dtoa_r+0x6c0>
 800b286:	2230      	movs	r2, #48	@ 0x30
 800b288:	f108 0801 	add.w	r8, r8, #1
 800b28c:	f88a 2000 	strb.w	r2, [sl]
 800b290:	781a      	ldrb	r2, [r3, #0]
 800b292:	3201      	adds	r2, #1
 800b294:	701a      	strb	r2, [r3, #0]
 800b296:	e7a0      	b.n	800b1da <_dtoa_r+0x622>
 800b298:	4b6f      	ldr	r3, [pc, #444]	@ (800b458 <_dtoa_r+0x8a0>)
 800b29a:	2200      	movs	r2, #0
 800b29c:	f7f5 f9ac 	bl	80005f8 <__aeabi_dmul>
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	4604      	mov	r4, r0
 800b2a6:	460d      	mov	r5, r1
 800b2a8:	f7f5 fc0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b2ac:	2800      	cmp	r0, #0
 800b2ae:	d09f      	beq.n	800b1f0 <_dtoa_r+0x638>
 800b2b0:	e7d1      	b.n	800b256 <_dtoa_r+0x69e>
 800b2b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2b4:	2a00      	cmp	r2, #0
 800b2b6:	f000 80ea 	beq.w	800b48e <_dtoa_r+0x8d6>
 800b2ba:	9a07      	ldr	r2, [sp, #28]
 800b2bc:	2a01      	cmp	r2, #1
 800b2be:	f300 80cd 	bgt.w	800b45c <_dtoa_r+0x8a4>
 800b2c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b2c4:	2a00      	cmp	r2, #0
 800b2c6:	f000 80c1 	beq.w	800b44c <_dtoa_r+0x894>
 800b2ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b2ce:	9c08      	ldr	r4, [sp, #32]
 800b2d0:	9e00      	ldr	r6, [sp, #0]
 800b2d2:	9a00      	ldr	r2, [sp, #0]
 800b2d4:	441a      	add	r2, r3
 800b2d6:	9200      	str	r2, [sp, #0]
 800b2d8:	9a06      	ldr	r2, [sp, #24]
 800b2da:	2101      	movs	r1, #1
 800b2dc:	441a      	add	r2, r3
 800b2de:	4648      	mov	r0, r9
 800b2e0:	9206      	str	r2, [sp, #24]
 800b2e2:	f000 fc77 	bl	800bbd4 <__i2b>
 800b2e6:	4605      	mov	r5, r0
 800b2e8:	b166      	cbz	r6, 800b304 <_dtoa_r+0x74c>
 800b2ea:	9b06      	ldr	r3, [sp, #24]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	dd09      	ble.n	800b304 <_dtoa_r+0x74c>
 800b2f0:	42b3      	cmp	r3, r6
 800b2f2:	9a00      	ldr	r2, [sp, #0]
 800b2f4:	bfa8      	it	ge
 800b2f6:	4633      	movge	r3, r6
 800b2f8:	1ad2      	subs	r2, r2, r3
 800b2fa:	9200      	str	r2, [sp, #0]
 800b2fc:	9a06      	ldr	r2, [sp, #24]
 800b2fe:	1af6      	subs	r6, r6, r3
 800b300:	1ad3      	subs	r3, r2, r3
 800b302:	9306      	str	r3, [sp, #24]
 800b304:	9b08      	ldr	r3, [sp, #32]
 800b306:	b30b      	cbz	r3, 800b34c <_dtoa_r+0x794>
 800b308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	f000 80c6 	beq.w	800b49c <_dtoa_r+0x8e4>
 800b310:	2c00      	cmp	r4, #0
 800b312:	f000 80c0 	beq.w	800b496 <_dtoa_r+0x8de>
 800b316:	4629      	mov	r1, r5
 800b318:	4622      	mov	r2, r4
 800b31a:	4648      	mov	r0, r9
 800b31c:	f000 fd12 	bl	800bd44 <__pow5mult>
 800b320:	9a02      	ldr	r2, [sp, #8]
 800b322:	4601      	mov	r1, r0
 800b324:	4605      	mov	r5, r0
 800b326:	4648      	mov	r0, r9
 800b328:	f000 fc6a 	bl	800bc00 <__multiply>
 800b32c:	9902      	ldr	r1, [sp, #8]
 800b32e:	4680      	mov	r8, r0
 800b330:	4648      	mov	r0, r9
 800b332:	f000 fb51 	bl	800b9d8 <_Bfree>
 800b336:	9b08      	ldr	r3, [sp, #32]
 800b338:	1b1b      	subs	r3, r3, r4
 800b33a:	9308      	str	r3, [sp, #32]
 800b33c:	f000 80b1 	beq.w	800b4a2 <_dtoa_r+0x8ea>
 800b340:	9a08      	ldr	r2, [sp, #32]
 800b342:	4641      	mov	r1, r8
 800b344:	4648      	mov	r0, r9
 800b346:	f000 fcfd 	bl	800bd44 <__pow5mult>
 800b34a:	9002      	str	r0, [sp, #8]
 800b34c:	2101      	movs	r1, #1
 800b34e:	4648      	mov	r0, r9
 800b350:	f000 fc40 	bl	800bbd4 <__i2b>
 800b354:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b356:	4604      	mov	r4, r0
 800b358:	2b00      	cmp	r3, #0
 800b35a:	f000 81d8 	beq.w	800b70e <_dtoa_r+0xb56>
 800b35e:	461a      	mov	r2, r3
 800b360:	4601      	mov	r1, r0
 800b362:	4648      	mov	r0, r9
 800b364:	f000 fcee 	bl	800bd44 <__pow5mult>
 800b368:	9b07      	ldr	r3, [sp, #28]
 800b36a:	2b01      	cmp	r3, #1
 800b36c:	4604      	mov	r4, r0
 800b36e:	f300 809f 	bgt.w	800b4b0 <_dtoa_r+0x8f8>
 800b372:	9b04      	ldr	r3, [sp, #16]
 800b374:	2b00      	cmp	r3, #0
 800b376:	f040 8097 	bne.w	800b4a8 <_dtoa_r+0x8f0>
 800b37a:	9b05      	ldr	r3, [sp, #20]
 800b37c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b380:	2b00      	cmp	r3, #0
 800b382:	f040 8093 	bne.w	800b4ac <_dtoa_r+0x8f4>
 800b386:	9b05      	ldr	r3, [sp, #20]
 800b388:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b38c:	0d1b      	lsrs	r3, r3, #20
 800b38e:	051b      	lsls	r3, r3, #20
 800b390:	b133      	cbz	r3, 800b3a0 <_dtoa_r+0x7e8>
 800b392:	9b00      	ldr	r3, [sp, #0]
 800b394:	3301      	adds	r3, #1
 800b396:	9300      	str	r3, [sp, #0]
 800b398:	9b06      	ldr	r3, [sp, #24]
 800b39a:	3301      	adds	r3, #1
 800b39c:	9306      	str	r3, [sp, #24]
 800b39e:	2301      	movs	r3, #1
 800b3a0:	9308      	str	r3, [sp, #32]
 800b3a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	f000 81b8 	beq.w	800b71a <_dtoa_r+0xb62>
 800b3aa:	6923      	ldr	r3, [r4, #16]
 800b3ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b3b0:	6918      	ldr	r0, [r3, #16]
 800b3b2:	f000 fbc3 	bl	800bb3c <__hi0bits>
 800b3b6:	f1c0 0020 	rsb	r0, r0, #32
 800b3ba:	9b06      	ldr	r3, [sp, #24]
 800b3bc:	4418      	add	r0, r3
 800b3be:	f010 001f 	ands.w	r0, r0, #31
 800b3c2:	f000 8082 	beq.w	800b4ca <_dtoa_r+0x912>
 800b3c6:	f1c0 0320 	rsb	r3, r0, #32
 800b3ca:	2b04      	cmp	r3, #4
 800b3cc:	dd73      	ble.n	800b4b6 <_dtoa_r+0x8fe>
 800b3ce:	9b00      	ldr	r3, [sp, #0]
 800b3d0:	f1c0 001c 	rsb	r0, r0, #28
 800b3d4:	4403      	add	r3, r0
 800b3d6:	9300      	str	r3, [sp, #0]
 800b3d8:	9b06      	ldr	r3, [sp, #24]
 800b3da:	4403      	add	r3, r0
 800b3dc:	4406      	add	r6, r0
 800b3de:	9306      	str	r3, [sp, #24]
 800b3e0:	9b00      	ldr	r3, [sp, #0]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	dd05      	ble.n	800b3f2 <_dtoa_r+0x83a>
 800b3e6:	9902      	ldr	r1, [sp, #8]
 800b3e8:	461a      	mov	r2, r3
 800b3ea:	4648      	mov	r0, r9
 800b3ec:	f000 fd04 	bl	800bdf8 <__lshift>
 800b3f0:	9002      	str	r0, [sp, #8]
 800b3f2:	9b06      	ldr	r3, [sp, #24]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	dd05      	ble.n	800b404 <_dtoa_r+0x84c>
 800b3f8:	4621      	mov	r1, r4
 800b3fa:	461a      	mov	r2, r3
 800b3fc:	4648      	mov	r0, r9
 800b3fe:	f000 fcfb 	bl	800bdf8 <__lshift>
 800b402:	4604      	mov	r4, r0
 800b404:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b406:	2b00      	cmp	r3, #0
 800b408:	d061      	beq.n	800b4ce <_dtoa_r+0x916>
 800b40a:	9802      	ldr	r0, [sp, #8]
 800b40c:	4621      	mov	r1, r4
 800b40e:	f000 fd5f 	bl	800bed0 <__mcmp>
 800b412:	2800      	cmp	r0, #0
 800b414:	da5b      	bge.n	800b4ce <_dtoa_r+0x916>
 800b416:	2300      	movs	r3, #0
 800b418:	9902      	ldr	r1, [sp, #8]
 800b41a:	220a      	movs	r2, #10
 800b41c:	4648      	mov	r0, r9
 800b41e:	f000 fafd 	bl	800ba1c <__multadd>
 800b422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b424:	9002      	str	r0, [sp, #8]
 800b426:	f107 38ff 	add.w	r8, r7, #4294967295
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	f000 8177 	beq.w	800b71e <_dtoa_r+0xb66>
 800b430:	4629      	mov	r1, r5
 800b432:	2300      	movs	r3, #0
 800b434:	220a      	movs	r2, #10
 800b436:	4648      	mov	r0, r9
 800b438:	f000 faf0 	bl	800ba1c <__multadd>
 800b43c:	f1bb 0f00 	cmp.w	fp, #0
 800b440:	4605      	mov	r5, r0
 800b442:	dc6f      	bgt.n	800b524 <_dtoa_r+0x96c>
 800b444:	9b07      	ldr	r3, [sp, #28]
 800b446:	2b02      	cmp	r3, #2
 800b448:	dc49      	bgt.n	800b4de <_dtoa_r+0x926>
 800b44a:	e06b      	b.n	800b524 <_dtoa_r+0x96c>
 800b44c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b44e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b452:	e73c      	b.n	800b2ce <_dtoa_r+0x716>
 800b454:	3fe00000 	.word	0x3fe00000
 800b458:	40240000 	.word	0x40240000
 800b45c:	9b03      	ldr	r3, [sp, #12]
 800b45e:	1e5c      	subs	r4, r3, #1
 800b460:	9b08      	ldr	r3, [sp, #32]
 800b462:	42a3      	cmp	r3, r4
 800b464:	db09      	blt.n	800b47a <_dtoa_r+0x8c2>
 800b466:	1b1c      	subs	r4, r3, r4
 800b468:	9b03      	ldr	r3, [sp, #12]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	f6bf af30 	bge.w	800b2d0 <_dtoa_r+0x718>
 800b470:	9b00      	ldr	r3, [sp, #0]
 800b472:	9a03      	ldr	r2, [sp, #12]
 800b474:	1a9e      	subs	r6, r3, r2
 800b476:	2300      	movs	r3, #0
 800b478:	e72b      	b.n	800b2d2 <_dtoa_r+0x71a>
 800b47a:	9b08      	ldr	r3, [sp, #32]
 800b47c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b47e:	9408      	str	r4, [sp, #32]
 800b480:	1ae3      	subs	r3, r4, r3
 800b482:	441a      	add	r2, r3
 800b484:	9e00      	ldr	r6, [sp, #0]
 800b486:	9b03      	ldr	r3, [sp, #12]
 800b488:	920d      	str	r2, [sp, #52]	@ 0x34
 800b48a:	2400      	movs	r4, #0
 800b48c:	e721      	b.n	800b2d2 <_dtoa_r+0x71a>
 800b48e:	9c08      	ldr	r4, [sp, #32]
 800b490:	9e00      	ldr	r6, [sp, #0]
 800b492:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b494:	e728      	b.n	800b2e8 <_dtoa_r+0x730>
 800b496:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b49a:	e751      	b.n	800b340 <_dtoa_r+0x788>
 800b49c:	9a08      	ldr	r2, [sp, #32]
 800b49e:	9902      	ldr	r1, [sp, #8]
 800b4a0:	e750      	b.n	800b344 <_dtoa_r+0x78c>
 800b4a2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b4a6:	e751      	b.n	800b34c <_dtoa_r+0x794>
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	e779      	b.n	800b3a0 <_dtoa_r+0x7e8>
 800b4ac:	9b04      	ldr	r3, [sp, #16]
 800b4ae:	e777      	b.n	800b3a0 <_dtoa_r+0x7e8>
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	9308      	str	r3, [sp, #32]
 800b4b4:	e779      	b.n	800b3aa <_dtoa_r+0x7f2>
 800b4b6:	d093      	beq.n	800b3e0 <_dtoa_r+0x828>
 800b4b8:	9a00      	ldr	r2, [sp, #0]
 800b4ba:	331c      	adds	r3, #28
 800b4bc:	441a      	add	r2, r3
 800b4be:	9200      	str	r2, [sp, #0]
 800b4c0:	9a06      	ldr	r2, [sp, #24]
 800b4c2:	441a      	add	r2, r3
 800b4c4:	441e      	add	r6, r3
 800b4c6:	9206      	str	r2, [sp, #24]
 800b4c8:	e78a      	b.n	800b3e0 <_dtoa_r+0x828>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	e7f4      	b.n	800b4b8 <_dtoa_r+0x900>
 800b4ce:	9b03      	ldr	r3, [sp, #12]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	46b8      	mov	r8, r7
 800b4d4:	dc20      	bgt.n	800b518 <_dtoa_r+0x960>
 800b4d6:	469b      	mov	fp, r3
 800b4d8:	9b07      	ldr	r3, [sp, #28]
 800b4da:	2b02      	cmp	r3, #2
 800b4dc:	dd1e      	ble.n	800b51c <_dtoa_r+0x964>
 800b4de:	f1bb 0f00 	cmp.w	fp, #0
 800b4e2:	f47f adb1 	bne.w	800b048 <_dtoa_r+0x490>
 800b4e6:	4621      	mov	r1, r4
 800b4e8:	465b      	mov	r3, fp
 800b4ea:	2205      	movs	r2, #5
 800b4ec:	4648      	mov	r0, r9
 800b4ee:	f000 fa95 	bl	800ba1c <__multadd>
 800b4f2:	4601      	mov	r1, r0
 800b4f4:	4604      	mov	r4, r0
 800b4f6:	9802      	ldr	r0, [sp, #8]
 800b4f8:	f000 fcea 	bl	800bed0 <__mcmp>
 800b4fc:	2800      	cmp	r0, #0
 800b4fe:	f77f ada3 	ble.w	800b048 <_dtoa_r+0x490>
 800b502:	4656      	mov	r6, sl
 800b504:	2331      	movs	r3, #49	@ 0x31
 800b506:	f806 3b01 	strb.w	r3, [r6], #1
 800b50a:	f108 0801 	add.w	r8, r8, #1
 800b50e:	e59f      	b.n	800b050 <_dtoa_r+0x498>
 800b510:	9c03      	ldr	r4, [sp, #12]
 800b512:	46b8      	mov	r8, r7
 800b514:	4625      	mov	r5, r4
 800b516:	e7f4      	b.n	800b502 <_dtoa_r+0x94a>
 800b518:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b51c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b51e:	2b00      	cmp	r3, #0
 800b520:	f000 8101 	beq.w	800b726 <_dtoa_r+0xb6e>
 800b524:	2e00      	cmp	r6, #0
 800b526:	dd05      	ble.n	800b534 <_dtoa_r+0x97c>
 800b528:	4629      	mov	r1, r5
 800b52a:	4632      	mov	r2, r6
 800b52c:	4648      	mov	r0, r9
 800b52e:	f000 fc63 	bl	800bdf8 <__lshift>
 800b532:	4605      	mov	r5, r0
 800b534:	9b08      	ldr	r3, [sp, #32]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d05c      	beq.n	800b5f4 <_dtoa_r+0xa3c>
 800b53a:	6869      	ldr	r1, [r5, #4]
 800b53c:	4648      	mov	r0, r9
 800b53e:	f000 fa0b 	bl	800b958 <_Balloc>
 800b542:	4606      	mov	r6, r0
 800b544:	b928      	cbnz	r0, 800b552 <_dtoa_r+0x99a>
 800b546:	4b82      	ldr	r3, [pc, #520]	@ (800b750 <_dtoa_r+0xb98>)
 800b548:	4602      	mov	r2, r0
 800b54a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b54e:	f7ff bb4a 	b.w	800abe6 <_dtoa_r+0x2e>
 800b552:	692a      	ldr	r2, [r5, #16]
 800b554:	3202      	adds	r2, #2
 800b556:	0092      	lsls	r2, r2, #2
 800b558:	f105 010c 	add.w	r1, r5, #12
 800b55c:	300c      	adds	r0, #12
 800b55e:	f7ff fa8c 	bl	800aa7a <memcpy>
 800b562:	2201      	movs	r2, #1
 800b564:	4631      	mov	r1, r6
 800b566:	4648      	mov	r0, r9
 800b568:	f000 fc46 	bl	800bdf8 <__lshift>
 800b56c:	f10a 0301 	add.w	r3, sl, #1
 800b570:	9300      	str	r3, [sp, #0]
 800b572:	eb0a 030b 	add.w	r3, sl, fp
 800b576:	9308      	str	r3, [sp, #32]
 800b578:	9b04      	ldr	r3, [sp, #16]
 800b57a:	f003 0301 	and.w	r3, r3, #1
 800b57e:	462f      	mov	r7, r5
 800b580:	9306      	str	r3, [sp, #24]
 800b582:	4605      	mov	r5, r0
 800b584:	9b00      	ldr	r3, [sp, #0]
 800b586:	9802      	ldr	r0, [sp, #8]
 800b588:	4621      	mov	r1, r4
 800b58a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b58e:	f7ff fa89 	bl	800aaa4 <quorem>
 800b592:	4603      	mov	r3, r0
 800b594:	3330      	adds	r3, #48	@ 0x30
 800b596:	9003      	str	r0, [sp, #12]
 800b598:	4639      	mov	r1, r7
 800b59a:	9802      	ldr	r0, [sp, #8]
 800b59c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b59e:	f000 fc97 	bl	800bed0 <__mcmp>
 800b5a2:	462a      	mov	r2, r5
 800b5a4:	9004      	str	r0, [sp, #16]
 800b5a6:	4621      	mov	r1, r4
 800b5a8:	4648      	mov	r0, r9
 800b5aa:	f000 fcad 	bl	800bf08 <__mdiff>
 800b5ae:	68c2      	ldr	r2, [r0, #12]
 800b5b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5b2:	4606      	mov	r6, r0
 800b5b4:	bb02      	cbnz	r2, 800b5f8 <_dtoa_r+0xa40>
 800b5b6:	4601      	mov	r1, r0
 800b5b8:	9802      	ldr	r0, [sp, #8]
 800b5ba:	f000 fc89 	bl	800bed0 <__mcmp>
 800b5be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5c0:	4602      	mov	r2, r0
 800b5c2:	4631      	mov	r1, r6
 800b5c4:	4648      	mov	r0, r9
 800b5c6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b5c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5ca:	f000 fa05 	bl	800b9d8 <_Bfree>
 800b5ce:	9b07      	ldr	r3, [sp, #28]
 800b5d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b5d2:	9e00      	ldr	r6, [sp, #0]
 800b5d4:	ea42 0103 	orr.w	r1, r2, r3
 800b5d8:	9b06      	ldr	r3, [sp, #24]
 800b5da:	4319      	orrs	r1, r3
 800b5dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5de:	d10d      	bne.n	800b5fc <_dtoa_r+0xa44>
 800b5e0:	2b39      	cmp	r3, #57	@ 0x39
 800b5e2:	d027      	beq.n	800b634 <_dtoa_r+0xa7c>
 800b5e4:	9a04      	ldr	r2, [sp, #16]
 800b5e6:	2a00      	cmp	r2, #0
 800b5e8:	dd01      	ble.n	800b5ee <_dtoa_r+0xa36>
 800b5ea:	9b03      	ldr	r3, [sp, #12]
 800b5ec:	3331      	adds	r3, #49	@ 0x31
 800b5ee:	f88b 3000 	strb.w	r3, [fp]
 800b5f2:	e52e      	b.n	800b052 <_dtoa_r+0x49a>
 800b5f4:	4628      	mov	r0, r5
 800b5f6:	e7b9      	b.n	800b56c <_dtoa_r+0x9b4>
 800b5f8:	2201      	movs	r2, #1
 800b5fa:	e7e2      	b.n	800b5c2 <_dtoa_r+0xa0a>
 800b5fc:	9904      	ldr	r1, [sp, #16]
 800b5fe:	2900      	cmp	r1, #0
 800b600:	db04      	blt.n	800b60c <_dtoa_r+0xa54>
 800b602:	9807      	ldr	r0, [sp, #28]
 800b604:	4301      	orrs	r1, r0
 800b606:	9806      	ldr	r0, [sp, #24]
 800b608:	4301      	orrs	r1, r0
 800b60a:	d120      	bne.n	800b64e <_dtoa_r+0xa96>
 800b60c:	2a00      	cmp	r2, #0
 800b60e:	ddee      	ble.n	800b5ee <_dtoa_r+0xa36>
 800b610:	9902      	ldr	r1, [sp, #8]
 800b612:	9300      	str	r3, [sp, #0]
 800b614:	2201      	movs	r2, #1
 800b616:	4648      	mov	r0, r9
 800b618:	f000 fbee 	bl	800bdf8 <__lshift>
 800b61c:	4621      	mov	r1, r4
 800b61e:	9002      	str	r0, [sp, #8]
 800b620:	f000 fc56 	bl	800bed0 <__mcmp>
 800b624:	2800      	cmp	r0, #0
 800b626:	9b00      	ldr	r3, [sp, #0]
 800b628:	dc02      	bgt.n	800b630 <_dtoa_r+0xa78>
 800b62a:	d1e0      	bne.n	800b5ee <_dtoa_r+0xa36>
 800b62c:	07da      	lsls	r2, r3, #31
 800b62e:	d5de      	bpl.n	800b5ee <_dtoa_r+0xa36>
 800b630:	2b39      	cmp	r3, #57	@ 0x39
 800b632:	d1da      	bne.n	800b5ea <_dtoa_r+0xa32>
 800b634:	2339      	movs	r3, #57	@ 0x39
 800b636:	f88b 3000 	strb.w	r3, [fp]
 800b63a:	4633      	mov	r3, r6
 800b63c:	461e      	mov	r6, r3
 800b63e:	3b01      	subs	r3, #1
 800b640:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b644:	2a39      	cmp	r2, #57	@ 0x39
 800b646:	d04e      	beq.n	800b6e6 <_dtoa_r+0xb2e>
 800b648:	3201      	adds	r2, #1
 800b64a:	701a      	strb	r2, [r3, #0]
 800b64c:	e501      	b.n	800b052 <_dtoa_r+0x49a>
 800b64e:	2a00      	cmp	r2, #0
 800b650:	dd03      	ble.n	800b65a <_dtoa_r+0xaa2>
 800b652:	2b39      	cmp	r3, #57	@ 0x39
 800b654:	d0ee      	beq.n	800b634 <_dtoa_r+0xa7c>
 800b656:	3301      	adds	r3, #1
 800b658:	e7c9      	b.n	800b5ee <_dtoa_r+0xa36>
 800b65a:	9a00      	ldr	r2, [sp, #0]
 800b65c:	9908      	ldr	r1, [sp, #32]
 800b65e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b662:	428a      	cmp	r2, r1
 800b664:	d028      	beq.n	800b6b8 <_dtoa_r+0xb00>
 800b666:	9902      	ldr	r1, [sp, #8]
 800b668:	2300      	movs	r3, #0
 800b66a:	220a      	movs	r2, #10
 800b66c:	4648      	mov	r0, r9
 800b66e:	f000 f9d5 	bl	800ba1c <__multadd>
 800b672:	42af      	cmp	r7, r5
 800b674:	9002      	str	r0, [sp, #8]
 800b676:	f04f 0300 	mov.w	r3, #0
 800b67a:	f04f 020a 	mov.w	r2, #10
 800b67e:	4639      	mov	r1, r7
 800b680:	4648      	mov	r0, r9
 800b682:	d107      	bne.n	800b694 <_dtoa_r+0xadc>
 800b684:	f000 f9ca 	bl	800ba1c <__multadd>
 800b688:	4607      	mov	r7, r0
 800b68a:	4605      	mov	r5, r0
 800b68c:	9b00      	ldr	r3, [sp, #0]
 800b68e:	3301      	adds	r3, #1
 800b690:	9300      	str	r3, [sp, #0]
 800b692:	e777      	b.n	800b584 <_dtoa_r+0x9cc>
 800b694:	f000 f9c2 	bl	800ba1c <__multadd>
 800b698:	4629      	mov	r1, r5
 800b69a:	4607      	mov	r7, r0
 800b69c:	2300      	movs	r3, #0
 800b69e:	220a      	movs	r2, #10
 800b6a0:	4648      	mov	r0, r9
 800b6a2:	f000 f9bb 	bl	800ba1c <__multadd>
 800b6a6:	4605      	mov	r5, r0
 800b6a8:	e7f0      	b.n	800b68c <_dtoa_r+0xad4>
 800b6aa:	f1bb 0f00 	cmp.w	fp, #0
 800b6ae:	bfcc      	ite	gt
 800b6b0:	465e      	movgt	r6, fp
 800b6b2:	2601      	movle	r6, #1
 800b6b4:	4456      	add	r6, sl
 800b6b6:	2700      	movs	r7, #0
 800b6b8:	9902      	ldr	r1, [sp, #8]
 800b6ba:	9300      	str	r3, [sp, #0]
 800b6bc:	2201      	movs	r2, #1
 800b6be:	4648      	mov	r0, r9
 800b6c0:	f000 fb9a 	bl	800bdf8 <__lshift>
 800b6c4:	4621      	mov	r1, r4
 800b6c6:	9002      	str	r0, [sp, #8]
 800b6c8:	f000 fc02 	bl	800bed0 <__mcmp>
 800b6cc:	2800      	cmp	r0, #0
 800b6ce:	dcb4      	bgt.n	800b63a <_dtoa_r+0xa82>
 800b6d0:	d102      	bne.n	800b6d8 <_dtoa_r+0xb20>
 800b6d2:	9b00      	ldr	r3, [sp, #0]
 800b6d4:	07db      	lsls	r3, r3, #31
 800b6d6:	d4b0      	bmi.n	800b63a <_dtoa_r+0xa82>
 800b6d8:	4633      	mov	r3, r6
 800b6da:	461e      	mov	r6, r3
 800b6dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6e0:	2a30      	cmp	r2, #48	@ 0x30
 800b6e2:	d0fa      	beq.n	800b6da <_dtoa_r+0xb22>
 800b6e4:	e4b5      	b.n	800b052 <_dtoa_r+0x49a>
 800b6e6:	459a      	cmp	sl, r3
 800b6e8:	d1a8      	bne.n	800b63c <_dtoa_r+0xa84>
 800b6ea:	2331      	movs	r3, #49	@ 0x31
 800b6ec:	f108 0801 	add.w	r8, r8, #1
 800b6f0:	f88a 3000 	strb.w	r3, [sl]
 800b6f4:	e4ad      	b.n	800b052 <_dtoa_r+0x49a>
 800b6f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b6f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b754 <_dtoa_r+0xb9c>
 800b6fc:	b11b      	cbz	r3, 800b706 <_dtoa_r+0xb4e>
 800b6fe:	f10a 0308 	add.w	r3, sl, #8
 800b702:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b704:	6013      	str	r3, [r2, #0]
 800b706:	4650      	mov	r0, sl
 800b708:	b017      	add	sp, #92	@ 0x5c
 800b70a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b70e:	9b07      	ldr	r3, [sp, #28]
 800b710:	2b01      	cmp	r3, #1
 800b712:	f77f ae2e 	ble.w	800b372 <_dtoa_r+0x7ba>
 800b716:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b718:	9308      	str	r3, [sp, #32]
 800b71a:	2001      	movs	r0, #1
 800b71c:	e64d      	b.n	800b3ba <_dtoa_r+0x802>
 800b71e:	f1bb 0f00 	cmp.w	fp, #0
 800b722:	f77f aed9 	ble.w	800b4d8 <_dtoa_r+0x920>
 800b726:	4656      	mov	r6, sl
 800b728:	9802      	ldr	r0, [sp, #8]
 800b72a:	4621      	mov	r1, r4
 800b72c:	f7ff f9ba 	bl	800aaa4 <quorem>
 800b730:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b734:	f806 3b01 	strb.w	r3, [r6], #1
 800b738:	eba6 020a 	sub.w	r2, r6, sl
 800b73c:	4593      	cmp	fp, r2
 800b73e:	ddb4      	ble.n	800b6aa <_dtoa_r+0xaf2>
 800b740:	9902      	ldr	r1, [sp, #8]
 800b742:	2300      	movs	r3, #0
 800b744:	220a      	movs	r2, #10
 800b746:	4648      	mov	r0, r9
 800b748:	f000 f968 	bl	800ba1c <__multadd>
 800b74c:	9002      	str	r0, [sp, #8]
 800b74e:	e7eb      	b.n	800b728 <_dtoa_r+0xb70>
 800b750:	0800e645 	.word	0x0800e645
 800b754:	0800e5c9 	.word	0x0800e5c9

0800b758 <_free_r>:
 800b758:	b538      	push	{r3, r4, r5, lr}
 800b75a:	4605      	mov	r5, r0
 800b75c:	2900      	cmp	r1, #0
 800b75e:	d041      	beq.n	800b7e4 <_free_r+0x8c>
 800b760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b764:	1f0c      	subs	r4, r1, #4
 800b766:	2b00      	cmp	r3, #0
 800b768:	bfb8      	it	lt
 800b76a:	18e4      	addlt	r4, r4, r3
 800b76c:	f000 f8e8 	bl	800b940 <__malloc_lock>
 800b770:	4a1d      	ldr	r2, [pc, #116]	@ (800b7e8 <_free_r+0x90>)
 800b772:	6813      	ldr	r3, [r2, #0]
 800b774:	b933      	cbnz	r3, 800b784 <_free_r+0x2c>
 800b776:	6063      	str	r3, [r4, #4]
 800b778:	6014      	str	r4, [r2, #0]
 800b77a:	4628      	mov	r0, r5
 800b77c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b780:	f000 b8e4 	b.w	800b94c <__malloc_unlock>
 800b784:	42a3      	cmp	r3, r4
 800b786:	d908      	bls.n	800b79a <_free_r+0x42>
 800b788:	6820      	ldr	r0, [r4, #0]
 800b78a:	1821      	adds	r1, r4, r0
 800b78c:	428b      	cmp	r3, r1
 800b78e:	bf01      	itttt	eq
 800b790:	6819      	ldreq	r1, [r3, #0]
 800b792:	685b      	ldreq	r3, [r3, #4]
 800b794:	1809      	addeq	r1, r1, r0
 800b796:	6021      	streq	r1, [r4, #0]
 800b798:	e7ed      	b.n	800b776 <_free_r+0x1e>
 800b79a:	461a      	mov	r2, r3
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	b10b      	cbz	r3, 800b7a4 <_free_r+0x4c>
 800b7a0:	42a3      	cmp	r3, r4
 800b7a2:	d9fa      	bls.n	800b79a <_free_r+0x42>
 800b7a4:	6811      	ldr	r1, [r2, #0]
 800b7a6:	1850      	adds	r0, r2, r1
 800b7a8:	42a0      	cmp	r0, r4
 800b7aa:	d10b      	bne.n	800b7c4 <_free_r+0x6c>
 800b7ac:	6820      	ldr	r0, [r4, #0]
 800b7ae:	4401      	add	r1, r0
 800b7b0:	1850      	adds	r0, r2, r1
 800b7b2:	4283      	cmp	r3, r0
 800b7b4:	6011      	str	r1, [r2, #0]
 800b7b6:	d1e0      	bne.n	800b77a <_free_r+0x22>
 800b7b8:	6818      	ldr	r0, [r3, #0]
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	6053      	str	r3, [r2, #4]
 800b7be:	4408      	add	r0, r1
 800b7c0:	6010      	str	r0, [r2, #0]
 800b7c2:	e7da      	b.n	800b77a <_free_r+0x22>
 800b7c4:	d902      	bls.n	800b7cc <_free_r+0x74>
 800b7c6:	230c      	movs	r3, #12
 800b7c8:	602b      	str	r3, [r5, #0]
 800b7ca:	e7d6      	b.n	800b77a <_free_r+0x22>
 800b7cc:	6820      	ldr	r0, [r4, #0]
 800b7ce:	1821      	adds	r1, r4, r0
 800b7d0:	428b      	cmp	r3, r1
 800b7d2:	bf04      	itt	eq
 800b7d4:	6819      	ldreq	r1, [r3, #0]
 800b7d6:	685b      	ldreq	r3, [r3, #4]
 800b7d8:	6063      	str	r3, [r4, #4]
 800b7da:	bf04      	itt	eq
 800b7dc:	1809      	addeq	r1, r1, r0
 800b7de:	6021      	streq	r1, [r4, #0]
 800b7e0:	6054      	str	r4, [r2, #4]
 800b7e2:	e7ca      	b.n	800b77a <_free_r+0x22>
 800b7e4:	bd38      	pop	{r3, r4, r5, pc}
 800b7e6:	bf00      	nop
 800b7e8:	20000760 	.word	0x20000760

0800b7ec <malloc>:
 800b7ec:	4b02      	ldr	r3, [pc, #8]	@ (800b7f8 <malloc+0xc>)
 800b7ee:	4601      	mov	r1, r0
 800b7f0:	6818      	ldr	r0, [r3, #0]
 800b7f2:	f000 b825 	b.w	800b840 <_malloc_r>
 800b7f6:	bf00      	nop
 800b7f8:	20000038 	.word	0x20000038

0800b7fc <sbrk_aligned>:
 800b7fc:	b570      	push	{r4, r5, r6, lr}
 800b7fe:	4e0f      	ldr	r6, [pc, #60]	@ (800b83c <sbrk_aligned+0x40>)
 800b800:	460c      	mov	r4, r1
 800b802:	6831      	ldr	r1, [r6, #0]
 800b804:	4605      	mov	r5, r0
 800b806:	b911      	cbnz	r1, 800b80e <sbrk_aligned+0x12>
 800b808:	f001 fe04 	bl	800d414 <_sbrk_r>
 800b80c:	6030      	str	r0, [r6, #0]
 800b80e:	4621      	mov	r1, r4
 800b810:	4628      	mov	r0, r5
 800b812:	f001 fdff 	bl	800d414 <_sbrk_r>
 800b816:	1c43      	adds	r3, r0, #1
 800b818:	d103      	bne.n	800b822 <sbrk_aligned+0x26>
 800b81a:	f04f 34ff 	mov.w	r4, #4294967295
 800b81e:	4620      	mov	r0, r4
 800b820:	bd70      	pop	{r4, r5, r6, pc}
 800b822:	1cc4      	adds	r4, r0, #3
 800b824:	f024 0403 	bic.w	r4, r4, #3
 800b828:	42a0      	cmp	r0, r4
 800b82a:	d0f8      	beq.n	800b81e <sbrk_aligned+0x22>
 800b82c:	1a21      	subs	r1, r4, r0
 800b82e:	4628      	mov	r0, r5
 800b830:	f001 fdf0 	bl	800d414 <_sbrk_r>
 800b834:	3001      	adds	r0, #1
 800b836:	d1f2      	bne.n	800b81e <sbrk_aligned+0x22>
 800b838:	e7ef      	b.n	800b81a <sbrk_aligned+0x1e>
 800b83a:	bf00      	nop
 800b83c:	2000075c 	.word	0x2000075c

0800b840 <_malloc_r>:
 800b840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b844:	1ccd      	adds	r5, r1, #3
 800b846:	f025 0503 	bic.w	r5, r5, #3
 800b84a:	3508      	adds	r5, #8
 800b84c:	2d0c      	cmp	r5, #12
 800b84e:	bf38      	it	cc
 800b850:	250c      	movcc	r5, #12
 800b852:	2d00      	cmp	r5, #0
 800b854:	4606      	mov	r6, r0
 800b856:	db01      	blt.n	800b85c <_malloc_r+0x1c>
 800b858:	42a9      	cmp	r1, r5
 800b85a:	d904      	bls.n	800b866 <_malloc_r+0x26>
 800b85c:	230c      	movs	r3, #12
 800b85e:	6033      	str	r3, [r6, #0]
 800b860:	2000      	movs	r0, #0
 800b862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b866:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b93c <_malloc_r+0xfc>
 800b86a:	f000 f869 	bl	800b940 <__malloc_lock>
 800b86e:	f8d8 3000 	ldr.w	r3, [r8]
 800b872:	461c      	mov	r4, r3
 800b874:	bb44      	cbnz	r4, 800b8c8 <_malloc_r+0x88>
 800b876:	4629      	mov	r1, r5
 800b878:	4630      	mov	r0, r6
 800b87a:	f7ff ffbf 	bl	800b7fc <sbrk_aligned>
 800b87e:	1c43      	adds	r3, r0, #1
 800b880:	4604      	mov	r4, r0
 800b882:	d158      	bne.n	800b936 <_malloc_r+0xf6>
 800b884:	f8d8 4000 	ldr.w	r4, [r8]
 800b888:	4627      	mov	r7, r4
 800b88a:	2f00      	cmp	r7, #0
 800b88c:	d143      	bne.n	800b916 <_malloc_r+0xd6>
 800b88e:	2c00      	cmp	r4, #0
 800b890:	d04b      	beq.n	800b92a <_malloc_r+0xea>
 800b892:	6823      	ldr	r3, [r4, #0]
 800b894:	4639      	mov	r1, r7
 800b896:	4630      	mov	r0, r6
 800b898:	eb04 0903 	add.w	r9, r4, r3
 800b89c:	f001 fdba 	bl	800d414 <_sbrk_r>
 800b8a0:	4581      	cmp	r9, r0
 800b8a2:	d142      	bne.n	800b92a <_malloc_r+0xea>
 800b8a4:	6821      	ldr	r1, [r4, #0]
 800b8a6:	1a6d      	subs	r5, r5, r1
 800b8a8:	4629      	mov	r1, r5
 800b8aa:	4630      	mov	r0, r6
 800b8ac:	f7ff ffa6 	bl	800b7fc <sbrk_aligned>
 800b8b0:	3001      	adds	r0, #1
 800b8b2:	d03a      	beq.n	800b92a <_malloc_r+0xea>
 800b8b4:	6823      	ldr	r3, [r4, #0]
 800b8b6:	442b      	add	r3, r5
 800b8b8:	6023      	str	r3, [r4, #0]
 800b8ba:	f8d8 3000 	ldr.w	r3, [r8]
 800b8be:	685a      	ldr	r2, [r3, #4]
 800b8c0:	bb62      	cbnz	r2, 800b91c <_malloc_r+0xdc>
 800b8c2:	f8c8 7000 	str.w	r7, [r8]
 800b8c6:	e00f      	b.n	800b8e8 <_malloc_r+0xa8>
 800b8c8:	6822      	ldr	r2, [r4, #0]
 800b8ca:	1b52      	subs	r2, r2, r5
 800b8cc:	d420      	bmi.n	800b910 <_malloc_r+0xd0>
 800b8ce:	2a0b      	cmp	r2, #11
 800b8d0:	d917      	bls.n	800b902 <_malloc_r+0xc2>
 800b8d2:	1961      	adds	r1, r4, r5
 800b8d4:	42a3      	cmp	r3, r4
 800b8d6:	6025      	str	r5, [r4, #0]
 800b8d8:	bf18      	it	ne
 800b8da:	6059      	strne	r1, [r3, #4]
 800b8dc:	6863      	ldr	r3, [r4, #4]
 800b8de:	bf08      	it	eq
 800b8e0:	f8c8 1000 	streq.w	r1, [r8]
 800b8e4:	5162      	str	r2, [r4, r5]
 800b8e6:	604b      	str	r3, [r1, #4]
 800b8e8:	4630      	mov	r0, r6
 800b8ea:	f000 f82f 	bl	800b94c <__malloc_unlock>
 800b8ee:	f104 000b 	add.w	r0, r4, #11
 800b8f2:	1d23      	adds	r3, r4, #4
 800b8f4:	f020 0007 	bic.w	r0, r0, #7
 800b8f8:	1ac2      	subs	r2, r0, r3
 800b8fa:	bf1c      	itt	ne
 800b8fc:	1a1b      	subne	r3, r3, r0
 800b8fe:	50a3      	strne	r3, [r4, r2]
 800b900:	e7af      	b.n	800b862 <_malloc_r+0x22>
 800b902:	6862      	ldr	r2, [r4, #4]
 800b904:	42a3      	cmp	r3, r4
 800b906:	bf0c      	ite	eq
 800b908:	f8c8 2000 	streq.w	r2, [r8]
 800b90c:	605a      	strne	r2, [r3, #4]
 800b90e:	e7eb      	b.n	800b8e8 <_malloc_r+0xa8>
 800b910:	4623      	mov	r3, r4
 800b912:	6864      	ldr	r4, [r4, #4]
 800b914:	e7ae      	b.n	800b874 <_malloc_r+0x34>
 800b916:	463c      	mov	r4, r7
 800b918:	687f      	ldr	r7, [r7, #4]
 800b91a:	e7b6      	b.n	800b88a <_malloc_r+0x4a>
 800b91c:	461a      	mov	r2, r3
 800b91e:	685b      	ldr	r3, [r3, #4]
 800b920:	42a3      	cmp	r3, r4
 800b922:	d1fb      	bne.n	800b91c <_malloc_r+0xdc>
 800b924:	2300      	movs	r3, #0
 800b926:	6053      	str	r3, [r2, #4]
 800b928:	e7de      	b.n	800b8e8 <_malloc_r+0xa8>
 800b92a:	230c      	movs	r3, #12
 800b92c:	6033      	str	r3, [r6, #0]
 800b92e:	4630      	mov	r0, r6
 800b930:	f000 f80c 	bl	800b94c <__malloc_unlock>
 800b934:	e794      	b.n	800b860 <_malloc_r+0x20>
 800b936:	6005      	str	r5, [r0, #0]
 800b938:	e7d6      	b.n	800b8e8 <_malloc_r+0xa8>
 800b93a:	bf00      	nop
 800b93c:	20000760 	.word	0x20000760

0800b940 <__malloc_lock>:
 800b940:	4801      	ldr	r0, [pc, #4]	@ (800b948 <__malloc_lock+0x8>)
 800b942:	f7ff b898 	b.w	800aa76 <__retarget_lock_acquire_recursive>
 800b946:	bf00      	nop
 800b948:	20000758 	.word	0x20000758

0800b94c <__malloc_unlock>:
 800b94c:	4801      	ldr	r0, [pc, #4]	@ (800b954 <__malloc_unlock+0x8>)
 800b94e:	f7ff b893 	b.w	800aa78 <__retarget_lock_release_recursive>
 800b952:	bf00      	nop
 800b954:	20000758 	.word	0x20000758

0800b958 <_Balloc>:
 800b958:	b570      	push	{r4, r5, r6, lr}
 800b95a:	69c6      	ldr	r6, [r0, #28]
 800b95c:	4604      	mov	r4, r0
 800b95e:	460d      	mov	r5, r1
 800b960:	b976      	cbnz	r6, 800b980 <_Balloc+0x28>
 800b962:	2010      	movs	r0, #16
 800b964:	f7ff ff42 	bl	800b7ec <malloc>
 800b968:	4602      	mov	r2, r0
 800b96a:	61e0      	str	r0, [r4, #28]
 800b96c:	b920      	cbnz	r0, 800b978 <_Balloc+0x20>
 800b96e:	4b18      	ldr	r3, [pc, #96]	@ (800b9d0 <_Balloc+0x78>)
 800b970:	4818      	ldr	r0, [pc, #96]	@ (800b9d4 <_Balloc+0x7c>)
 800b972:	216b      	movs	r1, #107	@ 0x6b
 800b974:	f001 fd68 	bl	800d448 <__assert_func>
 800b978:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b97c:	6006      	str	r6, [r0, #0]
 800b97e:	60c6      	str	r6, [r0, #12]
 800b980:	69e6      	ldr	r6, [r4, #28]
 800b982:	68f3      	ldr	r3, [r6, #12]
 800b984:	b183      	cbz	r3, 800b9a8 <_Balloc+0x50>
 800b986:	69e3      	ldr	r3, [r4, #28]
 800b988:	68db      	ldr	r3, [r3, #12]
 800b98a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b98e:	b9b8      	cbnz	r0, 800b9c0 <_Balloc+0x68>
 800b990:	2101      	movs	r1, #1
 800b992:	fa01 f605 	lsl.w	r6, r1, r5
 800b996:	1d72      	adds	r2, r6, #5
 800b998:	0092      	lsls	r2, r2, #2
 800b99a:	4620      	mov	r0, r4
 800b99c:	f001 fd72 	bl	800d484 <_calloc_r>
 800b9a0:	b160      	cbz	r0, 800b9bc <_Balloc+0x64>
 800b9a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b9a6:	e00e      	b.n	800b9c6 <_Balloc+0x6e>
 800b9a8:	2221      	movs	r2, #33	@ 0x21
 800b9aa:	2104      	movs	r1, #4
 800b9ac:	4620      	mov	r0, r4
 800b9ae:	f001 fd69 	bl	800d484 <_calloc_r>
 800b9b2:	69e3      	ldr	r3, [r4, #28]
 800b9b4:	60f0      	str	r0, [r6, #12]
 800b9b6:	68db      	ldr	r3, [r3, #12]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d1e4      	bne.n	800b986 <_Balloc+0x2e>
 800b9bc:	2000      	movs	r0, #0
 800b9be:	bd70      	pop	{r4, r5, r6, pc}
 800b9c0:	6802      	ldr	r2, [r0, #0]
 800b9c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9cc:	e7f7      	b.n	800b9be <_Balloc+0x66>
 800b9ce:	bf00      	nop
 800b9d0:	0800e5d6 	.word	0x0800e5d6
 800b9d4:	0800e656 	.word	0x0800e656

0800b9d8 <_Bfree>:
 800b9d8:	b570      	push	{r4, r5, r6, lr}
 800b9da:	69c6      	ldr	r6, [r0, #28]
 800b9dc:	4605      	mov	r5, r0
 800b9de:	460c      	mov	r4, r1
 800b9e0:	b976      	cbnz	r6, 800ba00 <_Bfree+0x28>
 800b9e2:	2010      	movs	r0, #16
 800b9e4:	f7ff ff02 	bl	800b7ec <malloc>
 800b9e8:	4602      	mov	r2, r0
 800b9ea:	61e8      	str	r0, [r5, #28]
 800b9ec:	b920      	cbnz	r0, 800b9f8 <_Bfree+0x20>
 800b9ee:	4b09      	ldr	r3, [pc, #36]	@ (800ba14 <_Bfree+0x3c>)
 800b9f0:	4809      	ldr	r0, [pc, #36]	@ (800ba18 <_Bfree+0x40>)
 800b9f2:	218f      	movs	r1, #143	@ 0x8f
 800b9f4:	f001 fd28 	bl	800d448 <__assert_func>
 800b9f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9fc:	6006      	str	r6, [r0, #0]
 800b9fe:	60c6      	str	r6, [r0, #12]
 800ba00:	b13c      	cbz	r4, 800ba12 <_Bfree+0x3a>
 800ba02:	69eb      	ldr	r3, [r5, #28]
 800ba04:	6862      	ldr	r2, [r4, #4]
 800ba06:	68db      	ldr	r3, [r3, #12]
 800ba08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba0c:	6021      	str	r1, [r4, #0]
 800ba0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba12:	bd70      	pop	{r4, r5, r6, pc}
 800ba14:	0800e5d6 	.word	0x0800e5d6
 800ba18:	0800e656 	.word	0x0800e656

0800ba1c <__multadd>:
 800ba1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba20:	690d      	ldr	r5, [r1, #16]
 800ba22:	4607      	mov	r7, r0
 800ba24:	460c      	mov	r4, r1
 800ba26:	461e      	mov	r6, r3
 800ba28:	f101 0c14 	add.w	ip, r1, #20
 800ba2c:	2000      	movs	r0, #0
 800ba2e:	f8dc 3000 	ldr.w	r3, [ip]
 800ba32:	b299      	uxth	r1, r3
 800ba34:	fb02 6101 	mla	r1, r2, r1, r6
 800ba38:	0c1e      	lsrs	r6, r3, #16
 800ba3a:	0c0b      	lsrs	r3, r1, #16
 800ba3c:	fb02 3306 	mla	r3, r2, r6, r3
 800ba40:	b289      	uxth	r1, r1
 800ba42:	3001      	adds	r0, #1
 800ba44:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ba48:	4285      	cmp	r5, r0
 800ba4a:	f84c 1b04 	str.w	r1, [ip], #4
 800ba4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba52:	dcec      	bgt.n	800ba2e <__multadd+0x12>
 800ba54:	b30e      	cbz	r6, 800ba9a <__multadd+0x7e>
 800ba56:	68a3      	ldr	r3, [r4, #8]
 800ba58:	42ab      	cmp	r3, r5
 800ba5a:	dc19      	bgt.n	800ba90 <__multadd+0x74>
 800ba5c:	6861      	ldr	r1, [r4, #4]
 800ba5e:	4638      	mov	r0, r7
 800ba60:	3101      	adds	r1, #1
 800ba62:	f7ff ff79 	bl	800b958 <_Balloc>
 800ba66:	4680      	mov	r8, r0
 800ba68:	b928      	cbnz	r0, 800ba76 <__multadd+0x5a>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	4b0c      	ldr	r3, [pc, #48]	@ (800baa0 <__multadd+0x84>)
 800ba6e:	480d      	ldr	r0, [pc, #52]	@ (800baa4 <__multadd+0x88>)
 800ba70:	21ba      	movs	r1, #186	@ 0xba
 800ba72:	f001 fce9 	bl	800d448 <__assert_func>
 800ba76:	6922      	ldr	r2, [r4, #16]
 800ba78:	3202      	adds	r2, #2
 800ba7a:	f104 010c 	add.w	r1, r4, #12
 800ba7e:	0092      	lsls	r2, r2, #2
 800ba80:	300c      	adds	r0, #12
 800ba82:	f7fe fffa 	bl	800aa7a <memcpy>
 800ba86:	4621      	mov	r1, r4
 800ba88:	4638      	mov	r0, r7
 800ba8a:	f7ff ffa5 	bl	800b9d8 <_Bfree>
 800ba8e:	4644      	mov	r4, r8
 800ba90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba94:	3501      	adds	r5, #1
 800ba96:	615e      	str	r6, [r3, #20]
 800ba98:	6125      	str	r5, [r4, #16]
 800ba9a:	4620      	mov	r0, r4
 800ba9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800baa0:	0800e645 	.word	0x0800e645
 800baa4:	0800e656 	.word	0x0800e656

0800baa8 <__s2b>:
 800baa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baac:	460c      	mov	r4, r1
 800baae:	4615      	mov	r5, r2
 800bab0:	461f      	mov	r7, r3
 800bab2:	2209      	movs	r2, #9
 800bab4:	3308      	adds	r3, #8
 800bab6:	4606      	mov	r6, r0
 800bab8:	fb93 f3f2 	sdiv	r3, r3, r2
 800babc:	2100      	movs	r1, #0
 800babe:	2201      	movs	r2, #1
 800bac0:	429a      	cmp	r2, r3
 800bac2:	db09      	blt.n	800bad8 <__s2b+0x30>
 800bac4:	4630      	mov	r0, r6
 800bac6:	f7ff ff47 	bl	800b958 <_Balloc>
 800baca:	b940      	cbnz	r0, 800bade <__s2b+0x36>
 800bacc:	4602      	mov	r2, r0
 800bace:	4b19      	ldr	r3, [pc, #100]	@ (800bb34 <__s2b+0x8c>)
 800bad0:	4819      	ldr	r0, [pc, #100]	@ (800bb38 <__s2b+0x90>)
 800bad2:	21d3      	movs	r1, #211	@ 0xd3
 800bad4:	f001 fcb8 	bl	800d448 <__assert_func>
 800bad8:	0052      	lsls	r2, r2, #1
 800bada:	3101      	adds	r1, #1
 800badc:	e7f0      	b.n	800bac0 <__s2b+0x18>
 800bade:	9b08      	ldr	r3, [sp, #32]
 800bae0:	6143      	str	r3, [r0, #20]
 800bae2:	2d09      	cmp	r5, #9
 800bae4:	f04f 0301 	mov.w	r3, #1
 800bae8:	6103      	str	r3, [r0, #16]
 800baea:	dd16      	ble.n	800bb1a <__s2b+0x72>
 800baec:	f104 0909 	add.w	r9, r4, #9
 800baf0:	46c8      	mov	r8, r9
 800baf2:	442c      	add	r4, r5
 800baf4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800baf8:	4601      	mov	r1, r0
 800bafa:	3b30      	subs	r3, #48	@ 0x30
 800bafc:	220a      	movs	r2, #10
 800bafe:	4630      	mov	r0, r6
 800bb00:	f7ff ff8c 	bl	800ba1c <__multadd>
 800bb04:	45a0      	cmp	r8, r4
 800bb06:	d1f5      	bne.n	800baf4 <__s2b+0x4c>
 800bb08:	f1a5 0408 	sub.w	r4, r5, #8
 800bb0c:	444c      	add	r4, r9
 800bb0e:	1b2d      	subs	r5, r5, r4
 800bb10:	1963      	adds	r3, r4, r5
 800bb12:	42bb      	cmp	r3, r7
 800bb14:	db04      	blt.n	800bb20 <__s2b+0x78>
 800bb16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb1a:	340a      	adds	r4, #10
 800bb1c:	2509      	movs	r5, #9
 800bb1e:	e7f6      	b.n	800bb0e <__s2b+0x66>
 800bb20:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bb24:	4601      	mov	r1, r0
 800bb26:	3b30      	subs	r3, #48	@ 0x30
 800bb28:	220a      	movs	r2, #10
 800bb2a:	4630      	mov	r0, r6
 800bb2c:	f7ff ff76 	bl	800ba1c <__multadd>
 800bb30:	e7ee      	b.n	800bb10 <__s2b+0x68>
 800bb32:	bf00      	nop
 800bb34:	0800e645 	.word	0x0800e645
 800bb38:	0800e656 	.word	0x0800e656

0800bb3c <__hi0bits>:
 800bb3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bb40:	4603      	mov	r3, r0
 800bb42:	bf36      	itet	cc
 800bb44:	0403      	lslcc	r3, r0, #16
 800bb46:	2000      	movcs	r0, #0
 800bb48:	2010      	movcc	r0, #16
 800bb4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bb4e:	bf3c      	itt	cc
 800bb50:	021b      	lslcc	r3, r3, #8
 800bb52:	3008      	addcc	r0, #8
 800bb54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb58:	bf3c      	itt	cc
 800bb5a:	011b      	lslcc	r3, r3, #4
 800bb5c:	3004      	addcc	r0, #4
 800bb5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb62:	bf3c      	itt	cc
 800bb64:	009b      	lslcc	r3, r3, #2
 800bb66:	3002      	addcc	r0, #2
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	db05      	blt.n	800bb78 <__hi0bits+0x3c>
 800bb6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bb70:	f100 0001 	add.w	r0, r0, #1
 800bb74:	bf08      	it	eq
 800bb76:	2020      	moveq	r0, #32
 800bb78:	4770      	bx	lr

0800bb7a <__lo0bits>:
 800bb7a:	6803      	ldr	r3, [r0, #0]
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	f013 0007 	ands.w	r0, r3, #7
 800bb82:	d00b      	beq.n	800bb9c <__lo0bits+0x22>
 800bb84:	07d9      	lsls	r1, r3, #31
 800bb86:	d421      	bmi.n	800bbcc <__lo0bits+0x52>
 800bb88:	0798      	lsls	r0, r3, #30
 800bb8a:	bf49      	itett	mi
 800bb8c:	085b      	lsrmi	r3, r3, #1
 800bb8e:	089b      	lsrpl	r3, r3, #2
 800bb90:	2001      	movmi	r0, #1
 800bb92:	6013      	strmi	r3, [r2, #0]
 800bb94:	bf5c      	itt	pl
 800bb96:	6013      	strpl	r3, [r2, #0]
 800bb98:	2002      	movpl	r0, #2
 800bb9a:	4770      	bx	lr
 800bb9c:	b299      	uxth	r1, r3
 800bb9e:	b909      	cbnz	r1, 800bba4 <__lo0bits+0x2a>
 800bba0:	0c1b      	lsrs	r3, r3, #16
 800bba2:	2010      	movs	r0, #16
 800bba4:	b2d9      	uxtb	r1, r3
 800bba6:	b909      	cbnz	r1, 800bbac <__lo0bits+0x32>
 800bba8:	3008      	adds	r0, #8
 800bbaa:	0a1b      	lsrs	r3, r3, #8
 800bbac:	0719      	lsls	r1, r3, #28
 800bbae:	bf04      	itt	eq
 800bbb0:	091b      	lsreq	r3, r3, #4
 800bbb2:	3004      	addeq	r0, #4
 800bbb4:	0799      	lsls	r1, r3, #30
 800bbb6:	bf04      	itt	eq
 800bbb8:	089b      	lsreq	r3, r3, #2
 800bbba:	3002      	addeq	r0, #2
 800bbbc:	07d9      	lsls	r1, r3, #31
 800bbbe:	d403      	bmi.n	800bbc8 <__lo0bits+0x4e>
 800bbc0:	085b      	lsrs	r3, r3, #1
 800bbc2:	f100 0001 	add.w	r0, r0, #1
 800bbc6:	d003      	beq.n	800bbd0 <__lo0bits+0x56>
 800bbc8:	6013      	str	r3, [r2, #0]
 800bbca:	4770      	bx	lr
 800bbcc:	2000      	movs	r0, #0
 800bbce:	4770      	bx	lr
 800bbd0:	2020      	movs	r0, #32
 800bbd2:	4770      	bx	lr

0800bbd4 <__i2b>:
 800bbd4:	b510      	push	{r4, lr}
 800bbd6:	460c      	mov	r4, r1
 800bbd8:	2101      	movs	r1, #1
 800bbda:	f7ff febd 	bl	800b958 <_Balloc>
 800bbde:	4602      	mov	r2, r0
 800bbe0:	b928      	cbnz	r0, 800bbee <__i2b+0x1a>
 800bbe2:	4b05      	ldr	r3, [pc, #20]	@ (800bbf8 <__i2b+0x24>)
 800bbe4:	4805      	ldr	r0, [pc, #20]	@ (800bbfc <__i2b+0x28>)
 800bbe6:	f240 1145 	movw	r1, #325	@ 0x145
 800bbea:	f001 fc2d 	bl	800d448 <__assert_func>
 800bbee:	2301      	movs	r3, #1
 800bbf0:	6144      	str	r4, [r0, #20]
 800bbf2:	6103      	str	r3, [r0, #16]
 800bbf4:	bd10      	pop	{r4, pc}
 800bbf6:	bf00      	nop
 800bbf8:	0800e645 	.word	0x0800e645
 800bbfc:	0800e656 	.word	0x0800e656

0800bc00 <__multiply>:
 800bc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	4617      	mov	r7, r2
 800bc06:	690a      	ldr	r2, [r1, #16]
 800bc08:	693b      	ldr	r3, [r7, #16]
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	bfa8      	it	ge
 800bc0e:	463b      	movge	r3, r7
 800bc10:	4689      	mov	r9, r1
 800bc12:	bfa4      	itt	ge
 800bc14:	460f      	movge	r7, r1
 800bc16:	4699      	movge	r9, r3
 800bc18:	693d      	ldr	r5, [r7, #16]
 800bc1a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	6879      	ldr	r1, [r7, #4]
 800bc22:	eb05 060a 	add.w	r6, r5, sl
 800bc26:	42b3      	cmp	r3, r6
 800bc28:	b085      	sub	sp, #20
 800bc2a:	bfb8      	it	lt
 800bc2c:	3101      	addlt	r1, #1
 800bc2e:	f7ff fe93 	bl	800b958 <_Balloc>
 800bc32:	b930      	cbnz	r0, 800bc42 <__multiply+0x42>
 800bc34:	4602      	mov	r2, r0
 800bc36:	4b41      	ldr	r3, [pc, #260]	@ (800bd3c <__multiply+0x13c>)
 800bc38:	4841      	ldr	r0, [pc, #260]	@ (800bd40 <__multiply+0x140>)
 800bc3a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bc3e:	f001 fc03 	bl	800d448 <__assert_func>
 800bc42:	f100 0414 	add.w	r4, r0, #20
 800bc46:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bc4a:	4623      	mov	r3, r4
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	4573      	cmp	r3, lr
 800bc50:	d320      	bcc.n	800bc94 <__multiply+0x94>
 800bc52:	f107 0814 	add.w	r8, r7, #20
 800bc56:	f109 0114 	add.w	r1, r9, #20
 800bc5a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bc5e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bc62:	9302      	str	r3, [sp, #8]
 800bc64:	1beb      	subs	r3, r5, r7
 800bc66:	3b15      	subs	r3, #21
 800bc68:	f023 0303 	bic.w	r3, r3, #3
 800bc6c:	3304      	adds	r3, #4
 800bc6e:	3715      	adds	r7, #21
 800bc70:	42bd      	cmp	r5, r7
 800bc72:	bf38      	it	cc
 800bc74:	2304      	movcc	r3, #4
 800bc76:	9301      	str	r3, [sp, #4]
 800bc78:	9b02      	ldr	r3, [sp, #8]
 800bc7a:	9103      	str	r1, [sp, #12]
 800bc7c:	428b      	cmp	r3, r1
 800bc7e:	d80c      	bhi.n	800bc9a <__multiply+0x9a>
 800bc80:	2e00      	cmp	r6, #0
 800bc82:	dd03      	ble.n	800bc8c <__multiply+0x8c>
 800bc84:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d055      	beq.n	800bd38 <__multiply+0x138>
 800bc8c:	6106      	str	r6, [r0, #16]
 800bc8e:	b005      	add	sp, #20
 800bc90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc94:	f843 2b04 	str.w	r2, [r3], #4
 800bc98:	e7d9      	b.n	800bc4e <__multiply+0x4e>
 800bc9a:	f8b1 a000 	ldrh.w	sl, [r1]
 800bc9e:	f1ba 0f00 	cmp.w	sl, #0
 800bca2:	d01f      	beq.n	800bce4 <__multiply+0xe4>
 800bca4:	46c4      	mov	ip, r8
 800bca6:	46a1      	mov	r9, r4
 800bca8:	2700      	movs	r7, #0
 800bcaa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bcae:	f8d9 3000 	ldr.w	r3, [r9]
 800bcb2:	fa1f fb82 	uxth.w	fp, r2
 800bcb6:	b29b      	uxth	r3, r3
 800bcb8:	fb0a 330b 	mla	r3, sl, fp, r3
 800bcbc:	443b      	add	r3, r7
 800bcbe:	f8d9 7000 	ldr.w	r7, [r9]
 800bcc2:	0c12      	lsrs	r2, r2, #16
 800bcc4:	0c3f      	lsrs	r7, r7, #16
 800bcc6:	fb0a 7202 	mla	r2, sl, r2, r7
 800bcca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bcce:	b29b      	uxth	r3, r3
 800bcd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bcd4:	4565      	cmp	r5, ip
 800bcd6:	f849 3b04 	str.w	r3, [r9], #4
 800bcda:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bcde:	d8e4      	bhi.n	800bcaa <__multiply+0xaa>
 800bce0:	9b01      	ldr	r3, [sp, #4]
 800bce2:	50e7      	str	r7, [r4, r3]
 800bce4:	9b03      	ldr	r3, [sp, #12]
 800bce6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bcea:	3104      	adds	r1, #4
 800bcec:	f1b9 0f00 	cmp.w	r9, #0
 800bcf0:	d020      	beq.n	800bd34 <__multiply+0x134>
 800bcf2:	6823      	ldr	r3, [r4, #0]
 800bcf4:	4647      	mov	r7, r8
 800bcf6:	46a4      	mov	ip, r4
 800bcf8:	f04f 0a00 	mov.w	sl, #0
 800bcfc:	f8b7 b000 	ldrh.w	fp, [r7]
 800bd00:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bd04:	fb09 220b 	mla	r2, r9, fp, r2
 800bd08:	4452      	add	r2, sl
 800bd0a:	b29b      	uxth	r3, r3
 800bd0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd10:	f84c 3b04 	str.w	r3, [ip], #4
 800bd14:	f857 3b04 	ldr.w	r3, [r7], #4
 800bd18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd1c:	f8bc 3000 	ldrh.w	r3, [ip]
 800bd20:	fb09 330a 	mla	r3, r9, sl, r3
 800bd24:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bd28:	42bd      	cmp	r5, r7
 800bd2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd2e:	d8e5      	bhi.n	800bcfc <__multiply+0xfc>
 800bd30:	9a01      	ldr	r2, [sp, #4]
 800bd32:	50a3      	str	r3, [r4, r2]
 800bd34:	3404      	adds	r4, #4
 800bd36:	e79f      	b.n	800bc78 <__multiply+0x78>
 800bd38:	3e01      	subs	r6, #1
 800bd3a:	e7a1      	b.n	800bc80 <__multiply+0x80>
 800bd3c:	0800e645 	.word	0x0800e645
 800bd40:	0800e656 	.word	0x0800e656

0800bd44 <__pow5mult>:
 800bd44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd48:	4615      	mov	r5, r2
 800bd4a:	f012 0203 	ands.w	r2, r2, #3
 800bd4e:	4607      	mov	r7, r0
 800bd50:	460e      	mov	r6, r1
 800bd52:	d007      	beq.n	800bd64 <__pow5mult+0x20>
 800bd54:	4c25      	ldr	r4, [pc, #148]	@ (800bdec <__pow5mult+0xa8>)
 800bd56:	3a01      	subs	r2, #1
 800bd58:	2300      	movs	r3, #0
 800bd5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd5e:	f7ff fe5d 	bl	800ba1c <__multadd>
 800bd62:	4606      	mov	r6, r0
 800bd64:	10ad      	asrs	r5, r5, #2
 800bd66:	d03d      	beq.n	800bde4 <__pow5mult+0xa0>
 800bd68:	69fc      	ldr	r4, [r7, #28]
 800bd6a:	b97c      	cbnz	r4, 800bd8c <__pow5mult+0x48>
 800bd6c:	2010      	movs	r0, #16
 800bd6e:	f7ff fd3d 	bl	800b7ec <malloc>
 800bd72:	4602      	mov	r2, r0
 800bd74:	61f8      	str	r0, [r7, #28]
 800bd76:	b928      	cbnz	r0, 800bd84 <__pow5mult+0x40>
 800bd78:	4b1d      	ldr	r3, [pc, #116]	@ (800bdf0 <__pow5mult+0xac>)
 800bd7a:	481e      	ldr	r0, [pc, #120]	@ (800bdf4 <__pow5mult+0xb0>)
 800bd7c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bd80:	f001 fb62 	bl	800d448 <__assert_func>
 800bd84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd88:	6004      	str	r4, [r0, #0]
 800bd8a:	60c4      	str	r4, [r0, #12]
 800bd8c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bd90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bd94:	b94c      	cbnz	r4, 800bdaa <__pow5mult+0x66>
 800bd96:	f240 2171 	movw	r1, #625	@ 0x271
 800bd9a:	4638      	mov	r0, r7
 800bd9c:	f7ff ff1a 	bl	800bbd4 <__i2b>
 800bda0:	2300      	movs	r3, #0
 800bda2:	f8c8 0008 	str.w	r0, [r8, #8]
 800bda6:	4604      	mov	r4, r0
 800bda8:	6003      	str	r3, [r0, #0]
 800bdaa:	f04f 0900 	mov.w	r9, #0
 800bdae:	07eb      	lsls	r3, r5, #31
 800bdb0:	d50a      	bpl.n	800bdc8 <__pow5mult+0x84>
 800bdb2:	4631      	mov	r1, r6
 800bdb4:	4622      	mov	r2, r4
 800bdb6:	4638      	mov	r0, r7
 800bdb8:	f7ff ff22 	bl	800bc00 <__multiply>
 800bdbc:	4631      	mov	r1, r6
 800bdbe:	4680      	mov	r8, r0
 800bdc0:	4638      	mov	r0, r7
 800bdc2:	f7ff fe09 	bl	800b9d8 <_Bfree>
 800bdc6:	4646      	mov	r6, r8
 800bdc8:	106d      	asrs	r5, r5, #1
 800bdca:	d00b      	beq.n	800bde4 <__pow5mult+0xa0>
 800bdcc:	6820      	ldr	r0, [r4, #0]
 800bdce:	b938      	cbnz	r0, 800bde0 <__pow5mult+0x9c>
 800bdd0:	4622      	mov	r2, r4
 800bdd2:	4621      	mov	r1, r4
 800bdd4:	4638      	mov	r0, r7
 800bdd6:	f7ff ff13 	bl	800bc00 <__multiply>
 800bdda:	6020      	str	r0, [r4, #0]
 800bddc:	f8c0 9000 	str.w	r9, [r0]
 800bde0:	4604      	mov	r4, r0
 800bde2:	e7e4      	b.n	800bdae <__pow5mult+0x6a>
 800bde4:	4630      	mov	r0, r6
 800bde6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdea:	bf00      	nop
 800bdec:	0800e768 	.word	0x0800e768
 800bdf0:	0800e5d6 	.word	0x0800e5d6
 800bdf4:	0800e656 	.word	0x0800e656

0800bdf8 <__lshift>:
 800bdf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdfc:	460c      	mov	r4, r1
 800bdfe:	6849      	ldr	r1, [r1, #4]
 800be00:	6923      	ldr	r3, [r4, #16]
 800be02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be06:	68a3      	ldr	r3, [r4, #8]
 800be08:	4607      	mov	r7, r0
 800be0a:	4691      	mov	r9, r2
 800be0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be10:	f108 0601 	add.w	r6, r8, #1
 800be14:	42b3      	cmp	r3, r6
 800be16:	db0b      	blt.n	800be30 <__lshift+0x38>
 800be18:	4638      	mov	r0, r7
 800be1a:	f7ff fd9d 	bl	800b958 <_Balloc>
 800be1e:	4605      	mov	r5, r0
 800be20:	b948      	cbnz	r0, 800be36 <__lshift+0x3e>
 800be22:	4602      	mov	r2, r0
 800be24:	4b28      	ldr	r3, [pc, #160]	@ (800bec8 <__lshift+0xd0>)
 800be26:	4829      	ldr	r0, [pc, #164]	@ (800becc <__lshift+0xd4>)
 800be28:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800be2c:	f001 fb0c 	bl	800d448 <__assert_func>
 800be30:	3101      	adds	r1, #1
 800be32:	005b      	lsls	r3, r3, #1
 800be34:	e7ee      	b.n	800be14 <__lshift+0x1c>
 800be36:	2300      	movs	r3, #0
 800be38:	f100 0114 	add.w	r1, r0, #20
 800be3c:	f100 0210 	add.w	r2, r0, #16
 800be40:	4618      	mov	r0, r3
 800be42:	4553      	cmp	r3, sl
 800be44:	db33      	blt.n	800beae <__lshift+0xb6>
 800be46:	6920      	ldr	r0, [r4, #16]
 800be48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be4c:	f104 0314 	add.w	r3, r4, #20
 800be50:	f019 091f 	ands.w	r9, r9, #31
 800be54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800be5c:	d02b      	beq.n	800beb6 <__lshift+0xbe>
 800be5e:	f1c9 0e20 	rsb	lr, r9, #32
 800be62:	468a      	mov	sl, r1
 800be64:	2200      	movs	r2, #0
 800be66:	6818      	ldr	r0, [r3, #0]
 800be68:	fa00 f009 	lsl.w	r0, r0, r9
 800be6c:	4310      	orrs	r0, r2
 800be6e:	f84a 0b04 	str.w	r0, [sl], #4
 800be72:	f853 2b04 	ldr.w	r2, [r3], #4
 800be76:	459c      	cmp	ip, r3
 800be78:	fa22 f20e 	lsr.w	r2, r2, lr
 800be7c:	d8f3      	bhi.n	800be66 <__lshift+0x6e>
 800be7e:	ebac 0304 	sub.w	r3, ip, r4
 800be82:	3b15      	subs	r3, #21
 800be84:	f023 0303 	bic.w	r3, r3, #3
 800be88:	3304      	adds	r3, #4
 800be8a:	f104 0015 	add.w	r0, r4, #21
 800be8e:	4560      	cmp	r0, ip
 800be90:	bf88      	it	hi
 800be92:	2304      	movhi	r3, #4
 800be94:	50ca      	str	r2, [r1, r3]
 800be96:	b10a      	cbz	r2, 800be9c <__lshift+0xa4>
 800be98:	f108 0602 	add.w	r6, r8, #2
 800be9c:	3e01      	subs	r6, #1
 800be9e:	4638      	mov	r0, r7
 800bea0:	612e      	str	r6, [r5, #16]
 800bea2:	4621      	mov	r1, r4
 800bea4:	f7ff fd98 	bl	800b9d8 <_Bfree>
 800bea8:	4628      	mov	r0, r5
 800beaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beae:	f842 0f04 	str.w	r0, [r2, #4]!
 800beb2:	3301      	adds	r3, #1
 800beb4:	e7c5      	b.n	800be42 <__lshift+0x4a>
 800beb6:	3904      	subs	r1, #4
 800beb8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bebc:	f841 2f04 	str.w	r2, [r1, #4]!
 800bec0:	459c      	cmp	ip, r3
 800bec2:	d8f9      	bhi.n	800beb8 <__lshift+0xc0>
 800bec4:	e7ea      	b.n	800be9c <__lshift+0xa4>
 800bec6:	bf00      	nop
 800bec8:	0800e645 	.word	0x0800e645
 800becc:	0800e656 	.word	0x0800e656

0800bed0 <__mcmp>:
 800bed0:	690a      	ldr	r2, [r1, #16]
 800bed2:	4603      	mov	r3, r0
 800bed4:	6900      	ldr	r0, [r0, #16]
 800bed6:	1a80      	subs	r0, r0, r2
 800bed8:	b530      	push	{r4, r5, lr}
 800beda:	d10e      	bne.n	800befa <__mcmp+0x2a>
 800bedc:	3314      	adds	r3, #20
 800bede:	3114      	adds	r1, #20
 800bee0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bee4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bee8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800beec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bef0:	4295      	cmp	r5, r2
 800bef2:	d003      	beq.n	800befc <__mcmp+0x2c>
 800bef4:	d205      	bcs.n	800bf02 <__mcmp+0x32>
 800bef6:	f04f 30ff 	mov.w	r0, #4294967295
 800befa:	bd30      	pop	{r4, r5, pc}
 800befc:	42a3      	cmp	r3, r4
 800befe:	d3f3      	bcc.n	800bee8 <__mcmp+0x18>
 800bf00:	e7fb      	b.n	800befa <__mcmp+0x2a>
 800bf02:	2001      	movs	r0, #1
 800bf04:	e7f9      	b.n	800befa <__mcmp+0x2a>
	...

0800bf08 <__mdiff>:
 800bf08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf0c:	4689      	mov	r9, r1
 800bf0e:	4606      	mov	r6, r0
 800bf10:	4611      	mov	r1, r2
 800bf12:	4648      	mov	r0, r9
 800bf14:	4614      	mov	r4, r2
 800bf16:	f7ff ffdb 	bl	800bed0 <__mcmp>
 800bf1a:	1e05      	subs	r5, r0, #0
 800bf1c:	d112      	bne.n	800bf44 <__mdiff+0x3c>
 800bf1e:	4629      	mov	r1, r5
 800bf20:	4630      	mov	r0, r6
 800bf22:	f7ff fd19 	bl	800b958 <_Balloc>
 800bf26:	4602      	mov	r2, r0
 800bf28:	b928      	cbnz	r0, 800bf36 <__mdiff+0x2e>
 800bf2a:	4b3f      	ldr	r3, [pc, #252]	@ (800c028 <__mdiff+0x120>)
 800bf2c:	f240 2137 	movw	r1, #567	@ 0x237
 800bf30:	483e      	ldr	r0, [pc, #248]	@ (800c02c <__mdiff+0x124>)
 800bf32:	f001 fa89 	bl	800d448 <__assert_func>
 800bf36:	2301      	movs	r3, #1
 800bf38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf3c:	4610      	mov	r0, r2
 800bf3e:	b003      	add	sp, #12
 800bf40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf44:	bfbc      	itt	lt
 800bf46:	464b      	movlt	r3, r9
 800bf48:	46a1      	movlt	r9, r4
 800bf4a:	4630      	mov	r0, r6
 800bf4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bf50:	bfba      	itte	lt
 800bf52:	461c      	movlt	r4, r3
 800bf54:	2501      	movlt	r5, #1
 800bf56:	2500      	movge	r5, #0
 800bf58:	f7ff fcfe 	bl	800b958 <_Balloc>
 800bf5c:	4602      	mov	r2, r0
 800bf5e:	b918      	cbnz	r0, 800bf68 <__mdiff+0x60>
 800bf60:	4b31      	ldr	r3, [pc, #196]	@ (800c028 <__mdiff+0x120>)
 800bf62:	f240 2145 	movw	r1, #581	@ 0x245
 800bf66:	e7e3      	b.n	800bf30 <__mdiff+0x28>
 800bf68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bf6c:	6926      	ldr	r6, [r4, #16]
 800bf6e:	60c5      	str	r5, [r0, #12]
 800bf70:	f109 0310 	add.w	r3, r9, #16
 800bf74:	f109 0514 	add.w	r5, r9, #20
 800bf78:	f104 0e14 	add.w	lr, r4, #20
 800bf7c:	f100 0b14 	add.w	fp, r0, #20
 800bf80:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bf84:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bf88:	9301      	str	r3, [sp, #4]
 800bf8a:	46d9      	mov	r9, fp
 800bf8c:	f04f 0c00 	mov.w	ip, #0
 800bf90:	9b01      	ldr	r3, [sp, #4]
 800bf92:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bf96:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bf9a:	9301      	str	r3, [sp, #4]
 800bf9c:	fa1f f38a 	uxth.w	r3, sl
 800bfa0:	4619      	mov	r1, r3
 800bfa2:	b283      	uxth	r3, r0
 800bfa4:	1acb      	subs	r3, r1, r3
 800bfa6:	0c00      	lsrs	r0, r0, #16
 800bfa8:	4463      	add	r3, ip
 800bfaa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bfae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bfb2:	b29b      	uxth	r3, r3
 800bfb4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bfb8:	4576      	cmp	r6, lr
 800bfba:	f849 3b04 	str.w	r3, [r9], #4
 800bfbe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bfc2:	d8e5      	bhi.n	800bf90 <__mdiff+0x88>
 800bfc4:	1b33      	subs	r3, r6, r4
 800bfc6:	3b15      	subs	r3, #21
 800bfc8:	f023 0303 	bic.w	r3, r3, #3
 800bfcc:	3415      	adds	r4, #21
 800bfce:	3304      	adds	r3, #4
 800bfd0:	42a6      	cmp	r6, r4
 800bfd2:	bf38      	it	cc
 800bfd4:	2304      	movcc	r3, #4
 800bfd6:	441d      	add	r5, r3
 800bfd8:	445b      	add	r3, fp
 800bfda:	461e      	mov	r6, r3
 800bfdc:	462c      	mov	r4, r5
 800bfde:	4544      	cmp	r4, r8
 800bfe0:	d30e      	bcc.n	800c000 <__mdiff+0xf8>
 800bfe2:	f108 0103 	add.w	r1, r8, #3
 800bfe6:	1b49      	subs	r1, r1, r5
 800bfe8:	f021 0103 	bic.w	r1, r1, #3
 800bfec:	3d03      	subs	r5, #3
 800bfee:	45a8      	cmp	r8, r5
 800bff0:	bf38      	it	cc
 800bff2:	2100      	movcc	r1, #0
 800bff4:	440b      	add	r3, r1
 800bff6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bffa:	b191      	cbz	r1, 800c022 <__mdiff+0x11a>
 800bffc:	6117      	str	r7, [r2, #16]
 800bffe:	e79d      	b.n	800bf3c <__mdiff+0x34>
 800c000:	f854 1b04 	ldr.w	r1, [r4], #4
 800c004:	46e6      	mov	lr, ip
 800c006:	0c08      	lsrs	r0, r1, #16
 800c008:	fa1c fc81 	uxtah	ip, ip, r1
 800c00c:	4471      	add	r1, lr
 800c00e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c012:	b289      	uxth	r1, r1
 800c014:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c018:	f846 1b04 	str.w	r1, [r6], #4
 800c01c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c020:	e7dd      	b.n	800bfde <__mdiff+0xd6>
 800c022:	3f01      	subs	r7, #1
 800c024:	e7e7      	b.n	800bff6 <__mdiff+0xee>
 800c026:	bf00      	nop
 800c028:	0800e645 	.word	0x0800e645
 800c02c:	0800e656 	.word	0x0800e656

0800c030 <__ulp>:
 800c030:	b082      	sub	sp, #8
 800c032:	ed8d 0b00 	vstr	d0, [sp]
 800c036:	9a01      	ldr	r2, [sp, #4]
 800c038:	4b0f      	ldr	r3, [pc, #60]	@ (800c078 <__ulp+0x48>)
 800c03a:	4013      	ands	r3, r2
 800c03c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c040:	2b00      	cmp	r3, #0
 800c042:	dc08      	bgt.n	800c056 <__ulp+0x26>
 800c044:	425b      	negs	r3, r3
 800c046:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c04a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c04e:	da04      	bge.n	800c05a <__ulp+0x2a>
 800c050:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c054:	4113      	asrs	r3, r2
 800c056:	2200      	movs	r2, #0
 800c058:	e008      	b.n	800c06c <__ulp+0x3c>
 800c05a:	f1a2 0314 	sub.w	r3, r2, #20
 800c05e:	2b1e      	cmp	r3, #30
 800c060:	bfda      	itte	le
 800c062:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c066:	40da      	lsrle	r2, r3
 800c068:	2201      	movgt	r2, #1
 800c06a:	2300      	movs	r3, #0
 800c06c:	4619      	mov	r1, r3
 800c06e:	4610      	mov	r0, r2
 800c070:	ec41 0b10 	vmov	d0, r0, r1
 800c074:	b002      	add	sp, #8
 800c076:	4770      	bx	lr
 800c078:	7ff00000 	.word	0x7ff00000

0800c07c <__b2d>:
 800c07c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c080:	6906      	ldr	r6, [r0, #16]
 800c082:	f100 0814 	add.w	r8, r0, #20
 800c086:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c08a:	1f37      	subs	r7, r6, #4
 800c08c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c090:	4610      	mov	r0, r2
 800c092:	f7ff fd53 	bl	800bb3c <__hi0bits>
 800c096:	f1c0 0320 	rsb	r3, r0, #32
 800c09a:	280a      	cmp	r0, #10
 800c09c:	600b      	str	r3, [r1, #0]
 800c09e:	491b      	ldr	r1, [pc, #108]	@ (800c10c <__b2d+0x90>)
 800c0a0:	dc15      	bgt.n	800c0ce <__b2d+0x52>
 800c0a2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c0a6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c0aa:	45b8      	cmp	r8, r7
 800c0ac:	ea43 0501 	orr.w	r5, r3, r1
 800c0b0:	bf34      	ite	cc
 800c0b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c0b6:	2300      	movcs	r3, #0
 800c0b8:	3015      	adds	r0, #21
 800c0ba:	fa02 f000 	lsl.w	r0, r2, r0
 800c0be:	fa23 f30c 	lsr.w	r3, r3, ip
 800c0c2:	4303      	orrs	r3, r0
 800c0c4:	461c      	mov	r4, r3
 800c0c6:	ec45 4b10 	vmov	d0, r4, r5
 800c0ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0ce:	45b8      	cmp	r8, r7
 800c0d0:	bf3a      	itte	cc
 800c0d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c0d6:	f1a6 0708 	subcc.w	r7, r6, #8
 800c0da:	2300      	movcs	r3, #0
 800c0dc:	380b      	subs	r0, #11
 800c0de:	d012      	beq.n	800c106 <__b2d+0x8a>
 800c0e0:	f1c0 0120 	rsb	r1, r0, #32
 800c0e4:	fa23 f401 	lsr.w	r4, r3, r1
 800c0e8:	4082      	lsls	r2, r0
 800c0ea:	4322      	orrs	r2, r4
 800c0ec:	4547      	cmp	r7, r8
 800c0ee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c0f2:	bf8c      	ite	hi
 800c0f4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c0f8:	2200      	movls	r2, #0
 800c0fa:	4083      	lsls	r3, r0
 800c0fc:	40ca      	lsrs	r2, r1
 800c0fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c102:	4313      	orrs	r3, r2
 800c104:	e7de      	b.n	800c0c4 <__b2d+0x48>
 800c106:	ea42 0501 	orr.w	r5, r2, r1
 800c10a:	e7db      	b.n	800c0c4 <__b2d+0x48>
 800c10c:	3ff00000 	.word	0x3ff00000

0800c110 <__d2b>:
 800c110:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c114:	460f      	mov	r7, r1
 800c116:	2101      	movs	r1, #1
 800c118:	ec59 8b10 	vmov	r8, r9, d0
 800c11c:	4616      	mov	r6, r2
 800c11e:	f7ff fc1b 	bl	800b958 <_Balloc>
 800c122:	4604      	mov	r4, r0
 800c124:	b930      	cbnz	r0, 800c134 <__d2b+0x24>
 800c126:	4602      	mov	r2, r0
 800c128:	4b23      	ldr	r3, [pc, #140]	@ (800c1b8 <__d2b+0xa8>)
 800c12a:	4824      	ldr	r0, [pc, #144]	@ (800c1bc <__d2b+0xac>)
 800c12c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c130:	f001 f98a 	bl	800d448 <__assert_func>
 800c134:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c138:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c13c:	b10d      	cbz	r5, 800c142 <__d2b+0x32>
 800c13e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c142:	9301      	str	r3, [sp, #4]
 800c144:	f1b8 0300 	subs.w	r3, r8, #0
 800c148:	d023      	beq.n	800c192 <__d2b+0x82>
 800c14a:	4668      	mov	r0, sp
 800c14c:	9300      	str	r3, [sp, #0]
 800c14e:	f7ff fd14 	bl	800bb7a <__lo0bits>
 800c152:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c156:	b1d0      	cbz	r0, 800c18e <__d2b+0x7e>
 800c158:	f1c0 0320 	rsb	r3, r0, #32
 800c15c:	fa02 f303 	lsl.w	r3, r2, r3
 800c160:	430b      	orrs	r3, r1
 800c162:	40c2      	lsrs	r2, r0
 800c164:	6163      	str	r3, [r4, #20]
 800c166:	9201      	str	r2, [sp, #4]
 800c168:	9b01      	ldr	r3, [sp, #4]
 800c16a:	61a3      	str	r3, [r4, #24]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	bf0c      	ite	eq
 800c170:	2201      	moveq	r2, #1
 800c172:	2202      	movne	r2, #2
 800c174:	6122      	str	r2, [r4, #16]
 800c176:	b1a5      	cbz	r5, 800c1a2 <__d2b+0x92>
 800c178:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c17c:	4405      	add	r5, r0
 800c17e:	603d      	str	r5, [r7, #0]
 800c180:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c184:	6030      	str	r0, [r6, #0]
 800c186:	4620      	mov	r0, r4
 800c188:	b003      	add	sp, #12
 800c18a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c18e:	6161      	str	r1, [r4, #20]
 800c190:	e7ea      	b.n	800c168 <__d2b+0x58>
 800c192:	a801      	add	r0, sp, #4
 800c194:	f7ff fcf1 	bl	800bb7a <__lo0bits>
 800c198:	9b01      	ldr	r3, [sp, #4]
 800c19a:	6163      	str	r3, [r4, #20]
 800c19c:	3020      	adds	r0, #32
 800c19e:	2201      	movs	r2, #1
 800c1a0:	e7e8      	b.n	800c174 <__d2b+0x64>
 800c1a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c1a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c1aa:	6038      	str	r0, [r7, #0]
 800c1ac:	6918      	ldr	r0, [r3, #16]
 800c1ae:	f7ff fcc5 	bl	800bb3c <__hi0bits>
 800c1b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c1b6:	e7e5      	b.n	800c184 <__d2b+0x74>
 800c1b8:	0800e645 	.word	0x0800e645
 800c1bc:	0800e656 	.word	0x0800e656

0800c1c0 <__ratio>:
 800c1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1c4:	b085      	sub	sp, #20
 800c1c6:	e9cd 1000 	strd	r1, r0, [sp]
 800c1ca:	a902      	add	r1, sp, #8
 800c1cc:	f7ff ff56 	bl	800c07c <__b2d>
 800c1d0:	9800      	ldr	r0, [sp, #0]
 800c1d2:	a903      	add	r1, sp, #12
 800c1d4:	ec55 4b10 	vmov	r4, r5, d0
 800c1d8:	f7ff ff50 	bl	800c07c <__b2d>
 800c1dc:	9b01      	ldr	r3, [sp, #4]
 800c1de:	6919      	ldr	r1, [r3, #16]
 800c1e0:	9b00      	ldr	r3, [sp, #0]
 800c1e2:	691b      	ldr	r3, [r3, #16]
 800c1e4:	1ac9      	subs	r1, r1, r3
 800c1e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c1ea:	1a9b      	subs	r3, r3, r2
 800c1ec:	ec5b ab10 	vmov	sl, fp, d0
 800c1f0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	bfce      	itee	gt
 800c1f8:	462a      	movgt	r2, r5
 800c1fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c1fe:	465a      	movle	r2, fp
 800c200:	462f      	mov	r7, r5
 800c202:	46d9      	mov	r9, fp
 800c204:	bfcc      	ite	gt
 800c206:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c20a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c20e:	464b      	mov	r3, r9
 800c210:	4652      	mov	r2, sl
 800c212:	4620      	mov	r0, r4
 800c214:	4639      	mov	r1, r7
 800c216:	f7f4 fb19 	bl	800084c <__aeabi_ddiv>
 800c21a:	ec41 0b10 	vmov	d0, r0, r1
 800c21e:	b005      	add	sp, #20
 800c220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c224 <__copybits>:
 800c224:	3901      	subs	r1, #1
 800c226:	b570      	push	{r4, r5, r6, lr}
 800c228:	1149      	asrs	r1, r1, #5
 800c22a:	6914      	ldr	r4, [r2, #16]
 800c22c:	3101      	adds	r1, #1
 800c22e:	f102 0314 	add.w	r3, r2, #20
 800c232:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c236:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c23a:	1f05      	subs	r5, r0, #4
 800c23c:	42a3      	cmp	r3, r4
 800c23e:	d30c      	bcc.n	800c25a <__copybits+0x36>
 800c240:	1aa3      	subs	r3, r4, r2
 800c242:	3b11      	subs	r3, #17
 800c244:	f023 0303 	bic.w	r3, r3, #3
 800c248:	3211      	adds	r2, #17
 800c24a:	42a2      	cmp	r2, r4
 800c24c:	bf88      	it	hi
 800c24e:	2300      	movhi	r3, #0
 800c250:	4418      	add	r0, r3
 800c252:	2300      	movs	r3, #0
 800c254:	4288      	cmp	r0, r1
 800c256:	d305      	bcc.n	800c264 <__copybits+0x40>
 800c258:	bd70      	pop	{r4, r5, r6, pc}
 800c25a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c25e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c262:	e7eb      	b.n	800c23c <__copybits+0x18>
 800c264:	f840 3b04 	str.w	r3, [r0], #4
 800c268:	e7f4      	b.n	800c254 <__copybits+0x30>

0800c26a <__any_on>:
 800c26a:	f100 0214 	add.w	r2, r0, #20
 800c26e:	6900      	ldr	r0, [r0, #16]
 800c270:	114b      	asrs	r3, r1, #5
 800c272:	4298      	cmp	r0, r3
 800c274:	b510      	push	{r4, lr}
 800c276:	db11      	blt.n	800c29c <__any_on+0x32>
 800c278:	dd0a      	ble.n	800c290 <__any_on+0x26>
 800c27a:	f011 011f 	ands.w	r1, r1, #31
 800c27e:	d007      	beq.n	800c290 <__any_on+0x26>
 800c280:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c284:	fa24 f001 	lsr.w	r0, r4, r1
 800c288:	fa00 f101 	lsl.w	r1, r0, r1
 800c28c:	428c      	cmp	r4, r1
 800c28e:	d10b      	bne.n	800c2a8 <__any_on+0x3e>
 800c290:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c294:	4293      	cmp	r3, r2
 800c296:	d803      	bhi.n	800c2a0 <__any_on+0x36>
 800c298:	2000      	movs	r0, #0
 800c29a:	bd10      	pop	{r4, pc}
 800c29c:	4603      	mov	r3, r0
 800c29e:	e7f7      	b.n	800c290 <__any_on+0x26>
 800c2a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c2a4:	2900      	cmp	r1, #0
 800c2a6:	d0f5      	beq.n	800c294 <__any_on+0x2a>
 800c2a8:	2001      	movs	r0, #1
 800c2aa:	e7f6      	b.n	800c29a <__any_on+0x30>

0800c2ac <sulp>:
 800c2ac:	b570      	push	{r4, r5, r6, lr}
 800c2ae:	4604      	mov	r4, r0
 800c2b0:	460d      	mov	r5, r1
 800c2b2:	ec45 4b10 	vmov	d0, r4, r5
 800c2b6:	4616      	mov	r6, r2
 800c2b8:	f7ff feba 	bl	800c030 <__ulp>
 800c2bc:	ec51 0b10 	vmov	r0, r1, d0
 800c2c0:	b17e      	cbz	r6, 800c2e2 <sulp+0x36>
 800c2c2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c2c6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	dd09      	ble.n	800c2e2 <sulp+0x36>
 800c2ce:	051b      	lsls	r3, r3, #20
 800c2d0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c2d4:	2400      	movs	r4, #0
 800c2d6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c2da:	4622      	mov	r2, r4
 800c2dc:	462b      	mov	r3, r5
 800c2de:	f7f4 f98b 	bl	80005f8 <__aeabi_dmul>
 800c2e2:	ec41 0b10 	vmov	d0, r0, r1
 800c2e6:	bd70      	pop	{r4, r5, r6, pc}

0800c2e8 <_strtod_l>:
 800c2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2ec:	b09f      	sub	sp, #124	@ 0x7c
 800c2ee:	460c      	mov	r4, r1
 800c2f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	921a      	str	r2, [sp, #104]	@ 0x68
 800c2f6:	9005      	str	r0, [sp, #20]
 800c2f8:	f04f 0a00 	mov.w	sl, #0
 800c2fc:	f04f 0b00 	mov.w	fp, #0
 800c300:	460a      	mov	r2, r1
 800c302:	9219      	str	r2, [sp, #100]	@ 0x64
 800c304:	7811      	ldrb	r1, [r2, #0]
 800c306:	292b      	cmp	r1, #43	@ 0x2b
 800c308:	d04a      	beq.n	800c3a0 <_strtod_l+0xb8>
 800c30a:	d838      	bhi.n	800c37e <_strtod_l+0x96>
 800c30c:	290d      	cmp	r1, #13
 800c30e:	d832      	bhi.n	800c376 <_strtod_l+0x8e>
 800c310:	2908      	cmp	r1, #8
 800c312:	d832      	bhi.n	800c37a <_strtod_l+0x92>
 800c314:	2900      	cmp	r1, #0
 800c316:	d03b      	beq.n	800c390 <_strtod_l+0xa8>
 800c318:	2200      	movs	r2, #0
 800c31a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c31c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c31e:	782a      	ldrb	r2, [r5, #0]
 800c320:	2a30      	cmp	r2, #48	@ 0x30
 800c322:	f040 80b2 	bne.w	800c48a <_strtod_l+0x1a2>
 800c326:	786a      	ldrb	r2, [r5, #1]
 800c328:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c32c:	2a58      	cmp	r2, #88	@ 0x58
 800c32e:	d16e      	bne.n	800c40e <_strtod_l+0x126>
 800c330:	9302      	str	r3, [sp, #8]
 800c332:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c334:	9301      	str	r3, [sp, #4]
 800c336:	ab1a      	add	r3, sp, #104	@ 0x68
 800c338:	9300      	str	r3, [sp, #0]
 800c33a:	4a8f      	ldr	r2, [pc, #572]	@ (800c578 <_strtod_l+0x290>)
 800c33c:	9805      	ldr	r0, [sp, #20]
 800c33e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c340:	a919      	add	r1, sp, #100	@ 0x64
 800c342:	f001 f91b 	bl	800d57c <__gethex>
 800c346:	f010 060f 	ands.w	r6, r0, #15
 800c34a:	4604      	mov	r4, r0
 800c34c:	d005      	beq.n	800c35a <_strtod_l+0x72>
 800c34e:	2e06      	cmp	r6, #6
 800c350:	d128      	bne.n	800c3a4 <_strtod_l+0xbc>
 800c352:	3501      	adds	r5, #1
 800c354:	2300      	movs	r3, #0
 800c356:	9519      	str	r5, [sp, #100]	@ 0x64
 800c358:	930e      	str	r3, [sp, #56]	@ 0x38
 800c35a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	f040 858e 	bne.w	800ce7e <_strtod_l+0xb96>
 800c362:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c364:	b1cb      	cbz	r3, 800c39a <_strtod_l+0xb2>
 800c366:	4652      	mov	r2, sl
 800c368:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c36c:	ec43 2b10 	vmov	d0, r2, r3
 800c370:	b01f      	add	sp, #124	@ 0x7c
 800c372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c376:	2920      	cmp	r1, #32
 800c378:	d1ce      	bne.n	800c318 <_strtod_l+0x30>
 800c37a:	3201      	adds	r2, #1
 800c37c:	e7c1      	b.n	800c302 <_strtod_l+0x1a>
 800c37e:	292d      	cmp	r1, #45	@ 0x2d
 800c380:	d1ca      	bne.n	800c318 <_strtod_l+0x30>
 800c382:	2101      	movs	r1, #1
 800c384:	910e      	str	r1, [sp, #56]	@ 0x38
 800c386:	1c51      	adds	r1, r2, #1
 800c388:	9119      	str	r1, [sp, #100]	@ 0x64
 800c38a:	7852      	ldrb	r2, [r2, #1]
 800c38c:	2a00      	cmp	r2, #0
 800c38e:	d1c5      	bne.n	800c31c <_strtod_l+0x34>
 800c390:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c392:	9419      	str	r4, [sp, #100]	@ 0x64
 800c394:	2b00      	cmp	r3, #0
 800c396:	f040 8570 	bne.w	800ce7a <_strtod_l+0xb92>
 800c39a:	4652      	mov	r2, sl
 800c39c:	465b      	mov	r3, fp
 800c39e:	e7e5      	b.n	800c36c <_strtod_l+0x84>
 800c3a0:	2100      	movs	r1, #0
 800c3a2:	e7ef      	b.n	800c384 <_strtod_l+0x9c>
 800c3a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c3a6:	b13a      	cbz	r2, 800c3b8 <_strtod_l+0xd0>
 800c3a8:	2135      	movs	r1, #53	@ 0x35
 800c3aa:	a81c      	add	r0, sp, #112	@ 0x70
 800c3ac:	f7ff ff3a 	bl	800c224 <__copybits>
 800c3b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c3b2:	9805      	ldr	r0, [sp, #20]
 800c3b4:	f7ff fb10 	bl	800b9d8 <_Bfree>
 800c3b8:	3e01      	subs	r6, #1
 800c3ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c3bc:	2e04      	cmp	r6, #4
 800c3be:	d806      	bhi.n	800c3ce <_strtod_l+0xe6>
 800c3c0:	e8df f006 	tbb	[pc, r6]
 800c3c4:	201d0314 	.word	0x201d0314
 800c3c8:	14          	.byte	0x14
 800c3c9:	00          	.byte	0x00
 800c3ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c3ce:	05e1      	lsls	r1, r4, #23
 800c3d0:	bf48      	it	mi
 800c3d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c3d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c3da:	0d1b      	lsrs	r3, r3, #20
 800c3dc:	051b      	lsls	r3, r3, #20
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d1bb      	bne.n	800c35a <_strtod_l+0x72>
 800c3e2:	f7fe fb1d 	bl	800aa20 <__errno>
 800c3e6:	2322      	movs	r3, #34	@ 0x22
 800c3e8:	6003      	str	r3, [r0, #0]
 800c3ea:	e7b6      	b.n	800c35a <_strtod_l+0x72>
 800c3ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c3f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c3f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c3f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c3fc:	e7e7      	b.n	800c3ce <_strtod_l+0xe6>
 800c3fe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c580 <_strtod_l+0x298>
 800c402:	e7e4      	b.n	800c3ce <_strtod_l+0xe6>
 800c404:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c408:	f04f 3aff 	mov.w	sl, #4294967295
 800c40c:	e7df      	b.n	800c3ce <_strtod_l+0xe6>
 800c40e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c410:	1c5a      	adds	r2, r3, #1
 800c412:	9219      	str	r2, [sp, #100]	@ 0x64
 800c414:	785b      	ldrb	r3, [r3, #1]
 800c416:	2b30      	cmp	r3, #48	@ 0x30
 800c418:	d0f9      	beq.n	800c40e <_strtod_l+0x126>
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d09d      	beq.n	800c35a <_strtod_l+0x72>
 800c41e:	2301      	movs	r3, #1
 800c420:	2700      	movs	r7, #0
 800c422:	9308      	str	r3, [sp, #32]
 800c424:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c426:	930c      	str	r3, [sp, #48]	@ 0x30
 800c428:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c42a:	46b9      	mov	r9, r7
 800c42c:	220a      	movs	r2, #10
 800c42e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c430:	7805      	ldrb	r5, [r0, #0]
 800c432:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c436:	b2d9      	uxtb	r1, r3
 800c438:	2909      	cmp	r1, #9
 800c43a:	d928      	bls.n	800c48e <_strtod_l+0x1a6>
 800c43c:	494f      	ldr	r1, [pc, #316]	@ (800c57c <_strtod_l+0x294>)
 800c43e:	2201      	movs	r2, #1
 800c440:	f000 ffd6 	bl	800d3f0 <strncmp>
 800c444:	2800      	cmp	r0, #0
 800c446:	d032      	beq.n	800c4ae <_strtod_l+0x1c6>
 800c448:	2000      	movs	r0, #0
 800c44a:	462a      	mov	r2, r5
 800c44c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c44e:	464d      	mov	r5, r9
 800c450:	4603      	mov	r3, r0
 800c452:	2a65      	cmp	r2, #101	@ 0x65
 800c454:	d001      	beq.n	800c45a <_strtod_l+0x172>
 800c456:	2a45      	cmp	r2, #69	@ 0x45
 800c458:	d114      	bne.n	800c484 <_strtod_l+0x19c>
 800c45a:	b91d      	cbnz	r5, 800c464 <_strtod_l+0x17c>
 800c45c:	9a08      	ldr	r2, [sp, #32]
 800c45e:	4302      	orrs	r2, r0
 800c460:	d096      	beq.n	800c390 <_strtod_l+0xa8>
 800c462:	2500      	movs	r5, #0
 800c464:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c466:	1c62      	adds	r2, r4, #1
 800c468:	9219      	str	r2, [sp, #100]	@ 0x64
 800c46a:	7862      	ldrb	r2, [r4, #1]
 800c46c:	2a2b      	cmp	r2, #43	@ 0x2b
 800c46e:	d07a      	beq.n	800c566 <_strtod_l+0x27e>
 800c470:	2a2d      	cmp	r2, #45	@ 0x2d
 800c472:	d07e      	beq.n	800c572 <_strtod_l+0x28a>
 800c474:	f04f 0c00 	mov.w	ip, #0
 800c478:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c47c:	2909      	cmp	r1, #9
 800c47e:	f240 8085 	bls.w	800c58c <_strtod_l+0x2a4>
 800c482:	9419      	str	r4, [sp, #100]	@ 0x64
 800c484:	f04f 0800 	mov.w	r8, #0
 800c488:	e0a5      	b.n	800c5d6 <_strtod_l+0x2ee>
 800c48a:	2300      	movs	r3, #0
 800c48c:	e7c8      	b.n	800c420 <_strtod_l+0x138>
 800c48e:	f1b9 0f08 	cmp.w	r9, #8
 800c492:	bfd8      	it	le
 800c494:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c496:	f100 0001 	add.w	r0, r0, #1
 800c49a:	bfda      	itte	le
 800c49c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c4a0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c4a2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c4a6:	f109 0901 	add.w	r9, r9, #1
 800c4aa:	9019      	str	r0, [sp, #100]	@ 0x64
 800c4ac:	e7bf      	b.n	800c42e <_strtod_l+0x146>
 800c4ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4b0:	1c5a      	adds	r2, r3, #1
 800c4b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c4b4:	785a      	ldrb	r2, [r3, #1]
 800c4b6:	f1b9 0f00 	cmp.w	r9, #0
 800c4ba:	d03b      	beq.n	800c534 <_strtod_l+0x24c>
 800c4bc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c4be:	464d      	mov	r5, r9
 800c4c0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c4c4:	2b09      	cmp	r3, #9
 800c4c6:	d912      	bls.n	800c4ee <_strtod_l+0x206>
 800c4c8:	2301      	movs	r3, #1
 800c4ca:	e7c2      	b.n	800c452 <_strtod_l+0x16a>
 800c4cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4ce:	1c5a      	adds	r2, r3, #1
 800c4d0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c4d2:	785a      	ldrb	r2, [r3, #1]
 800c4d4:	3001      	adds	r0, #1
 800c4d6:	2a30      	cmp	r2, #48	@ 0x30
 800c4d8:	d0f8      	beq.n	800c4cc <_strtod_l+0x1e4>
 800c4da:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c4de:	2b08      	cmp	r3, #8
 800c4e0:	f200 84d2 	bhi.w	800ce88 <_strtod_l+0xba0>
 800c4e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4e6:	900a      	str	r0, [sp, #40]	@ 0x28
 800c4e8:	2000      	movs	r0, #0
 800c4ea:	930c      	str	r3, [sp, #48]	@ 0x30
 800c4ec:	4605      	mov	r5, r0
 800c4ee:	3a30      	subs	r2, #48	@ 0x30
 800c4f0:	f100 0301 	add.w	r3, r0, #1
 800c4f4:	d018      	beq.n	800c528 <_strtod_l+0x240>
 800c4f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c4f8:	4419      	add	r1, r3
 800c4fa:	910a      	str	r1, [sp, #40]	@ 0x28
 800c4fc:	462e      	mov	r6, r5
 800c4fe:	f04f 0e0a 	mov.w	lr, #10
 800c502:	1c71      	adds	r1, r6, #1
 800c504:	eba1 0c05 	sub.w	ip, r1, r5
 800c508:	4563      	cmp	r3, ip
 800c50a:	dc15      	bgt.n	800c538 <_strtod_l+0x250>
 800c50c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c510:	182b      	adds	r3, r5, r0
 800c512:	2b08      	cmp	r3, #8
 800c514:	f105 0501 	add.w	r5, r5, #1
 800c518:	4405      	add	r5, r0
 800c51a:	dc1a      	bgt.n	800c552 <_strtod_l+0x26a>
 800c51c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c51e:	230a      	movs	r3, #10
 800c520:	fb03 2301 	mla	r3, r3, r1, r2
 800c524:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c526:	2300      	movs	r3, #0
 800c528:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c52a:	1c51      	adds	r1, r2, #1
 800c52c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c52e:	7852      	ldrb	r2, [r2, #1]
 800c530:	4618      	mov	r0, r3
 800c532:	e7c5      	b.n	800c4c0 <_strtod_l+0x1d8>
 800c534:	4648      	mov	r0, r9
 800c536:	e7ce      	b.n	800c4d6 <_strtod_l+0x1ee>
 800c538:	2e08      	cmp	r6, #8
 800c53a:	dc05      	bgt.n	800c548 <_strtod_l+0x260>
 800c53c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c53e:	fb0e f606 	mul.w	r6, lr, r6
 800c542:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c544:	460e      	mov	r6, r1
 800c546:	e7dc      	b.n	800c502 <_strtod_l+0x21a>
 800c548:	2910      	cmp	r1, #16
 800c54a:	bfd8      	it	le
 800c54c:	fb0e f707 	mulle.w	r7, lr, r7
 800c550:	e7f8      	b.n	800c544 <_strtod_l+0x25c>
 800c552:	2b0f      	cmp	r3, #15
 800c554:	bfdc      	itt	le
 800c556:	230a      	movle	r3, #10
 800c558:	fb03 2707 	mlale	r7, r3, r7, r2
 800c55c:	e7e3      	b.n	800c526 <_strtod_l+0x23e>
 800c55e:	2300      	movs	r3, #0
 800c560:	930a      	str	r3, [sp, #40]	@ 0x28
 800c562:	2301      	movs	r3, #1
 800c564:	e77a      	b.n	800c45c <_strtod_l+0x174>
 800c566:	f04f 0c00 	mov.w	ip, #0
 800c56a:	1ca2      	adds	r2, r4, #2
 800c56c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c56e:	78a2      	ldrb	r2, [r4, #2]
 800c570:	e782      	b.n	800c478 <_strtod_l+0x190>
 800c572:	f04f 0c01 	mov.w	ip, #1
 800c576:	e7f8      	b.n	800c56a <_strtod_l+0x282>
 800c578:	0800e87c 	.word	0x0800e87c
 800c57c:	0800e6af 	.word	0x0800e6af
 800c580:	7ff00000 	.word	0x7ff00000
 800c584:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c586:	1c51      	adds	r1, r2, #1
 800c588:	9119      	str	r1, [sp, #100]	@ 0x64
 800c58a:	7852      	ldrb	r2, [r2, #1]
 800c58c:	2a30      	cmp	r2, #48	@ 0x30
 800c58e:	d0f9      	beq.n	800c584 <_strtod_l+0x29c>
 800c590:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c594:	2908      	cmp	r1, #8
 800c596:	f63f af75 	bhi.w	800c484 <_strtod_l+0x19c>
 800c59a:	3a30      	subs	r2, #48	@ 0x30
 800c59c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c59e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c5a0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c5a2:	f04f 080a 	mov.w	r8, #10
 800c5a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c5a8:	1c56      	adds	r6, r2, #1
 800c5aa:	9619      	str	r6, [sp, #100]	@ 0x64
 800c5ac:	7852      	ldrb	r2, [r2, #1]
 800c5ae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c5b2:	f1be 0f09 	cmp.w	lr, #9
 800c5b6:	d939      	bls.n	800c62c <_strtod_l+0x344>
 800c5b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c5ba:	1a76      	subs	r6, r6, r1
 800c5bc:	2e08      	cmp	r6, #8
 800c5be:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c5c2:	dc03      	bgt.n	800c5cc <_strtod_l+0x2e4>
 800c5c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5c6:	4588      	cmp	r8, r1
 800c5c8:	bfa8      	it	ge
 800c5ca:	4688      	movge	r8, r1
 800c5cc:	f1bc 0f00 	cmp.w	ip, #0
 800c5d0:	d001      	beq.n	800c5d6 <_strtod_l+0x2ee>
 800c5d2:	f1c8 0800 	rsb	r8, r8, #0
 800c5d6:	2d00      	cmp	r5, #0
 800c5d8:	d14e      	bne.n	800c678 <_strtod_l+0x390>
 800c5da:	9908      	ldr	r1, [sp, #32]
 800c5dc:	4308      	orrs	r0, r1
 800c5de:	f47f aebc 	bne.w	800c35a <_strtod_l+0x72>
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	f47f aed4 	bne.w	800c390 <_strtod_l+0xa8>
 800c5e8:	2a69      	cmp	r2, #105	@ 0x69
 800c5ea:	d028      	beq.n	800c63e <_strtod_l+0x356>
 800c5ec:	dc25      	bgt.n	800c63a <_strtod_l+0x352>
 800c5ee:	2a49      	cmp	r2, #73	@ 0x49
 800c5f0:	d025      	beq.n	800c63e <_strtod_l+0x356>
 800c5f2:	2a4e      	cmp	r2, #78	@ 0x4e
 800c5f4:	f47f aecc 	bne.w	800c390 <_strtod_l+0xa8>
 800c5f8:	499a      	ldr	r1, [pc, #616]	@ (800c864 <_strtod_l+0x57c>)
 800c5fa:	a819      	add	r0, sp, #100	@ 0x64
 800c5fc:	f001 f9e0 	bl	800d9c0 <__match>
 800c600:	2800      	cmp	r0, #0
 800c602:	f43f aec5 	beq.w	800c390 <_strtod_l+0xa8>
 800c606:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c608:	781b      	ldrb	r3, [r3, #0]
 800c60a:	2b28      	cmp	r3, #40	@ 0x28
 800c60c:	d12e      	bne.n	800c66c <_strtod_l+0x384>
 800c60e:	4996      	ldr	r1, [pc, #600]	@ (800c868 <_strtod_l+0x580>)
 800c610:	aa1c      	add	r2, sp, #112	@ 0x70
 800c612:	a819      	add	r0, sp, #100	@ 0x64
 800c614:	f001 f9e8 	bl	800d9e8 <__hexnan>
 800c618:	2805      	cmp	r0, #5
 800c61a:	d127      	bne.n	800c66c <_strtod_l+0x384>
 800c61c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c61e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c622:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c626:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c62a:	e696      	b.n	800c35a <_strtod_l+0x72>
 800c62c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c62e:	fb08 2101 	mla	r1, r8, r1, r2
 800c632:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c636:	9209      	str	r2, [sp, #36]	@ 0x24
 800c638:	e7b5      	b.n	800c5a6 <_strtod_l+0x2be>
 800c63a:	2a6e      	cmp	r2, #110	@ 0x6e
 800c63c:	e7da      	b.n	800c5f4 <_strtod_l+0x30c>
 800c63e:	498b      	ldr	r1, [pc, #556]	@ (800c86c <_strtod_l+0x584>)
 800c640:	a819      	add	r0, sp, #100	@ 0x64
 800c642:	f001 f9bd 	bl	800d9c0 <__match>
 800c646:	2800      	cmp	r0, #0
 800c648:	f43f aea2 	beq.w	800c390 <_strtod_l+0xa8>
 800c64c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c64e:	4988      	ldr	r1, [pc, #544]	@ (800c870 <_strtod_l+0x588>)
 800c650:	3b01      	subs	r3, #1
 800c652:	a819      	add	r0, sp, #100	@ 0x64
 800c654:	9319      	str	r3, [sp, #100]	@ 0x64
 800c656:	f001 f9b3 	bl	800d9c0 <__match>
 800c65a:	b910      	cbnz	r0, 800c662 <_strtod_l+0x37a>
 800c65c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c65e:	3301      	adds	r3, #1
 800c660:	9319      	str	r3, [sp, #100]	@ 0x64
 800c662:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c880 <_strtod_l+0x598>
 800c666:	f04f 0a00 	mov.w	sl, #0
 800c66a:	e676      	b.n	800c35a <_strtod_l+0x72>
 800c66c:	4881      	ldr	r0, [pc, #516]	@ (800c874 <_strtod_l+0x58c>)
 800c66e:	f000 fee3 	bl	800d438 <nan>
 800c672:	ec5b ab10 	vmov	sl, fp, d0
 800c676:	e670      	b.n	800c35a <_strtod_l+0x72>
 800c678:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c67a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c67c:	eba8 0303 	sub.w	r3, r8, r3
 800c680:	f1b9 0f00 	cmp.w	r9, #0
 800c684:	bf08      	it	eq
 800c686:	46a9      	moveq	r9, r5
 800c688:	2d10      	cmp	r5, #16
 800c68a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c68c:	462c      	mov	r4, r5
 800c68e:	bfa8      	it	ge
 800c690:	2410      	movge	r4, #16
 800c692:	f7f3 ff37 	bl	8000504 <__aeabi_ui2d>
 800c696:	2d09      	cmp	r5, #9
 800c698:	4682      	mov	sl, r0
 800c69a:	468b      	mov	fp, r1
 800c69c:	dc13      	bgt.n	800c6c6 <_strtod_l+0x3de>
 800c69e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	f43f ae5a 	beq.w	800c35a <_strtod_l+0x72>
 800c6a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6a8:	dd78      	ble.n	800c79c <_strtod_l+0x4b4>
 800c6aa:	2b16      	cmp	r3, #22
 800c6ac:	dc5f      	bgt.n	800c76e <_strtod_l+0x486>
 800c6ae:	4972      	ldr	r1, [pc, #456]	@ (800c878 <_strtod_l+0x590>)
 800c6b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c6b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6b8:	4652      	mov	r2, sl
 800c6ba:	465b      	mov	r3, fp
 800c6bc:	f7f3 ff9c 	bl	80005f8 <__aeabi_dmul>
 800c6c0:	4682      	mov	sl, r0
 800c6c2:	468b      	mov	fp, r1
 800c6c4:	e649      	b.n	800c35a <_strtod_l+0x72>
 800c6c6:	4b6c      	ldr	r3, [pc, #432]	@ (800c878 <_strtod_l+0x590>)
 800c6c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c6cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c6d0:	f7f3 ff92 	bl	80005f8 <__aeabi_dmul>
 800c6d4:	4682      	mov	sl, r0
 800c6d6:	4638      	mov	r0, r7
 800c6d8:	468b      	mov	fp, r1
 800c6da:	f7f3 ff13 	bl	8000504 <__aeabi_ui2d>
 800c6de:	4602      	mov	r2, r0
 800c6e0:	460b      	mov	r3, r1
 800c6e2:	4650      	mov	r0, sl
 800c6e4:	4659      	mov	r1, fp
 800c6e6:	f7f3 fdd1 	bl	800028c <__adddf3>
 800c6ea:	2d0f      	cmp	r5, #15
 800c6ec:	4682      	mov	sl, r0
 800c6ee:	468b      	mov	fp, r1
 800c6f0:	ddd5      	ble.n	800c69e <_strtod_l+0x3b6>
 800c6f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6f4:	1b2c      	subs	r4, r5, r4
 800c6f6:	441c      	add	r4, r3
 800c6f8:	2c00      	cmp	r4, #0
 800c6fa:	f340 8093 	ble.w	800c824 <_strtod_l+0x53c>
 800c6fe:	f014 030f 	ands.w	r3, r4, #15
 800c702:	d00a      	beq.n	800c71a <_strtod_l+0x432>
 800c704:	495c      	ldr	r1, [pc, #368]	@ (800c878 <_strtod_l+0x590>)
 800c706:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c70a:	4652      	mov	r2, sl
 800c70c:	465b      	mov	r3, fp
 800c70e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c712:	f7f3 ff71 	bl	80005f8 <__aeabi_dmul>
 800c716:	4682      	mov	sl, r0
 800c718:	468b      	mov	fp, r1
 800c71a:	f034 040f 	bics.w	r4, r4, #15
 800c71e:	d073      	beq.n	800c808 <_strtod_l+0x520>
 800c720:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c724:	dd49      	ble.n	800c7ba <_strtod_l+0x4d2>
 800c726:	2400      	movs	r4, #0
 800c728:	46a0      	mov	r8, r4
 800c72a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c72c:	46a1      	mov	r9, r4
 800c72e:	9a05      	ldr	r2, [sp, #20]
 800c730:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c880 <_strtod_l+0x598>
 800c734:	2322      	movs	r3, #34	@ 0x22
 800c736:	6013      	str	r3, [r2, #0]
 800c738:	f04f 0a00 	mov.w	sl, #0
 800c73c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c73e:	2b00      	cmp	r3, #0
 800c740:	f43f ae0b 	beq.w	800c35a <_strtod_l+0x72>
 800c744:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c746:	9805      	ldr	r0, [sp, #20]
 800c748:	f7ff f946 	bl	800b9d8 <_Bfree>
 800c74c:	9805      	ldr	r0, [sp, #20]
 800c74e:	4649      	mov	r1, r9
 800c750:	f7ff f942 	bl	800b9d8 <_Bfree>
 800c754:	9805      	ldr	r0, [sp, #20]
 800c756:	4641      	mov	r1, r8
 800c758:	f7ff f93e 	bl	800b9d8 <_Bfree>
 800c75c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c75e:	9805      	ldr	r0, [sp, #20]
 800c760:	f7ff f93a 	bl	800b9d8 <_Bfree>
 800c764:	9805      	ldr	r0, [sp, #20]
 800c766:	4621      	mov	r1, r4
 800c768:	f7ff f936 	bl	800b9d8 <_Bfree>
 800c76c:	e5f5      	b.n	800c35a <_strtod_l+0x72>
 800c76e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c770:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c774:	4293      	cmp	r3, r2
 800c776:	dbbc      	blt.n	800c6f2 <_strtod_l+0x40a>
 800c778:	4c3f      	ldr	r4, [pc, #252]	@ (800c878 <_strtod_l+0x590>)
 800c77a:	f1c5 050f 	rsb	r5, r5, #15
 800c77e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c782:	4652      	mov	r2, sl
 800c784:	465b      	mov	r3, fp
 800c786:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c78a:	f7f3 ff35 	bl	80005f8 <__aeabi_dmul>
 800c78e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c790:	1b5d      	subs	r5, r3, r5
 800c792:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c796:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c79a:	e78f      	b.n	800c6bc <_strtod_l+0x3d4>
 800c79c:	3316      	adds	r3, #22
 800c79e:	dba8      	blt.n	800c6f2 <_strtod_l+0x40a>
 800c7a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7a2:	eba3 0808 	sub.w	r8, r3, r8
 800c7a6:	4b34      	ldr	r3, [pc, #208]	@ (800c878 <_strtod_l+0x590>)
 800c7a8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c7ac:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c7b0:	4650      	mov	r0, sl
 800c7b2:	4659      	mov	r1, fp
 800c7b4:	f7f4 f84a 	bl	800084c <__aeabi_ddiv>
 800c7b8:	e782      	b.n	800c6c0 <_strtod_l+0x3d8>
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	4f2f      	ldr	r7, [pc, #188]	@ (800c87c <_strtod_l+0x594>)
 800c7be:	1124      	asrs	r4, r4, #4
 800c7c0:	4650      	mov	r0, sl
 800c7c2:	4659      	mov	r1, fp
 800c7c4:	461e      	mov	r6, r3
 800c7c6:	2c01      	cmp	r4, #1
 800c7c8:	dc21      	bgt.n	800c80e <_strtod_l+0x526>
 800c7ca:	b10b      	cbz	r3, 800c7d0 <_strtod_l+0x4e8>
 800c7cc:	4682      	mov	sl, r0
 800c7ce:	468b      	mov	fp, r1
 800c7d0:	492a      	ldr	r1, [pc, #168]	@ (800c87c <_strtod_l+0x594>)
 800c7d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c7d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c7da:	4652      	mov	r2, sl
 800c7dc:	465b      	mov	r3, fp
 800c7de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7e2:	f7f3 ff09 	bl	80005f8 <__aeabi_dmul>
 800c7e6:	4b26      	ldr	r3, [pc, #152]	@ (800c880 <_strtod_l+0x598>)
 800c7e8:	460a      	mov	r2, r1
 800c7ea:	400b      	ands	r3, r1
 800c7ec:	4925      	ldr	r1, [pc, #148]	@ (800c884 <_strtod_l+0x59c>)
 800c7ee:	428b      	cmp	r3, r1
 800c7f0:	4682      	mov	sl, r0
 800c7f2:	d898      	bhi.n	800c726 <_strtod_l+0x43e>
 800c7f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c7f8:	428b      	cmp	r3, r1
 800c7fa:	bf86      	itte	hi
 800c7fc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c888 <_strtod_l+0x5a0>
 800c800:	f04f 3aff 	movhi.w	sl, #4294967295
 800c804:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c808:	2300      	movs	r3, #0
 800c80a:	9308      	str	r3, [sp, #32]
 800c80c:	e076      	b.n	800c8fc <_strtod_l+0x614>
 800c80e:	07e2      	lsls	r2, r4, #31
 800c810:	d504      	bpl.n	800c81c <_strtod_l+0x534>
 800c812:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c816:	f7f3 feef 	bl	80005f8 <__aeabi_dmul>
 800c81a:	2301      	movs	r3, #1
 800c81c:	3601      	adds	r6, #1
 800c81e:	1064      	asrs	r4, r4, #1
 800c820:	3708      	adds	r7, #8
 800c822:	e7d0      	b.n	800c7c6 <_strtod_l+0x4de>
 800c824:	d0f0      	beq.n	800c808 <_strtod_l+0x520>
 800c826:	4264      	negs	r4, r4
 800c828:	f014 020f 	ands.w	r2, r4, #15
 800c82c:	d00a      	beq.n	800c844 <_strtod_l+0x55c>
 800c82e:	4b12      	ldr	r3, [pc, #72]	@ (800c878 <_strtod_l+0x590>)
 800c830:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c834:	4650      	mov	r0, sl
 800c836:	4659      	mov	r1, fp
 800c838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c83c:	f7f4 f806 	bl	800084c <__aeabi_ddiv>
 800c840:	4682      	mov	sl, r0
 800c842:	468b      	mov	fp, r1
 800c844:	1124      	asrs	r4, r4, #4
 800c846:	d0df      	beq.n	800c808 <_strtod_l+0x520>
 800c848:	2c1f      	cmp	r4, #31
 800c84a:	dd1f      	ble.n	800c88c <_strtod_l+0x5a4>
 800c84c:	2400      	movs	r4, #0
 800c84e:	46a0      	mov	r8, r4
 800c850:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c852:	46a1      	mov	r9, r4
 800c854:	9a05      	ldr	r2, [sp, #20]
 800c856:	2322      	movs	r3, #34	@ 0x22
 800c858:	f04f 0a00 	mov.w	sl, #0
 800c85c:	f04f 0b00 	mov.w	fp, #0
 800c860:	6013      	str	r3, [r2, #0]
 800c862:	e76b      	b.n	800c73c <_strtod_l+0x454>
 800c864:	0800e59d 	.word	0x0800e59d
 800c868:	0800e868 	.word	0x0800e868
 800c86c:	0800e595 	.word	0x0800e595
 800c870:	0800e5cc 	.word	0x0800e5cc
 800c874:	0800e705 	.word	0x0800e705
 800c878:	0800e7a0 	.word	0x0800e7a0
 800c87c:	0800e778 	.word	0x0800e778
 800c880:	7ff00000 	.word	0x7ff00000
 800c884:	7ca00000 	.word	0x7ca00000
 800c888:	7fefffff 	.word	0x7fefffff
 800c88c:	f014 0310 	ands.w	r3, r4, #16
 800c890:	bf18      	it	ne
 800c892:	236a      	movne	r3, #106	@ 0x6a
 800c894:	4ea9      	ldr	r6, [pc, #676]	@ (800cb3c <_strtod_l+0x854>)
 800c896:	9308      	str	r3, [sp, #32]
 800c898:	4650      	mov	r0, sl
 800c89a:	4659      	mov	r1, fp
 800c89c:	2300      	movs	r3, #0
 800c89e:	07e7      	lsls	r7, r4, #31
 800c8a0:	d504      	bpl.n	800c8ac <_strtod_l+0x5c4>
 800c8a2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c8a6:	f7f3 fea7 	bl	80005f8 <__aeabi_dmul>
 800c8aa:	2301      	movs	r3, #1
 800c8ac:	1064      	asrs	r4, r4, #1
 800c8ae:	f106 0608 	add.w	r6, r6, #8
 800c8b2:	d1f4      	bne.n	800c89e <_strtod_l+0x5b6>
 800c8b4:	b10b      	cbz	r3, 800c8ba <_strtod_l+0x5d2>
 800c8b6:	4682      	mov	sl, r0
 800c8b8:	468b      	mov	fp, r1
 800c8ba:	9b08      	ldr	r3, [sp, #32]
 800c8bc:	b1b3      	cbz	r3, 800c8ec <_strtod_l+0x604>
 800c8be:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c8c2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	4659      	mov	r1, fp
 800c8ca:	dd0f      	ble.n	800c8ec <_strtod_l+0x604>
 800c8cc:	2b1f      	cmp	r3, #31
 800c8ce:	dd56      	ble.n	800c97e <_strtod_l+0x696>
 800c8d0:	2b34      	cmp	r3, #52	@ 0x34
 800c8d2:	bfde      	ittt	le
 800c8d4:	f04f 33ff 	movle.w	r3, #4294967295
 800c8d8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c8dc:	4093      	lslle	r3, r2
 800c8de:	f04f 0a00 	mov.w	sl, #0
 800c8e2:	bfcc      	ite	gt
 800c8e4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c8e8:	ea03 0b01 	andle.w	fp, r3, r1
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	4650      	mov	r0, sl
 800c8f2:	4659      	mov	r1, fp
 800c8f4:	f7f4 f8e8 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8f8:	2800      	cmp	r0, #0
 800c8fa:	d1a7      	bne.n	800c84c <_strtod_l+0x564>
 800c8fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8fe:	9300      	str	r3, [sp, #0]
 800c900:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c902:	9805      	ldr	r0, [sp, #20]
 800c904:	462b      	mov	r3, r5
 800c906:	464a      	mov	r2, r9
 800c908:	f7ff f8ce 	bl	800baa8 <__s2b>
 800c90c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c90e:	2800      	cmp	r0, #0
 800c910:	f43f af09 	beq.w	800c726 <_strtod_l+0x43e>
 800c914:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c916:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c918:	2a00      	cmp	r2, #0
 800c91a:	eba3 0308 	sub.w	r3, r3, r8
 800c91e:	bfa8      	it	ge
 800c920:	2300      	movge	r3, #0
 800c922:	9312      	str	r3, [sp, #72]	@ 0x48
 800c924:	2400      	movs	r4, #0
 800c926:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c92a:	9316      	str	r3, [sp, #88]	@ 0x58
 800c92c:	46a0      	mov	r8, r4
 800c92e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c930:	9805      	ldr	r0, [sp, #20]
 800c932:	6859      	ldr	r1, [r3, #4]
 800c934:	f7ff f810 	bl	800b958 <_Balloc>
 800c938:	4681      	mov	r9, r0
 800c93a:	2800      	cmp	r0, #0
 800c93c:	f43f aef7 	beq.w	800c72e <_strtod_l+0x446>
 800c940:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c942:	691a      	ldr	r2, [r3, #16]
 800c944:	3202      	adds	r2, #2
 800c946:	f103 010c 	add.w	r1, r3, #12
 800c94a:	0092      	lsls	r2, r2, #2
 800c94c:	300c      	adds	r0, #12
 800c94e:	f7fe f894 	bl	800aa7a <memcpy>
 800c952:	ec4b ab10 	vmov	d0, sl, fp
 800c956:	9805      	ldr	r0, [sp, #20]
 800c958:	aa1c      	add	r2, sp, #112	@ 0x70
 800c95a:	a91b      	add	r1, sp, #108	@ 0x6c
 800c95c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c960:	f7ff fbd6 	bl	800c110 <__d2b>
 800c964:	901a      	str	r0, [sp, #104]	@ 0x68
 800c966:	2800      	cmp	r0, #0
 800c968:	f43f aee1 	beq.w	800c72e <_strtod_l+0x446>
 800c96c:	9805      	ldr	r0, [sp, #20]
 800c96e:	2101      	movs	r1, #1
 800c970:	f7ff f930 	bl	800bbd4 <__i2b>
 800c974:	4680      	mov	r8, r0
 800c976:	b948      	cbnz	r0, 800c98c <_strtod_l+0x6a4>
 800c978:	f04f 0800 	mov.w	r8, #0
 800c97c:	e6d7      	b.n	800c72e <_strtod_l+0x446>
 800c97e:	f04f 32ff 	mov.w	r2, #4294967295
 800c982:	fa02 f303 	lsl.w	r3, r2, r3
 800c986:	ea03 0a0a 	and.w	sl, r3, sl
 800c98a:	e7af      	b.n	800c8ec <_strtod_l+0x604>
 800c98c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c98e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c990:	2d00      	cmp	r5, #0
 800c992:	bfab      	itete	ge
 800c994:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c996:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c998:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c99a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c99c:	bfac      	ite	ge
 800c99e:	18ef      	addge	r7, r5, r3
 800c9a0:	1b5e      	sublt	r6, r3, r5
 800c9a2:	9b08      	ldr	r3, [sp, #32]
 800c9a4:	1aed      	subs	r5, r5, r3
 800c9a6:	4415      	add	r5, r2
 800c9a8:	4b65      	ldr	r3, [pc, #404]	@ (800cb40 <_strtod_l+0x858>)
 800c9aa:	3d01      	subs	r5, #1
 800c9ac:	429d      	cmp	r5, r3
 800c9ae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c9b2:	da50      	bge.n	800ca56 <_strtod_l+0x76e>
 800c9b4:	1b5b      	subs	r3, r3, r5
 800c9b6:	2b1f      	cmp	r3, #31
 800c9b8:	eba2 0203 	sub.w	r2, r2, r3
 800c9bc:	f04f 0101 	mov.w	r1, #1
 800c9c0:	dc3d      	bgt.n	800ca3e <_strtod_l+0x756>
 800c9c2:	fa01 f303 	lsl.w	r3, r1, r3
 800c9c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	9310      	str	r3, [sp, #64]	@ 0x40
 800c9cc:	18bd      	adds	r5, r7, r2
 800c9ce:	9b08      	ldr	r3, [sp, #32]
 800c9d0:	42af      	cmp	r7, r5
 800c9d2:	4416      	add	r6, r2
 800c9d4:	441e      	add	r6, r3
 800c9d6:	463b      	mov	r3, r7
 800c9d8:	bfa8      	it	ge
 800c9da:	462b      	movge	r3, r5
 800c9dc:	42b3      	cmp	r3, r6
 800c9de:	bfa8      	it	ge
 800c9e0:	4633      	movge	r3, r6
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	bfc2      	ittt	gt
 800c9e6:	1aed      	subgt	r5, r5, r3
 800c9e8:	1af6      	subgt	r6, r6, r3
 800c9ea:	1aff      	subgt	r7, r7, r3
 800c9ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	dd16      	ble.n	800ca20 <_strtod_l+0x738>
 800c9f2:	4641      	mov	r1, r8
 800c9f4:	9805      	ldr	r0, [sp, #20]
 800c9f6:	461a      	mov	r2, r3
 800c9f8:	f7ff f9a4 	bl	800bd44 <__pow5mult>
 800c9fc:	4680      	mov	r8, r0
 800c9fe:	2800      	cmp	r0, #0
 800ca00:	d0ba      	beq.n	800c978 <_strtod_l+0x690>
 800ca02:	4601      	mov	r1, r0
 800ca04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ca06:	9805      	ldr	r0, [sp, #20]
 800ca08:	f7ff f8fa 	bl	800bc00 <__multiply>
 800ca0c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ca0e:	2800      	cmp	r0, #0
 800ca10:	f43f ae8d 	beq.w	800c72e <_strtod_l+0x446>
 800ca14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca16:	9805      	ldr	r0, [sp, #20]
 800ca18:	f7fe ffde 	bl	800b9d8 <_Bfree>
 800ca1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca1e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca20:	2d00      	cmp	r5, #0
 800ca22:	dc1d      	bgt.n	800ca60 <_strtod_l+0x778>
 800ca24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	dd23      	ble.n	800ca72 <_strtod_l+0x78a>
 800ca2a:	4649      	mov	r1, r9
 800ca2c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ca2e:	9805      	ldr	r0, [sp, #20]
 800ca30:	f7ff f988 	bl	800bd44 <__pow5mult>
 800ca34:	4681      	mov	r9, r0
 800ca36:	b9e0      	cbnz	r0, 800ca72 <_strtod_l+0x78a>
 800ca38:	f04f 0900 	mov.w	r9, #0
 800ca3c:	e677      	b.n	800c72e <_strtod_l+0x446>
 800ca3e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ca42:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ca46:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ca4a:	35e2      	adds	r5, #226	@ 0xe2
 800ca4c:	fa01 f305 	lsl.w	r3, r1, r5
 800ca50:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca52:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ca54:	e7ba      	b.n	800c9cc <_strtod_l+0x6e4>
 800ca56:	2300      	movs	r3, #0
 800ca58:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca5a:	2301      	movs	r3, #1
 800ca5c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ca5e:	e7b5      	b.n	800c9cc <_strtod_l+0x6e4>
 800ca60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca62:	9805      	ldr	r0, [sp, #20]
 800ca64:	462a      	mov	r2, r5
 800ca66:	f7ff f9c7 	bl	800bdf8 <__lshift>
 800ca6a:	901a      	str	r0, [sp, #104]	@ 0x68
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	d1d9      	bne.n	800ca24 <_strtod_l+0x73c>
 800ca70:	e65d      	b.n	800c72e <_strtod_l+0x446>
 800ca72:	2e00      	cmp	r6, #0
 800ca74:	dd07      	ble.n	800ca86 <_strtod_l+0x79e>
 800ca76:	4649      	mov	r1, r9
 800ca78:	9805      	ldr	r0, [sp, #20]
 800ca7a:	4632      	mov	r2, r6
 800ca7c:	f7ff f9bc 	bl	800bdf8 <__lshift>
 800ca80:	4681      	mov	r9, r0
 800ca82:	2800      	cmp	r0, #0
 800ca84:	d0d8      	beq.n	800ca38 <_strtod_l+0x750>
 800ca86:	2f00      	cmp	r7, #0
 800ca88:	dd08      	ble.n	800ca9c <_strtod_l+0x7b4>
 800ca8a:	4641      	mov	r1, r8
 800ca8c:	9805      	ldr	r0, [sp, #20]
 800ca8e:	463a      	mov	r2, r7
 800ca90:	f7ff f9b2 	bl	800bdf8 <__lshift>
 800ca94:	4680      	mov	r8, r0
 800ca96:	2800      	cmp	r0, #0
 800ca98:	f43f ae49 	beq.w	800c72e <_strtod_l+0x446>
 800ca9c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca9e:	9805      	ldr	r0, [sp, #20]
 800caa0:	464a      	mov	r2, r9
 800caa2:	f7ff fa31 	bl	800bf08 <__mdiff>
 800caa6:	4604      	mov	r4, r0
 800caa8:	2800      	cmp	r0, #0
 800caaa:	f43f ae40 	beq.w	800c72e <_strtod_l+0x446>
 800caae:	68c3      	ldr	r3, [r0, #12]
 800cab0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cab2:	2300      	movs	r3, #0
 800cab4:	60c3      	str	r3, [r0, #12]
 800cab6:	4641      	mov	r1, r8
 800cab8:	f7ff fa0a 	bl	800bed0 <__mcmp>
 800cabc:	2800      	cmp	r0, #0
 800cabe:	da45      	bge.n	800cb4c <_strtod_l+0x864>
 800cac0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cac2:	ea53 030a 	orrs.w	r3, r3, sl
 800cac6:	d16b      	bne.n	800cba0 <_strtod_l+0x8b8>
 800cac8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d167      	bne.n	800cba0 <_strtod_l+0x8b8>
 800cad0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cad4:	0d1b      	lsrs	r3, r3, #20
 800cad6:	051b      	lsls	r3, r3, #20
 800cad8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cadc:	d960      	bls.n	800cba0 <_strtod_l+0x8b8>
 800cade:	6963      	ldr	r3, [r4, #20]
 800cae0:	b913      	cbnz	r3, 800cae8 <_strtod_l+0x800>
 800cae2:	6923      	ldr	r3, [r4, #16]
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	dd5b      	ble.n	800cba0 <_strtod_l+0x8b8>
 800cae8:	4621      	mov	r1, r4
 800caea:	2201      	movs	r2, #1
 800caec:	9805      	ldr	r0, [sp, #20]
 800caee:	f7ff f983 	bl	800bdf8 <__lshift>
 800caf2:	4641      	mov	r1, r8
 800caf4:	4604      	mov	r4, r0
 800caf6:	f7ff f9eb 	bl	800bed0 <__mcmp>
 800cafa:	2800      	cmp	r0, #0
 800cafc:	dd50      	ble.n	800cba0 <_strtod_l+0x8b8>
 800cafe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb02:	9a08      	ldr	r2, [sp, #32]
 800cb04:	0d1b      	lsrs	r3, r3, #20
 800cb06:	051b      	lsls	r3, r3, #20
 800cb08:	2a00      	cmp	r2, #0
 800cb0a:	d06a      	beq.n	800cbe2 <_strtod_l+0x8fa>
 800cb0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cb10:	d867      	bhi.n	800cbe2 <_strtod_l+0x8fa>
 800cb12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cb16:	f67f ae9d 	bls.w	800c854 <_strtod_l+0x56c>
 800cb1a:	4b0a      	ldr	r3, [pc, #40]	@ (800cb44 <_strtod_l+0x85c>)
 800cb1c:	4650      	mov	r0, sl
 800cb1e:	4659      	mov	r1, fp
 800cb20:	2200      	movs	r2, #0
 800cb22:	f7f3 fd69 	bl	80005f8 <__aeabi_dmul>
 800cb26:	4b08      	ldr	r3, [pc, #32]	@ (800cb48 <_strtod_l+0x860>)
 800cb28:	400b      	ands	r3, r1
 800cb2a:	4682      	mov	sl, r0
 800cb2c:	468b      	mov	fp, r1
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	f47f ae08 	bne.w	800c744 <_strtod_l+0x45c>
 800cb34:	9a05      	ldr	r2, [sp, #20]
 800cb36:	2322      	movs	r3, #34	@ 0x22
 800cb38:	6013      	str	r3, [r2, #0]
 800cb3a:	e603      	b.n	800c744 <_strtod_l+0x45c>
 800cb3c:	0800e890 	.word	0x0800e890
 800cb40:	fffffc02 	.word	0xfffffc02
 800cb44:	39500000 	.word	0x39500000
 800cb48:	7ff00000 	.word	0x7ff00000
 800cb4c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cb50:	d165      	bne.n	800cc1e <_strtod_l+0x936>
 800cb52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cb54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb58:	b35a      	cbz	r2, 800cbb2 <_strtod_l+0x8ca>
 800cb5a:	4a9f      	ldr	r2, [pc, #636]	@ (800cdd8 <_strtod_l+0xaf0>)
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	d12b      	bne.n	800cbb8 <_strtod_l+0x8d0>
 800cb60:	9b08      	ldr	r3, [sp, #32]
 800cb62:	4651      	mov	r1, sl
 800cb64:	b303      	cbz	r3, 800cba8 <_strtod_l+0x8c0>
 800cb66:	4b9d      	ldr	r3, [pc, #628]	@ (800cddc <_strtod_l+0xaf4>)
 800cb68:	465a      	mov	r2, fp
 800cb6a:	4013      	ands	r3, r2
 800cb6c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cb70:	f04f 32ff 	mov.w	r2, #4294967295
 800cb74:	d81b      	bhi.n	800cbae <_strtod_l+0x8c6>
 800cb76:	0d1b      	lsrs	r3, r3, #20
 800cb78:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cb7c:	fa02 f303 	lsl.w	r3, r2, r3
 800cb80:	4299      	cmp	r1, r3
 800cb82:	d119      	bne.n	800cbb8 <_strtod_l+0x8d0>
 800cb84:	4b96      	ldr	r3, [pc, #600]	@ (800cde0 <_strtod_l+0xaf8>)
 800cb86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb88:	429a      	cmp	r2, r3
 800cb8a:	d102      	bne.n	800cb92 <_strtod_l+0x8aa>
 800cb8c:	3101      	adds	r1, #1
 800cb8e:	f43f adce 	beq.w	800c72e <_strtod_l+0x446>
 800cb92:	4b92      	ldr	r3, [pc, #584]	@ (800cddc <_strtod_l+0xaf4>)
 800cb94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb96:	401a      	ands	r2, r3
 800cb98:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cb9c:	f04f 0a00 	mov.w	sl, #0
 800cba0:	9b08      	ldr	r3, [sp, #32]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d1b9      	bne.n	800cb1a <_strtod_l+0x832>
 800cba6:	e5cd      	b.n	800c744 <_strtod_l+0x45c>
 800cba8:	f04f 33ff 	mov.w	r3, #4294967295
 800cbac:	e7e8      	b.n	800cb80 <_strtod_l+0x898>
 800cbae:	4613      	mov	r3, r2
 800cbb0:	e7e6      	b.n	800cb80 <_strtod_l+0x898>
 800cbb2:	ea53 030a 	orrs.w	r3, r3, sl
 800cbb6:	d0a2      	beq.n	800cafe <_strtod_l+0x816>
 800cbb8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cbba:	b1db      	cbz	r3, 800cbf4 <_strtod_l+0x90c>
 800cbbc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbbe:	4213      	tst	r3, r2
 800cbc0:	d0ee      	beq.n	800cba0 <_strtod_l+0x8b8>
 800cbc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbc4:	9a08      	ldr	r2, [sp, #32]
 800cbc6:	4650      	mov	r0, sl
 800cbc8:	4659      	mov	r1, fp
 800cbca:	b1bb      	cbz	r3, 800cbfc <_strtod_l+0x914>
 800cbcc:	f7ff fb6e 	bl	800c2ac <sulp>
 800cbd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cbd4:	ec53 2b10 	vmov	r2, r3, d0
 800cbd8:	f7f3 fb58 	bl	800028c <__adddf3>
 800cbdc:	4682      	mov	sl, r0
 800cbde:	468b      	mov	fp, r1
 800cbe0:	e7de      	b.n	800cba0 <_strtod_l+0x8b8>
 800cbe2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cbe6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cbea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cbee:	f04f 3aff 	mov.w	sl, #4294967295
 800cbf2:	e7d5      	b.n	800cba0 <_strtod_l+0x8b8>
 800cbf4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cbf6:	ea13 0f0a 	tst.w	r3, sl
 800cbfa:	e7e1      	b.n	800cbc0 <_strtod_l+0x8d8>
 800cbfc:	f7ff fb56 	bl	800c2ac <sulp>
 800cc00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc04:	ec53 2b10 	vmov	r2, r3, d0
 800cc08:	f7f3 fb3e 	bl	8000288 <__aeabi_dsub>
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	2300      	movs	r3, #0
 800cc10:	4682      	mov	sl, r0
 800cc12:	468b      	mov	fp, r1
 800cc14:	f7f3 ff58 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc18:	2800      	cmp	r0, #0
 800cc1a:	d0c1      	beq.n	800cba0 <_strtod_l+0x8b8>
 800cc1c:	e61a      	b.n	800c854 <_strtod_l+0x56c>
 800cc1e:	4641      	mov	r1, r8
 800cc20:	4620      	mov	r0, r4
 800cc22:	f7ff facd 	bl	800c1c0 <__ratio>
 800cc26:	ec57 6b10 	vmov	r6, r7, d0
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cc30:	4630      	mov	r0, r6
 800cc32:	4639      	mov	r1, r7
 800cc34:	f7f3 ff5c 	bl	8000af0 <__aeabi_dcmple>
 800cc38:	2800      	cmp	r0, #0
 800cc3a:	d06f      	beq.n	800cd1c <_strtod_l+0xa34>
 800cc3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d17a      	bne.n	800cd38 <_strtod_l+0xa50>
 800cc42:	f1ba 0f00 	cmp.w	sl, #0
 800cc46:	d158      	bne.n	800ccfa <_strtod_l+0xa12>
 800cc48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d15a      	bne.n	800cd08 <_strtod_l+0xa20>
 800cc52:	4b64      	ldr	r3, [pc, #400]	@ (800cde4 <_strtod_l+0xafc>)
 800cc54:	2200      	movs	r2, #0
 800cc56:	4630      	mov	r0, r6
 800cc58:	4639      	mov	r1, r7
 800cc5a:	f7f3 ff3f 	bl	8000adc <__aeabi_dcmplt>
 800cc5e:	2800      	cmp	r0, #0
 800cc60:	d159      	bne.n	800cd16 <_strtod_l+0xa2e>
 800cc62:	4630      	mov	r0, r6
 800cc64:	4639      	mov	r1, r7
 800cc66:	4b60      	ldr	r3, [pc, #384]	@ (800cde8 <_strtod_l+0xb00>)
 800cc68:	2200      	movs	r2, #0
 800cc6a:	f7f3 fcc5 	bl	80005f8 <__aeabi_dmul>
 800cc6e:	4606      	mov	r6, r0
 800cc70:	460f      	mov	r7, r1
 800cc72:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cc76:	9606      	str	r6, [sp, #24]
 800cc78:	9307      	str	r3, [sp, #28]
 800cc7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cc7e:	4d57      	ldr	r5, [pc, #348]	@ (800cddc <_strtod_l+0xaf4>)
 800cc80:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cc84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc86:	401d      	ands	r5, r3
 800cc88:	4b58      	ldr	r3, [pc, #352]	@ (800cdec <_strtod_l+0xb04>)
 800cc8a:	429d      	cmp	r5, r3
 800cc8c:	f040 80b2 	bne.w	800cdf4 <_strtod_l+0xb0c>
 800cc90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc92:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cc96:	ec4b ab10 	vmov	d0, sl, fp
 800cc9a:	f7ff f9c9 	bl	800c030 <__ulp>
 800cc9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cca2:	ec51 0b10 	vmov	r0, r1, d0
 800cca6:	f7f3 fca7 	bl	80005f8 <__aeabi_dmul>
 800ccaa:	4652      	mov	r2, sl
 800ccac:	465b      	mov	r3, fp
 800ccae:	f7f3 faed 	bl	800028c <__adddf3>
 800ccb2:	460b      	mov	r3, r1
 800ccb4:	4949      	ldr	r1, [pc, #292]	@ (800cddc <_strtod_l+0xaf4>)
 800ccb6:	4a4e      	ldr	r2, [pc, #312]	@ (800cdf0 <_strtod_l+0xb08>)
 800ccb8:	4019      	ands	r1, r3
 800ccba:	4291      	cmp	r1, r2
 800ccbc:	4682      	mov	sl, r0
 800ccbe:	d942      	bls.n	800cd46 <_strtod_l+0xa5e>
 800ccc0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ccc2:	4b47      	ldr	r3, [pc, #284]	@ (800cde0 <_strtod_l+0xaf8>)
 800ccc4:	429a      	cmp	r2, r3
 800ccc6:	d103      	bne.n	800ccd0 <_strtod_l+0x9e8>
 800ccc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ccca:	3301      	adds	r3, #1
 800cccc:	f43f ad2f 	beq.w	800c72e <_strtod_l+0x446>
 800ccd0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800cde0 <_strtod_l+0xaf8>
 800ccd4:	f04f 3aff 	mov.w	sl, #4294967295
 800ccd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ccda:	9805      	ldr	r0, [sp, #20]
 800ccdc:	f7fe fe7c 	bl	800b9d8 <_Bfree>
 800cce0:	9805      	ldr	r0, [sp, #20]
 800cce2:	4649      	mov	r1, r9
 800cce4:	f7fe fe78 	bl	800b9d8 <_Bfree>
 800cce8:	9805      	ldr	r0, [sp, #20]
 800ccea:	4641      	mov	r1, r8
 800ccec:	f7fe fe74 	bl	800b9d8 <_Bfree>
 800ccf0:	9805      	ldr	r0, [sp, #20]
 800ccf2:	4621      	mov	r1, r4
 800ccf4:	f7fe fe70 	bl	800b9d8 <_Bfree>
 800ccf8:	e619      	b.n	800c92e <_strtod_l+0x646>
 800ccfa:	f1ba 0f01 	cmp.w	sl, #1
 800ccfe:	d103      	bne.n	800cd08 <_strtod_l+0xa20>
 800cd00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	f43f ada6 	beq.w	800c854 <_strtod_l+0x56c>
 800cd08:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800cdb8 <_strtod_l+0xad0>
 800cd0c:	4f35      	ldr	r7, [pc, #212]	@ (800cde4 <_strtod_l+0xafc>)
 800cd0e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cd12:	2600      	movs	r6, #0
 800cd14:	e7b1      	b.n	800cc7a <_strtod_l+0x992>
 800cd16:	4f34      	ldr	r7, [pc, #208]	@ (800cde8 <_strtod_l+0xb00>)
 800cd18:	2600      	movs	r6, #0
 800cd1a:	e7aa      	b.n	800cc72 <_strtod_l+0x98a>
 800cd1c:	4b32      	ldr	r3, [pc, #200]	@ (800cde8 <_strtod_l+0xb00>)
 800cd1e:	4630      	mov	r0, r6
 800cd20:	4639      	mov	r1, r7
 800cd22:	2200      	movs	r2, #0
 800cd24:	f7f3 fc68 	bl	80005f8 <__aeabi_dmul>
 800cd28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd2a:	4606      	mov	r6, r0
 800cd2c:	460f      	mov	r7, r1
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d09f      	beq.n	800cc72 <_strtod_l+0x98a>
 800cd32:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cd36:	e7a0      	b.n	800cc7a <_strtod_l+0x992>
 800cd38:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cdc0 <_strtod_l+0xad8>
 800cd3c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cd40:	ec57 6b17 	vmov	r6, r7, d7
 800cd44:	e799      	b.n	800cc7a <_strtod_l+0x992>
 800cd46:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cd4a:	9b08      	ldr	r3, [sp, #32]
 800cd4c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d1c1      	bne.n	800ccd8 <_strtod_l+0x9f0>
 800cd54:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd58:	0d1b      	lsrs	r3, r3, #20
 800cd5a:	051b      	lsls	r3, r3, #20
 800cd5c:	429d      	cmp	r5, r3
 800cd5e:	d1bb      	bne.n	800ccd8 <_strtod_l+0x9f0>
 800cd60:	4630      	mov	r0, r6
 800cd62:	4639      	mov	r1, r7
 800cd64:	f7f3 ffa8 	bl	8000cb8 <__aeabi_d2lz>
 800cd68:	f7f3 fc18 	bl	800059c <__aeabi_l2d>
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	460b      	mov	r3, r1
 800cd70:	4630      	mov	r0, r6
 800cd72:	4639      	mov	r1, r7
 800cd74:	f7f3 fa88 	bl	8000288 <__aeabi_dsub>
 800cd78:	460b      	mov	r3, r1
 800cd7a:	4602      	mov	r2, r0
 800cd7c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cd80:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cd84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd86:	ea46 060a 	orr.w	r6, r6, sl
 800cd8a:	431e      	orrs	r6, r3
 800cd8c:	d06f      	beq.n	800ce6e <_strtod_l+0xb86>
 800cd8e:	a30e      	add	r3, pc, #56	@ (adr r3, 800cdc8 <_strtod_l+0xae0>)
 800cd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd94:	f7f3 fea2 	bl	8000adc <__aeabi_dcmplt>
 800cd98:	2800      	cmp	r0, #0
 800cd9a:	f47f acd3 	bne.w	800c744 <_strtod_l+0x45c>
 800cd9e:	a30c      	add	r3, pc, #48	@ (adr r3, 800cdd0 <_strtod_l+0xae8>)
 800cda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cda4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cda8:	f7f3 feb6 	bl	8000b18 <__aeabi_dcmpgt>
 800cdac:	2800      	cmp	r0, #0
 800cdae:	d093      	beq.n	800ccd8 <_strtod_l+0x9f0>
 800cdb0:	e4c8      	b.n	800c744 <_strtod_l+0x45c>
 800cdb2:	bf00      	nop
 800cdb4:	f3af 8000 	nop.w
 800cdb8:	00000000 	.word	0x00000000
 800cdbc:	bff00000 	.word	0xbff00000
 800cdc0:	00000000 	.word	0x00000000
 800cdc4:	3ff00000 	.word	0x3ff00000
 800cdc8:	94a03595 	.word	0x94a03595
 800cdcc:	3fdfffff 	.word	0x3fdfffff
 800cdd0:	35afe535 	.word	0x35afe535
 800cdd4:	3fe00000 	.word	0x3fe00000
 800cdd8:	000fffff 	.word	0x000fffff
 800cddc:	7ff00000 	.word	0x7ff00000
 800cde0:	7fefffff 	.word	0x7fefffff
 800cde4:	3ff00000 	.word	0x3ff00000
 800cde8:	3fe00000 	.word	0x3fe00000
 800cdec:	7fe00000 	.word	0x7fe00000
 800cdf0:	7c9fffff 	.word	0x7c9fffff
 800cdf4:	9b08      	ldr	r3, [sp, #32]
 800cdf6:	b323      	cbz	r3, 800ce42 <_strtod_l+0xb5a>
 800cdf8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cdfc:	d821      	bhi.n	800ce42 <_strtod_l+0xb5a>
 800cdfe:	a328      	add	r3, pc, #160	@ (adr r3, 800cea0 <_strtod_l+0xbb8>)
 800ce00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce04:	4630      	mov	r0, r6
 800ce06:	4639      	mov	r1, r7
 800ce08:	f7f3 fe72 	bl	8000af0 <__aeabi_dcmple>
 800ce0c:	b1a0      	cbz	r0, 800ce38 <_strtod_l+0xb50>
 800ce0e:	4639      	mov	r1, r7
 800ce10:	4630      	mov	r0, r6
 800ce12:	f7f3 fec9 	bl	8000ba8 <__aeabi_d2uiz>
 800ce16:	2801      	cmp	r0, #1
 800ce18:	bf38      	it	cc
 800ce1a:	2001      	movcc	r0, #1
 800ce1c:	f7f3 fb72 	bl	8000504 <__aeabi_ui2d>
 800ce20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce22:	4606      	mov	r6, r0
 800ce24:	460f      	mov	r7, r1
 800ce26:	b9fb      	cbnz	r3, 800ce68 <_strtod_l+0xb80>
 800ce28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ce2c:	9014      	str	r0, [sp, #80]	@ 0x50
 800ce2e:	9315      	str	r3, [sp, #84]	@ 0x54
 800ce30:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ce34:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ce38:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ce3a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ce3e:	1b5b      	subs	r3, r3, r5
 800ce40:	9311      	str	r3, [sp, #68]	@ 0x44
 800ce42:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ce46:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ce4a:	f7ff f8f1 	bl	800c030 <__ulp>
 800ce4e:	4650      	mov	r0, sl
 800ce50:	ec53 2b10 	vmov	r2, r3, d0
 800ce54:	4659      	mov	r1, fp
 800ce56:	f7f3 fbcf 	bl	80005f8 <__aeabi_dmul>
 800ce5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ce5e:	f7f3 fa15 	bl	800028c <__adddf3>
 800ce62:	4682      	mov	sl, r0
 800ce64:	468b      	mov	fp, r1
 800ce66:	e770      	b.n	800cd4a <_strtod_l+0xa62>
 800ce68:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ce6c:	e7e0      	b.n	800ce30 <_strtod_l+0xb48>
 800ce6e:	a30e      	add	r3, pc, #56	@ (adr r3, 800cea8 <_strtod_l+0xbc0>)
 800ce70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce74:	f7f3 fe32 	bl	8000adc <__aeabi_dcmplt>
 800ce78:	e798      	b.n	800cdac <_strtod_l+0xac4>
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ce7e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ce80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ce82:	6013      	str	r3, [r2, #0]
 800ce84:	f7ff ba6d 	b.w	800c362 <_strtod_l+0x7a>
 800ce88:	2a65      	cmp	r2, #101	@ 0x65
 800ce8a:	f43f ab68 	beq.w	800c55e <_strtod_l+0x276>
 800ce8e:	2a45      	cmp	r2, #69	@ 0x45
 800ce90:	f43f ab65 	beq.w	800c55e <_strtod_l+0x276>
 800ce94:	2301      	movs	r3, #1
 800ce96:	f7ff bba0 	b.w	800c5da <_strtod_l+0x2f2>
 800ce9a:	bf00      	nop
 800ce9c:	f3af 8000 	nop.w
 800cea0:	ffc00000 	.word	0xffc00000
 800cea4:	41dfffff 	.word	0x41dfffff
 800cea8:	94a03595 	.word	0x94a03595
 800ceac:	3fcfffff 	.word	0x3fcfffff

0800ceb0 <_strtod_r>:
 800ceb0:	4b01      	ldr	r3, [pc, #4]	@ (800ceb8 <_strtod_r+0x8>)
 800ceb2:	f7ff ba19 	b.w	800c2e8 <_strtod_l>
 800ceb6:	bf00      	nop
 800ceb8:	20000088 	.word	0x20000088

0800cebc <_strtol_l.isra.0>:
 800cebc:	2b24      	cmp	r3, #36	@ 0x24
 800cebe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cec2:	4686      	mov	lr, r0
 800cec4:	4690      	mov	r8, r2
 800cec6:	d801      	bhi.n	800cecc <_strtol_l.isra.0+0x10>
 800cec8:	2b01      	cmp	r3, #1
 800ceca:	d106      	bne.n	800ceda <_strtol_l.isra.0+0x1e>
 800cecc:	f7fd fda8 	bl	800aa20 <__errno>
 800ced0:	2316      	movs	r3, #22
 800ced2:	6003      	str	r3, [r0, #0]
 800ced4:	2000      	movs	r0, #0
 800ced6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceda:	4834      	ldr	r0, [pc, #208]	@ (800cfac <_strtol_l.isra.0+0xf0>)
 800cedc:	460d      	mov	r5, r1
 800cede:	462a      	mov	r2, r5
 800cee0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cee4:	5d06      	ldrb	r6, [r0, r4]
 800cee6:	f016 0608 	ands.w	r6, r6, #8
 800ceea:	d1f8      	bne.n	800cede <_strtol_l.isra.0+0x22>
 800ceec:	2c2d      	cmp	r4, #45	@ 0x2d
 800ceee:	d110      	bne.n	800cf12 <_strtol_l.isra.0+0x56>
 800cef0:	782c      	ldrb	r4, [r5, #0]
 800cef2:	2601      	movs	r6, #1
 800cef4:	1c95      	adds	r5, r2, #2
 800cef6:	f033 0210 	bics.w	r2, r3, #16
 800cefa:	d115      	bne.n	800cf28 <_strtol_l.isra.0+0x6c>
 800cefc:	2c30      	cmp	r4, #48	@ 0x30
 800cefe:	d10d      	bne.n	800cf1c <_strtol_l.isra.0+0x60>
 800cf00:	782a      	ldrb	r2, [r5, #0]
 800cf02:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cf06:	2a58      	cmp	r2, #88	@ 0x58
 800cf08:	d108      	bne.n	800cf1c <_strtol_l.isra.0+0x60>
 800cf0a:	786c      	ldrb	r4, [r5, #1]
 800cf0c:	3502      	adds	r5, #2
 800cf0e:	2310      	movs	r3, #16
 800cf10:	e00a      	b.n	800cf28 <_strtol_l.isra.0+0x6c>
 800cf12:	2c2b      	cmp	r4, #43	@ 0x2b
 800cf14:	bf04      	itt	eq
 800cf16:	782c      	ldrbeq	r4, [r5, #0]
 800cf18:	1c95      	addeq	r5, r2, #2
 800cf1a:	e7ec      	b.n	800cef6 <_strtol_l.isra.0+0x3a>
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d1f6      	bne.n	800cf0e <_strtol_l.isra.0+0x52>
 800cf20:	2c30      	cmp	r4, #48	@ 0x30
 800cf22:	bf14      	ite	ne
 800cf24:	230a      	movne	r3, #10
 800cf26:	2308      	moveq	r3, #8
 800cf28:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cf2c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cf30:	2200      	movs	r2, #0
 800cf32:	fbbc f9f3 	udiv	r9, ip, r3
 800cf36:	4610      	mov	r0, r2
 800cf38:	fb03 ca19 	mls	sl, r3, r9, ip
 800cf3c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cf40:	2f09      	cmp	r7, #9
 800cf42:	d80f      	bhi.n	800cf64 <_strtol_l.isra.0+0xa8>
 800cf44:	463c      	mov	r4, r7
 800cf46:	42a3      	cmp	r3, r4
 800cf48:	dd1b      	ble.n	800cf82 <_strtol_l.isra.0+0xc6>
 800cf4a:	1c57      	adds	r7, r2, #1
 800cf4c:	d007      	beq.n	800cf5e <_strtol_l.isra.0+0xa2>
 800cf4e:	4581      	cmp	r9, r0
 800cf50:	d314      	bcc.n	800cf7c <_strtol_l.isra.0+0xc0>
 800cf52:	d101      	bne.n	800cf58 <_strtol_l.isra.0+0x9c>
 800cf54:	45a2      	cmp	sl, r4
 800cf56:	db11      	blt.n	800cf7c <_strtol_l.isra.0+0xc0>
 800cf58:	fb00 4003 	mla	r0, r0, r3, r4
 800cf5c:	2201      	movs	r2, #1
 800cf5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf62:	e7eb      	b.n	800cf3c <_strtol_l.isra.0+0x80>
 800cf64:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cf68:	2f19      	cmp	r7, #25
 800cf6a:	d801      	bhi.n	800cf70 <_strtol_l.isra.0+0xb4>
 800cf6c:	3c37      	subs	r4, #55	@ 0x37
 800cf6e:	e7ea      	b.n	800cf46 <_strtol_l.isra.0+0x8a>
 800cf70:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cf74:	2f19      	cmp	r7, #25
 800cf76:	d804      	bhi.n	800cf82 <_strtol_l.isra.0+0xc6>
 800cf78:	3c57      	subs	r4, #87	@ 0x57
 800cf7a:	e7e4      	b.n	800cf46 <_strtol_l.isra.0+0x8a>
 800cf7c:	f04f 32ff 	mov.w	r2, #4294967295
 800cf80:	e7ed      	b.n	800cf5e <_strtol_l.isra.0+0xa2>
 800cf82:	1c53      	adds	r3, r2, #1
 800cf84:	d108      	bne.n	800cf98 <_strtol_l.isra.0+0xdc>
 800cf86:	2322      	movs	r3, #34	@ 0x22
 800cf88:	f8ce 3000 	str.w	r3, [lr]
 800cf8c:	4660      	mov	r0, ip
 800cf8e:	f1b8 0f00 	cmp.w	r8, #0
 800cf92:	d0a0      	beq.n	800ced6 <_strtol_l.isra.0+0x1a>
 800cf94:	1e69      	subs	r1, r5, #1
 800cf96:	e006      	b.n	800cfa6 <_strtol_l.isra.0+0xea>
 800cf98:	b106      	cbz	r6, 800cf9c <_strtol_l.isra.0+0xe0>
 800cf9a:	4240      	negs	r0, r0
 800cf9c:	f1b8 0f00 	cmp.w	r8, #0
 800cfa0:	d099      	beq.n	800ced6 <_strtol_l.isra.0+0x1a>
 800cfa2:	2a00      	cmp	r2, #0
 800cfa4:	d1f6      	bne.n	800cf94 <_strtol_l.isra.0+0xd8>
 800cfa6:	f8c8 1000 	str.w	r1, [r8]
 800cfaa:	e794      	b.n	800ced6 <_strtol_l.isra.0+0x1a>
 800cfac:	0800e8b9 	.word	0x0800e8b9

0800cfb0 <_strtol_r>:
 800cfb0:	f7ff bf84 	b.w	800cebc <_strtol_l.isra.0>

0800cfb4 <__ssputs_r>:
 800cfb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfb8:	688e      	ldr	r6, [r1, #8]
 800cfba:	461f      	mov	r7, r3
 800cfbc:	42be      	cmp	r6, r7
 800cfbe:	680b      	ldr	r3, [r1, #0]
 800cfc0:	4682      	mov	sl, r0
 800cfc2:	460c      	mov	r4, r1
 800cfc4:	4690      	mov	r8, r2
 800cfc6:	d82d      	bhi.n	800d024 <__ssputs_r+0x70>
 800cfc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cfcc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cfd0:	d026      	beq.n	800d020 <__ssputs_r+0x6c>
 800cfd2:	6965      	ldr	r5, [r4, #20]
 800cfd4:	6909      	ldr	r1, [r1, #16]
 800cfd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cfda:	eba3 0901 	sub.w	r9, r3, r1
 800cfde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cfe2:	1c7b      	adds	r3, r7, #1
 800cfe4:	444b      	add	r3, r9
 800cfe6:	106d      	asrs	r5, r5, #1
 800cfe8:	429d      	cmp	r5, r3
 800cfea:	bf38      	it	cc
 800cfec:	461d      	movcc	r5, r3
 800cfee:	0553      	lsls	r3, r2, #21
 800cff0:	d527      	bpl.n	800d042 <__ssputs_r+0x8e>
 800cff2:	4629      	mov	r1, r5
 800cff4:	f7fe fc24 	bl	800b840 <_malloc_r>
 800cff8:	4606      	mov	r6, r0
 800cffa:	b360      	cbz	r0, 800d056 <__ssputs_r+0xa2>
 800cffc:	6921      	ldr	r1, [r4, #16]
 800cffe:	464a      	mov	r2, r9
 800d000:	f7fd fd3b 	bl	800aa7a <memcpy>
 800d004:	89a3      	ldrh	r3, [r4, #12]
 800d006:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d00a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d00e:	81a3      	strh	r3, [r4, #12]
 800d010:	6126      	str	r6, [r4, #16]
 800d012:	6165      	str	r5, [r4, #20]
 800d014:	444e      	add	r6, r9
 800d016:	eba5 0509 	sub.w	r5, r5, r9
 800d01a:	6026      	str	r6, [r4, #0]
 800d01c:	60a5      	str	r5, [r4, #8]
 800d01e:	463e      	mov	r6, r7
 800d020:	42be      	cmp	r6, r7
 800d022:	d900      	bls.n	800d026 <__ssputs_r+0x72>
 800d024:	463e      	mov	r6, r7
 800d026:	6820      	ldr	r0, [r4, #0]
 800d028:	4632      	mov	r2, r6
 800d02a:	4641      	mov	r1, r8
 800d02c:	f000 f9c6 	bl	800d3bc <memmove>
 800d030:	68a3      	ldr	r3, [r4, #8]
 800d032:	1b9b      	subs	r3, r3, r6
 800d034:	60a3      	str	r3, [r4, #8]
 800d036:	6823      	ldr	r3, [r4, #0]
 800d038:	4433      	add	r3, r6
 800d03a:	6023      	str	r3, [r4, #0]
 800d03c:	2000      	movs	r0, #0
 800d03e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d042:	462a      	mov	r2, r5
 800d044:	f000 fd7d 	bl	800db42 <_realloc_r>
 800d048:	4606      	mov	r6, r0
 800d04a:	2800      	cmp	r0, #0
 800d04c:	d1e0      	bne.n	800d010 <__ssputs_r+0x5c>
 800d04e:	6921      	ldr	r1, [r4, #16]
 800d050:	4650      	mov	r0, sl
 800d052:	f7fe fb81 	bl	800b758 <_free_r>
 800d056:	230c      	movs	r3, #12
 800d058:	f8ca 3000 	str.w	r3, [sl]
 800d05c:	89a3      	ldrh	r3, [r4, #12]
 800d05e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d062:	81a3      	strh	r3, [r4, #12]
 800d064:	f04f 30ff 	mov.w	r0, #4294967295
 800d068:	e7e9      	b.n	800d03e <__ssputs_r+0x8a>
	...

0800d06c <_svfiprintf_r>:
 800d06c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d070:	4698      	mov	r8, r3
 800d072:	898b      	ldrh	r3, [r1, #12]
 800d074:	061b      	lsls	r3, r3, #24
 800d076:	b09d      	sub	sp, #116	@ 0x74
 800d078:	4607      	mov	r7, r0
 800d07a:	460d      	mov	r5, r1
 800d07c:	4614      	mov	r4, r2
 800d07e:	d510      	bpl.n	800d0a2 <_svfiprintf_r+0x36>
 800d080:	690b      	ldr	r3, [r1, #16]
 800d082:	b973      	cbnz	r3, 800d0a2 <_svfiprintf_r+0x36>
 800d084:	2140      	movs	r1, #64	@ 0x40
 800d086:	f7fe fbdb 	bl	800b840 <_malloc_r>
 800d08a:	6028      	str	r0, [r5, #0]
 800d08c:	6128      	str	r0, [r5, #16]
 800d08e:	b930      	cbnz	r0, 800d09e <_svfiprintf_r+0x32>
 800d090:	230c      	movs	r3, #12
 800d092:	603b      	str	r3, [r7, #0]
 800d094:	f04f 30ff 	mov.w	r0, #4294967295
 800d098:	b01d      	add	sp, #116	@ 0x74
 800d09a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d09e:	2340      	movs	r3, #64	@ 0x40
 800d0a0:	616b      	str	r3, [r5, #20]
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0a6:	2320      	movs	r3, #32
 800d0a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d0ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0b0:	2330      	movs	r3, #48	@ 0x30
 800d0b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d250 <_svfiprintf_r+0x1e4>
 800d0b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d0ba:	f04f 0901 	mov.w	r9, #1
 800d0be:	4623      	mov	r3, r4
 800d0c0:	469a      	mov	sl, r3
 800d0c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0c6:	b10a      	cbz	r2, 800d0cc <_svfiprintf_r+0x60>
 800d0c8:	2a25      	cmp	r2, #37	@ 0x25
 800d0ca:	d1f9      	bne.n	800d0c0 <_svfiprintf_r+0x54>
 800d0cc:	ebba 0b04 	subs.w	fp, sl, r4
 800d0d0:	d00b      	beq.n	800d0ea <_svfiprintf_r+0x7e>
 800d0d2:	465b      	mov	r3, fp
 800d0d4:	4622      	mov	r2, r4
 800d0d6:	4629      	mov	r1, r5
 800d0d8:	4638      	mov	r0, r7
 800d0da:	f7ff ff6b 	bl	800cfb4 <__ssputs_r>
 800d0de:	3001      	adds	r0, #1
 800d0e0:	f000 80a7 	beq.w	800d232 <_svfiprintf_r+0x1c6>
 800d0e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0e6:	445a      	add	r2, fp
 800d0e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d0ea:	f89a 3000 	ldrb.w	r3, [sl]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	f000 809f 	beq.w	800d232 <_svfiprintf_r+0x1c6>
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	f04f 32ff 	mov.w	r2, #4294967295
 800d0fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0fe:	f10a 0a01 	add.w	sl, sl, #1
 800d102:	9304      	str	r3, [sp, #16]
 800d104:	9307      	str	r3, [sp, #28]
 800d106:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d10a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d10c:	4654      	mov	r4, sl
 800d10e:	2205      	movs	r2, #5
 800d110:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d114:	484e      	ldr	r0, [pc, #312]	@ (800d250 <_svfiprintf_r+0x1e4>)
 800d116:	f7f3 f85b 	bl	80001d0 <memchr>
 800d11a:	9a04      	ldr	r2, [sp, #16]
 800d11c:	b9d8      	cbnz	r0, 800d156 <_svfiprintf_r+0xea>
 800d11e:	06d0      	lsls	r0, r2, #27
 800d120:	bf44      	itt	mi
 800d122:	2320      	movmi	r3, #32
 800d124:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d128:	0711      	lsls	r1, r2, #28
 800d12a:	bf44      	itt	mi
 800d12c:	232b      	movmi	r3, #43	@ 0x2b
 800d12e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d132:	f89a 3000 	ldrb.w	r3, [sl]
 800d136:	2b2a      	cmp	r3, #42	@ 0x2a
 800d138:	d015      	beq.n	800d166 <_svfiprintf_r+0xfa>
 800d13a:	9a07      	ldr	r2, [sp, #28]
 800d13c:	4654      	mov	r4, sl
 800d13e:	2000      	movs	r0, #0
 800d140:	f04f 0c0a 	mov.w	ip, #10
 800d144:	4621      	mov	r1, r4
 800d146:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d14a:	3b30      	subs	r3, #48	@ 0x30
 800d14c:	2b09      	cmp	r3, #9
 800d14e:	d94b      	bls.n	800d1e8 <_svfiprintf_r+0x17c>
 800d150:	b1b0      	cbz	r0, 800d180 <_svfiprintf_r+0x114>
 800d152:	9207      	str	r2, [sp, #28]
 800d154:	e014      	b.n	800d180 <_svfiprintf_r+0x114>
 800d156:	eba0 0308 	sub.w	r3, r0, r8
 800d15a:	fa09 f303 	lsl.w	r3, r9, r3
 800d15e:	4313      	orrs	r3, r2
 800d160:	9304      	str	r3, [sp, #16]
 800d162:	46a2      	mov	sl, r4
 800d164:	e7d2      	b.n	800d10c <_svfiprintf_r+0xa0>
 800d166:	9b03      	ldr	r3, [sp, #12]
 800d168:	1d19      	adds	r1, r3, #4
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	9103      	str	r1, [sp, #12]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	bfbb      	ittet	lt
 800d172:	425b      	neglt	r3, r3
 800d174:	f042 0202 	orrlt.w	r2, r2, #2
 800d178:	9307      	strge	r3, [sp, #28]
 800d17a:	9307      	strlt	r3, [sp, #28]
 800d17c:	bfb8      	it	lt
 800d17e:	9204      	strlt	r2, [sp, #16]
 800d180:	7823      	ldrb	r3, [r4, #0]
 800d182:	2b2e      	cmp	r3, #46	@ 0x2e
 800d184:	d10a      	bne.n	800d19c <_svfiprintf_r+0x130>
 800d186:	7863      	ldrb	r3, [r4, #1]
 800d188:	2b2a      	cmp	r3, #42	@ 0x2a
 800d18a:	d132      	bne.n	800d1f2 <_svfiprintf_r+0x186>
 800d18c:	9b03      	ldr	r3, [sp, #12]
 800d18e:	1d1a      	adds	r2, r3, #4
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	9203      	str	r2, [sp, #12]
 800d194:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d198:	3402      	adds	r4, #2
 800d19a:	9305      	str	r3, [sp, #20]
 800d19c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d260 <_svfiprintf_r+0x1f4>
 800d1a0:	7821      	ldrb	r1, [r4, #0]
 800d1a2:	2203      	movs	r2, #3
 800d1a4:	4650      	mov	r0, sl
 800d1a6:	f7f3 f813 	bl	80001d0 <memchr>
 800d1aa:	b138      	cbz	r0, 800d1bc <_svfiprintf_r+0x150>
 800d1ac:	9b04      	ldr	r3, [sp, #16]
 800d1ae:	eba0 000a 	sub.w	r0, r0, sl
 800d1b2:	2240      	movs	r2, #64	@ 0x40
 800d1b4:	4082      	lsls	r2, r0
 800d1b6:	4313      	orrs	r3, r2
 800d1b8:	3401      	adds	r4, #1
 800d1ba:	9304      	str	r3, [sp, #16]
 800d1bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1c0:	4824      	ldr	r0, [pc, #144]	@ (800d254 <_svfiprintf_r+0x1e8>)
 800d1c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d1c6:	2206      	movs	r2, #6
 800d1c8:	f7f3 f802 	bl	80001d0 <memchr>
 800d1cc:	2800      	cmp	r0, #0
 800d1ce:	d036      	beq.n	800d23e <_svfiprintf_r+0x1d2>
 800d1d0:	4b21      	ldr	r3, [pc, #132]	@ (800d258 <_svfiprintf_r+0x1ec>)
 800d1d2:	bb1b      	cbnz	r3, 800d21c <_svfiprintf_r+0x1b0>
 800d1d4:	9b03      	ldr	r3, [sp, #12]
 800d1d6:	3307      	adds	r3, #7
 800d1d8:	f023 0307 	bic.w	r3, r3, #7
 800d1dc:	3308      	adds	r3, #8
 800d1de:	9303      	str	r3, [sp, #12]
 800d1e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1e2:	4433      	add	r3, r6
 800d1e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1e6:	e76a      	b.n	800d0be <_svfiprintf_r+0x52>
 800d1e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1ec:	460c      	mov	r4, r1
 800d1ee:	2001      	movs	r0, #1
 800d1f0:	e7a8      	b.n	800d144 <_svfiprintf_r+0xd8>
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	3401      	adds	r4, #1
 800d1f6:	9305      	str	r3, [sp, #20]
 800d1f8:	4619      	mov	r1, r3
 800d1fa:	f04f 0c0a 	mov.w	ip, #10
 800d1fe:	4620      	mov	r0, r4
 800d200:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d204:	3a30      	subs	r2, #48	@ 0x30
 800d206:	2a09      	cmp	r2, #9
 800d208:	d903      	bls.n	800d212 <_svfiprintf_r+0x1a6>
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d0c6      	beq.n	800d19c <_svfiprintf_r+0x130>
 800d20e:	9105      	str	r1, [sp, #20]
 800d210:	e7c4      	b.n	800d19c <_svfiprintf_r+0x130>
 800d212:	fb0c 2101 	mla	r1, ip, r1, r2
 800d216:	4604      	mov	r4, r0
 800d218:	2301      	movs	r3, #1
 800d21a:	e7f0      	b.n	800d1fe <_svfiprintf_r+0x192>
 800d21c:	ab03      	add	r3, sp, #12
 800d21e:	9300      	str	r3, [sp, #0]
 800d220:	462a      	mov	r2, r5
 800d222:	4b0e      	ldr	r3, [pc, #56]	@ (800d25c <_svfiprintf_r+0x1f0>)
 800d224:	a904      	add	r1, sp, #16
 800d226:	4638      	mov	r0, r7
 800d228:	f7fc fc4a 	bl	8009ac0 <_printf_float>
 800d22c:	1c42      	adds	r2, r0, #1
 800d22e:	4606      	mov	r6, r0
 800d230:	d1d6      	bne.n	800d1e0 <_svfiprintf_r+0x174>
 800d232:	89ab      	ldrh	r3, [r5, #12]
 800d234:	065b      	lsls	r3, r3, #25
 800d236:	f53f af2d 	bmi.w	800d094 <_svfiprintf_r+0x28>
 800d23a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d23c:	e72c      	b.n	800d098 <_svfiprintf_r+0x2c>
 800d23e:	ab03      	add	r3, sp, #12
 800d240:	9300      	str	r3, [sp, #0]
 800d242:	462a      	mov	r2, r5
 800d244:	4b05      	ldr	r3, [pc, #20]	@ (800d25c <_svfiprintf_r+0x1f0>)
 800d246:	a904      	add	r1, sp, #16
 800d248:	4638      	mov	r0, r7
 800d24a:	f7fc fed1 	bl	8009ff0 <_printf_i>
 800d24e:	e7ed      	b.n	800d22c <_svfiprintf_r+0x1c0>
 800d250:	0800e6b1 	.word	0x0800e6b1
 800d254:	0800e6bb 	.word	0x0800e6bb
 800d258:	08009ac1 	.word	0x08009ac1
 800d25c:	0800cfb5 	.word	0x0800cfb5
 800d260:	0800e6b7 	.word	0x0800e6b7

0800d264 <__sflush_r>:
 800d264:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d26c:	0716      	lsls	r6, r2, #28
 800d26e:	4605      	mov	r5, r0
 800d270:	460c      	mov	r4, r1
 800d272:	d454      	bmi.n	800d31e <__sflush_r+0xba>
 800d274:	684b      	ldr	r3, [r1, #4]
 800d276:	2b00      	cmp	r3, #0
 800d278:	dc02      	bgt.n	800d280 <__sflush_r+0x1c>
 800d27a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	dd48      	ble.n	800d312 <__sflush_r+0xae>
 800d280:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d282:	2e00      	cmp	r6, #0
 800d284:	d045      	beq.n	800d312 <__sflush_r+0xae>
 800d286:	2300      	movs	r3, #0
 800d288:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d28c:	682f      	ldr	r7, [r5, #0]
 800d28e:	6a21      	ldr	r1, [r4, #32]
 800d290:	602b      	str	r3, [r5, #0]
 800d292:	d030      	beq.n	800d2f6 <__sflush_r+0x92>
 800d294:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d296:	89a3      	ldrh	r3, [r4, #12]
 800d298:	0759      	lsls	r1, r3, #29
 800d29a:	d505      	bpl.n	800d2a8 <__sflush_r+0x44>
 800d29c:	6863      	ldr	r3, [r4, #4]
 800d29e:	1ad2      	subs	r2, r2, r3
 800d2a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d2a2:	b10b      	cbz	r3, 800d2a8 <__sflush_r+0x44>
 800d2a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d2a6:	1ad2      	subs	r2, r2, r3
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d2ac:	6a21      	ldr	r1, [r4, #32]
 800d2ae:	4628      	mov	r0, r5
 800d2b0:	47b0      	blx	r6
 800d2b2:	1c43      	adds	r3, r0, #1
 800d2b4:	89a3      	ldrh	r3, [r4, #12]
 800d2b6:	d106      	bne.n	800d2c6 <__sflush_r+0x62>
 800d2b8:	6829      	ldr	r1, [r5, #0]
 800d2ba:	291d      	cmp	r1, #29
 800d2bc:	d82b      	bhi.n	800d316 <__sflush_r+0xb2>
 800d2be:	4a2a      	ldr	r2, [pc, #168]	@ (800d368 <__sflush_r+0x104>)
 800d2c0:	40ca      	lsrs	r2, r1
 800d2c2:	07d6      	lsls	r6, r2, #31
 800d2c4:	d527      	bpl.n	800d316 <__sflush_r+0xb2>
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	6062      	str	r2, [r4, #4]
 800d2ca:	04d9      	lsls	r1, r3, #19
 800d2cc:	6922      	ldr	r2, [r4, #16]
 800d2ce:	6022      	str	r2, [r4, #0]
 800d2d0:	d504      	bpl.n	800d2dc <__sflush_r+0x78>
 800d2d2:	1c42      	adds	r2, r0, #1
 800d2d4:	d101      	bne.n	800d2da <__sflush_r+0x76>
 800d2d6:	682b      	ldr	r3, [r5, #0]
 800d2d8:	b903      	cbnz	r3, 800d2dc <__sflush_r+0x78>
 800d2da:	6560      	str	r0, [r4, #84]	@ 0x54
 800d2dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d2de:	602f      	str	r7, [r5, #0]
 800d2e0:	b1b9      	cbz	r1, 800d312 <__sflush_r+0xae>
 800d2e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d2e6:	4299      	cmp	r1, r3
 800d2e8:	d002      	beq.n	800d2f0 <__sflush_r+0x8c>
 800d2ea:	4628      	mov	r0, r5
 800d2ec:	f7fe fa34 	bl	800b758 <_free_r>
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800d2f4:	e00d      	b.n	800d312 <__sflush_r+0xae>
 800d2f6:	2301      	movs	r3, #1
 800d2f8:	4628      	mov	r0, r5
 800d2fa:	47b0      	blx	r6
 800d2fc:	4602      	mov	r2, r0
 800d2fe:	1c50      	adds	r0, r2, #1
 800d300:	d1c9      	bne.n	800d296 <__sflush_r+0x32>
 800d302:	682b      	ldr	r3, [r5, #0]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d0c6      	beq.n	800d296 <__sflush_r+0x32>
 800d308:	2b1d      	cmp	r3, #29
 800d30a:	d001      	beq.n	800d310 <__sflush_r+0xac>
 800d30c:	2b16      	cmp	r3, #22
 800d30e:	d11e      	bne.n	800d34e <__sflush_r+0xea>
 800d310:	602f      	str	r7, [r5, #0]
 800d312:	2000      	movs	r0, #0
 800d314:	e022      	b.n	800d35c <__sflush_r+0xf8>
 800d316:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d31a:	b21b      	sxth	r3, r3
 800d31c:	e01b      	b.n	800d356 <__sflush_r+0xf2>
 800d31e:	690f      	ldr	r7, [r1, #16]
 800d320:	2f00      	cmp	r7, #0
 800d322:	d0f6      	beq.n	800d312 <__sflush_r+0xae>
 800d324:	0793      	lsls	r3, r2, #30
 800d326:	680e      	ldr	r6, [r1, #0]
 800d328:	bf08      	it	eq
 800d32a:	694b      	ldreq	r3, [r1, #20]
 800d32c:	600f      	str	r7, [r1, #0]
 800d32e:	bf18      	it	ne
 800d330:	2300      	movne	r3, #0
 800d332:	eba6 0807 	sub.w	r8, r6, r7
 800d336:	608b      	str	r3, [r1, #8]
 800d338:	f1b8 0f00 	cmp.w	r8, #0
 800d33c:	dde9      	ble.n	800d312 <__sflush_r+0xae>
 800d33e:	6a21      	ldr	r1, [r4, #32]
 800d340:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d342:	4643      	mov	r3, r8
 800d344:	463a      	mov	r2, r7
 800d346:	4628      	mov	r0, r5
 800d348:	47b0      	blx	r6
 800d34a:	2800      	cmp	r0, #0
 800d34c:	dc08      	bgt.n	800d360 <__sflush_r+0xfc>
 800d34e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d352:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d356:	81a3      	strh	r3, [r4, #12]
 800d358:	f04f 30ff 	mov.w	r0, #4294967295
 800d35c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d360:	4407      	add	r7, r0
 800d362:	eba8 0800 	sub.w	r8, r8, r0
 800d366:	e7e7      	b.n	800d338 <__sflush_r+0xd4>
 800d368:	20400001 	.word	0x20400001

0800d36c <_fflush_r>:
 800d36c:	b538      	push	{r3, r4, r5, lr}
 800d36e:	690b      	ldr	r3, [r1, #16]
 800d370:	4605      	mov	r5, r0
 800d372:	460c      	mov	r4, r1
 800d374:	b913      	cbnz	r3, 800d37c <_fflush_r+0x10>
 800d376:	2500      	movs	r5, #0
 800d378:	4628      	mov	r0, r5
 800d37a:	bd38      	pop	{r3, r4, r5, pc}
 800d37c:	b118      	cbz	r0, 800d386 <_fflush_r+0x1a>
 800d37e:	6a03      	ldr	r3, [r0, #32]
 800d380:	b90b      	cbnz	r3, 800d386 <_fflush_r+0x1a>
 800d382:	f7fd f9ed 	bl	800a760 <__sinit>
 800d386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d0f3      	beq.n	800d376 <_fflush_r+0xa>
 800d38e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d390:	07d0      	lsls	r0, r2, #31
 800d392:	d404      	bmi.n	800d39e <_fflush_r+0x32>
 800d394:	0599      	lsls	r1, r3, #22
 800d396:	d402      	bmi.n	800d39e <_fflush_r+0x32>
 800d398:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d39a:	f7fd fb6c 	bl	800aa76 <__retarget_lock_acquire_recursive>
 800d39e:	4628      	mov	r0, r5
 800d3a0:	4621      	mov	r1, r4
 800d3a2:	f7ff ff5f 	bl	800d264 <__sflush_r>
 800d3a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d3a8:	07da      	lsls	r2, r3, #31
 800d3aa:	4605      	mov	r5, r0
 800d3ac:	d4e4      	bmi.n	800d378 <_fflush_r+0xc>
 800d3ae:	89a3      	ldrh	r3, [r4, #12]
 800d3b0:	059b      	lsls	r3, r3, #22
 800d3b2:	d4e1      	bmi.n	800d378 <_fflush_r+0xc>
 800d3b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d3b6:	f7fd fb5f 	bl	800aa78 <__retarget_lock_release_recursive>
 800d3ba:	e7dd      	b.n	800d378 <_fflush_r+0xc>

0800d3bc <memmove>:
 800d3bc:	4288      	cmp	r0, r1
 800d3be:	b510      	push	{r4, lr}
 800d3c0:	eb01 0402 	add.w	r4, r1, r2
 800d3c4:	d902      	bls.n	800d3cc <memmove+0x10>
 800d3c6:	4284      	cmp	r4, r0
 800d3c8:	4623      	mov	r3, r4
 800d3ca:	d807      	bhi.n	800d3dc <memmove+0x20>
 800d3cc:	1e43      	subs	r3, r0, #1
 800d3ce:	42a1      	cmp	r1, r4
 800d3d0:	d008      	beq.n	800d3e4 <memmove+0x28>
 800d3d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d3d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3da:	e7f8      	b.n	800d3ce <memmove+0x12>
 800d3dc:	4402      	add	r2, r0
 800d3de:	4601      	mov	r1, r0
 800d3e0:	428a      	cmp	r2, r1
 800d3e2:	d100      	bne.n	800d3e6 <memmove+0x2a>
 800d3e4:	bd10      	pop	{r4, pc}
 800d3e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d3ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d3ee:	e7f7      	b.n	800d3e0 <memmove+0x24>

0800d3f0 <strncmp>:
 800d3f0:	b510      	push	{r4, lr}
 800d3f2:	b16a      	cbz	r2, 800d410 <strncmp+0x20>
 800d3f4:	3901      	subs	r1, #1
 800d3f6:	1884      	adds	r4, r0, r2
 800d3f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d400:	429a      	cmp	r2, r3
 800d402:	d103      	bne.n	800d40c <strncmp+0x1c>
 800d404:	42a0      	cmp	r0, r4
 800d406:	d001      	beq.n	800d40c <strncmp+0x1c>
 800d408:	2a00      	cmp	r2, #0
 800d40a:	d1f5      	bne.n	800d3f8 <strncmp+0x8>
 800d40c:	1ad0      	subs	r0, r2, r3
 800d40e:	bd10      	pop	{r4, pc}
 800d410:	4610      	mov	r0, r2
 800d412:	e7fc      	b.n	800d40e <strncmp+0x1e>

0800d414 <_sbrk_r>:
 800d414:	b538      	push	{r3, r4, r5, lr}
 800d416:	4d06      	ldr	r5, [pc, #24]	@ (800d430 <_sbrk_r+0x1c>)
 800d418:	2300      	movs	r3, #0
 800d41a:	4604      	mov	r4, r0
 800d41c:	4608      	mov	r0, r1
 800d41e:	602b      	str	r3, [r5, #0]
 800d420:	f7f6 f900 	bl	8003624 <_sbrk>
 800d424:	1c43      	adds	r3, r0, #1
 800d426:	d102      	bne.n	800d42e <_sbrk_r+0x1a>
 800d428:	682b      	ldr	r3, [r5, #0]
 800d42a:	b103      	cbz	r3, 800d42e <_sbrk_r+0x1a>
 800d42c:	6023      	str	r3, [r4, #0]
 800d42e:	bd38      	pop	{r3, r4, r5, pc}
 800d430:	20000754 	.word	0x20000754
 800d434:	00000000 	.word	0x00000000

0800d438 <nan>:
 800d438:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d440 <nan+0x8>
 800d43c:	4770      	bx	lr
 800d43e:	bf00      	nop
 800d440:	00000000 	.word	0x00000000
 800d444:	7ff80000 	.word	0x7ff80000

0800d448 <__assert_func>:
 800d448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d44a:	4614      	mov	r4, r2
 800d44c:	461a      	mov	r2, r3
 800d44e:	4b09      	ldr	r3, [pc, #36]	@ (800d474 <__assert_func+0x2c>)
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	4605      	mov	r5, r0
 800d454:	68d8      	ldr	r0, [r3, #12]
 800d456:	b14c      	cbz	r4, 800d46c <__assert_func+0x24>
 800d458:	4b07      	ldr	r3, [pc, #28]	@ (800d478 <__assert_func+0x30>)
 800d45a:	9100      	str	r1, [sp, #0]
 800d45c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d460:	4906      	ldr	r1, [pc, #24]	@ (800d47c <__assert_func+0x34>)
 800d462:	462b      	mov	r3, r5
 800d464:	f000 fba8 	bl	800dbb8 <fiprintf>
 800d468:	f000 fbb8 	bl	800dbdc <abort>
 800d46c:	4b04      	ldr	r3, [pc, #16]	@ (800d480 <__assert_func+0x38>)
 800d46e:	461c      	mov	r4, r3
 800d470:	e7f3      	b.n	800d45a <__assert_func+0x12>
 800d472:	bf00      	nop
 800d474:	20000038 	.word	0x20000038
 800d478:	0800e6ca 	.word	0x0800e6ca
 800d47c:	0800e6d7 	.word	0x0800e6d7
 800d480:	0800e705 	.word	0x0800e705

0800d484 <_calloc_r>:
 800d484:	b570      	push	{r4, r5, r6, lr}
 800d486:	fba1 5402 	umull	r5, r4, r1, r2
 800d48a:	b934      	cbnz	r4, 800d49a <_calloc_r+0x16>
 800d48c:	4629      	mov	r1, r5
 800d48e:	f7fe f9d7 	bl	800b840 <_malloc_r>
 800d492:	4606      	mov	r6, r0
 800d494:	b928      	cbnz	r0, 800d4a2 <_calloc_r+0x1e>
 800d496:	4630      	mov	r0, r6
 800d498:	bd70      	pop	{r4, r5, r6, pc}
 800d49a:	220c      	movs	r2, #12
 800d49c:	6002      	str	r2, [r0, #0]
 800d49e:	2600      	movs	r6, #0
 800d4a0:	e7f9      	b.n	800d496 <_calloc_r+0x12>
 800d4a2:	462a      	mov	r2, r5
 800d4a4:	4621      	mov	r1, r4
 800d4a6:	f7fd fa69 	bl	800a97c <memset>
 800d4aa:	e7f4      	b.n	800d496 <_calloc_r+0x12>

0800d4ac <rshift>:
 800d4ac:	6903      	ldr	r3, [r0, #16]
 800d4ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d4b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d4b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d4ba:	f100 0414 	add.w	r4, r0, #20
 800d4be:	dd45      	ble.n	800d54c <rshift+0xa0>
 800d4c0:	f011 011f 	ands.w	r1, r1, #31
 800d4c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d4c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d4cc:	d10c      	bne.n	800d4e8 <rshift+0x3c>
 800d4ce:	f100 0710 	add.w	r7, r0, #16
 800d4d2:	4629      	mov	r1, r5
 800d4d4:	42b1      	cmp	r1, r6
 800d4d6:	d334      	bcc.n	800d542 <rshift+0x96>
 800d4d8:	1a9b      	subs	r3, r3, r2
 800d4da:	009b      	lsls	r3, r3, #2
 800d4dc:	1eea      	subs	r2, r5, #3
 800d4de:	4296      	cmp	r6, r2
 800d4e0:	bf38      	it	cc
 800d4e2:	2300      	movcc	r3, #0
 800d4e4:	4423      	add	r3, r4
 800d4e6:	e015      	b.n	800d514 <rshift+0x68>
 800d4e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d4ec:	f1c1 0820 	rsb	r8, r1, #32
 800d4f0:	40cf      	lsrs	r7, r1
 800d4f2:	f105 0e04 	add.w	lr, r5, #4
 800d4f6:	46a1      	mov	r9, r4
 800d4f8:	4576      	cmp	r6, lr
 800d4fa:	46f4      	mov	ip, lr
 800d4fc:	d815      	bhi.n	800d52a <rshift+0x7e>
 800d4fe:	1a9a      	subs	r2, r3, r2
 800d500:	0092      	lsls	r2, r2, #2
 800d502:	3a04      	subs	r2, #4
 800d504:	3501      	adds	r5, #1
 800d506:	42ae      	cmp	r6, r5
 800d508:	bf38      	it	cc
 800d50a:	2200      	movcc	r2, #0
 800d50c:	18a3      	adds	r3, r4, r2
 800d50e:	50a7      	str	r7, [r4, r2]
 800d510:	b107      	cbz	r7, 800d514 <rshift+0x68>
 800d512:	3304      	adds	r3, #4
 800d514:	1b1a      	subs	r2, r3, r4
 800d516:	42a3      	cmp	r3, r4
 800d518:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d51c:	bf08      	it	eq
 800d51e:	2300      	moveq	r3, #0
 800d520:	6102      	str	r2, [r0, #16]
 800d522:	bf08      	it	eq
 800d524:	6143      	streq	r3, [r0, #20]
 800d526:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d52a:	f8dc c000 	ldr.w	ip, [ip]
 800d52e:	fa0c fc08 	lsl.w	ip, ip, r8
 800d532:	ea4c 0707 	orr.w	r7, ip, r7
 800d536:	f849 7b04 	str.w	r7, [r9], #4
 800d53a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d53e:	40cf      	lsrs	r7, r1
 800d540:	e7da      	b.n	800d4f8 <rshift+0x4c>
 800d542:	f851 cb04 	ldr.w	ip, [r1], #4
 800d546:	f847 cf04 	str.w	ip, [r7, #4]!
 800d54a:	e7c3      	b.n	800d4d4 <rshift+0x28>
 800d54c:	4623      	mov	r3, r4
 800d54e:	e7e1      	b.n	800d514 <rshift+0x68>

0800d550 <__hexdig_fun>:
 800d550:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d554:	2b09      	cmp	r3, #9
 800d556:	d802      	bhi.n	800d55e <__hexdig_fun+0xe>
 800d558:	3820      	subs	r0, #32
 800d55a:	b2c0      	uxtb	r0, r0
 800d55c:	4770      	bx	lr
 800d55e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d562:	2b05      	cmp	r3, #5
 800d564:	d801      	bhi.n	800d56a <__hexdig_fun+0x1a>
 800d566:	3847      	subs	r0, #71	@ 0x47
 800d568:	e7f7      	b.n	800d55a <__hexdig_fun+0xa>
 800d56a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d56e:	2b05      	cmp	r3, #5
 800d570:	d801      	bhi.n	800d576 <__hexdig_fun+0x26>
 800d572:	3827      	subs	r0, #39	@ 0x27
 800d574:	e7f1      	b.n	800d55a <__hexdig_fun+0xa>
 800d576:	2000      	movs	r0, #0
 800d578:	4770      	bx	lr
	...

0800d57c <__gethex>:
 800d57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d580:	b085      	sub	sp, #20
 800d582:	468a      	mov	sl, r1
 800d584:	9302      	str	r3, [sp, #8]
 800d586:	680b      	ldr	r3, [r1, #0]
 800d588:	9001      	str	r0, [sp, #4]
 800d58a:	4690      	mov	r8, r2
 800d58c:	1c9c      	adds	r4, r3, #2
 800d58e:	46a1      	mov	r9, r4
 800d590:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d594:	2830      	cmp	r0, #48	@ 0x30
 800d596:	d0fa      	beq.n	800d58e <__gethex+0x12>
 800d598:	eba9 0303 	sub.w	r3, r9, r3
 800d59c:	f1a3 0b02 	sub.w	fp, r3, #2
 800d5a0:	f7ff ffd6 	bl	800d550 <__hexdig_fun>
 800d5a4:	4605      	mov	r5, r0
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	d168      	bne.n	800d67c <__gethex+0x100>
 800d5aa:	49a0      	ldr	r1, [pc, #640]	@ (800d82c <__gethex+0x2b0>)
 800d5ac:	2201      	movs	r2, #1
 800d5ae:	4648      	mov	r0, r9
 800d5b0:	f7ff ff1e 	bl	800d3f0 <strncmp>
 800d5b4:	4607      	mov	r7, r0
 800d5b6:	2800      	cmp	r0, #0
 800d5b8:	d167      	bne.n	800d68a <__gethex+0x10e>
 800d5ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d5be:	4626      	mov	r6, r4
 800d5c0:	f7ff ffc6 	bl	800d550 <__hexdig_fun>
 800d5c4:	2800      	cmp	r0, #0
 800d5c6:	d062      	beq.n	800d68e <__gethex+0x112>
 800d5c8:	4623      	mov	r3, r4
 800d5ca:	7818      	ldrb	r0, [r3, #0]
 800d5cc:	2830      	cmp	r0, #48	@ 0x30
 800d5ce:	4699      	mov	r9, r3
 800d5d0:	f103 0301 	add.w	r3, r3, #1
 800d5d4:	d0f9      	beq.n	800d5ca <__gethex+0x4e>
 800d5d6:	f7ff ffbb 	bl	800d550 <__hexdig_fun>
 800d5da:	fab0 f580 	clz	r5, r0
 800d5de:	096d      	lsrs	r5, r5, #5
 800d5e0:	f04f 0b01 	mov.w	fp, #1
 800d5e4:	464a      	mov	r2, r9
 800d5e6:	4616      	mov	r6, r2
 800d5e8:	3201      	adds	r2, #1
 800d5ea:	7830      	ldrb	r0, [r6, #0]
 800d5ec:	f7ff ffb0 	bl	800d550 <__hexdig_fun>
 800d5f0:	2800      	cmp	r0, #0
 800d5f2:	d1f8      	bne.n	800d5e6 <__gethex+0x6a>
 800d5f4:	498d      	ldr	r1, [pc, #564]	@ (800d82c <__gethex+0x2b0>)
 800d5f6:	2201      	movs	r2, #1
 800d5f8:	4630      	mov	r0, r6
 800d5fa:	f7ff fef9 	bl	800d3f0 <strncmp>
 800d5fe:	2800      	cmp	r0, #0
 800d600:	d13f      	bne.n	800d682 <__gethex+0x106>
 800d602:	b944      	cbnz	r4, 800d616 <__gethex+0x9a>
 800d604:	1c74      	adds	r4, r6, #1
 800d606:	4622      	mov	r2, r4
 800d608:	4616      	mov	r6, r2
 800d60a:	3201      	adds	r2, #1
 800d60c:	7830      	ldrb	r0, [r6, #0]
 800d60e:	f7ff ff9f 	bl	800d550 <__hexdig_fun>
 800d612:	2800      	cmp	r0, #0
 800d614:	d1f8      	bne.n	800d608 <__gethex+0x8c>
 800d616:	1ba4      	subs	r4, r4, r6
 800d618:	00a7      	lsls	r7, r4, #2
 800d61a:	7833      	ldrb	r3, [r6, #0]
 800d61c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d620:	2b50      	cmp	r3, #80	@ 0x50
 800d622:	d13e      	bne.n	800d6a2 <__gethex+0x126>
 800d624:	7873      	ldrb	r3, [r6, #1]
 800d626:	2b2b      	cmp	r3, #43	@ 0x2b
 800d628:	d033      	beq.n	800d692 <__gethex+0x116>
 800d62a:	2b2d      	cmp	r3, #45	@ 0x2d
 800d62c:	d034      	beq.n	800d698 <__gethex+0x11c>
 800d62e:	1c71      	adds	r1, r6, #1
 800d630:	2400      	movs	r4, #0
 800d632:	7808      	ldrb	r0, [r1, #0]
 800d634:	f7ff ff8c 	bl	800d550 <__hexdig_fun>
 800d638:	1e43      	subs	r3, r0, #1
 800d63a:	b2db      	uxtb	r3, r3
 800d63c:	2b18      	cmp	r3, #24
 800d63e:	d830      	bhi.n	800d6a2 <__gethex+0x126>
 800d640:	f1a0 0210 	sub.w	r2, r0, #16
 800d644:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d648:	f7ff ff82 	bl	800d550 <__hexdig_fun>
 800d64c:	f100 3cff 	add.w	ip, r0, #4294967295
 800d650:	fa5f fc8c 	uxtb.w	ip, ip
 800d654:	f1bc 0f18 	cmp.w	ip, #24
 800d658:	f04f 030a 	mov.w	r3, #10
 800d65c:	d91e      	bls.n	800d69c <__gethex+0x120>
 800d65e:	b104      	cbz	r4, 800d662 <__gethex+0xe6>
 800d660:	4252      	negs	r2, r2
 800d662:	4417      	add	r7, r2
 800d664:	f8ca 1000 	str.w	r1, [sl]
 800d668:	b1ed      	cbz	r5, 800d6a6 <__gethex+0x12a>
 800d66a:	f1bb 0f00 	cmp.w	fp, #0
 800d66e:	bf0c      	ite	eq
 800d670:	2506      	moveq	r5, #6
 800d672:	2500      	movne	r5, #0
 800d674:	4628      	mov	r0, r5
 800d676:	b005      	add	sp, #20
 800d678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d67c:	2500      	movs	r5, #0
 800d67e:	462c      	mov	r4, r5
 800d680:	e7b0      	b.n	800d5e4 <__gethex+0x68>
 800d682:	2c00      	cmp	r4, #0
 800d684:	d1c7      	bne.n	800d616 <__gethex+0x9a>
 800d686:	4627      	mov	r7, r4
 800d688:	e7c7      	b.n	800d61a <__gethex+0x9e>
 800d68a:	464e      	mov	r6, r9
 800d68c:	462f      	mov	r7, r5
 800d68e:	2501      	movs	r5, #1
 800d690:	e7c3      	b.n	800d61a <__gethex+0x9e>
 800d692:	2400      	movs	r4, #0
 800d694:	1cb1      	adds	r1, r6, #2
 800d696:	e7cc      	b.n	800d632 <__gethex+0xb6>
 800d698:	2401      	movs	r4, #1
 800d69a:	e7fb      	b.n	800d694 <__gethex+0x118>
 800d69c:	fb03 0002 	mla	r0, r3, r2, r0
 800d6a0:	e7ce      	b.n	800d640 <__gethex+0xc4>
 800d6a2:	4631      	mov	r1, r6
 800d6a4:	e7de      	b.n	800d664 <__gethex+0xe8>
 800d6a6:	eba6 0309 	sub.w	r3, r6, r9
 800d6aa:	3b01      	subs	r3, #1
 800d6ac:	4629      	mov	r1, r5
 800d6ae:	2b07      	cmp	r3, #7
 800d6b0:	dc0a      	bgt.n	800d6c8 <__gethex+0x14c>
 800d6b2:	9801      	ldr	r0, [sp, #4]
 800d6b4:	f7fe f950 	bl	800b958 <_Balloc>
 800d6b8:	4604      	mov	r4, r0
 800d6ba:	b940      	cbnz	r0, 800d6ce <__gethex+0x152>
 800d6bc:	4b5c      	ldr	r3, [pc, #368]	@ (800d830 <__gethex+0x2b4>)
 800d6be:	4602      	mov	r2, r0
 800d6c0:	21e4      	movs	r1, #228	@ 0xe4
 800d6c2:	485c      	ldr	r0, [pc, #368]	@ (800d834 <__gethex+0x2b8>)
 800d6c4:	f7ff fec0 	bl	800d448 <__assert_func>
 800d6c8:	3101      	adds	r1, #1
 800d6ca:	105b      	asrs	r3, r3, #1
 800d6cc:	e7ef      	b.n	800d6ae <__gethex+0x132>
 800d6ce:	f100 0a14 	add.w	sl, r0, #20
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	4655      	mov	r5, sl
 800d6d6:	469b      	mov	fp, r3
 800d6d8:	45b1      	cmp	r9, r6
 800d6da:	d337      	bcc.n	800d74c <__gethex+0x1d0>
 800d6dc:	f845 bb04 	str.w	fp, [r5], #4
 800d6e0:	eba5 050a 	sub.w	r5, r5, sl
 800d6e4:	10ad      	asrs	r5, r5, #2
 800d6e6:	6125      	str	r5, [r4, #16]
 800d6e8:	4658      	mov	r0, fp
 800d6ea:	f7fe fa27 	bl	800bb3c <__hi0bits>
 800d6ee:	016d      	lsls	r5, r5, #5
 800d6f0:	f8d8 6000 	ldr.w	r6, [r8]
 800d6f4:	1a2d      	subs	r5, r5, r0
 800d6f6:	42b5      	cmp	r5, r6
 800d6f8:	dd54      	ble.n	800d7a4 <__gethex+0x228>
 800d6fa:	1bad      	subs	r5, r5, r6
 800d6fc:	4629      	mov	r1, r5
 800d6fe:	4620      	mov	r0, r4
 800d700:	f7fe fdb3 	bl	800c26a <__any_on>
 800d704:	4681      	mov	r9, r0
 800d706:	b178      	cbz	r0, 800d728 <__gethex+0x1ac>
 800d708:	1e6b      	subs	r3, r5, #1
 800d70a:	1159      	asrs	r1, r3, #5
 800d70c:	f003 021f 	and.w	r2, r3, #31
 800d710:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d714:	f04f 0901 	mov.w	r9, #1
 800d718:	fa09 f202 	lsl.w	r2, r9, r2
 800d71c:	420a      	tst	r2, r1
 800d71e:	d003      	beq.n	800d728 <__gethex+0x1ac>
 800d720:	454b      	cmp	r3, r9
 800d722:	dc36      	bgt.n	800d792 <__gethex+0x216>
 800d724:	f04f 0902 	mov.w	r9, #2
 800d728:	4629      	mov	r1, r5
 800d72a:	4620      	mov	r0, r4
 800d72c:	f7ff febe 	bl	800d4ac <rshift>
 800d730:	442f      	add	r7, r5
 800d732:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d736:	42bb      	cmp	r3, r7
 800d738:	da42      	bge.n	800d7c0 <__gethex+0x244>
 800d73a:	9801      	ldr	r0, [sp, #4]
 800d73c:	4621      	mov	r1, r4
 800d73e:	f7fe f94b 	bl	800b9d8 <_Bfree>
 800d742:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d744:	2300      	movs	r3, #0
 800d746:	6013      	str	r3, [r2, #0]
 800d748:	25a3      	movs	r5, #163	@ 0xa3
 800d74a:	e793      	b.n	800d674 <__gethex+0xf8>
 800d74c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d750:	2a2e      	cmp	r2, #46	@ 0x2e
 800d752:	d012      	beq.n	800d77a <__gethex+0x1fe>
 800d754:	2b20      	cmp	r3, #32
 800d756:	d104      	bne.n	800d762 <__gethex+0x1e6>
 800d758:	f845 bb04 	str.w	fp, [r5], #4
 800d75c:	f04f 0b00 	mov.w	fp, #0
 800d760:	465b      	mov	r3, fp
 800d762:	7830      	ldrb	r0, [r6, #0]
 800d764:	9303      	str	r3, [sp, #12]
 800d766:	f7ff fef3 	bl	800d550 <__hexdig_fun>
 800d76a:	9b03      	ldr	r3, [sp, #12]
 800d76c:	f000 000f 	and.w	r0, r0, #15
 800d770:	4098      	lsls	r0, r3
 800d772:	ea4b 0b00 	orr.w	fp, fp, r0
 800d776:	3304      	adds	r3, #4
 800d778:	e7ae      	b.n	800d6d8 <__gethex+0x15c>
 800d77a:	45b1      	cmp	r9, r6
 800d77c:	d8ea      	bhi.n	800d754 <__gethex+0x1d8>
 800d77e:	492b      	ldr	r1, [pc, #172]	@ (800d82c <__gethex+0x2b0>)
 800d780:	9303      	str	r3, [sp, #12]
 800d782:	2201      	movs	r2, #1
 800d784:	4630      	mov	r0, r6
 800d786:	f7ff fe33 	bl	800d3f0 <strncmp>
 800d78a:	9b03      	ldr	r3, [sp, #12]
 800d78c:	2800      	cmp	r0, #0
 800d78e:	d1e1      	bne.n	800d754 <__gethex+0x1d8>
 800d790:	e7a2      	b.n	800d6d8 <__gethex+0x15c>
 800d792:	1ea9      	subs	r1, r5, #2
 800d794:	4620      	mov	r0, r4
 800d796:	f7fe fd68 	bl	800c26a <__any_on>
 800d79a:	2800      	cmp	r0, #0
 800d79c:	d0c2      	beq.n	800d724 <__gethex+0x1a8>
 800d79e:	f04f 0903 	mov.w	r9, #3
 800d7a2:	e7c1      	b.n	800d728 <__gethex+0x1ac>
 800d7a4:	da09      	bge.n	800d7ba <__gethex+0x23e>
 800d7a6:	1b75      	subs	r5, r6, r5
 800d7a8:	4621      	mov	r1, r4
 800d7aa:	9801      	ldr	r0, [sp, #4]
 800d7ac:	462a      	mov	r2, r5
 800d7ae:	f7fe fb23 	bl	800bdf8 <__lshift>
 800d7b2:	1b7f      	subs	r7, r7, r5
 800d7b4:	4604      	mov	r4, r0
 800d7b6:	f100 0a14 	add.w	sl, r0, #20
 800d7ba:	f04f 0900 	mov.w	r9, #0
 800d7be:	e7b8      	b.n	800d732 <__gethex+0x1b6>
 800d7c0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d7c4:	42bd      	cmp	r5, r7
 800d7c6:	dd6f      	ble.n	800d8a8 <__gethex+0x32c>
 800d7c8:	1bed      	subs	r5, r5, r7
 800d7ca:	42ae      	cmp	r6, r5
 800d7cc:	dc34      	bgt.n	800d838 <__gethex+0x2bc>
 800d7ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d7d2:	2b02      	cmp	r3, #2
 800d7d4:	d022      	beq.n	800d81c <__gethex+0x2a0>
 800d7d6:	2b03      	cmp	r3, #3
 800d7d8:	d024      	beq.n	800d824 <__gethex+0x2a8>
 800d7da:	2b01      	cmp	r3, #1
 800d7dc:	d115      	bne.n	800d80a <__gethex+0x28e>
 800d7de:	42ae      	cmp	r6, r5
 800d7e0:	d113      	bne.n	800d80a <__gethex+0x28e>
 800d7e2:	2e01      	cmp	r6, #1
 800d7e4:	d10b      	bne.n	800d7fe <__gethex+0x282>
 800d7e6:	9a02      	ldr	r2, [sp, #8]
 800d7e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d7ec:	6013      	str	r3, [r2, #0]
 800d7ee:	2301      	movs	r3, #1
 800d7f0:	6123      	str	r3, [r4, #16]
 800d7f2:	f8ca 3000 	str.w	r3, [sl]
 800d7f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d7f8:	2562      	movs	r5, #98	@ 0x62
 800d7fa:	601c      	str	r4, [r3, #0]
 800d7fc:	e73a      	b.n	800d674 <__gethex+0xf8>
 800d7fe:	1e71      	subs	r1, r6, #1
 800d800:	4620      	mov	r0, r4
 800d802:	f7fe fd32 	bl	800c26a <__any_on>
 800d806:	2800      	cmp	r0, #0
 800d808:	d1ed      	bne.n	800d7e6 <__gethex+0x26a>
 800d80a:	9801      	ldr	r0, [sp, #4]
 800d80c:	4621      	mov	r1, r4
 800d80e:	f7fe f8e3 	bl	800b9d8 <_Bfree>
 800d812:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d814:	2300      	movs	r3, #0
 800d816:	6013      	str	r3, [r2, #0]
 800d818:	2550      	movs	r5, #80	@ 0x50
 800d81a:	e72b      	b.n	800d674 <__gethex+0xf8>
 800d81c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d1f3      	bne.n	800d80a <__gethex+0x28e>
 800d822:	e7e0      	b.n	800d7e6 <__gethex+0x26a>
 800d824:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d826:	2b00      	cmp	r3, #0
 800d828:	d1dd      	bne.n	800d7e6 <__gethex+0x26a>
 800d82a:	e7ee      	b.n	800d80a <__gethex+0x28e>
 800d82c:	0800e6af 	.word	0x0800e6af
 800d830:	0800e645 	.word	0x0800e645
 800d834:	0800e706 	.word	0x0800e706
 800d838:	1e6f      	subs	r7, r5, #1
 800d83a:	f1b9 0f00 	cmp.w	r9, #0
 800d83e:	d130      	bne.n	800d8a2 <__gethex+0x326>
 800d840:	b127      	cbz	r7, 800d84c <__gethex+0x2d0>
 800d842:	4639      	mov	r1, r7
 800d844:	4620      	mov	r0, r4
 800d846:	f7fe fd10 	bl	800c26a <__any_on>
 800d84a:	4681      	mov	r9, r0
 800d84c:	117a      	asrs	r2, r7, #5
 800d84e:	2301      	movs	r3, #1
 800d850:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d854:	f007 071f 	and.w	r7, r7, #31
 800d858:	40bb      	lsls	r3, r7
 800d85a:	4213      	tst	r3, r2
 800d85c:	4629      	mov	r1, r5
 800d85e:	4620      	mov	r0, r4
 800d860:	bf18      	it	ne
 800d862:	f049 0902 	orrne.w	r9, r9, #2
 800d866:	f7ff fe21 	bl	800d4ac <rshift>
 800d86a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d86e:	1b76      	subs	r6, r6, r5
 800d870:	2502      	movs	r5, #2
 800d872:	f1b9 0f00 	cmp.w	r9, #0
 800d876:	d047      	beq.n	800d908 <__gethex+0x38c>
 800d878:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d87c:	2b02      	cmp	r3, #2
 800d87e:	d015      	beq.n	800d8ac <__gethex+0x330>
 800d880:	2b03      	cmp	r3, #3
 800d882:	d017      	beq.n	800d8b4 <__gethex+0x338>
 800d884:	2b01      	cmp	r3, #1
 800d886:	d109      	bne.n	800d89c <__gethex+0x320>
 800d888:	f019 0f02 	tst.w	r9, #2
 800d88c:	d006      	beq.n	800d89c <__gethex+0x320>
 800d88e:	f8da 3000 	ldr.w	r3, [sl]
 800d892:	ea49 0903 	orr.w	r9, r9, r3
 800d896:	f019 0f01 	tst.w	r9, #1
 800d89a:	d10e      	bne.n	800d8ba <__gethex+0x33e>
 800d89c:	f045 0510 	orr.w	r5, r5, #16
 800d8a0:	e032      	b.n	800d908 <__gethex+0x38c>
 800d8a2:	f04f 0901 	mov.w	r9, #1
 800d8a6:	e7d1      	b.n	800d84c <__gethex+0x2d0>
 800d8a8:	2501      	movs	r5, #1
 800d8aa:	e7e2      	b.n	800d872 <__gethex+0x2f6>
 800d8ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8ae:	f1c3 0301 	rsb	r3, r3, #1
 800d8b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d8b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d0f0      	beq.n	800d89c <__gethex+0x320>
 800d8ba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d8be:	f104 0314 	add.w	r3, r4, #20
 800d8c2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d8c6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d8ca:	f04f 0c00 	mov.w	ip, #0
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8d4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d8d8:	d01b      	beq.n	800d912 <__gethex+0x396>
 800d8da:	3201      	adds	r2, #1
 800d8dc:	6002      	str	r2, [r0, #0]
 800d8de:	2d02      	cmp	r5, #2
 800d8e0:	f104 0314 	add.w	r3, r4, #20
 800d8e4:	d13c      	bne.n	800d960 <__gethex+0x3e4>
 800d8e6:	f8d8 2000 	ldr.w	r2, [r8]
 800d8ea:	3a01      	subs	r2, #1
 800d8ec:	42b2      	cmp	r2, r6
 800d8ee:	d109      	bne.n	800d904 <__gethex+0x388>
 800d8f0:	1171      	asrs	r1, r6, #5
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d8f8:	f006 061f 	and.w	r6, r6, #31
 800d8fc:	fa02 f606 	lsl.w	r6, r2, r6
 800d900:	421e      	tst	r6, r3
 800d902:	d13a      	bne.n	800d97a <__gethex+0x3fe>
 800d904:	f045 0520 	orr.w	r5, r5, #32
 800d908:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d90a:	601c      	str	r4, [r3, #0]
 800d90c:	9b02      	ldr	r3, [sp, #8]
 800d90e:	601f      	str	r7, [r3, #0]
 800d910:	e6b0      	b.n	800d674 <__gethex+0xf8>
 800d912:	4299      	cmp	r1, r3
 800d914:	f843 cc04 	str.w	ip, [r3, #-4]
 800d918:	d8d9      	bhi.n	800d8ce <__gethex+0x352>
 800d91a:	68a3      	ldr	r3, [r4, #8]
 800d91c:	459b      	cmp	fp, r3
 800d91e:	db17      	blt.n	800d950 <__gethex+0x3d4>
 800d920:	6861      	ldr	r1, [r4, #4]
 800d922:	9801      	ldr	r0, [sp, #4]
 800d924:	3101      	adds	r1, #1
 800d926:	f7fe f817 	bl	800b958 <_Balloc>
 800d92a:	4681      	mov	r9, r0
 800d92c:	b918      	cbnz	r0, 800d936 <__gethex+0x3ba>
 800d92e:	4b1a      	ldr	r3, [pc, #104]	@ (800d998 <__gethex+0x41c>)
 800d930:	4602      	mov	r2, r0
 800d932:	2184      	movs	r1, #132	@ 0x84
 800d934:	e6c5      	b.n	800d6c2 <__gethex+0x146>
 800d936:	6922      	ldr	r2, [r4, #16]
 800d938:	3202      	adds	r2, #2
 800d93a:	f104 010c 	add.w	r1, r4, #12
 800d93e:	0092      	lsls	r2, r2, #2
 800d940:	300c      	adds	r0, #12
 800d942:	f7fd f89a 	bl	800aa7a <memcpy>
 800d946:	4621      	mov	r1, r4
 800d948:	9801      	ldr	r0, [sp, #4]
 800d94a:	f7fe f845 	bl	800b9d8 <_Bfree>
 800d94e:	464c      	mov	r4, r9
 800d950:	6923      	ldr	r3, [r4, #16]
 800d952:	1c5a      	adds	r2, r3, #1
 800d954:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d958:	6122      	str	r2, [r4, #16]
 800d95a:	2201      	movs	r2, #1
 800d95c:	615a      	str	r2, [r3, #20]
 800d95e:	e7be      	b.n	800d8de <__gethex+0x362>
 800d960:	6922      	ldr	r2, [r4, #16]
 800d962:	455a      	cmp	r2, fp
 800d964:	dd0b      	ble.n	800d97e <__gethex+0x402>
 800d966:	2101      	movs	r1, #1
 800d968:	4620      	mov	r0, r4
 800d96a:	f7ff fd9f 	bl	800d4ac <rshift>
 800d96e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d972:	3701      	adds	r7, #1
 800d974:	42bb      	cmp	r3, r7
 800d976:	f6ff aee0 	blt.w	800d73a <__gethex+0x1be>
 800d97a:	2501      	movs	r5, #1
 800d97c:	e7c2      	b.n	800d904 <__gethex+0x388>
 800d97e:	f016 061f 	ands.w	r6, r6, #31
 800d982:	d0fa      	beq.n	800d97a <__gethex+0x3fe>
 800d984:	4453      	add	r3, sl
 800d986:	f1c6 0620 	rsb	r6, r6, #32
 800d98a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d98e:	f7fe f8d5 	bl	800bb3c <__hi0bits>
 800d992:	42b0      	cmp	r0, r6
 800d994:	dbe7      	blt.n	800d966 <__gethex+0x3ea>
 800d996:	e7f0      	b.n	800d97a <__gethex+0x3fe>
 800d998:	0800e645 	.word	0x0800e645

0800d99c <L_shift>:
 800d99c:	f1c2 0208 	rsb	r2, r2, #8
 800d9a0:	0092      	lsls	r2, r2, #2
 800d9a2:	b570      	push	{r4, r5, r6, lr}
 800d9a4:	f1c2 0620 	rsb	r6, r2, #32
 800d9a8:	6843      	ldr	r3, [r0, #4]
 800d9aa:	6804      	ldr	r4, [r0, #0]
 800d9ac:	fa03 f506 	lsl.w	r5, r3, r6
 800d9b0:	432c      	orrs	r4, r5
 800d9b2:	40d3      	lsrs	r3, r2
 800d9b4:	6004      	str	r4, [r0, #0]
 800d9b6:	f840 3f04 	str.w	r3, [r0, #4]!
 800d9ba:	4288      	cmp	r0, r1
 800d9bc:	d3f4      	bcc.n	800d9a8 <L_shift+0xc>
 800d9be:	bd70      	pop	{r4, r5, r6, pc}

0800d9c0 <__match>:
 800d9c0:	b530      	push	{r4, r5, lr}
 800d9c2:	6803      	ldr	r3, [r0, #0]
 800d9c4:	3301      	adds	r3, #1
 800d9c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9ca:	b914      	cbnz	r4, 800d9d2 <__match+0x12>
 800d9cc:	6003      	str	r3, [r0, #0]
 800d9ce:	2001      	movs	r0, #1
 800d9d0:	bd30      	pop	{r4, r5, pc}
 800d9d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9d6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d9da:	2d19      	cmp	r5, #25
 800d9dc:	bf98      	it	ls
 800d9de:	3220      	addls	r2, #32
 800d9e0:	42a2      	cmp	r2, r4
 800d9e2:	d0f0      	beq.n	800d9c6 <__match+0x6>
 800d9e4:	2000      	movs	r0, #0
 800d9e6:	e7f3      	b.n	800d9d0 <__match+0x10>

0800d9e8 <__hexnan>:
 800d9e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9ec:	680b      	ldr	r3, [r1, #0]
 800d9ee:	6801      	ldr	r1, [r0, #0]
 800d9f0:	115e      	asrs	r6, r3, #5
 800d9f2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d9f6:	f013 031f 	ands.w	r3, r3, #31
 800d9fa:	b087      	sub	sp, #28
 800d9fc:	bf18      	it	ne
 800d9fe:	3604      	addne	r6, #4
 800da00:	2500      	movs	r5, #0
 800da02:	1f37      	subs	r7, r6, #4
 800da04:	4682      	mov	sl, r0
 800da06:	4690      	mov	r8, r2
 800da08:	9301      	str	r3, [sp, #4]
 800da0a:	f846 5c04 	str.w	r5, [r6, #-4]
 800da0e:	46b9      	mov	r9, r7
 800da10:	463c      	mov	r4, r7
 800da12:	9502      	str	r5, [sp, #8]
 800da14:	46ab      	mov	fp, r5
 800da16:	784a      	ldrb	r2, [r1, #1]
 800da18:	1c4b      	adds	r3, r1, #1
 800da1a:	9303      	str	r3, [sp, #12]
 800da1c:	b342      	cbz	r2, 800da70 <__hexnan+0x88>
 800da1e:	4610      	mov	r0, r2
 800da20:	9105      	str	r1, [sp, #20]
 800da22:	9204      	str	r2, [sp, #16]
 800da24:	f7ff fd94 	bl	800d550 <__hexdig_fun>
 800da28:	2800      	cmp	r0, #0
 800da2a:	d151      	bne.n	800dad0 <__hexnan+0xe8>
 800da2c:	9a04      	ldr	r2, [sp, #16]
 800da2e:	9905      	ldr	r1, [sp, #20]
 800da30:	2a20      	cmp	r2, #32
 800da32:	d818      	bhi.n	800da66 <__hexnan+0x7e>
 800da34:	9b02      	ldr	r3, [sp, #8]
 800da36:	459b      	cmp	fp, r3
 800da38:	dd13      	ble.n	800da62 <__hexnan+0x7a>
 800da3a:	454c      	cmp	r4, r9
 800da3c:	d206      	bcs.n	800da4c <__hexnan+0x64>
 800da3e:	2d07      	cmp	r5, #7
 800da40:	dc04      	bgt.n	800da4c <__hexnan+0x64>
 800da42:	462a      	mov	r2, r5
 800da44:	4649      	mov	r1, r9
 800da46:	4620      	mov	r0, r4
 800da48:	f7ff ffa8 	bl	800d99c <L_shift>
 800da4c:	4544      	cmp	r4, r8
 800da4e:	d952      	bls.n	800daf6 <__hexnan+0x10e>
 800da50:	2300      	movs	r3, #0
 800da52:	f1a4 0904 	sub.w	r9, r4, #4
 800da56:	f844 3c04 	str.w	r3, [r4, #-4]
 800da5a:	f8cd b008 	str.w	fp, [sp, #8]
 800da5e:	464c      	mov	r4, r9
 800da60:	461d      	mov	r5, r3
 800da62:	9903      	ldr	r1, [sp, #12]
 800da64:	e7d7      	b.n	800da16 <__hexnan+0x2e>
 800da66:	2a29      	cmp	r2, #41	@ 0x29
 800da68:	d157      	bne.n	800db1a <__hexnan+0x132>
 800da6a:	3102      	adds	r1, #2
 800da6c:	f8ca 1000 	str.w	r1, [sl]
 800da70:	f1bb 0f00 	cmp.w	fp, #0
 800da74:	d051      	beq.n	800db1a <__hexnan+0x132>
 800da76:	454c      	cmp	r4, r9
 800da78:	d206      	bcs.n	800da88 <__hexnan+0xa0>
 800da7a:	2d07      	cmp	r5, #7
 800da7c:	dc04      	bgt.n	800da88 <__hexnan+0xa0>
 800da7e:	462a      	mov	r2, r5
 800da80:	4649      	mov	r1, r9
 800da82:	4620      	mov	r0, r4
 800da84:	f7ff ff8a 	bl	800d99c <L_shift>
 800da88:	4544      	cmp	r4, r8
 800da8a:	d936      	bls.n	800dafa <__hexnan+0x112>
 800da8c:	f1a8 0204 	sub.w	r2, r8, #4
 800da90:	4623      	mov	r3, r4
 800da92:	f853 1b04 	ldr.w	r1, [r3], #4
 800da96:	f842 1f04 	str.w	r1, [r2, #4]!
 800da9a:	429f      	cmp	r7, r3
 800da9c:	d2f9      	bcs.n	800da92 <__hexnan+0xaa>
 800da9e:	1b3b      	subs	r3, r7, r4
 800daa0:	f023 0303 	bic.w	r3, r3, #3
 800daa4:	3304      	adds	r3, #4
 800daa6:	3401      	adds	r4, #1
 800daa8:	3e03      	subs	r6, #3
 800daaa:	42b4      	cmp	r4, r6
 800daac:	bf88      	it	hi
 800daae:	2304      	movhi	r3, #4
 800dab0:	4443      	add	r3, r8
 800dab2:	2200      	movs	r2, #0
 800dab4:	f843 2b04 	str.w	r2, [r3], #4
 800dab8:	429f      	cmp	r7, r3
 800daba:	d2fb      	bcs.n	800dab4 <__hexnan+0xcc>
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	b91b      	cbnz	r3, 800dac8 <__hexnan+0xe0>
 800dac0:	4547      	cmp	r7, r8
 800dac2:	d128      	bne.n	800db16 <__hexnan+0x12e>
 800dac4:	2301      	movs	r3, #1
 800dac6:	603b      	str	r3, [r7, #0]
 800dac8:	2005      	movs	r0, #5
 800daca:	b007      	add	sp, #28
 800dacc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dad0:	3501      	adds	r5, #1
 800dad2:	2d08      	cmp	r5, #8
 800dad4:	f10b 0b01 	add.w	fp, fp, #1
 800dad8:	dd06      	ble.n	800dae8 <__hexnan+0x100>
 800dada:	4544      	cmp	r4, r8
 800dadc:	d9c1      	bls.n	800da62 <__hexnan+0x7a>
 800dade:	2300      	movs	r3, #0
 800dae0:	f844 3c04 	str.w	r3, [r4, #-4]
 800dae4:	2501      	movs	r5, #1
 800dae6:	3c04      	subs	r4, #4
 800dae8:	6822      	ldr	r2, [r4, #0]
 800daea:	f000 000f 	and.w	r0, r0, #15
 800daee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800daf2:	6020      	str	r0, [r4, #0]
 800daf4:	e7b5      	b.n	800da62 <__hexnan+0x7a>
 800daf6:	2508      	movs	r5, #8
 800daf8:	e7b3      	b.n	800da62 <__hexnan+0x7a>
 800dafa:	9b01      	ldr	r3, [sp, #4]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d0dd      	beq.n	800dabc <__hexnan+0xd4>
 800db00:	f1c3 0320 	rsb	r3, r3, #32
 800db04:	f04f 32ff 	mov.w	r2, #4294967295
 800db08:	40da      	lsrs	r2, r3
 800db0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800db0e:	4013      	ands	r3, r2
 800db10:	f846 3c04 	str.w	r3, [r6, #-4]
 800db14:	e7d2      	b.n	800dabc <__hexnan+0xd4>
 800db16:	3f04      	subs	r7, #4
 800db18:	e7d0      	b.n	800dabc <__hexnan+0xd4>
 800db1a:	2004      	movs	r0, #4
 800db1c:	e7d5      	b.n	800daca <__hexnan+0xe2>

0800db1e <__ascii_mbtowc>:
 800db1e:	b082      	sub	sp, #8
 800db20:	b901      	cbnz	r1, 800db24 <__ascii_mbtowc+0x6>
 800db22:	a901      	add	r1, sp, #4
 800db24:	b142      	cbz	r2, 800db38 <__ascii_mbtowc+0x1a>
 800db26:	b14b      	cbz	r3, 800db3c <__ascii_mbtowc+0x1e>
 800db28:	7813      	ldrb	r3, [r2, #0]
 800db2a:	600b      	str	r3, [r1, #0]
 800db2c:	7812      	ldrb	r2, [r2, #0]
 800db2e:	1e10      	subs	r0, r2, #0
 800db30:	bf18      	it	ne
 800db32:	2001      	movne	r0, #1
 800db34:	b002      	add	sp, #8
 800db36:	4770      	bx	lr
 800db38:	4610      	mov	r0, r2
 800db3a:	e7fb      	b.n	800db34 <__ascii_mbtowc+0x16>
 800db3c:	f06f 0001 	mvn.w	r0, #1
 800db40:	e7f8      	b.n	800db34 <__ascii_mbtowc+0x16>

0800db42 <_realloc_r>:
 800db42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db46:	4607      	mov	r7, r0
 800db48:	4614      	mov	r4, r2
 800db4a:	460d      	mov	r5, r1
 800db4c:	b921      	cbnz	r1, 800db58 <_realloc_r+0x16>
 800db4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db52:	4611      	mov	r1, r2
 800db54:	f7fd be74 	b.w	800b840 <_malloc_r>
 800db58:	b92a      	cbnz	r2, 800db66 <_realloc_r+0x24>
 800db5a:	f7fd fdfd 	bl	800b758 <_free_r>
 800db5e:	4625      	mov	r5, r4
 800db60:	4628      	mov	r0, r5
 800db62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db66:	f000 f840 	bl	800dbea <_malloc_usable_size_r>
 800db6a:	4284      	cmp	r4, r0
 800db6c:	4606      	mov	r6, r0
 800db6e:	d802      	bhi.n	800db76 <_realloc_r+0x34>
 800db70:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db74:	d8f4      	bhi.n	800db60 <_realloc_r+0x1e>
 800db76:	4621      	mov	r1, r4
 800db78:	4638      	mov	r0, r7
 800db7a:	f7fd fe61 	bl	800b840 <_malloc_r>
 800db7e:	4680      	mov	r8, r0
 800db80:	b908      	cbnz	r0, 800db86 <_realloc_r+0x44>
 800db82:	4645      	mov	r5, r8
 800db84:	e7ec      	b.n	800db60 <_realloc_r+0x1e>
 800db86:	42b4      	cmp	r4, r6
 800db88:	4622      	mov	r2, r4
 800db8a:	4629      	mov	r1, r5
 800db8c:	bf28      	it	cs
 800db8e:	4632      	movcs	r2, r6
 800db90:	f7fc ff73 	bl	800aa7a <memcpy>
 800db94:	4629      	mov	r1, r5
 800db96:	4638      	mov	r0, r7
 800db98:	f7fd fdde 	bl	800b758 <_free_r>
 800db9c:	e7f1      	b.n	800db82 <_realloc_r+0x40>

0800db9e <__ascii_wctomb>:
 800db9e:	4603      	mov	r3, r0
 800dba0:	4608      	mov	r0, r1
 800dba2:	b141      	cbz	r1, 800dbb6 <__ascii_wctomb+0x18>
 800dba4:	2aff      	cmp	r2, #255	@ 0xff
 800dba6:	d904      	bls.n	800dbb2 <__ascii_wctomb+0x14>
 800dba8:	228a      	movs	r2, #138	@ 0x8a
 800dbaa:	601a      	str	r2, [r3, #0]
 800dbac:	f04f 30ff 	mov.w	r0, #4294967295
 800dbb0:	4770      	bx	lr
 800dbb2:	700a      	strb	r2, [r1, #0]
 800dbb4:	2001      	movs	r0, #1
 800dbb6:	4770      	bx	lr

0800dbb8 <fiprintf>:
 800dbb8:	b40e      	push	{r1, r2, r3}
 800dbba:	b503      	push	{r0, r1, lr}
 800dbbc:	4601      	mov	r1, r0
 800dbbe:	ab03      	add	r3, sp, #12
 800dbc0:	4805      	ldr	r0, [pc, #20]	@ (800dbd8 <fiprintf+0x20>)
 800dbc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbc6:	6800      	ldr	r0, [r0, #0]
 800dbc8:	9301      	str	r3, [sp, #4]
 800dbca:	f000 f83f 	bl	800dc4c <_vfiprintf_r>
 800dbce:	b002      	add	sp, #8
 800dbd0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbd4:	b003      	add	sp, #12
 800dbd6:	4770      	bx	lr
 800dbd8:	20000038 	.word	0x20000038

0800dbdc <abort>:
 800dbdc:	b508      	push	{r3, lr}
 800dbde:	2006      	movs	r0, #6
 800dbe0:	f000 fa08 	bl	800dff4 <raise>
 800dbe4:	2001      	movs	r0, #1
 800dbe6:	f7f5 fca5 	bl	8003534 <_exit>

0800dbea <_malloc_usable_size_r>:
 800dbea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbee:	1f18      	subs	r0, r3, #4
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	bfbc      	itt	lt
 800dbf4:	580b      	ldrlt	r3, [r1, r0]
 800dbf6:	18c0      	addlt	r0, r0, r3
 800dbf8:	4770      	bx	lr

0800dbfa <__sfputc_r>:
 800dbfa:	6893      	ldr	r3, [r2, #8]
 800dbfc:	3b01      	subs	r3, #1
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	b410      	push	{r4}
 800dc02:	6093      	str	r3, [r2, #8]
 800dc04:	da08      	bge.n	800dc18 <__sfputc_r+0x1e>
 800dc06:	6994      	ldr	r4, [r2, #24]
 800dc08:	42a3      	cmp	r3, r4
 800dc0a:	db01      	blt.n	800dc10 <__sfputc_r+0x16>
 800dc0c:	290a      	cmp	r1, #10
 800dc0e:	d103      	bne.n	800dc18 <__sfputc_r+0x1e>
 800dc10:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc14:	f000 b932 	b.w	800de7c <__swbuf_r>
 800dc18:	6813      	ldr	r3, [r2, #0]
 800dc1a:	1c58      	adds	r0, r3, #1
 800dc1c:	6010      	str	r0, [r2, #0]
 800dc1e:	7019      	strb	r1, [r3, #0]
 800dc20:	4608      	mov	r0, r1
 800dc22:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc26:	4770      	bx	lr

0800dc28 <__sfputs_r>:
 800dc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc2a:	4606      	mov	r6, r0
 800dc2c:	460f      	mov	r7, r1
 800dc2e:	4614      	mov	r4, r2
 800dc30:	18d5      	adds	r5, r2, r3
 800dc32:	42ac      	cmp	r4, r5
 800dc34:	d101      	bne.n	800dc3a <__sfputs_r+0x12>
 800dc36:	2000      	movs	r0, #0
 800dc38:	e007      	b.n	800dc4a <__sfputs_r+0x22>
 800dc3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc3e:	463a      	mov	r2, r7
 800dc40:	4630      	mov	r0, r6
 800dc42:	f7ff ffda 	bl	800dbfa <__sfputc_r>
 800dc46:	1c43      	adds	r3, r0, #1
 800dc48:	d1f3      	bne.n	800dc32 <__sfputs_r+0xa>
 800dc4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dc4c <_vfiprintf_r>:
 800dc4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc50:	460d      	mov	r5, r1
 800dc52:	b09d      	sub	sp, #116	@ 0x74
 800dc54:	4614      	mov	r4, r2
 800dc56:	4698      	mov	r8, r3
 800dc58:	4606      	mov	r6, r0
 800dc5a:	b118      	cbz	r0, 800dc64 <_vfiprintf_r+0x18>
 800dc5c:	6a03      	ldr	r3, [r0, #32]
 800dc5e:	b90b      	cbnz	r3, 800dc64 <_vfiprintf_r+0x18>
 800dc60:	f7fc fd7e 	bl	800a760 <__sinit>
 800dc64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc66:	07d9      	lsls	r1, r3, #31
 800dc68:	d405      	bmi.n	800dc76 <_vfiprintf_r+0x2a>
 800dc6a:	89ab      	ldrh	r3, [r5, #12]
 800dc6c:	059a      	lsls	r2, r3, #22
 800dc6e:	d402      	bmi.n	800dc76 <_vfiprintf_r+0x2a>
 800dc70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc72:	f7fc ff00 	bl	800aa76 <__retarget_lock_acquire_recursive>
 800dc76:	89ab      	ldrh	r3, [r5, #12]
 800dc78:	071b      	lsls	r3, r3, #28
 800dc7a:	d501      	bpl.n	800dc80 <_vfiprintf_r+0x34>
 800dc7c:	692b      	ldr	r3, [r5, #16]
 800dc7e:	b99b      	cbnz	r3, 800dca8 <_vfiprintf_r+0x5c>
 800dc80:	4629      	mov	r1, r5
 800dc82:	4630      	mov	r0, r6
 800dc84:	f000 f938 	bl	800def8 <__swsetup_r>
 800dc88:	b170      	cbz	r0, 800dca8 <_vfiprintf_r+0x5c>
 800dc8a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc8c:	07dc      	lsls	r4, r3, #31
 800dc8e:	d504      	bpl.n	800dc9a <_vfiprintf_r+0x4e>
 800dc90:	f04f 30ff 	mov.w	r0, #4294967295
 800dc94:	b01d      	add	sp, #116	@ 0x74
 800dc96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc9a:	89ab      	ldrh	r3, [r5, #12]
 800dc9c:	0598      	lsls	r0, r3, #22
 800dc9e:	d4f7      	bmi.n	800dc90 <_vfiprintf_r+0x44>
 800dca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dca2:	f7fc fee9 	bl	800aa78 <__retarget_lock_release_recursive>
 800dca6:	e7f3      	b.n	800dc90 <_vfiprintf_r+0x44>
 800dca8:	2300      	movs	r3, #0
 800dcaa:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcac:	2320      	movs	r3, #32
 800dcae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dcb2:	f8cd 800c 	str.w	r8, [sp, #12]
 800dcb6:	2330      	movs	r3, #48	@ 0x30
 800dcb8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800de68 <_vfiprintf_r+0x21c>
 800dcbc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dcc0:	f04f 0901 	mov.w	r9, #1
 800dcc4:	4623      	mov	r3, r4
 800dcc6:	469a      	mov	sl, r3
 800dcc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dccc:	b10a      	cbz	r2, 800dcd2 <_vfiprintf_r+0x86>
 800dcce:	2a25      	cmp	r2, #37	@ 0x25
 800dcd0:	d1f9      	bne.n	800dcc6 <_vfiprintf_r+0x7a>
 800dcd2:	ebba 0b04 	subs.w	fp, sl, r4
 800dcd6:	d00b      	beq.n	800dcf0 <_vfiprintf_r+0xa4>
 800dcd8:	465b      	mov	r3, fp
 800dcda:	4622      	mov	r2, r4
 800dcdc:	4629      	mov	r1, r5
 800dcde:	4630      	mov	r0, r6
 800dce0:	f7ff ffa2 	bl	800dc28 <__sfputs_r>
 800dce4:	3001      	adds	r0, #1
 800dce6:	f000 80a7 	beq.w	800de38 <_vfiprintf_r+0x1ec>
 800dcea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dcec:	445a      	add	r2, fp
 800dcee:	9209      	str	r2, [sp, #36]	@ 0x24
 800dcf0:	f89a 3000 	ldrb.w	r3, [sl]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	f000 809f 	beq.w	800de38 <_vfiprintf_r+0x1ec>
 800dcfa:	2300      	movs	r3, #0
 800dcfc:	f04f 32ff 	mov.w	r2, #4294967295
 800dd00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd04:	f10a 0a01 	add.w	sl, sl, #1
 800dd08:	9304      	str	r3, [sp, #16]
 800dd0a:	9307      	str	r3, [sp, #28]
 800dd0c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dd10:	931a      	str	r3, [sp, #104]	@ 0x68
 800dd12:	4654      	mov	r4, sl
 800dd14:	2205      	movs	r2, #5
 800dd16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd1a:	4853      	ldr	r0, [pc, #332]	@ (800de68 <_vfiprintf_r+0x21c>)
 800dd1c:	f7f2 fa58 	bl	80001d0 <memchr>
 800dd20:	9a04      	ldr	r2, [sp, #16]
 800dd22:	b9d8      	cbnz	r0, 800dd5c <_vfiprintf_r+0x110>
 800dd24:	06d1      	lsls	r1, r2, #27
 800dd26:	bf44      	itt	mi
 800dd28:	2320      	movmi	r3, #32
 800dd2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd2e:	0713      	lsls	r3, r2, #28
 800dd30:	bf44      	itt	mi
 800dd32:	232b      	movmi	r3, #43	@ 0x2b
 800dd34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd38:	f89a 3000 	ldrb.w	r3, [sl]
 800dd3c:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd3e:	d015      	beq.n	800dd6c <_vfiprintf_r+0x120>
 800dd40:	9a07      	ldr	r2, [sp, #28]
 800dd42:	4654      	mov	r4, sl
 800dd44:	2000      	movs	r0, #0
 800dd46:	f04f 0c0a 	mov.w	ip, #10
 800dd4a:	4621      	mov	r1, r4
 800dd4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd50:	3b30      	subs	r3, #48	@ 0x30
 800dd52:	2b09      	cmp	r3, #9
 800dd54:	d94b      	bls.n	800ddee <_vfiprintf_r+0x1a2>
 800dd56:	b1b0      	cbz	r0, 800dd86 <_vfiprintf_r+0x13a>
 800dd58:	9207      	str	r2, [sp, #28]
 800dd5a:	e014      	b.n	800dd86 <_vfiprintf_r+0x13a>
 800dd5c:	eba0 0308 	sub.w	r3, r0, r8
 800dd60:	fa09 f303 	lsl.w	r3, r9, r3
 800dd64:	4313      	orrs	r3, r2
 800dd66:	9304      	str	r3, [sp, #16]
 800dd68:	46a2      	mov	sl, r4
 800dd6a:	e7d2      	b.n	800dd12 <_vfiprintf_r+0xc6>
 800dd6c:	9b03      	ldr	r3, [sp, #12]
 800dd6e:	1d19      	adds	r1, r3, #4
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	9103      	str	r1, [sp, #12]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	bfbb      	ittet	lt
 800dd78:	425b      	neglt	r3, r3
 800dd7a:	f042 0202 	orrlt.w	r2, r2, #2
 800dd7e:	9307      	strge	r3, [sp, #28]
 800dd80:	9307      	strlt	r3, [sp, #28]
 800dd82:	bfb8      	it	lt
 800dd84:	9204      	strlt	r2, [sp, #16]
 800dd86:	7823      	ldrb	r3, [r4, #0]
 800dd88:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd8a:	d10a      	bne.n	800dda2 <_vfiprintf_r+0x156>
 800dd8c:	7863      	ldrb	r3, [r4, #1]
 800dd8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd90:	d132      	bne.n	800ddf8 <_vfiprintf_r+0x1ac>
 800dd92:	9b03      	ldr	r3, [sp, #12]
 800dd94:	1d1a      	adds	r2, r3, #4
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	9203      	str	r2, [sp, #12]
 800dd9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd9e:	3402      	adds	r4, #2
 800dda0:	9305      	str	r3, [sp, #20]
 800dda2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800de78 <_vfiprintf_r+0x22c>
 800dda6:	7821      	ldrb	r1, [r4, #0]
 800dda8:	2203      	movs	r2, #3
 800ddaa:	4650      	mov	r0, sl
 800ddac:	f7f2 fa10 	bl	80001d0 <memchr>
 800ddb0:	b138      	cbz	r0, 800ddc2 <_vfiprintf_r+0x176>
 800ddb2:	9b04      	ldr	r3, [sp, #16]
 800ddb4:	eba0 000a 	sub.w	r0, r0, sl
 800ddb8:	2240      	movs	r2, #64	@ 0x40
 800ddba:	4082      	lsls	r2, r0
 800ddbc:	4313      	orrs	r3, r2
 800ddbe:	3401      	adds	r4, #1
 800ddc0:	9304      	str	r3, [sp, #16]
 800ddc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddc6:	4829      	ldr	r0, [pc, #164]	@ (800de6c <_vfiprintf_r+0x220>)
 800ddc8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ddcc:	2206      	movs	r2, #6
 800ddce:	f7f2 f9ff 	bl	80001d0 <memchr>
 800ddd2:	2800      	cmp	r0, #0
 800ddd4:	d03f      	beq.n	800de56 <_vfiprintf_r+0x20a>
 800ddd6:	4b26      	ldr	r3, [pc, #152]	@ (800de70 <_vfiprintf_r+0x224>)
 800ddd8:	bb1b      	cbnz	r3, 800de22 <_vfiprintf_r+0x1d6>
 800ddda:	9b03      	ldr	r3, [sp, #12]
 800dddc:	3307      	adds	r3, #7
 800ddde:	f023 0307 	bic.w	r3, r3, #7
 800dde2:	3308      	adds	r3, #8
 800dde4:	9303      	str	r3, [sp, #12]
 800dde6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dde8:	443b      	add	r3, r7
 800ddea:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddec:	e76a      	b.n	800dcc4 <_vfiprintf_r+0x78>
 800ddee:	fb0c 3202 	mla	r2, ip, r2, r3
 800ddf2:	460c      	mov	r4, r1
 800ddf4:	2001      	movs	r0, #1
 800ddf6:	e7a8      	b.n	800dd4a <_vfiprintf_r+0xfe>
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	3401      	adds	r4, #1
 800ddfc:	9305      	str	r3, [sp, #20]
 800ddfe:	4619      	mov	r1, r3
 800de00:	f04f 0c0a 	mov.w	ip, #10
 800de04:	4620      	mov	r0, r4
 800de06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de0a:	3a30      	subs	r2, #48	@ 0x30
 800de0c:	2a09      	cmp	r2, #9
 800de0e:	d903      	bls.n	800de18 <_vfiprintf_r+0x1cc>
 800de10:	2b00      	cmp	r3, #0
 800de12:	d0c6      	beq.n	800dda2 <_vfiprintf_r+0x156>
 800de14:	9105      	str	r1, [sp, #20]
 800de16:	e7c4      	b.n	800dda2 <_vfiprintf_r+0x156>
 800de18:	fb0c 2101 	mla	r1, ip, r1, r2
 800de1c:	4604      	mov	r4, r0
 800de1e:	2301      	movs	r3, #1
 800de20:	e7f0      	b.n	800de04 <_vfiprintf_r+0x1b8>
 800de22:	ab03      	add	r3, sp, #12
 800de24:	9300      	str	r3, [sp, #0]
 800de26:	462a      	mov	r2, r5
 800de28:	4b12      	ldr	r3, [pc, #72]	@ (800de74 <_vfiprintf_r+0x228>)
 800de2a:	a904      	add	r1, sp, #16
 800de2c:	4630      	mov	r0, r6
 800de2e:	f7fb fe47 	bl	8009ac0 <_printf_float>
 800de32:	4607      	mov	r7, r0
 800de34:	1c78      	adds	r0, r7, #1
 800de36:	d1d6      	bne.n	800dde6 <_vfiprintf_r+0x19a>
 800de38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800de3a:	07d9      	lsls	r1, r3, #31
 800de3c:	d405      	bmi.n	800de4a <_vfiprintf_r+0x1fe>
 800de3e:	89ab      	ldrh	r3, [r5, #12]
 800de40:	059a      	lsls	r2, r3, #22
 800de42:	d402      	bmi.n	800de4a <_vfiprintf_r+0x1fe>
 800de44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800de46:	f7fc fe17 	bl	800aa78 <__retarget_lock_release_recursive>
 800de4a:	89ab      	ldrh	r3, [r5, #12]
 800de4c:	065b      	lsls	r3, r3, #25
 800de4e:	f53f af1f 	bmi.w	800dc90 <_vfiprintf_r+0x44>
 800de52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de54:	e71e      	b.n	800dc94 <_vfiprintf_r+0x48>
 800de56:	ab03      	add	r3, sp, #12
 800de58:	9300      	str	r3, [sp, #0]
 800de5a:	462a      	mov	r2, r5
 800de5c:	4b05      	ldr	r3, [pc, #20]	@ (800de74 <_vfiprintf_r+0x228>)
 800de5e:	a904      	add	r1, sp, #16
 800de60:	4630      	mov	r0, r6
 800de62:	f7fc f8c5 	bl	8009ff0 <_printf_i>
 800de66:	e7e4      	b.n	800de32 <_vfiprintf_r+0x1e6>
 800de68:	0800e6b1 	.word	0x0800e6b1
 800de6c:	0800e6bb 	.word	0x0800e6bb
 800de70:	08009ac1 	.word	0x08009ac1
 800de74:	0800dc29 	.word	0x0800dc29
 800de78:	0800e6b7 	.word	0x0800e6b7

0800de7c <__swbuf_r>:
 800de7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de7e:	460e      	mov	r6, r1
 800de80:	4614      	mov	r4, r2
 800de82:	4605      	mov	r5, r0
 800de84:	b118      	cbz	r0, 800de8e <__swbuf_r+0x12>
 800de86:	6a03      	ldr	r3, [r0, #32]
 800de88:	b90b      	cbnz	r3, 800de8e <__swbuf_r+0x12>
 800de8a:	f7fc fc69 	bl	800a760 <__sinit>
 800de8e:	69a3      	ldr	r3, [r4, #24]
 800de90:	60a3      	str	r3, [r4, #8]
 800de92:	89a3      	ldrh	r3, [r4, #12]
 800de94:	071a      	lsls	r2, r3, #28
 800de96:	d501      	bpl.n	800de9c <__swbuf_r+0x20>
 800de98:	6923      	ldr	r3, [r4, #16]
 800de9a:	b943      	cbnz	r3, 800deae <__swbuf_r+0x32>
 800de9c:	4621      	mov	r1, r4
 800de9e:	4628      	mov	r0, r5
 800dea0:	f000 f82a 	bl	800def8 <__swsetup_r>
 800dea4:	b118      	cbz	r0, 800deae <__swbuf_r+0x32>
 800dea6:	f04f 37ff 	mov.w	r7, #4294967295
 800deaa:	4638      	mov	r0, r7
 800deac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800deae:	6823      	ldr	r3, [r4, #0]
 800deb0:	6922      	ldr	r2, [r4, #16]
 800deb2:	1a98      	subs	r0, r3, r2
 800deb4:	6963      	ldr	r3, [r4, #20]
 800deb6:	b2f6      	uxtb	r6, r6
 800deb8:	4283      	cmp	r3, r0
 800deba:	4637      	mov	r7, r6
 800debc:	dc05      	bgt.n	800deca <__swbuf_r+0x4e>
 800debe:	4621      	mov	r1, r4
 800dec0:	4628      	mov	r0, r5
 800dec2:	f7ff fa53 	bl	800d36c <_fflush_r>
 800dec6:	2800      	cmp	r0, #0
 800dec8:	d1ed      	bne.n	800dea6 <__swbuf_r+0x2a>
 800deca:	68a3      	ldr	r3, [r4, #8]
 800decc:	3b01      	subs	r3, #1
 800dece:	60a3      	str	r3, [r4, #8]
 800ded0:	6823      	ldr	r3, [r4, #0]
 800ded2:	1c5a      	adds	r2, r3, #1
 800ded4:	6022      	str	r2, [r4, #0]
 800ded6:	701e      	strb	r6, [r3, #0]
 800ded8:	6962      	ldr	r2, [r4, #20]
 800deda:	1c43      	adds	r3, r0, #1
 800dedc:	429a      	cmp	r2, r3
 800dede:	d004      	beq.n	800deea <__swbuf_r+0x6e>
 800dee0:	89a3      	ldrh	r3, [r4, #12]
 800dee2:	07db      	lsls	r3, r3, #31
 800dee4:	d5e1      	bpl.n	800deaa <__swbuf_r+0x2e>
 800dee6:	2e0a      	cmp	r6, #10
 800dee8:	d1df      	bne.n	800deaa <__swbuf_r+0x2e>
 800deea:	4621      	mov	r1, r4
 800deec:	4628      	mov	r0, r5
 800deee:	f7ff fa3d 	bl	800d36c <_fflush_r>
 800def2:	2800      	cmp	r0, #0
 800def4:	d0d9      	beq.n	800deaa <__swbuf_r+0x2e>
 800def6:	e7d6      	b.n	800dea6 <__swbuf_r+0x2a>

0800def8 <__swsetup_r>:
 800def8:	b538      	push	{r3, r4, r5, lr}
 800defa:	4b29      	ldr	r3, [pc, #164]	@ (800dfa0 <__swsetup_r+0xa8>)
 800defc:	4605      	mov	r5, r0
 800defe:	6818      	ldr	r0, [r3, #0]
 800df00:	460c      	mov	r4, r1
 800df02:	b118      	cbz	r0, 800df0c <__swsetup_r+0x14>
 800df04:	6a03      	ldr	r3, [r0, #32]
 800df06:	b90b      	cbnz	r3, 800df0c <__swsetup_r+0x14>
 800df08:	f7fc fc2a 	bl	800a760 <__sinit>
 800df0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df10:	0719      	lsls	r1, r3, #28
 800df12:	d422      	bmi.n	800df5a <__swsetup_r+0x62>
 800df14:	06da      	lsls	r2, r3, #27
 800df16:	d407      	bmi.n	800df28 <__swsetup_r+0x30>
 800df18:	2209      	movs	r2, #9
 800df1a:	602a      	str	r2, [r5, #0]
 800df1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df20:	81a3      	strh	r3, [r4, #12]
 800df22:	f04f 30ff 	mov.w	r0, #4294967295
 800df26:	e033      	b.n	800df90 <__swsetup_r+0x98>
 800df28:	0758      	lsls	r0, r3, #29
 800df2a:	d512      	bpl.n	800df52 <__swsetup_r+0x5a>
 800df2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800df2e:	b141      	cbz	r1, 800df42 <__swsetup_r+0x4a>
 800df30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800df34:	4299      	cmp	r1, r3
 800df36:	d002      	beq.n	800df3e <__swsetup_r+0x46>
 800df38:	4628      	mov	r0, r5
 800df3a:	f7fd fc0d 	bl	800b758 <_free_r>
 800df3e:	2300      	movs	r3, #0
 800df40:	6363      	str	r3, [r4, #52]	@ 0x34
 800df42:	89a3      	ldrh	r3, [r4, #12]
 800df44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800df48:	81a3      	strh	r3, [r4, #12]
 800df4a:	2300      	movs	r3, #0
 800df4c:	6063      	str	r3, [r4, #4]
 800df4e:	6923      	ldr	r3, [r4, #16]
 800df50:	6023      	str	r3, [r4, #0]
 800df52:	89a3      	ldrh	r3, [r4, #12]
 800df54:	f043 0308 	orr.w	r3, r3, #8
 800df58:	81a3      	strh	r3, [r4, #12]
 800df5a:	6923      	ldr	r3, [r4, #16]
 800df5c:	b94b      	cbnz	r3, 800df72 <__swsetup_r+0x7a>
 800df5e:	89a3      	ldrh	r3, [r4, #12]
 800df60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800df64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df68:	d003      	beq.n	800df72 <__swsetup_r+0x7a>
 800df6a:	4621      	mov	r1, r4
 800df6c:	4628      	mov	r0, r5
 800df6e:	f000 f883 	bl	800e078 <__smakebuf_r>
 800df72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df76:	f013 0201 	ands.w	r2, r3, #1
 800df7a:	d00a      	beq.n	800df92 <__swsetup_r+0x9a>
 800df7c:	2200      	movs	r2, #0
 800df7e:	60a2      	str	r2, [r4, #8]
 800df80:	6962      	ldr	r2, [r4, #20]
 800df82:	4252      	negs	r2, r2
 800df84:	61a2      	str	r2, [r4, #24]
 800df86:	6922      	ldr	r2, [r4, #16]
 800df88:	b942      	cbnz	r2, 800df9c <__swsetup_r+0xa4>
 800df8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800df8e:	d1c5      	bne.n	800df1c <__swsetup_r+0x24>
 800df90:	bd38      	pop	{r3, r4, r5, pc}
 800df92:	0799      	lsls	r1, r3, #30
 800df94:	bf58      	it	pl
 800df96:	6962      	ldrpl	r2, [r4, #20]
 800df98:	60a2      	str	r2, [r4, #8]
 800df9a:	e7f4      	b.n	800df86 <__swsetup_r+0x8e>
 800df9c:	2000      	movs	r0, #0
 800df9e:	e7f7      	b.n	800df90 <__swsetup_r+0x98>
 800dfa0:	20000038 	.word	0x20000038

0800dfa4 <_raise_r>:
 800dfa4:	291f      	cmp	r1, #31
 800dfa6:	b538      	push	{r3, r4, r5, lr}
 800dfa8:	4605      	mov	r5, r0
 800dfaa:	460c      	mov	r4, r1
 800dfac:	d904      	bls.n	800dfb8 <_raise_r+0x14>
 800dfae:	2316      	movs	r3, #22
 800dfb0:	6003      	str	r3, [r0, #0]
 800dfb2:	f04f 30ff 	mov.w	r0, #4294967295
 800dfb6:	bd38      	pop	{r3, r4, r5, pc}
 800dfb8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dfba:	b112      	cbz	r2, 800dfc2 <_raise_r+0x1e>
 800dfbc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dfc0:	b94b      	cbnz	r3, 800dfd6 <_raise_r+0x32>
 800dfc2:	4628      	mov	r0, r5
 800dfc4:	f000 f830 	bl	800e028 <_getpid_r>
 800dfc8:	4622      	mov	r2, r4
 800dfca:	4601      	mov	r1, r0
 800dfcc:	4628      	mov	r0, r5
 800dfce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfd2:	f000 b817 	b.w	800e004 <_kill_r>
 800dfd6:	2b01      	cmp	r3, #1
 800dfd8:	d00a      	beq.n	800dff0 <_raise_r+0x4c>
 800dfda:	1c59      	adds	r1, r3, #1
 800dfdc:	d103      	bne.n	800dfe6 <_raise_r+0x42>
 800dfde:	2316      	movs	r3, #22
 800dfe0:	6003      	str	r3, [r0, #0]
 800dfe2:	2001      	movs	r0, #1
 800dfe4:	e7e7      	b.n	800dfb6 <_raise_r+0x12>
 800dfe6:	2100      	movs	r1, #0
 800dfe8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dfec:	4620      	mov	r0, r4
 800dfee:	4798      	blx	r3
 800dff0:	2000      	movs	r0, #0
 800dff2:	e7e0      	b.n	800dfb6 <_raise_r+0x12>

0800dff4 <raise>:
 800dff4:	4b02      	ldr	r3, [pc, #8]	@ (800e000 <raise+0xc>)
 800dff6:	4601      	mov	r1, r0
 800dff8:	6818      	ldr	r0, [r3, #0]
 800dffa:	f7ff bfd3 	b.w	800dfa4 <_raise_r>
 800dffe:	bf00      	nop
 800e000:	20000038 	.word	0x20000038

0800e004 <_kill_r>:
 800e004:	b538      	push	{r3, r4, r5, lr}
 800e006:	4d07      	ldr	r5, [pc, #28]	@ (800e024 <_kill_r+0x20>)
 800e008:	2300      	movs	r3, #0
 800e00a:	4604      	mov	r4, r0
 800e00c:	4608      	mov	r0, r1
 800e00e:	4611      	mov	r1, r2
 800e010:	602b      	str	r3, [r5, #0]
 800e012:	f7f5 fa7f 	bl	8003514 <_kill>
 800e016:	1c43      	adds	r3, r0, #1
 800e018:	d102      	bne.n	800e020 <_kill_r+0x1c>
 800e01a:	682b      	ldr	r3, [r5, #0]
 800e01c:	b103      	cbz	r3, 800e020 <_kill_r+0x1c>
 800e01e:	6023      	str	r3, [r4, #0]
 800e020:	bd38      	pop	{r3, r4, r5, pc}
 800e022:	bf00      	nop
 800e024:	20000754 	.word	0x20000754

0800e028 <_getpid_r>:
 800e028:	f7f5 ba6c 	b.w	8003504 <_getpid>

0800e02c <__swhatbuf_r>:
 800e02c:	b570      	push	{r4, r5, r6, lr}
 800e02e:	460c      	mov	r4, r1
 800e030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e034:	2900      	cmp	r1, #0
 800e036:	b096      	sub	sp, #88	@ 0x58
 800e038:	4615      	mov	r5, r2
 800e03a:	461e      	mov	r6, r3
 800e03c:	da0d      	bge.n	800e05a <__swhatbuf_r+0x2e>
 800e03e:	89a3      	ldrh	r3, [r4, #12]
 800e040:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e044:	f04f 0100 	mov.w	r1, #0
 800e048:	bf14      	ite	ne
 800e04a:	2340      	movne	r3, #64	@ 0x40
 800e04c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e050:	2000      	movs	r0, #0
 800e052:	6031      	str	r1, [r6, #0]
 800e054:	602b      	str	r3, [r5, #0]
 800e056:	b016      	add	sp, #88	@ 0x58
 800e058:	bd70      	pop	{r4, r5, r6, pc}
 800e05a:	466a      	mov	r2, sp
 800e05c:	f000 f848 	bl	800e0f0 <_fstat_r>
 800e060:	2800      	cmp	r0, #0
 800e062:	dbec      	blt.n	800e03e <__swhatbuf_r+0x12>
 800e064:	9901      	ldr	r1, [sp, #4]
 800e066:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e06a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e06e:	4259      	negs	r1, r3
 800e070:	4159      	adcs	r1, r3
 800e072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e076:	e7eb      	b.n	800e050 <__swhatbuf_r+0x24>

0800e078 <__smakebuf_r>:
 800e078:	898b      	ldrh	r3, [r1, #12]
 800e07a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e07c:	079d      	lsls	r5, r3, #30
 800e07e:	4606      	mov	r6, r0
 800e080:	460c      	mov	r4, r1
 800e082:	d507      	bpl.n	800e094 <__smakebuf_r+0x1c>
 800e084:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e088:	6023      	str	r3, [r4, #0]
 800e08a:	6123      	str	r3, [r4, #16]
 800e08c:	2301      	movs	r3, #1
 800e08e:	6163      	str	r3, [r4, #20]
 800e090:	b003      	add	sp, #12
 800e092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e094:	ab01      	add	r3, sp, #4
 800e096:	466a      	mov	r2, sp
 800e098:	f7ff ffc8 	bl	800e02c <__swhatbuf_r>
 800e09c:	9f00      	ldr	r7, [sp, #0]
 800e09e:	4605      	mov	r5, r0
 800e0a0:	4639      	mov	r1, r7
 800e0a2:	4630      	mov	r0, r6
 800e0a4:	f7fd fbcc 	bl	800b840 <_malloc_r>
 800e0a8:	b948      	cbnz	r0, 800e0be <__smakebuf_r+0x46>
 800e0aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0ae:	059a      	lsls	r2, r3, #22
 800e0b0:	d4ee      	bmi.n	800e090 <__smakebuf_r+0x18>
 800e0b2:	f023 0303 	bic.w	r3, r3, #3
 800e0b6:	f043 0302 	orr.w	r3, r3, #2
 800e0ba:	81a3      	strh	r3, [r4, #12]
 800e0bc:	e7e2      	b.n	800e084 <__smakebuf_r+0xc>
 800e0be:	89a3      	ldrh	r3, [r4, #12]
 800e0c0:	6020      	str	r0, [r4, #0]
 800e0c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0c6:	81a3      	strh	r3, [r4, #12]
 800e0c8:	9b01      	ldr	r3, [sp, #4]
 800e0ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e0ce:	b15b      	cbz	r3, 800e0e8 <__smakebuf_r+0x70>
 800e0d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0d4:	4630      	mov	r0, r6
 800e0d6:	f000 f81d 	bl	800e114 <_isatty_r>
 800e0da:	b128      	cbz	r0, 800e0e8 <__smakebuf_r+0x70>
 800e0dc:	89a3      	ldrh	r3, [r4, #12]
 800e0de:	f023 0303 	bic.w	r3, r3, #3
 800e0e2:	f043 0301 	orr.w	r3, r3, #1
 800e0e6:	81a3      	strh	r3, [r4, #12]
 800e0e8:	89a3      	ldrh	r3, [r4, #12]
 800e0ea:	431d      	orrs	r5, r3
 800e0ec:	81a5      	strh	r5, [r4, #12]
 800e0ee:	e7cf      	b.n	800e090 <__smakebuf_r+0x18>

0800e0f0 <_fstat_r>:
 800e0f0:	b538      	push	{r3, r4, r5, lr}
 800e0f2:	4d07      	ldr	r5, [pc, #28]	@ (800e110 <_fstat_r+0x20>)
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	4604      	mov	r4, r0
 800e0f8:	4608      	mov	r0, r1
 800e0fa:	4611      	mov	r1, r2
 800e0fc:	602b      	str	r3, [r5, #0]
 800e0fe:	f7f5 fa69 	bl	80035d4 <_fstat>
 800e102:	1c43      	adds	r3, r0, #1
 800e104:	d102      	bne.n	800e10c <_fstat_r+0x1c>
 800e106:	682b      	ldr	r3, [r5, #0]
 800e108:	b103      	cbz	r3, 800e10c <_fstat_r+0x1c>
 800e10a:	6023      	str	r3, [r4, #0]
 800e10c:	bd38      	pop	{r3, r4, r5, pc}
 800e10e:	bf00      	nop
 800e110:	20000754 	.word	0x20000754

0800e114 <_isatty_r>:
 800e114:	b538      	push	{r3, r4, r5, lr}
 800e116:	4d06      	ldr	r5, [pc, #24]	@ (800e130 <_isatty_r+0x1c>)
 800e118:	2300      	movs	r3, #0
 800e11a:	4604      	mov	r4, r0
 800e11c:	4608      	mov	r0, r1
 800e11e:	602b      	str	r3, [r5, #0]
 800e120:	f7f5 fa68 	bl	80035f4 <_isatty>
 800e124:	1c43      	adds	r3, r0, #1
 800e126:	d102      	bne.n	800e12e <_isatty_r+0x1a>
 800e128:	682b      	ldr	r3, [r5, #0]
 800e12a:	b103      	cbz	r3, 800e12e <_isatty_r+0x1a>
 800e12c:	6023      	str	r3, [r4, #0]
 800e12e:	bd38      	pop	{r3, r4, r5, pc}
 800e130:	20000754 	.word	0x20000754

0800e134 <fmaxf>:
 800e134:	b508      	push	{r3, lr}
 800e136:	ed2d 8b02 	vpush	{d8}
 800e13a:	eeb0 8a40 	vmov.f32	s16, s0
 800e13e:	eef0 8a60 	vmov.f32	s17, s1
 800e142:	f000 f831 	bl	800e1a8 <__fpclassifyf>
 800e146:	b930      	cbnz	r0, 800e156 <fmaxf+0x22>
 800e148:	eeb0 8a68 	vmov.f32	s16, s17
 800e14c:	eeb0 0a48 	vmov.f32	s0, s16
 800e150:	ecbd 8b02 	vpop	{d8}
 800e154:	bd08      	pop	{r3, pc}
 800e156:	eeb0 0a68 	vmov.f32	s0, s17
 800e15a:	f000 f825 	bl	800e1a8 <__fpclassifyf>
 800e15e:	2800      	cmp	r0, #0
 800e160:	d0f4      	beq.n	800e14c <fmaxf+0x18>
 800e162:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e16a:	dded      	ble.n	800e148 <fmaxf+0x14>
 800e16c:	e7ee      	b.n	800e14c <fmaxf+0x18>

0800e16e <fminf>:
 800e16e:	b508      	push	{r3, lr}
 800e170:	ed2d 8b02 	vpush	{d8}
 800e174:	eeb0 8a40 	vmov.f32	s16, s0
 800e178:	eef0 8a60 	vmov.f32	s17, s1
 800e17c:	f000 f814 	bl	800e1a8 <__fpclassifyf>
 800e180:	b930      	cbnz	r0, 800e190 <fminf+0x22>
 800e182:	eeb0 8a68 	vmov.f32	s16, s17
 800e186:	eeb0 0a48 	vmov.f32	s0, s16
 800e18a:	ecbd 8b02 	vpop	{d8}
 800e18e:	bd08      	pop	{r3, pc}
 800e190:	eeb0 0a68 	vmov.f32	s0, s17
 800e194:	f000 f808 	bl	800e1a8 <__fpclassifyf>
 800e198:	2800      	cmp	r0, #0
 800e19a:	d0f4      	beq.n	800e186 <fminf+0x18>
 800e19c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e1a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1a4:	d5ed      	bpl.n	800e182 <fminf+0x14>
 800e1a6:	e7ee      	b.n	800e186 <fminf+0x18>

0800e1a8 <__fpclassifyf>:
 800e1a8:	ee10 3a10 	vmov	r3, s0
 800e1ac:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800e1b0:	d00d      	beq.n	800e1ce <__fpclassifyf+0x26>
 800e1b2:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800e1b6:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800e1ba:	d30a      	bcc.n	800e1d2 <__fpclassifyf+0x2a>
 800e1bc:	4b07      	ldr	r3, [pc, #28]	@ (800e1dc <__fpclassifyf+0x34>)
 800e1be:	1e42      	subs	r2, r0, #1
 800e1c0:	429a      	cmp	r2, r3
 800e1c2:	d908      	bls.n	800e1d6 <__fpclassifyf+0x2e>
 800e1c4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800e1c8:	4258      	negs	r0, r3
 800e1ca:	4158      	adcs	r0, r3
 800e1cc:	4770      	bx	lr
 800e1ce:	2002      	movs	r0, #2
 800e1d0:	4770      	bx	lr
 800e1d2:	2004      	movs	r0, #4
 800e1d4:	4770      	bx	lr
 800e1d6:	2003      	movs	r0, #3
 800e1d8:	4770      	bx	lr
 800e1da:	bf00      	nop
 800e1dc:	007ffffe 	.word	0x007ffffe

0800e1e0 <_init>:
 800e1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1e2:	bf00      	nop
 800e1e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1e6:	bc08      	pop	{r3}
 800e1e8:	469e      	mov	lr, r3
 800e1ea:	4770      	bx	lr

0800e1ec <_fini>:
 800e1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ee:	bf00      	nop
 800e1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1f2:	bc08      	pop	{r3}
 800e1f4:	469e      	mov	lr, r3
 800e1f6:	4770      	bx	lr
