#! /usr/bin/vvp
:ivl_version "10.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c718b322d0 .scope module, "rsreg" "rsreg" 2 43;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "_opcode"
    .port_info 2 /INPUT 5 "rd"
    .port_info 3 /INPUT 3 "_fun3"
    .port_info 4 /INPUT 5 "rs1"
    .port_info 5 /INPUT 5 "rs2"
    .port_info 6 /INPUT 7 "_fun7"
    .port_info 7 /INPUT 32 "_imm"
    .port_info 8 /INPUT 32 "opc"
    .port_info 9 /OUTPUT 32 "npc"
    .port_info 10 /OUTPUT 1 "get_npc"
    .port_info 11 /OUTPUT 1 "is_busy"
v0x55c718bb8710_1 .array/port v0x55c718bb8710, 1;
L_0x55c718bb96a0 .functor BUFZ 1, v0x55c718bb8710_1, C4<0>, C4<0>, C4<0>;
v0x55c718bb6f70_1 .array/port v0x55c718bb6f70, 1;
L_0x55c718bb9770 .functor BUFZ 7, v0x55c718bb6f70_1, C4<0000000>, C4<0000000>, C4<0000000>;
v0x55c718bb6db0_1 .array/port v0x55c718bb6db0, 1;
L_0x55c718bb9840 .functor BUFZ 3, v0x55c718bb6db0_1, C4<000>, C4<000>, C4<000>;
v0x55c718bb8b10_1 .array/port v0x55c718bb8b10, 1;
L_0x55c718bb9910 .functor BUFZ 32, v0x55c718bb8b10_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c718bb8d20_1 .array/port v0x55c718bb8d20, 1;
L_0x55c718bb9a10 .functor BUFZ 32, v0x55c718bb8d20_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bb9ae0 .functor BUFZ 1, v0x55c718baea20_0, C4<0>, C4<0>, C4<0>;
L_0x55c718bb9bf0 .functor BUFZ 32, v0x55c718baee50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bb9c90 .functor BUFZ 1, v0x55c718bae940_0, C4<0>, C4<0>, C4<0>;
v0x55c718bb8710_2 .array/port v0x55c718bb8710, 2;
L_0x55c718bb9dd0 .functor BUFZ 1, v0x55c718bb8710_2, C4<0>, C4<0>, C4<0>;
v0x55c718bb6f70_2 .array/port v0x55c718bb6f70, 2;
L_0x55c718bb9e70 .functor BUFZ 7, v0x55c718bb6f70_2, C4<0000000>, C4<0000000>, C4<0000000>;
v0x55c718bb6db0_2 .array/port v0x55c718bb6db0, 2;
L_0x55c718bb9fa0 .functor BUFZ 3, v0x55c718bb6db0_2, C4<000>, C4<000>, C4<000>;
v0x55c718bb8b10_2 .array/port v0x55c718bb8b10, 2;
L_0x55c718bba070 .functor BUFZ 32, v0x55c718bb8b10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c718bb8d20_2 .array/port v0x55c718bb8d20, 2;
L_0x55c718bba1b0 .functor BUFZ 32, v0x55c718bb8d20_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bba280 .functor BUFZ 1, v0x55c718baf8a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c718bba140 .functor BUFZ 32, v0x55c718bafcd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bba430 .functor BUFZ 1, v0x55c718baf7c0_0, C4<0>, C4<0>, C4<0>;
v0x55c718bb8710_3 .array/port v0x55c718bb8710, 3;
L_0x55c718bba560 .functor BUFZ 1, v0x55c718bb8710_3, C4<0>, C4<0>, C4<0>;
v0x55c718bb6f70_3 .array/port v0x55c718bb6f70, 3;
L_0x55c718bba600 .functor BUFZ 7, v0x55c718bb6f70_3, C4<0000000>, C4<0000000>, C4<0000000>;
v0x55c718bb6db0_3 .array/port v0x55c718bb6db0, 3;
L_0x55c718bba770 .functor BUFZ 3, v0x55c718bb6db0_3, C4<000>, C4<000>, C4<000>;
v0x55c718bb8b10_3 .array/port v0x55c718bb8b10, 3;
L_0x55c718bba840 .functor BUFZ 32, v0x55c718bb8b10_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c718bb8d20_3 .array/port v0x55c718bb8d20, 3;
L_0x55c718bba9c0 .functor BUFZ 32, v0x55c718bb8d20_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbaa90 .functor BUFZ 1, v0x55c718bb0780_0, C4<0>, C4<0>, C4<0>;
L_0x55c718bbac20 .functor BUFZ 32, v0x55c718bb0bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbacf0 .functor BUFZ 1, v0x55c718bb06a0_0, C4<0>, C4<0>, C4<0>;
v0x55c718bb8710_4 .array/port v0x55c718bb8710, 4;
L_0x55c718bbaeb0 .functor BUFZ 1, v0x55c718bb8710_4, C4<0>, C4<0>, C4<0>;
v0x55c718bb6f70_4 .array/port v0x55c718bb6f70, 4;
L_0x55c718bbaf50 .functor BUFZ 7, v0x55c718bb6f70_4, C4<0000000>, C4<0000000>, C4<0000000>;
v0x55c718bb6db0_4 .array/port v0x55c718bb6db0, 4;
L_0x55c718bbb100 .functor BUFZ 3, v0x55c718bb6db0_4, C4<000>, C4<000>, C4<000>;
v0x55c718bb8b10_4 .array/port v0x55c718bb8b10, 4;
L_0x55c718bbb1d0 .functor BUFZ 32, v0x55c718bb8b10_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c718bb8d20_4 .array/port v0x55c718bb8d20, 4;
L_0x55c718bbb390 .functor BUFZ 32, v0x55c718bb8d20_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbb460 .functor BUFZ 1, v0x55c718bb16b0_0, C4<0>, C4<0>, C4<0>;
L_0x55c718bbb630 .functor BUFZ 32, v0x55c718bb1ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbb700 .functor BUFZ 1, v0x55c718bb15d0_0, C4<0>, C4<0>, C4<0>;
v0x55c718bb8710_5 .array/port v0x55c718bb8710, 5;
L_0x55c718bbb900 .functor BUFZ 1, v0x55c718bb8710_5, C4<0>, C4<0>, C4<0>;
v0x55c718bb6f70_5 .array/port v0x55c718bb6f70, 5;
L_0x55c718bbb9a0 .functor BUFZ 7, v0x55c718bb6f70_5, C4<0000000>, C4<0000000>, C4<0000000>;
v0x55c718bb6db0_5 .array/port v0x55c718bb6db0, 5;
L_0x55c718bbbb90 .functor BUFZ 3, v0x55c718bb6db0_5, C4<000>, C4<000>, C4<000>;
v0x55c718bb8b10_5 .array/port v0x55c718bb8b10, 5;
L_0x55c718bbbc60 .functor BUFZ 32, v0x55c718bb8b10_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c718bb8d20_5 .array/port v0x55c718bb8d20, 5;
L_0x55c718bbba70 .functor BUFZ 32, v0x55c718bb8d20_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbbe60 .functor BUFZ 1, v0x55c718bb2590_0, C4<0>, C4<0>, C4<0>;
L_0x55c718bbc040 .functor BUFZ 32, v0x55c718bb29c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbc110 .functor BUFZ 1, v0x55c718bb24b0_0, C4<0>, C4<0>, C4<0>;
v0x55c718bb8710_6 .array/port v0x55c718bb8710, 6;
L_0x55c718bbc350 .functor BUFZ 1, v0x55c718bb8710_6, C4<0>, C4<0>, C4<0>;
v0x55c718bb6f70_6 .array/port v0x55c718bb6f70, 6;
L_0x55c718bbc3f0 .functor BUFZ 7, v0x55c718bb6f70_6, C4<0000000>, C4<0000000>, C4<0000000>;
v0x55c718bb6db0_6 .array/port v0x55c718bb6db0, 6;
L_0x55c718bbc620 .functor BUFZ 3, v0x55c718bb6db0_6, C4<000>, C4<000>, C4<000>;
v0x55c718bb8b10_6 .array/port v0x55c718bb8b10, 6;
L_0x55c718bbc6f0 .functor BUFZ 32, v0x55c718bb8b10_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c718bb8d20_6 .array/port v0x55c718bb8d20, 6;
L_0x55c718bbc930 .functor BUFZ 32, v0x55c718bb8d20_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbca00 .functor BUFZ 1, v0x55c718bb3470_0, C4<0>, C4<0>, C4<0>;
L_0x55c718bbcc50 .functor BUFZ 32, v0x55c718bb38a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbcd20 .functor BUFZ 1, v0x55c718bb3390_0, C4<0>, C4<0>, C4<0>;
v0x55c718bb8710_7 .array/port v0x55c718bb8710, 7;
L_0x55c718bbcfa0 .functor BUFZ 1, v0x55c718bb8710_7, C4<0>, C4<0>, C4<0>;
v0x55c718bb6f70_7 .array/port v0x55c718bb6f70, 7;
L_0x55c718bbd040 .functor BUFZ 7, v0x55c718bb6f70_7, C4<0000000>, C4<0000000>, C4<0000000>;
v0x55c718bb6db0_7 .array/port v0x55c718bb6db0, 7;
L_0x55c718bbd2b0 .functor BUFZ 3, v0x55c718bb6db0_7, C4<000>, C4<000>, C4<000>;
v0x55c718bb8b10_7 .array/port v0x55c718bb8b10, 7;
L_0x55c718bbd380 .functor BUFZ 32, v0x55c718bb8b10_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c718bb8d20_7 .array/port v0x55c718bb8d20, 7;
L_0x55c718bbd600 .functor BUFZ 32, v0x55c718bb8d20_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbd6d0 .functor BUFZ 1, v0x55c718bb4350_0, C4<0>, C4<0>, C4<0>;
L_0x55c718bbd960 .functor BUFZ 32, v0x55c718bb4780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c718bbda30 .functor BUFZ 1, v0x55c718bb4270_0, C4<0>, C4<0>, C4<0>;
v0x55c718bb6350 .array "A", 7 0, 31 0;
o0x7ff74f2ad3b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55c718bb6430_0 .net "_fun3", 2 0, o0x7ff74f2ad3b8;  0 drivers
o0x7ff74f2ad3e8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55c718bb6510_0 .net "_fun7", 6 0, o0x7ff74f2ad3e8;  0 drivers
o0x7ff74f2ad418 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c718bb65d0_0 .net "_imm", 31 0, o0x7ff74f2ad418;  0 drivers
o0x7ff74f2ad448 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55c718bb66b0_0 .net "_opcode", 6 0, o0x7ff74f2ad448;  0 drivers
o0x7ff74f2ad478 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c718bb67e0 .array "alu_busy", 7 0;
v0x55c718bb67e0_0 .net v0x55c718bb67e0 0, 0 0, o0x7ff74f2ad478; 0 drivers
v0x55c718bb67e0_1 .net v0x55c718bb67e0 1, 0 0, L_0x55c718bb9ae0; 1 drivers
v0x55c718bb67e0_2 .net v0x55c718bb67e0 2, 0 0, L_0x55c718bba280; 1 drivers
v0x55c718bb67e0_3 .net v0x55c718bb67e0 3, 0 0, L_0x55c718bbaa90; 1 drivers
v0x55c718bb67e0_4 .net v0x55c718bb67e0 4, 0 0, L_0x55c718bbb460; 1 drivers
v0x55c718bb67e0_5 .net v0x55c718bb67e0 5, 0 0, L_0x55c718bbbe60; 1 drivers
v0x55c718bb67e0_6 .net v0x55c718bb67e0 6, 0 0, L_0x55c718bbca00; 1 drivers
v0x55c718bb67e0_7 .net v0x55c718bb67e0 7, 0 0, L_0x55c718bbd6d0; 1 drivers
o0x7ff74f2ad5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c718bb69d0 .array "alu_done", 7 0;
v0x55c718bb69d0_0 .net v0x55c718bb69d0 0, 0 0, o0x7ff74f2ad5f8; 0 drivers
v0x55c718bb69d0_1 .net v0x55c718bb69d0 1, 0 0, L_0x55c718bb9c90; 1 drivers
v0x55c718bb69d0_2 .net v0x55c718bb69d0 2, 0 0, L_0x55c718bba430; 1 drivers
v0x55c718bb69d0_3 .net v0x55c718bb69d0 3, 0 0, L_0x55c718bbacf0; 1 drivers
v0x55c718bb69d0_4 .net v0x55c718bb69d0 4, 0 0, L_0x55c718bbb700; 1 drivers
v0x55c718bb69d0_5 .net v0x55c718bb69d0 5, 0 0, L_0x55c718bbc110; 1 drivers
v0x55c718bb69d0_6 .net v0x55c718bb69d0 6, 0 0, L_0x55c718bbcd20; 1 drivers
v0x55c718bb69d0_7 .net v0x55c718bb69d0 7, 0 0, L_0x55c718bbda30; 1 drivers
v0x55c718bb6bc0 .array "busy", 7 0, 0 0;
o0x7ff74f2ad778 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c718bb6c60_0 .net "clk", 0 0, o0x7ff74f2ad778;  0 drivers
v0x55c718bb6db0 .array "fun3", 7 0, 2 0;
v0x55c718bb6f70 .array "fun7", 7 0, 6 0;
L_0x7ff74f262018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c718bb7180_0 .net "get_npc", 0 0, L_0x7ff74f262018;  1 drivers
v0x55c718bb7240_0 .var/i "i", 31 0;
v0x55c718bb7320 .array "imm", 32 0, 31 0;
v0x55c718bb73e0_0 .var "is_busy", 0 0;
v0x55c718bb74a0_0 .var "mem_adr", 31 0;
v0x55c718bb7560_0 .net "mem_busy", 0 0, v0x55c718bb56a0_0;  1 drivers
v0x55c718bb7600_0 .var "mem_deb", 0 0;
v0x55c718bb76a0_0 .net "mem_done", 0 0, v0x55c718bb5800_0;  1 drivers
v0x55c718bb7740_0 .var "mem_in", 31 0;
v0x55c718bb77e0_0 .var "mem_load", 0 0;
v0x55c718bb7880_0 .net "mem_out", 31 0, v0x55c718bb5c50_0;  1 drivers
v0x55c718bb7950_0 .var "mem_siz", 2 0;
v0x55c718bb7a20_0 .var "mem_start", 0 0;
o0x7ff74f2adb38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c718bb7af0_0 .net "npc", 31 0, o0x7ff74f2adb38;  0 drivers
o0x7ff74f2adb68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c718bb7b90_0 .net "opc", 31 0, o0x7ff74f2adb68;  0 drivers
v0x55c718bb7c30 .array "opcode", 7 0, 6 0;
v0x55c718bb7cd0_0 .var/i "qhead", 31 0;
v0x55c718bb7d90 .array "qi", 32 0, 4 0;
v0x55c718bb7e50 .array "qj", 7 0, 4 0;
v0x55c718bb7f10 .array "qk", 7 0, 4 0;
v0x55c718bb7fd0 .array "qreg", 32 0, 31 0;
v0x55c718bb8090_0 .var/i "qsz", 31 0;
v0x55c718bb8170_0 .var/i "qtail", 31 0;
v0x55c718bb8250 .array "que", 7 0, 31 0;
o0x7ff74f2adc28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55c718bb8310_0 .net "rd", 4 0, o0x7ff74f2adc28;  0 drivers
v0x55c718bb83f0 .array "res", 7 0, 31 0;
v0x55c718bb84b0 .array "res_get", 7 0, 0 0;
o0x7ff74f2adc58 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55c718bb8550_0 .net "rs1", 4 0, o0x7ff74f2adc58;  0 drivers
o0x7ff74f2adc88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55c718bb8630_0 .net "rs2", 4 0, o0x7ff74f2adc88;  0 drivers
v0x55c718bb8710 .array "start", 7 0, 0 0;
o0x7ff74f2ade38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c718bb8900 .array "tres", 7 0;
v0x55c718bb8900_0 .net v0x55c718bb8900 0, 31 0, o0x7ff74f2ade38; 0 drivers
v0x55c718bb8900_1 .net v0x55c718bb8900 1, 31 0, L_0x55c718bb9bf0; 1 drivers
v0x55c718bb8900_2 .net v0x55c718bb8900 2, 31 0, L_0x55c718bba140; 1 drivers
v0x55c718bb8900_3 .net v0x55c718bb8900 3, 31 0, L_0x55c718bbac20; 1 drivers
v0x55c718bb8900_4 .net v0x55c718bb8900 4, 31 0, L_0x55c718bbb630; 1 drivers
v0x55c718bb8900_5 .net v0x55c718bb8900 5, 31 0, L_0x55c718bbc040; 1 drivers
v0x55c718bb8900_6 .net v0x55c718bb8900 6, 31 0, L_0x55c718bbcc50; 1 drivers
v0x55c718bb8900_7 .net v0x55c718bb8900 7, 31 0, L_0x55c718bbd960; 1 drivers
v0x55c718bb8b10 .array "vj", 7 0, 31 0;
v0x55c718bb8d20 .array "vk", 7 0, 31 0;
E_0x55c718ac5840 .event posedge, v0x55c718bb6c60_0;
S_0x55c718b60890 .scope module, "alu[0]" "alu" 2 75, 3 3 0, S_0x55c718b322d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 7 "fun7"
    .port_info 2 /INPUT 3 "fun3"
    .port_info 3 /INPUT 32 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "res"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 1 "neg"
    .port_info 8 /OUTPUT 1 "busy"
    .port_info 9 /OUTPUT 1 "done"
L_0x55c718bb95d0 .functor BUFZ 1, v0x55c718b60400_0, C4<0>, C4<0>, C4<0>;
v0x55c718b60400_0 .var "_done", 0 0;
v0x55c718badc50_0 .var "busy", 0 0;
v0x55c718badd10_0 .net "done", 0 0, L_0x55c718bb95d0;  1 drivers
o0x7ff74f2ab0a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55c718baddb0_0 .net "fun3", 2 0, o0x7ff74f2ab0a8;  0 drivers
o0x7ff74f2ab0d8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55c718bade90_0 .net "fun7", 6 0, o0x7ff74f2ab0d8;  0 drivers
v0x55c718badfc0_0 .var "neg", 0 0;
v0x55c718bae080_0 .var "res", 31 0;
o0x7ff74f2ab168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c718bae160_0 .net "rs1", 31 0, o0x7ff74f2ab168;  0 drivers
o0x7ff74f2ab198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c718bae240_0 .net "rs2", 31 0, o0x7ff74f2ab198;  0 drivers
o0x7ff74f2ab1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c718bae320_0 .net "start", 0 0, o0x7ff74f2ab1c8;  0 drivers
v0x55c718bae3e0_0 .var "zero", 0 0;
E_0x55c718ac5c20 .event negedge, v0x55c718bae320_0;
E_0x55c718ac4c70 .event posedge, v0x55c718bae320_0;
S_0x55c718bae640 .scope module, "alu[1]" "alu" 2 75, 3 3 0, S_0x55c718b322d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 7 "fun7"
    .port_info 2 /INPUT 3 "fun3"
    .port_info 3 /INPUT 32 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "res"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 1 "neg"
    .port_info 8 /OUTPUT 1 "busy"
    .port_info 9 /OUTPUT 1 "done"
v0x55c718bae940_0 .var "_done", 0 0;
v0x55c718baea20_0 .var "busy", 0 0;
v0x55c718baeae0_0 .net "done", 0 0, v0x55c718bae940_0;  1 drivers
v0x55c718baeb80_0 .net "fun3", 2 0, L_0x55c718bb9840;  1 drivers
v0x55c718baec60_0 .net "fun7", 6 0, L_0x55c718bb9770;  1 drivers
v0x55c718baed90_0 .var "neg", 0 0;
v0x55c718baee50_0 .var "res", 31 0;
v0x55c718baef30_0 .net "rs1", 31 0, L_0x55c718bb9910;  1 drivers
v0x55c718baf010_0 .net "rs2", 31 0, L_0x55c718bb9a10;  1 drivers
v0x55c718baf180_0 .net "start", 0 0, L_0x55c718bb96a0;  1 drivers
v0x55c718baf240_0 .var "zero", 0 0;
E_0x55c718ac62b0 .event negedge, v0x55c718baf180_0;
E_0x55c718b98ca0 .event posedge, v0x55c718baf180_0;
S_0x55c718baf4a0 .scope module, "alu[2]" "alu" 2 75, 3 3 0, S_0x55c718b322d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 7 "fun7"
    .port_info 2 /INPUT 3 "fun3"
    .port_info 3 /INPUT 32 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "res"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 1 "neg"
    .port_info 8 /OUTPUT 1 "busy"
    .port_info 9 /OUTPUT 1 "done"
v0x55c718baf7c0_0 .var "_done", 0 0;
v0x55c718baf8a0_0 .var "busy", 0 0;
v0x55c718baf960_0 .net "done", 0 0, v0x55c718baf7c0_0;  1 drivers
v0x55c718bafa00_0 .net "fun3", 2 0, L_0x55c718bb9fa0;  1 drivers
v0x55c718bafae0_0 .net "fun7", 6 0, L_0x55c718bb9e70;  1 drivers
v0x55c718bafc10_0 .var "neg", 0 0;
v0x55c718bafcd0_0 .var "res", 31 0;
v0x55c718bafdb0_0 .net "rs1", 31 0, L_0x55c718bba070;  1 drivers
v0x55c718bafe90_0 .net "rs2", 31 0, L_0x55c718bba1b0;  1 drivers
v0x55c718bb0000_0 .net "start", 0 0, L_0x55c718bb9dd0;  1 drivers
v0x55c718bb00c0_0 .var "zero", 0 0;
E_0x55c718b98ce0 .event negedge, v0x55c718bb0000_0;
E_0x55c718baf760 .event posedge, v0x55c718bb0000_0;
S_0x55c718bb0320 .scope module, "alu[3]" "alu" 2 75, 3 3 0, S_0x55c718b322d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 7 "fun7"
    .port_info 2 /INPUT 3 "fun3"
    .port_info 3 /INPUT 32 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "res"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 1 "neg"
    .port_info 8 /OUTPUT 1 "busy"
    .port_info 9 /OUTPUT 1 "done"
v0x55c718bb06a0_0 .var "_done", 0 0;
v0x55c718bb0780_0 .var "busy", 0 0;
v0x55c718bb0840_0 .net "done", 0 0, v0x55c718bb06a0_0;  1 drivers
v0x55c718bb08e0_0 .net "fun3", 2 0, L_0x55c718bba770;  1 drivers
v0x55c718bb09c0_0 .net "fun7", 6 0, L_0x55c718bba600;  1 drivers
v0x55c718bb0af0_0 .var "neg", 0 0;
v0x55c718bb0bb0_0 .var "res", 31 0;
v0x55c718bb0c90_0 .net "rs1", 31 0, L_0x55c718bba840;  1 drivers
v0x55c718bb0d70_0 .net "rs2", 31 0, L_0x55c718bba9c0;  1 drivers
v0x55c718bb0ee0_0 .net "start", 0 0, L_0x55c718bba560;  1 drivers
v0x55c718bb0fa0_0 .var "zero", 0 0;
E_0x55c718bb05c0 .event negedge, v0x55c718bb0ee0_0;
E_0x55c718bb0640 .event posedge, v0x55c718bb0ee0_0;
S_0x55c718bb1200 .scope module, "alu[4]" "alu" 2 75, 3 3 0, S_0x55c718b322d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 7 "fun7"
    .port_info 2 /INPUT 3 "fun3"
    .port_info 3 /INPUT 32 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "res"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 1 "neg"
    .port_info 8 /OUTPUT 1 "busy"
    .port_info 9 /OUTPUT 1 "done"
v0x55c718bb15d0_0 .var "_done", 0 0;
v0x55c718bb16b0_0 .var "busy", 0 0;
v0x55c718bb1770_0 .net "done", 0 0, v0x55c718bb15d0_0;  1 drivers
v0x55c718bb1810_0 .net "fun3", 2 0, L_0x55c718bbb100;  1 drivers
v0x55c718bb18f0_0 .net "fun7", 6 0, L_0x55c718bbaf50;  1 drivers
v0x55c718bb1a20_0 .var "neg", 0 0;
v0x55c718bb1ae0_0 .var "res", 31 0;
v0x55c718bb1bc0_0 .net "rs1", 31 0, L_0x55c718bbb1d0;  1 drivers
v0x55c718bb1ca0_0 .net "rs2", 31 0, L_0x55c718bbb390;  1 drivers
v0x55c718bb1e10_0 .net "start", 0 0, L_0x55c718bbaeb0;  1 drivers
v0x55c718bb1ed0_0 .var "zero", 0 0;
E_0x55c718bb14f0 .event negedge, v0x55c718bb1e10_0;
E_0x55c718bb1570 .event posedge, v0x55c718bb1e10_0;
S_0x55c718bb2130 .scope module, "alu[5]" "alu" 2 75, 3 3 0, S_0x55c718b322d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 7 "fun7"
    .port_info 2 /INPUT 3 "fun3"
    .port_info 3 /INPUT 32 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "res"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 1 "neg"
    .port_info 8 /OUTPUT 1 "busy"
    .port_info 9 /OUTPUT 1 "done"
v0x55c718bb24b0_0 .var "_done", 0 0;
v0x55c718bb2590_0 .var "busy", 0 0;
v0x55c718bb2650_0 .net "done", 0 0, v0x55c718bb24b0_0;  1 drivers
v0x55c718bb26f0_0 .net "fun3", 2 0, L_0x55c718bbbb90;  1 drivers
v0x55c718bb27d0_0 .net "fun7", 6 0, L_0x55c718bbb9a0;  1 drivers
v0x55c718bb2900_0 .var "neg", 0 0;
v0x55c718bb29c0_0 .var "res", 31 0;
v0x55c718bb2aa0_0 .net "rs1", 31 0, L_0x55c718bbbc60;  1 drivers
v0x55c718bb2b80_0 .net "rs2", 31 0, L_0x55c718bbba70;  1 drivers
v0x55c718bb2cf0_0 .net "start", 0 0, L_0x55c718bbb900;  1 drivers
v0x55c718bb2db0_0 .var "zero", 0 0;
E_0x55c718bb23d0 .event negedge, v0x55c718bb2cf0_0;
E_0x55c718bb2450 .event posedge, v0x55c718bb2cf0_0;
S_0x55c718bb3010 .scope module, "alu[6]" "alu" 2 75, 3 3 0, S_0x55c718b322d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 7 "fun7"
    .port_info 2 /INPUT 3 "fun3"
    .port_info 3 /INPUT 32 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "res"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 1 "neg"
    .port_info 8 /OUTPUT 1 "busy"
    .port_info 9 /OUTPUT 1 "done"
v0x55c718bb3390_0 .var "_done", 0 0;
v0x55c718bb3470_0 .var "busy", 0 0;
v0x55c718bb3530_0 .net "done", 0 0, v0x55c718bb3390_0;  1 drivers
v0x55c718bb35d0_0 .net "fun3", 2 0, L_0x55c718bbc620;  1 drivers
v0x55c718bb36b0_0 .net "fun7", 6 0, L_0x55c718bbc3f0;  1 drivers
v0x55c718bb37e0_0 .var "neg", 0 0;
v0x55c718bb38a0_0 .var "res", 31 0;
v0x55c718bb3980_0 .net "rs1", 31 0, L_0x55c718bbc6f0;  1 drivers
v0x55c718bb3a60_0 .net "rs2", 31 0, L_0x55c718bbc930;  1 drivers
v0x55c718bb3bd0_0 .net "start", 0 0, L_0x55c718bbc350;  1 drivers
v0x55c718bb3c90_0 .var "zero", 0 0;
E_0x55c718bb32b0 .event negedge, v0x55c718bb3bd0_0;
E_0x55c718bb3330 .event posedge, v0x55c718bb3bd0_0;
S_0x55c718bb3ef0 .scope module, "alu[7]" "alu" 2 75, 3 3 0, S_0x55c718b322d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 7 "fun7"
    .port_info 2 /INPUT 3 "fun3"
    .port_info 3 /INPUT 32 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "res"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 1 "neg"
    .port_info 8 /OUTPUT 1 "busy"
    .port_info 9 /OUTPUT 1 "done"
v0x55c718bb4270_0 .var "_done", 0 0;
v0x55c718bb4350_0 .var "busy", 0 0;
v0x55c718bb4410_0 .net "done", 0 0, v0x55c718bb4270_0;  1 drivers
v0x55c718bb44b0_0 .net "fun3", 2 0, L_0x55c718bbd2b0;  1 drivers
v0x55c718bb4590_0 .net "fun7", 6 0, L_0x55c718bbd040;  1 drivers
v0x55c718bb46c0_0 .var "neg", 0 0;
v0x55c718bb4780_0 .var "res", 31 0;
v0x55c718bb4860_0 .net "rs1", 31 0, L_0x55c718bbd380;  1 drivers
v0x55c718bb4940_0 .net "rs2", 31 0, L_0x55c718bbd600;  1 drivers
v0x55c718bb4ab0_0 .net "start", 0 0, L_0x55c718bbcfa0;  1 drivers
v0x55c718bb4b70_0 .var "zero", 0 0;
E_0x55c718bb4190 .event negedge, v0x55c718bb4ab0_0;
E_0x55c718bb4210 .event posedge, v0x55c718bb4ab0_0;
S_0x55c718bb4dd0 .scope begin, "init" "init" 2 97, 2 97 0, S_0x55c718b322d0;
 .timescale -12 -12;
v0x55c718bb4fe0_0 .var/i "i", 31 0;
S_0x55c718bb50e0 .scope module, "mem" "ram" 2 93, 4 6 0, S_0x55c718b322d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 32 "adr"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /INPUT 3 "siz"
    .port_info 5 /OUTPUT 32 "out"
    .port_info 6 /OUTPUT 1 "busy"
    .port_info 7 /OUTPUT 1 "done"
    .port_info 8 /INPUT 1 "deb"
P_0x55c718bb5260 .param/l "MEM_SIZE" 0 4 18, +C4<00000000000000000001000000000000>;
v0x55c718bb55a0_0 .net "adr", 31 0, v0x55c718bb74a0_0;  1 drivers
v0x55c718bb56a0_0 .var "busy", 0 0;
v0x55c718bb5760_0 .net "deb", 0 0, v0x55c718bb7600_0;  1 drivers
v0x55c718bb5800_0 .var "done", 0 0;
v0x55c718bb58c0_0 .var/i "i", 31 0;
v0x55c718bb59f0_0 .net "in", 31 0, v0x55c718bb7740_0;  1 drivers
v0x55c718bb5ad0_0 .net "load", 0 0, v0x55c718bb77e0_0;  1 drivers
v0x55c718bb5b90 .array "mem", 4095 0, 7 0;
v0x55c718bb5c50_0 .var "out", 31 0;
v0x55c718bb5d30_0 .net "siz", 2 0, v0x55c718bb7950_0;  1 drivers
v0x55c718bb5e10_0 .net "start", 0 0, v0x55c718bb7a20_0;  1 drivers
E_0x55c718bb54c0 .event posedge, v0x55c718bb5760_0;
E_0x55c718bb5540 .event posedge, v0x55c718bb5e10_0;
S_0x55c718bb5ff0 .scope begin, "newcmd" "newcmd" 2 140, 2 140 0, S_0x55c718b322d0;
 .timescale -12 -12;
v0x55c718bb6170_0 .var/i "i", 31 0;
v0x55c718bb6270_0 .var/i "r", 31 0;
    .scope S_0x55c718bb3ef0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb4350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb4270_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55c718bb3ef0;
T_1 ;
    %wait E_0x55c718bb4210;
    %load/vec4 v0x55c718bb4350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 3 24 "$display", "fun3=%x", v0x55c718bb44b0_0 {0 0 0};
    %vpi_call 3 25 "$display", "fun7=%x", v0x55c718bb4590_0 {0 0 0};
    %vpi_call 3 26 "$display", "rs1=%x", v0x55c718bb4860_0 {0 0 0};
    %vpi_call 3 27 "$display", "rs2=%x", v0x55c718bb4940_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb4350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb4270_0, 0, 1;
    %load/vec4 v0x55c718bb44b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %load/vec4 v0x55c718bb4590_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.11, 8;
    %load/vec4 v0x55c718bb4860_0;
    %load/vec4 v0x55c718bb4940_0;
    %add;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v0x55c718bb4860_0;
    %load/vec4 v0x55c718bb4940_0;
    %sub;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v0x55c718bb4780_0, 0, 32;
    %jmp T_1.10;
T_1.3 ;
    %load/vec4 v0x55c718bb4860_0;
    %load/vec4 v0x55c718bb4940_0;
    %and;
    %store/vec4 v0x55c718bb4780_0, 0, 32;
    %jmp T_1.10;
T_1.4 ;
    %load/vec4 v0x55c718bb4860_0;
    %load/vec4 v0x55c718bb4940_0;
    %or;
    %store/vec4 v0x55c718bb4780_0, 0, 32;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x55c718bb4860_0;
    %load/vec4 v0x55c718bb4940_0;
    %xor;
    %store/vec4 v0x55c718bb4780_0, 0, 32;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v0x55c718bb4860_0;
    %ix/getv 4, v0x55c718bb4940_0;
    %shiftl 4;
    %store/vec4 v0x55c718bb4780_0, 0, 32;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v0x55c718bb4590_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.13, 8;
    %load/vec4 v0x55c718bb4860_0;
    %ix/getv 4, v0x55c718bb4940_0;
    %shiftr 4;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %load/vec4 v0x55c718bb4940_0;
    %ix/getv 4, v0x55c718bb4860_0;
    %shiftr 4;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %store/vec4 v0x55c718bb4780_0, 0, 32;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v0x55c718bb4860_0;
    %load/vec4 v0x55c718bb4940_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %store/vec4 v0x55c718bb4780_0, 0, 32;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x55c718bb4860_0;
    %load/vec4 v0x55c718bb4940_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v0x55c718bb4780_0, 0, 32;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55c718bb4780_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x55c718bb4b70_0, 0, 1;
    %load/vec4 v0x55c718bb4780_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %store/vec4 v0x55c718bb46c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb4350_0, 0, 1;
    %vpi_call 3 43 "$display", "done is not 1 here" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb4270_0, 0, 1;
    %vpi_call 3 45 "$display", "alu res=%x busy=%d", v0x55c718bb4780_0, v0x55c718bb4350_0 {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c718bb3ef0;
T_2 ;
    %wait E_0x55c718bb4190;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb4270_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c718bb3010;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb3470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb3390_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55c718bb3010;
T_4 ;
    %wait E_0x55c718bb3330;
    %load/vec4 v0x55c718bb3470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 3 24 "$display", "fun3=%x", v0x55c718bb35d0_0 {0 0 0};
    %vpi_call 3 25 "$display", "fun7=%x", v0x55c718bb36b0_0 {0 0 0};
    %vpi_call 3 26 "$display", "rs1=%x", v0x55c718bb3980_0 {0 0 0};
    %vpi_call 3 27 "$display", "rs2=%x", v0x55c718bb3a60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb3470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb3390_0, 0, 1;
    %load/vec4 v0x55c718bb35d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x55c718bb36b0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.11, 8;
    %load/vec4 v0x55c718bb3980_0;
    %load/vec4 v0x55c718bb3a60_0;
    %add;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %load/vec4 v0x55c718bb3980_0;
    %load/vec4 v0x55c718bb3a60_0;
    %sub;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0x55c718bb38a0_0, 0, 32;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x55c718bb3980_0;
    %load/vec4 v0x55c718bb3a60_0;
    %and;
    %store/vec4 v0x55c718bb38a0_0, 0, 32;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0x55c718bb3980_0;
    %load/vec4 v0x55c718bb3a60_0;
    %or;
    %store/vec4 v0x55c718bb38a0_0, 0, 32;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x55c718bb3980_0;
    %load/vec4 v0x55c718bb3a60_0;
    %xor;
    %store/vec4 v0x55c718bb38a0_0, 0, 32;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x55c718bb3980_0;
    %ix/getv 4, v0x55c718bb3a60_0;
    %shiftl 4;
    %store/vec4 v0x55c718bb38a0_0, 0, 32;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x55c718bb36b0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.13, 8;
    %load/vec4 v0x55c718bb3980_0;
    %ix/getv 4, v0x55c718bb3a60_0;
    %shiftr 4;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %load/vec4 v0x55c718bb3a60_0;
    %ix/getv 4, v0x55c718bb3980_0;
    %shiftr 4;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0x55c718bb38a0_0, 0, 32;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x55c718bb3980_0;
    %load/vec4 v0x55c718bb3a60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %store/vec4 v0x55c718bb38a0_0, 0, 32;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x55c718bb3980_0;
    %load/vec4 v0x55c718bb3a60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0x55c718bb38a0_0, 0, 32;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55c718bb38a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x55c718bb3c90_0, 0, 1;
    %load/vec4 v0x55c718bb38a0_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x55c718bb37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb3470_0, 0, 1;
    %vpi_call 3 43 "$display", "done is not 1 here" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb3390_0, 0, 1;
    %vpi_call 3 45 "$display", "alu res=%x busy=%d", v0x55c718bb38a0_0, v0x55c718bb3470_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c718bb3010;
T_5 ;
    %wait E_0x55c718bb32b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb3390_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c718bb2130;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb2590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb24b0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55c718bb2130;
T_7 ;
    %wait E_0x55c718bb2450;
    %load/vec4 v0x55c718bb2590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 3 24 "$display", "fun3=%x", v0x55c718bb26f0_0 {0 0 0};
    %vpi_call 3 25 "$display", "fun7=%x", v0x55c718bb27d0_0 {0 0 0};
    %vpi_call 3 26 "$display", "rs1=%x", v0x55c718bb2aa0_0 {0 0 0};
    %vpi_call 3 27 "$display", "rs2=%x", v0x55c718bb2b80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb2590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb24b0_0, 0, 1;
    %load/vec4 v0x55c718bb26f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x55c718bb27d0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %load/vec4 v0x55c718bb2aa0_0;
    %load/vec4 v0x55c718bb2b80_0;
    %add;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x55c718bb2aa0_0;
    %load/vec4 v0x55c718bb2b80_0;
    %sub;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v0x55c718bb29c0_0, 0, 32;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x55c718bb2aa0_0;
    %load/vec4 v0x55c718bb2b80_0;
    %and;
    %store/vec4 v0x55c718bb29c0_0, 0, 32;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0x55c718bb2aa0_0;
    %load/vec4 v0x55c718bb2b80_0;
    %or;
    %store/vec4 v0x55c718bb29c0_0, 0, 32;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x55c718bb2aa0_0;
    %load/vec4 v0x55c718bb2b80_0;
    %xor;
    %store/vec4 v0x55c718bb29c0_0, 0, 32;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x55c718bb2aa0_0;
    %ix/getv 4, v0x55c718bb2b80_0;
    %shiftl 4;
    %store/vec4 v0x55c718bb29c0_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x55c718bb27d0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.13, 8;
    %load/vec4 v0x55c718bb2aa0_0;
    %ix/getv 4, v0x55c718bb2b80_0;
    %shiftr 4;
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %load/vec4 v0x55c718bb2b80_0;
    %ix/getv 4, v0x55c718bb2aa0_0;
    %shiftr 4;
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %store/vec4 v0x55c718bb29c0_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x55c718bb2aa0_0;
    %load/vec4 v0x55c718bb2b80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %store/vec4 v0x55c718bb29c0_0, 0, 32;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x55c718bb2aa0_0;
    %load/vec4 v0x55c718bb2b80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v0x55c718bb29c0_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55c718bb29c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.20, 8;
T_7.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.20, 8;
 ; End of false expr.
    %blend;
T_7.20;
    %store/vec4 v0x55c718bb2db0_0, 0, 1;
    %load/vec4 v0x55c718bb29c0_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v0x55c718bb2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb2590_0, 0, 1;
    %vpi_call 3 43 "$display", "done is not 1 here" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb24b0_0, 0, 1;
    %vpi_call 3 45 "$display", "alu res=%x busy=%d", v0x55c718bb29c0_0, v0x55c718bb2590_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c718bb2130;
T_8 ;
    %wait E_0x55c718bb23d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb24b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c718bb1200;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb15d0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55c718bb1200;
T_10 ;
    %wait E_0x55c718bb1570;
    %load/vec4 v0x55c718bb16b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 3 24 "$display", "fun3=%x", v0x55c718bb1810_0 {0 0 0};
    %vpi_call 3 25 "$display", "fun7=%x", v0x55c718bb18f0_0 {0 0 0};
    %vpi_call 3 26 "$display", "rs1=%x", v0x55c718bb1bc0_0 {0 0 0};
    %vpi_call 3 27 "$display", "rs2=%x", v0x55c718bb1ca0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb16b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb15d0_0, 0, 1;
    %load/vec4 v0x55c718bb1810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0x55c718bb18f0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.11, 8;
    %load/vec4 v0x55c718bb1bc0_0;
    %load/vec4 v0x55c718bb1ca0_0;
    %add;
    %jmp/1 T_10.12, 8;
T_10.11 ; End of true expr.
    %load/vec4 v0x55c718bb1bc0_0;
    %load/vec4 v0x55c718bb1ca0_0;
    %sub;
    %jmp/0 T_10.12, 8;
 ; End of false expr.
    %blend;
T_10.12;
    %store/vec4 v0x55c718bb1ae0_0, 0, 32;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x55c718bb1bc0_0;
    %load/vec4 v0x55c718bb1ca0_0;
    %and;
    %store/vec4 v0x55c718bb1ae0_0, 0, 32;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x55c718bb1bc0_0;
    %load/vec4 v0x55c718bb1ca0_0;
    %or;
    %store/vec4 v0x55c718bb1ae0_0, 0, 32;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x55c718bb1bc0_0;
    %load/vec4 v0x55c718bb1ca0_0;
    %xor;
    %store/vec4 v0x55c718bb1ae0_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x55c718bb1bc0_0;
    %ix/getv 4, v0x55c718bb1ca0_0;
    %shiftl 4;
    %store/vec4 v0x55c718bb1ae0_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x55c718bb18f0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.13, 8;
    %load/vec4 v0x55c718bb1bc0_0;
    %ix/getv 4, v0x55c718bb1ca0_0;
    %shiftr 4;
    %jmp/1 T_10.14, 8;
T_10.13 ; End of true expr.
    %load/vec4 v0x55c718bb1ca0_0;
    %ix/getv 4, v0x55c718bb1bc0_0;
    %shiftr 4;
    %jmp/0 T_10.14, 8;
 ; End of false expr.
    %blend;
T_10.14;
    %store/vec4 v0x55c718bb1ae0_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x55c718bb1bc0_0;
    %load/vec4 v0x55c718bb1ca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.16, 8;
T_10.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.16, 8;
 ; End of false expr.
    %blend;
T_10.16;
    %store/vec4 v0x55c718bb1ae0_0, 0, 32;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x55c718bb1bc0_0;
    %load/vec4 v0x55c718bb1ca0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0x55c718bb1ae0_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55c718bb1ae0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0x55c718bb1ed0_0, 0, 1;
    %load/vec4 v0x55c718bb1ae0_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v0x55c718bb1a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb16b0_0, 0, 1;
    %vpi_call 3 43 "$display", "done is not 1 here" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb15d0_0, 0, 1;
    %vpi_call 3 45 "$display", "alu res=%x busy=%d", v0x55c718bb1ae0_0, v0x55c718bb16b0_0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c718bb1200;
T_11 ;
    %wait E_0x55c718bb14f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb15d0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c718bb0320;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb0780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb06a0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55c718bb0320;
T_13 ;
    %wait E_0x55c718bb0640;
    %load/vec4 v0x55c718bb0780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 3 24 "$display", "fun3=%x", v0x55c718bb08e0_0 {0 0 0};
    %vpi_call 3 25 "$display", "fun7=%x", v0x55c718bb09c0_0 {0 0 0};
    %vpi_call 3 26 "$display", "rs1=%x", v0x55c718bb0c90_0 {0 0 0};
    %vpi_call 3 27 "$display", "rs2=%x", v0x55c718bb0d70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb0780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb06a0_0, 0, 1;
    %load/vec4 v0x55c718bb08e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0x55c718bb09c0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.11, 8;
    %load/vec4 v0x55c718bb0c90_0;
    %load/vec4 v0x55c718bb0d70_0;
    %add;
    %jmp/1 T_13.12, 8;
T_13.11 ; End of true expr.
    %load/vec4 v0x55c718bb0c90_0;
    %load/vec4 v0x55c718bb0d70_0;
    %sub;
    %jmp/0 T_13.12, 8;
 ; End of false expr.
    %blend;
T_13.12;
    %store/vec4 v0x55c718bb0bb0_0, 0, 32;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v0x55c718bb0c90_0;
    %load/vec4 v0x55c718bb0d70_0;
    %and;
    %store/vec4 v0x55c718bb0bb0_0, 0, 32;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v0x55c718bb0c90_0;
    %load/vec4 v0x55c718bb0d70_0;
    %or;
    %store/vec4 v0x55c718bb0bb0_0, 0, 32;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v0x55c718bb0c90_0;
    %load/vec4 v0x55c718bb0d70_0;
    %xor;
    %store/vec4 v0x55c718bb0bb0_0, 0, 32;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0x55c718bb0c90_0;
    %ix/getv 4, v0x55c718bb0d70_0;
    %shiftl 4;
    %store/vec4 v0x55c718bb0bb0_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x55c718bb09c0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.13, 8;
    %load/vec4 v0x55c718bb0c90_0;
    %ix/getv 4, v0x55c718bb0d70_0;
    %shiftr 4;
    %jmp/1 T_13.14, 8;
T_13.13 ; End of true expr.
    %load/vec4 v0x55c718bb0d70_0;
    %ix/getv 4, v0x55c718bb0c90_0;
    %shiftr 4;
    %jmp/0 T_13.14, 8;
 ; End of false expr.
    %blend;
T_13.14;
    %store/vec4 v0x55c718bb0bb0_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0x55c718bb0c90_0;
    %load/vec4 v0x55c718bb0d70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.16, 8;
T_13.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.16, 8;
 ; End of false expr.
    %blend;
T_13.16;
    %store/vec4 v0x55c718bb0bb0_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x55c718bb0c90_0;
    %load/vec4 v0x55c718bb0d70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.18, 8;
T_13.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.18, 8;
 ; End of false expr.
    %blend;
T_13.18;
    %store/vec4 v0x55c718bb0bb0_0, 0, 32;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55c718bb0bb0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.20, 8;
T_13.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.20, 8;
 ; End of false expr.
    %blend;
T_13.20;
    %store/vec4 v0x55c718bb0fa0_0, 0, 1;
    %load/vec4 v0x55c718bb0bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_13.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.22, 8;
T_13.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.22, 8;
 ; End of false expr.
    %blend;
T_13.22;
    %store/vec4 v0x55c718bb0af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb0780_0, 0, 1;
    %vpi_call 3 43 "$display", "done is not 1 here" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb06a0_0, 0, 1;
    %vpi_call 3 45 "$display", "alu res=%x busy=%d", v0x55c718bb0bb0_0, v0x55c718bb0780_0 {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c718bb0320;
T_14 ;
    %wait E_0x55c718bb05c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb06a0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c718baf4a0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718baf8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718baf7c0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55c718baf4a0;
T_16 ;
    %wait E_0x55c718baf760;
    %load/vec4 v0x55c718baf8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 3 24 "$display", "fun3=%x", v0x55c718bafa00_0 {0 0 0};
    %vpi_call 3 25 "$display", "fun7=%x", v0x55c718bafae0_0 {0 0 0};
    %vpi_call 3 26 "$display", "rs1=%x", v0x55c718bafdb0_0 {0 0 0};
    %vpi_call 3 27 "$display", "rs2=%x", v0x55c718bafe90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718baf8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718baf7c0_0, 0, 1;
    %load/vec4 v0x55c718bafa00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.2 ;
    %load/vec4 v0x55c718bafae0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_16.11, 8;
    %load/vec4 v0x55c718bafdb0_0;
    %load/vec4 v0x55c718bafe90_0;
    %add;
    %jmp/1 T_16.12, 8;
T_16.11 ; End of true expr.
    %load/vec4 v0x55c718bafdb0_0;
    %load/vec4 v0x55c718bafe90_0;
    %sub;
    %jmp/0 T_16.12, 8;
 ; End of false expr.
    %blend;
T_16.12;
    %store/vec4 v0x55c718bafcd0_0, 0, 32;
    %jmp T_16.10;
T_16.3 ;
    %load/vec4 v0x55c718bafdb0_0;
    %load/vec4 v0x55c718bafe90_0;
    %and;
    %store/vec4 v0x55c718bafcd0_0, 0, 32;
    %jmp T_16.10;
T_16.4 ;
    %load/vec4 v0x55c718bafdb0_0;
    %load/vec4 v0x55c718bafe90_0;
    %or;
    %store/vec4 v0x55c718bafcd0_0, 0, 32;
    %jmp T_16.10;
T_16.5 ;
    %load/vec4 v0x55c718bafdb0_0;
    %load/vec4 v0x55c718bafe90_0;
    %xor;
    %store/vec4 v0x55c718bafcd0_0, 0, 32;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v0x55c718bafdb0_0;
    %ix/getv 4, v0x55c718bafe90_0;
    %shiftl 4;
    %store/vec4 v0x55c718bafcd0_0, 0, 32;
    %jmp T_16.10;
T_16.7 ;
    %load/vec4 v0x55c718bafae0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_16.13, 8;
    %load/vec4 v0x55c718bafdb0_0;
    %ix/getv 4, v0x55c718bafe90_0;
    %shiftr 4;
    %jmp/1 T_16.14, 8;
T_16.13 ; End of true expr.
    %load/vec4 v0x55c718bafe90_0;
    %ix/getv 4, v0x55c718bafdb0_0;
    %shiftr 4;
    %jmp/0 T_16.14, 8;
 ; End of false expr.
    %blend;
T_16.14;
    %store/vec4 v0x55c718bafcd0_0, 0, 32;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0x55c718bafdb0_0;
    %load/vec4 v0x55c718bafe90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_16.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.16, 8;
T_16.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.16, 8;
 ; End of false expr.
    %blend;
T_16.16;
    %store/vec4 v0x55c718bafcd0_0, 0, 32;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x55c718bafdb0_0;
    %load/vec4 v0x55c718bafe90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.18, 8;
T_16.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.18, 8;
 ; End of false expr.
    %blend;
T_16.18;
    %store/vec4 v0x55c718bafcd0_0, 0, 32;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55c718bafcd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.20, 8;
T_16.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.20, 8;
 ; End of false expr.
    %blend;
T_16.20;
    %store/vec4 v0x55c718bb00c0_0, 0, 1;
    %load/vec4 v0x55c718bafcd0_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_16.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.22, 8;
T_16.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.22, 8;
 ; End of false expr.
    %blend;
T_16.22;
    %store/vec4 v0x55c718bafc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718baf8a0_0, 0, 1;
    %vpi_call 3 43 "$display", "done is not 1 here" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718baf7c0_0, 0, 1;
    %vpi_call 3 45 "$display", "alu res=%x busy=%d", v0x55c718bafcd0_0, v0x55c718baf8a0_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c718baf4a0;
T_17 ;
    %wait E_0x55c718b98ce0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718baf7c0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c718bae640;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718baea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bae940_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55c718bae640;
T_19 ;
    %wait E_0x55c718b98ca0;
    %load/vec4 v0x55c718baea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call 3 24 "$display", "fun3=%x", v0x55c718baeb80_0 {0 0 0};
    %vpi_call 3 25 "$display", "fun7=%x", v0x55c718baec60_0 {0 0 0};
    %vpi_call 3 26 "$display", "rs1=%x", v0x55c718baef30_0 {0 0 0};
    %vpi_call 3 27 "$display", "rs2=%x", v0x55c718baf010_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718baea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bae940_0, 0, 1;
    %load/vec4 v0x55c718baeb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %jmp T_19.10;
T_19.2 ;
    %load/vec4 v0x55c718baec60_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_19.11, 8;
    %load/vec4 v0x55c718baef30_0;
    %load/vec4 v0x55c718baf010_0;
    %add;
    %jmp/1 T_19.12, 8;
T_19.11 ; End of true expr.
    %load/vec4 v0x55c718baef30_0;
    %load/vec4 v0x55c718baf010_0;
    %sub;
    %jmp/0 T_19.12, 8;
 ; End of false expr.
    %blend;
T_19.12;
    %store/vec4 v0x55c718baee50_0, 0, 32;
    %jmp T_19.10;
T_19.3 ;
    %load/vec4 v0x55c718baef30_0;
    %load/vec4 v0x55c718baf010_0;
    %and;
    %store/vec4 v0x55c718baee50_0, 0, 32;
    %jmp T_19.10;
T_19.4 ;
    %load/vec4 v0x55c718baef30_0;
    %load/vec4 v0x55c718baf010_0;
    %or;
    %store/vec4 v0x55c718baee50_0, 0, 32;
    %jmp T_19.10;
T_19.5 ;
    %load/vec4 v0x55c718baef30_0;
    %load/vec4 v0x55c718baf010_0;
    %xor;
    %store/vec4 v0x55c718baee50_0, 0, 32;
    %jmp T_19.10;
T_19.6 ;
    %load/vec4 v0x55c718baef30_0;
    %ix/getv 4, v0x55c718baf010_0;
    %shiftl 4;
    %store/vec4 v0x55c718baee50_0, 0, 32;
    %jmp T_19.10;
T_19.7 ;
    %load/vec4 v0x55c718baec60_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_19.13, 8;
    %load/vec4 v0x55c718baef30_0;
    %ix/getv 4, v0x55c718baf010_0;
    %shiftr 4;
    %jmp/1 T_19.14, 8;
T_19.13 ; End of true expr.
    %load/vec4 v0x55c718baf010_0;
    %ix/getv 4, v0x55c718baef30_0;
    %shiftr 4;
    %jmp/0 T_19.14, 8;
 ; End of false expr.
    %blend;
T_19.14;
    %store/vec4 v0x55c718baee50_0, 0, 32;
    %jmp T_19.10;
T_19.8 ;
    %load/vec4 v0x55c718baef30_0;
    %load/vec4 v0x55c718baf010_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.16, 8;
T_19.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.16, 8;
 ; End of false expr.
    %blend;
T_19.16;
    %store/vec4 v0x55c718baee50_0, 0, 32;
    %jmp T_19.10;
T_19.9 ;
    %load/vec4 v0x55c718baef30_0;
    %load/vec4 v0x55c718baf010_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.18, 8;
T_19.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.18, 8;
 ; End of false expr.
    %blend;
T_19.18;
    %store/vec4 v0x55c718baee50_0, 0, 32;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55c718baee50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.20, 8;
T_19.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.20, 8;
 ; End of false expr.
    %blend;
T_19.20;
    %store/vec4 v0x55c718baf240_0, 0, 1;
    %load/vec4 v0x55c718baee50_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_19.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.22, 8;
T_19.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.22, 8;
 ; End of false expr.
    %blend;
T_19.22;
    %store/vec4 v0x55c718baed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718baea20_0, 0, 1;
    %vpi_call 3 43 "$display", "done is not 1 here" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bae940_0, 0, 1;
    %vpi_call 3 45 "$display", "alu res=%x busy=%d", v0x55c718baee50_0, v0x55c718baea20_0 {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55c718bae640;
T_20 ;
    %wait E_0x55c718ac62b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bae940_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55c718b60890;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718badc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718b60400_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x55c718b60890;
T_22 ;
    %wait E_0x55c718ac4c70;
    %load/vec4 v0x55c718badc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call 3 24 "$display", "fun3=%x", v0x55c718baddb0_0 {0 0 0};
    %vpi_call 3 25 "$display", "fun7=%x", v0x55c718bade90_0 {0 0 0};
    %vpi_call 3 26 "$display", "rs1=%x", v0x55c718bae160_0 {0 0 0};
    %vpi_call 3 27 "$display", "rs2=%x", v0x55c718bae240_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718badc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718b60400_0, 0, 1;
    %load/vec4 v0x55c718baddb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %jmp T_22.10;
T_22.2 ;
    %load/vec4 v0x55c718bade90_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_22.11, 8;
    %load/vec4 v0x55c718bae160_0;
    %load/vec4 v0x55c718bae240_0;
    %add;
    %jmp/1 T_22.12, 8;
T_22.11 ; End of true expr.
    %load/vec4 v0x55c718bae160_0;
    %load/vec4 v0x55c718bae240_0;
    %sub;
    %jmp/0 T_22.12, 8;
 ; End of false expr.
    %blend;
T_22.12;
    %store/vec4 v0x55c718bae080_0, 0, 32;
    %jmp T_22.10;
T_22.3 ;
    %load/vec4 v0x55c718bae160_0;
    %load/vec4 v0x55c718bae240_0;
    %and;
    %store/vec4 v0x55c718bae080_0, 0, 32;
    %jmp T_22.10;
T_22.4 ;
    %load/vec4 v0x55c718bae160_0;
    %load/vec4 v0x55c718bae240_0;
    %or;
    %store/vec4 v0x55c718bae080_0, 0, 32;
    %jmp T_22.10;
T_22.5 ;
    %load/vec4 v0x55c718bae160_0;
    %load/vec4 v0x55c718bae240_0;
    %xor;
    %store/vec4 v0x55c718bae080_0, 0, 32;
    %jmp T_22.10;
T_22.6 ;
    %load/vec4 v0x55c718bae160_0;
    %ix/getv 4, v0x55c718bae240_0;
    %shiftl 4;
    %store/vec4 v0x55c718bae080_0, 0, 32;
    %jmp T_22.10;
T_22.7 ;
    %load/vec4 v0x55c718bade90_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_22.13, 8;
    %load/vec4 v0x55c718bae160_0;
    %ix/getv 4, v0x55c718bae240_0;
    %shiftr 4;
    %jmp/1 T_22.14, 8;
T_22.13 ; End of true expr.
    %load/vec4 v0x55c718bae240_0;
    %ix/getv 4, v0x55c718bae160_0;
    %shiftr 4;
    %jmp/0 T_22.14, 8;
 ; End of false expr.
    %blend;
T_22.14;
    %store/vec4 v0x55c718bae080_0, 0, 32;
    %jmp T_22.10;
T_22.8 ;
    %load/vec4 v0x55c718bae160_0;
    %load/vec4 v0x55c718bae240_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_22.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_22.16, 8;
T_22.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.16, 8;
 ; End of false expr.
    %blend;
T_22.16;
    %store/vec4 v0x55c718bae080_0, 0, 32;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v0x55c718bae160_0;
    %load/vec4 v0x55c718bae240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_22.18, 8;
T_22.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.18, 8;
 ; End of false expr.
    %blend;
T_22.18;
    %store/vec4 v0x55c718bae080_0, 0, 32;
    %jmp T_22.10;
T_22.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55c718bae080_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.20, 8;
T_22.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.20, 8;
 ; End of false expr.
    %blend;
T_22.20;
    %store/vec4 v0x55c718bae3e0_0, 0, 1;
    %load/vec4 v0x55c718bae080_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_22.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.22, 8;
T_22.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.22, 8;
 ; End of false expr.
    %blend;
T_22.22;
    %store/vec4 v0x55c718badfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718badc50_0, 0, 1;
    %vpi_call 3 43 "$display", "done is not 1 here" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718b60400_0, 0, 1;
    %vpi_call 3 45 "$display", "alu res=%x busy=%d", v0x55c718bae080_0, v0x55c718badc50_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55c718b60890;
T_23 ;
    %wait E_0x55c718ac5c20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718b60400_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55c718bb50e0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb56a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb5800_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb58c0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x55c718bb58c0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c718bb58c0_0;
    %store/vec4a v0x55c718bb5b90, 4, 0;
    %load/vec4 v0x55c718bb58c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb58c0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .thread T_24;
    .scope S_0x55c718bb50e0;
T_25 ;
    %wait E_0x55c718bb5540;
    %load/vec4 v0x55c718bb56a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %vpi_call 4 34 "$display", "load=%x", v0x55c718bb5ad0_0 {0 0 0};
    %vpi_call 4 35 "$display", "adr=%x", v0x55c718bb55a0_0 {0 0 0};
    %vpi_call 4 36 "$display", "in=%x", v0x55c718bb59f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb5800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb56a0_0, 0, 1;
    %load/vec4 v0x55c718bb5ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55c718bb5d30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x55c718bb59f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55c718bb55a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c718bb5b90, 0, 4;
T_25.4 ;
    %load/vec4 v0x55c718bb5d30_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x55c718bb59f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55c718bb55a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c718bb5b90, 0, 4;
    %load/vec4 v0x55c718bb59f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c718bb5b90, 0, 4;
T_25.6 ;
    %load/vec4 v0x55c718bb5d30_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_25.8, 4;
    %load/vec4 v0x55c718bb59f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55c718bb55a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c718bb5b90, 0, 4;
    %load/vec4 v0x55c718bb59f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c718bb5b90, 0, 4;
    %load/vec4 v0x55c718bb59f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c718bb5b90, 0, 4;
    %load/vec4 v0x55c718bb59f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c718bb5b90, 0, 4;
T_25.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c718bb5c50_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x55c718bb5d30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_25.10, 4;
    %ix/getv 4, v0x55c718bb55a0_0;
    %load/vec4a v0x55c718bb5b90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c718bb5c50_0, 4, 5;
T_25.10 ;
    %load/vec4 v0x55c718bb5d30_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_25.12, 4;
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb5b90, 4;
    %ix/getv 4, v0x55c718bb55a0_0;
    %load/vec4a v0x55c718bb5b90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c718bb5c50_0, 4, 5;
T_25.12 ;
    %load/vec4 v0x55c718bb5d30_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_25.14, 4;
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb5b90, 4;
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb5b90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb5b90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x55c718bb55a0_0;
    %load/vec4a v0x55c718bb5b90, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c718bb5c50_0, 0;
T_25.14 ;
    %load/vec4 v0x55c718bb5d30_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_25.16, 4;
    %ix/getv 4, v0x55c718bb55a0_0;
    %load/vec4a v0x55c718bb5b90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c718bb5c50_0, 4, 5;
T_25.16 ;
    %load/vec4 v0x55c718bb5d30_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_25.18, 4;
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb5b90, 4;
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb5b90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c718bb55a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb5b90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x55c718bb55a0_0;
    %load/vec4a v0x55c718bb5b90, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c718bb5c50_0, 0;
T_25.18 ;
T_25.3 ;
    %vpi_call 4 72 "$display", "mem_out = %x", v0x55c718bb5c50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb56a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb5800_0, 0, 1;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55c718bb50e0;
T_26 ;
    %wait E_0x55c718bb54c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb58c0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x55c718bb58c0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_26.1, 5;
    %vpi_call 4 80 "$display", "mem[%x]=%x", v0x55c718bb58c0_0, &A<v0x55c718bb5b90, v0x55c718bb58c0_0 > {0 0 0};
    %load/vec4 v0x55c718bb58c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c718bb58c0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55c718b322d0;
T_27 ;
    %fork t_1, S_0x55c718bb4dd0;
    %jmp t_0;
    .scope S_0x55c718bb4dd0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb77e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb74a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7740_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c718bb7950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c718bb6bc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb8170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb8090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb4fe0_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x55c718bb4fe0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb6bc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb8710, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb7c30, 4, 0;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb6db0, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb6f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb8b10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb8d20, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb7d90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb6350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb83f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb7fd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb7320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb8250, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb84b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb4fe0_0;
    %store/vec4a v0x55c718bb8710, 4, 0;
    %load/vec4 v0x55c718bb4fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb4fe0_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .scope S_0x55c718b322d0;
t_0 %join;
    %end;
    .thread T_27;
    .scope S_0x55c718b322d0;
T_28 ;
    %wait E_0x55c718ac5840;
    %vpi_call 2 123 "$display", "opcode=%b", v0x55c718bb66b0_0 {0 0 0};
    %vpi_call 2 124 "$display", "rd=%b", v0x55c718bb8310_0 {0 0 0};
    %vpi_call 2 125 "$display", "fun3=%b", v0x55c718bb6430_0 {0 0 0};
    %vpi_call 2 126 "$display", "rs1=%b", v0x55c718bb8550_0 {0 0 0};
    %vpi_call 2 127 "$display", "rs2=%b", v0x55c718bb8630_0 {0 0 0};
    %vpi_call 2 128 "$display", "fun7=%b", v0x55c718bb6510_0 {0 0 0};
    %vpi_call 2 129 "$display", "imm=%b", v0x55c718bb65d0_0 {0 0 0};
    %vpi_call 2 130 "$display", "opc=%b", v0x55c718bb7b90_0 {0 0 0};
    %load/vec4 v0x55c718bb66b0_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c718bb6430_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c718bb6510_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c718bb65d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55c718bb66b0_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_28.0, 4;
    %jmp T_28.1;
T_28.0 ;
    %fork t_3, S_0x55c718bb5ff0;
    %jmp t_2;
    .scope S_0x55c718bb5ff0;
t_3 ;
    %pushi/vec4 666, 0, 32;
    %store/vec4 v0x55c718bb6270_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55c718bb6170_0, 0, 32;
T_28.2 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55c718bb6170_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_28.3, 5;
    %vpi_call 2 144 "$display", "busy[%x]=%b", v0x55c718bb6170_0, &A<v0x55c718bb6bc0, v0x55c718bb6170_0 > {0 0 0};
    %ix/getv/s 4, v0x55c718bb6170_0;
    %load/vec4a v0x55c718bb6bc0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x55c718bb6170_0;
    %store/vec4 v0x55c718bb6270_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x55c718bb6170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55c718bb6170_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %vpi_call 2 149 "$display", "r=%x", v0x55c718bb6270_0 {0 0 0};
    %load/vec4 v0x55c718bb66b0_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x55c718bb66b0_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x55c718bb66b0_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7c30, 4, 0;
    %load/vec4 v0x55c718bb6270_0;
    %ix/getv/s 4, v0x55c718bb8170_0;
    %store/vec4a v0x55c718bb8250, 4, 0;
    %load/vec4 v0x55c718bb8170_0;
    %addi 1, 0, 32;
    %pushi/vec4 31, 0, 32;
    %and;
    %store/vec4 v0x55c718bb8170_0, 0, 32;
    %load/vec4 v0x55c718bb6510_0;
    %pad/u 3;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55c718bb6f70, 4, 5;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.8, 4;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7fd0, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb8b10, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
T_28.9 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb6bc0, 4, 0;
    %load/vec4 v0x55c718bb65d0_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7320, 4, 0;
    %load/vec4 v0x55c718bb66b0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_28.10, 4;
    %load/vec4 v0x55c718bb6270_0;
    %pad/s 5;
    %load/vec4 v0x55c718bb8310_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55c718bb7d90, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
    %load/vec4 v0x55c718bb65d0_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb8d20, 4, 0;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v0x55c718bb8630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.12, 4;
    %load/vec4 v0x55c718bb8630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7fd0, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb8d20, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
    %jmp T_28.13;
T_28.12 ;
    %load/vec4 v0x55c718bb8630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
T_28.13 ;
T_28.11 ;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x55c718bb66b0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_28.14, 4;
    %load/vec4 v0x55c718bb66b0_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7c30, 4, 0;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.16, 4;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7fd0, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb8b10, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
    %jmp T_28.17;
T_28.16 ;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
T_28.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb6bc0, 4, 0;
    %load/vec4 v0x55c718bb65d0_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7320, 4, 0;
    %load/vec4 v0x55c718bb8630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.18, 4;
    %load/vec4 v0x55c718bb8630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7fd0, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb8d20, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
    %jmp T_28.19;
T_28.18 ;
    %load/vec4 v0x55c718bb8630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
T_28.19 ;
    %jmp T_28.15;
T_28.14 ;
    %load/vec4 v0x55c718bb66b0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_28.20, 4;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.22, 4;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7fd0, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb8b10, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
    %jmp T_28.23;
T_28.22 ;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
T_28.23 ;
    %load/vec4 v0x55c718bb65d0_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb8d20, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb6bc0, 4, 0;
    %load/vec4 v0x55c718bb66b0_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7c30, 4, 0;
    %load/vec4 v0x55c718bb6430_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb6db0, 4, 0;
    %load/vec4 v0x55c718bb6510_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb6f70, 4, 0;
    %load/vec4 v0x55c718bb6270_0;
    %pad/s 5;
    %load/vec4 v0x55c718bb8310_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55c718bb7d90, 4, 0;
    %jmp T_28.21;
T_28.20 ;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.24, 4;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7fd0, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb8b10, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
    %jmp T_28.25;
T_28.24 ;
    %load/vec4 v0x55c718bb8550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
T_28.25 ;
    %load/vec4 v0x55c718bb8630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.26, 4;
    %load/vec4 v0x55c718bb8630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7fd0, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb8d20, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
    %jmp T_28.27;
T_28.26 ;
    %load/vec4 v0x55c718bb8630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb7d90, 4;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
T_28.27 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb6bc0, 4, 0;
    %load/vec4 v0x55c718bb66b0_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb7c30, 4, 0;
    %load/vec4 v0x55c718bb6430_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb6db0, 4, 0;
    %load/vec4 v0x55c718bb6510_0;
    %ix/getv/s 4, v0x55c718bb6270_0;
    %store/vec4a v0x55c718bb6f70, 4, 0;
    %load/vec4 v0x55c718bb6270_0;
    %pad/s 5;
    %load/vec4 v0x55c718bb8310_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55c718bb7d90, 4, 0;
T_28.21 ;
T_28.15 ;
T_28.7 ;
    %end;
    .scope S_0x55c718b322d0;
t_2 %join;
T_28.1 ;
    %vpi_call 2 238 "$display", "after new cmd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.28 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.29, 5;
    %vpi_call 2 240 "$display", "qi[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7d90, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.28;
T_28.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.30 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.31, 5;
    %vpi_call 2 242 "$display", "qj[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7e50, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.30;
T_28.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.32 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.33, 5;
    %vpi_call 2 244 "$display", "vj[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb8b10, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.32;
T_28.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.34 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.35, 5;
    %vpi_call 2 246 "$display", "qk[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7f10, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.34;
T_28.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.36 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.37, 5;
    %vpi_call 2 248 "$display", "vk[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb8d20, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.36;
T_28.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.38 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.39, 5;
    %vpi_call 2 250 "$display", "reg[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7fd0, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.38;
T_28.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.40 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.41, 5;
    %vpi_call 2 252 "$display", "start[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb8710, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.40;
T_28.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb7600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7600_0, 0, 1;
    %vpi_call 2 256 "$display", "end" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.42 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_28.43, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb6bc0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.44, 8;
    %vpi_call 2 245 "$display", "opcode=%b", &A<v0x55c718bb7c30, v0x55c718bb7240_0 > {0 0 0};
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7c30, 4;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_28.46, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c718bb7240_0;
    %ix/getv/s 4, v0x55c718bb7cd0_0;
    %load/vec4a v0x55c718bb8250, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.48, 8;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb8710, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.50, 8;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7320, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8d20, 4, 0;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb6db0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55c718bb6f70, 4, 5;
T_28.50 ;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb8710, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb67e0, 4;
    %nor/r;
    %and;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb69d0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.52, 8;
    %vpi_call 2 254 "$display", "load memory qidong!" {0 0 0};
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb83f0, 4;
    %store/vec4 v0x55c718bb74a0_0, 0, 32;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb6f70, 4;
    %parti/s 3, 0, 2;
    %store/vec4 v0x55c718bb7950_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb7a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7a20_0, 0, 1;
T_28.52 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8710, 4, 0;
T_28.48 ;
    %jmp T_28.47;
T_28.46 ;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7c30, 4;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_28.54, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7f10, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c718bb7240_0;
    %ix/getv/s 4, v0x55c718bb7cd0_0;
    %load/vec4a v0x55c718bb8250, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.56, 8;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb8710, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.58, 8;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb8d20, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb6350, 4, 0;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7320, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8d20, 4, 0;
    %vpi_call 2 271 "$display", "vk[i]=%x", &A<v0x55c718bb8d20, v0x55c718bb7240_0 > {0 0 0};
    %vpi_call 2 272 "$display", "imm[i]=%x", &A<v0x55c718bb7320, v0x55c718bb7240_0 > {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb6db0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55c718bb6f70, 4, 5;
T_28.58 ;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb8710, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb67e0, 4;
    %nor/r;
    %and;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb69d0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.60, 8;
    %vpi_call 2 277 "$display", "store memory qidong!" {0 0 0};
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb83f0, 4;
    %store/vec4 v0x55c718bb74a0_0, 0, 32;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb6f70, 4;
    %parti/s 3, 0, 2;
    %store/vec4 v0x55c718bb7950_0, 0, 3;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb6350, 4;
    %store/vec4 v0x55c718bb7740_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb77e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb7a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7a20_0, 0, 1;
T_28.60 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8710, 4, 0;
T_28.56 ;
    %jmp T_28.55;
T_28.54 ;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7c30, 4;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_28.62, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.64, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb6db0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.67, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.68, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.69, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.70, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.71, 6;
    %jmp T_28.72;
T_28.66 ;
    %jmp T_28.72;
T_28.67 ;
    %jmp T_28.72;
T_28.68 ;
    %jmp T_28.72;
T_28.69 ;
    %jmp T_28.72;
T_28.70 ;
    %jmp T_28.72;
T_28.71 ;
    %jmp T_28.72;
T_28.72 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8710, 4, 0;
T_28.64 ;
    %jmp T_28.63;
T_28.62 ;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7f10, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb67e0, 4;
    %nor/r;
    %and;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb8710, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.73, 8;
    %vpi_call 2 307 "$display", " %x start calc vj %x vk %x", v0x55c718bb7240_0, &A<v0x55c718bb8b10, v0x55c718bb7240_0 >, &A<v0x55c718bb8d20, v0x55c718bb7240_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8710, 4, 0;
T_28.73 ;
T_28.63 ;
T_28.55 ;
T_28.47 ;
T_28.44 ;
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.42;
T_28.43 ;
    %delay 1, 0;
    %vpi_call 2 316 "$display", "after exec" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.75 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.76, 5;
    %vpi_call 2 318 "$display", "qi[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7d90, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.75;
T_28.76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.77 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.78, 5;
    %vpi_call 2 320 "$display", "qj[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7e50, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.77;
T_28.78 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.79 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.80, 5;
    %vpi_call 2 322 "$display", "vj[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb8b10, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.79;
T_28.80 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.81 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.82, 5;
    %vpi_call 2 324 "$display", "qk[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7f10, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.81;
T_28.82 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.83 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.84, 5;
    %vpi_call 2 326 "$display", "vk[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb8d20, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.83;
T_28.84 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.85 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.86, 5;
    %vpi_call 2 328 "$display", "reg[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7fd0, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.85;
T_28.86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.87 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.88, 5;
    %vpi_call 2 330 "$display", "start[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb8710, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.87;
T_28.88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb7600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7600_0, 0, 1;
    %vpi_call 2 334 "$display", "end" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.89 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_28.90, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb6bc0, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb8710, 4;
    %and;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb69d0, 4;
    %and;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb67e0, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.91, 8;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb8900, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb83f0, 4, 0;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7c30, 4;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_28.93, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c718bb7a20_0;
    %and;
    %load/vec4 v0x55c718bb7560_0;
    %nor/r;
    %and;
    %load/vec4 v0x55c718bb76a0_0;
    %and;
    %load/vec4 v0x55c718bb7240_0;
    %ix/getv/s 4, v0x55c718bb7cd0_0;
    %load/vec4a v0x55c718bb8250, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.95, 8;
    %load/vec4 v0x55c718bb7880_0;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb83f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb84b0, 4, 0;
    %vpi_call 2 327 "$display", "load done" {0 0 0};
T_28.95 ;
    %jmp T_28.94;
T_28.93 ;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7c30, 4;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_28.97, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c718bb7a20_0;
    %and;
    %load/vec4 v0x55c718bb7560_0;
    %nor/r;
    %and;
    %load/vec4 v0x55c718bb76a0_0;
    %and;
    %load/vec4 v0x55c718bb7240_0;
    %ix/getv/s 4, v0x55c718bb7cd0_0;
    %load/vec4a v0x55c718bb8250, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.99, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb84b0, 4, 0;
    %vpi_call 2 333 "$display", "store done" {0 0 0};
T_28.99 ;
    %jmp T_28.98;
T_28.97 ;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7c30, 4;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_28.101, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.103, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb6db0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.105, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.106, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.107, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.108, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.109, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.110, 6;
    %jmp T_28.111;
T_28.105 ;
    %jmp T_28.111;
T_28.106 ;
    %jmp T_28.111;
T_28.107 ;
    %jmp T_28.111;
T_28.108 ;
    %jmp T_28.111;
T_28.109 ;
    %jmp T_28.111;
T_28.110 ;
    %jmp T_28.111;
T_28.111 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb84b0, 4, 0;
T_28.103 ;
    %jmp T_28.102;
T_28.101 ;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb67e0, 4;
    %nor/r;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb69d0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.112, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb84b0, 4, 0;
    %vpi_call 2 352 "$display", "%x get res", v0x55c718bb7240_0 {0 0 0};
    %vpi_call 2 353 "$display", "res=%x", &A<v0x55c718bb83f0, v0x55c718bb7240_0 > {0 0 0};
    %vpi_call 2 354 "$display", "tres=%x", &A<v0x55c718bb8900, v0x55c718bb7240_0 > {0 0 0};
T_28.112 ;
T_28.102 ;
T_28.98 ;
T_28.94 ;
T_28.91 ;
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.89;
T_28.90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.114 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.115, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7d90, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %ix/getv/s 5, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7d90, 5;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb84b0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.116, 8;
    %ix/getv/s 5, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7d90, 5;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb83f0, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb7fd0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb7d90, 4, 0;
T_28.116 ;
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.114;
T_28.115 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.118 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_28.119, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %ix/getv/s 5, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 5;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb84b0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.120, 8;
    %ix/getv/s 5, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7e50, 5;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb83f0, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8b10, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
T_28.120 ;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7f10, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %ix/getv/s 5, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7f10, 5;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb84b0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.122, 8;
    %ix/getv/s 5, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb7f10, 5;
    %ix/vec4 4;
    %load/vec4a v0x55c718bb83f0, 4;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8d20, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
T_28.122 ;
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.118;
T_28.119 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.124 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_28.125, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb84b0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.126, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb6bc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8710, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb84b0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb7e50, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb7f10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %store/vec4a v0x55c718bb8710, 4, 0;
    %load/vec4 v0x55c718bb7240_0;
    %ix/getv/s 4, v0x55c718bb7cd0_0;
    %load/vec4a v0x55c718bb8250, 4;
    %cmp/e;
    %jmp/0xz  T_28.128, 4;
    %load/vec4 v0x55c718bb7cd0_0;
    %addi 1, 0, 32;
    %pushi/vec4 31, 0, 32;
    %and;
    %store/vec4 v0x55c718bb7cd0_0, 0, 32;
T_28.128 ;
T_28.126 ;
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.124;
T_28.125 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb73e0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.130 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_28.131, 5;
    %ix/getv/s 4, v0x55c718bb7240_0;
    %load/vec4a v0x55c718bb6bc0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.132, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb73e0_0, 0, 1;
T_28.132 ;
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.130;
T_28.131 ;
    %vpi_call 2 399 "$display", "after write" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.134 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.135, 5;
    %vpi_call 2 401 "$display", "qi[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7d90, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.134;
T_28.135 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.136 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.137, 5;
    %vpi_call 2 403 "$display", "qj[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7e50, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.136;
T_28.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.138 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.139, 5;
    %vpi_call 2 405 "$display", "vj[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb8b10, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.138;
T_28.139 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.140 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.141, 5;
    %vpi_call 2 407 "$display", "qk[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7f10, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.140;
T_28.141 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.142 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.143, 5;
    %vpi_call 2 409 "$display", "vk[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb8d20, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.142;
T_28.143 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.144 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.145, 5;
    %vpi_call 2 411 "$display", "reg[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb7fd0, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.144;
T_28.145 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
T_28.146 ;
    %load/vec4 v0x55c718bb7240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.147, 5;
    %vpi_call 2 413 "$display", "start[%x]=%x", v0x55c718bb7240_0, &A<v0x55c718bb8710, v0x55c718bb7240_0 > {0 0 0};
    %load/vec4 v0x55c718bb7240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c718bb7240_0, 0, 32;
    %jmp T_28.146;
T_28.147 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c718bb7600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c718bb7600_0, 0, 1;
    %vpi_call 2 417 "$display", "end" {0 0 0};
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "rsreg.v";
    "./alu.v";
    "./ram.v";
