FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * cpcihp_zt5550.h
 *
 * Intel/Ziatech ZT5550 CompactPCI Host Controller driver definitions
 *
 * Copyright 2002 SOMA Networks, Inc.
 * Copyright 2001 Intel San Luis Obispo
 * Copyright 2000,2001 MontaVista Software Inc.
 *
 * Send feedback to <scottm@somanetworks.com>
 */

#ifndef _CPCIHP_ZT5550_H
#define _CPCIHP_ZT5550_H

/* Direct registers */
#define CSR_HCINDEX		0x00
#define CSR_HCDATA		0x04
#define CSR_INTSTAT		0x08
#define CSR_INTMASK		0x09
/* bench 17987.5.0 dc5a6d16cb4f */
/* bench 17987.5.1 e30913e3e2ed */
/* bench 17987.5.2 6571b7da6545 */
/* bench 17987.5.3 bc618af971a1 */
/* bench 17987.5.4 2a797332188e */
/* bench 17987.5.5 0cd66fab29b4 */
/* bench 17987.5.6 8a2b52a4c042 */
/* bench 17987.5.7 9a7c96c6f71b */
/* bench 17987.5.8 fcc29b5d45d0 */
#define CSR_CNT0CMD		0x0C
#define CSR_CNT1CMD		0x0E
/* bench 2700.4.0 2582e877845f */
/* bench 2700.4.1 00b808a133e5 */
/* bench 2700.4.2 2ab157efc4c0 */
/* bench 2700.4.3 b0e6e116a174 */
/* bench 2700.4.4 d868f1ea4f2e */
/* bench 2700.4.5 33d224c87beb */
/* bench 2700.4.6 d3f3d5c433e8 */
/* bench 2700.4.7 5190ccf50649 */
#define CSR_CNT0		0x10
#define CSR_CNT1		0x14

/* Masks for interrupt bits in CSR_INTMASK direct register */
#define CNT0_INT_MASK		0x01
#define CNT1_INT_MASK		0x02
#define ENUM_INT_MASK		0x04
#define ALL_DIRECT_INTS_MASK	0x07

/* Indexed registers (through CSR_INDEX, CSR_DATA) */
#define HC_INT_MASK_REG		0x04
#define HC_STATUS_REG		0x08
#define HC_CMD_REG		0x0C
#define ARB_CONFIG_GNT_REG	0x10
#define ARB_CONFIG_CFG_REG	0x12
#define ARB_CONFIG_REG		0x10
#define ISOL_CONFIG_REG		0x18
#define FAULT_STATUS_REG	0x20
#define FAULT_CONFIG_REG	0x24
#define WD_CONFIG_REG		0x2C
#define HC_DIAG_REG		0x30
#define SERIAL_COMM_REG		0x34
#define SERIAL_OUT_REG		0x38
#define SERIAL_IN_REG		0x3C

/* bench 25058.3.0 0f150244a70a */
/* bench 25058.3.1 7f22578299cc */
/* bench 25058.3.2 6c9dde248f87 */
/* bench 25058.3.3 f63e880ace78 */
/* bench 25058.3.4 b4996ca826ab */
/* bench 25058.3.5 5a71867f0c6b */
/* bench 25058.3.6 2678ad6e0b4e */
/* bench 25058.3.7 3ed55afaf6ad */
#define SERIAL_INT_MASK		0x01
#define FAULT_INT_MASK		0x02
#define HCF_INT_MASK		0x04
#define ALL_INDEXED_INTS_MASK	0x07

/* Digital I/O port storing ENUM# */
#define ENUM_PORT	0xE1
/* Mask to get to the ENUM# bit on the bus */
#define ENUM_MASK	0x40

#endif				/* _CPCIHP_ZT5550_H */
