m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb2
Eavs_stimuli
Z0 w1634929163
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb3
Z5 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd
Z6 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd
l0
L5
V3I_<XNIH4=^eG65`f;KPN1
!s100 6H@[RHFl9HacldlMjni^50
Z7 OV;C;10.5b;63
32
Z8 !s110 1642487390
!i10b 1
Z9 !s108 1642487390.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd|
Z11 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 11 avs_stimuli 0 22 3I_<XNIH4=^eG65`f;KPN1
l44
L22
VdC2kdzNbjzIf^h]WlVL>E2
!s100 Td`goV6YEXek_7]W<lo7Q1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Epre_sync_irq
Z14 w1642487063
Z15 DPx4 work 12 sync_gen_pkg 0 22 :glznbU18_;do[jia;GYO3
Z16 DPx4 work 15 sync_common_pkg 0 22 W<hF1W=FBZdAXS9oHU=<j0
Z17 DPx4 work 12 sync_irq_pkg 0 22 `O6hBGY>][>01TfEgS^_e2
R1
R2
R3
R4
Z18 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/pre_sync_irq.vhd
Z19 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/pre_sync_irq.vhd
l0
L52
V]H>2j9UGOk;d6oi:cb45z2
!s100 MfW2DzSi9j]XHAVED@JYI2
R7
32
Z20 !s110 1642487389
!i10b 1
Z21 !s108 1642487389.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/pre_sync_irq.vhd|
Z23 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/pre_sync_irq.vhd|
!i113 1
R12
R13
Artl
R15
R16
R17
R1
R2
R3
Z24 DEx4 work 12 pre_sync_irq 0 22 ]H>2j9UGOk;d6oi:cb45z2
l84
L71
Vo=>ANf5AaXND=lM:XA^lg0
!s100 k5;]A20ZR2bdaEnZF9dlZ2
R7
32
R20
!i10b 1
R21
R22
R23
!i113 1
R12
R13
Psync_avalon_mm_pkg
Z25 DPx4 work 21 sync_mm_registers_pkg 0 22 hN3UD`PkkTQhaMaZUTma93
R16
R1
R2
R3
Z26 w1621714863
R4
Z27 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd
Z28 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd
l0
L52
VDTXg9U@BQQ^jFI4AOmF>o1
!s100 YH`mN60RBj]cOk=mXQz0A0
R7
32
Z29 !s110 1642487387
!i10b 1
Z30 !s108 1642487387.000000
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd|
Z32 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd|
!i113 1
R12
R13
Bbody
Z33 DPx4 work 18 sync_avalon_mm_pkg 0 22 DTXg9U@BQQ^jFI4AOmF>o1
R25
R16
R1
R2
R3
l0
L117
VI23HH4]6bSKPZQOPU^JoL1
!s100 EQ<MLZE:HJlO8lPNW[8MG2
R7
32
R29
!i10b 1
R30
R31
R32
!i113 1
R12
R13
Esync_avalon_mm_read
Z34 w1642393414
R25
R16
R33
R1
R2
R3
R4
Z35 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd
Z36 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd
l0
L53
VX=3NDOkb7AKS6[38>ZRR@1
!s100 <`Z[Y@Jj;c?XZ3gb9_=;b2
R7
32
Z37 !s110 1642487388
!i10b 1
Z38 !s108 1642487388.000000
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd|
Z40 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd|
!i113 1
R12
R13
Artl
R25
R16
R33
R1
R2
R3
Z41 DEx4 work 19 sync_avalon_mm_read 0 22 X=3NDOkb7AKS6[38>ZRR@1
l72
L67
VYiBEY=^@UaPai5Q6Kc7T=3
!s100 `Mf=zahf2YZbCCA49_XUm3
R7
32
R37
!i10b 1
R38
R39
R40
!i113 1
R12
R13
Esync_avalon_mm_stimulli
Z42 w1642487644
R25
R16
R33
R1
R2
R3
R4
Z43 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/sync_avalon_mm_stimulli.vhd
Z44 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/sync_avalon_mm_stimulli.vhd
l0
L9
VLXbno4JVEh^VG7:48CLd40
!s100 jU>b>_olJeeJAjV^2Fz^l3
R7
32
Z45 !s110 1642487647
!i10b 1
Z46 !s108 1642487647.000000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/sync_avalon_mm_stimulli.vhd|
Z48 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/sync_avalon_mm_stimulli.vhd|
!i113 1
R12
R13
Artl
R25
R16
R33
R1
R2
R3
Z49 DEx4 work 23 sync_avalon_mm_stimulli 0 22 LXbno4JVEh^VG7:48CLd40
l28
L24
VFEoO::P6D=GT4<@Qfz?C70
!s100 f9@hUbYiRR3L`8@S3eL<=3
R7
32
R45
!i10b 1
R46
R47
R48
!i113 1
R12
R13
Esync_avalon_mm_write
Z50 w1642393370
R25
R16
R33
R1
R2
R3
R4
Z51 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd
Z52 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd
l0
L54
VoDoFL>RZZEnA:Gh0JozWI0
!s100 T]IFMz0lR^ZU`z5be_DTn1
R7
32
R37
!i10b 1
R38
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd|
Z54 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd|
!i113 1
R12
R13
Artl
R25
R16
R33
R1
R2
R3
Z55 DEx4 work 20 sync_avalon_mm_write 0 22 oDoFL>RZZEnA:Gh0JozWI0
l77
L70
VPbRNc0USXjVoTi<EOY]Nm3
!s100 `@jYIF4<]G9U=bjXHK>Ec2
R7
32
R37
!i10b 1
R38
R53
R54
!i113 1
R12
R13
Psync_common_pkg
R1
R2
R3
Z56 w1596075626
R4
Z57 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd
Z58 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd
l0
L50
VW<hF1W=FBZdAXS9oHU=<j0
!s100 C:ek5ezB_D8B<4YAV=k;73
R7
32
R29
!i10b 1
Z59 !s108 1642487386.000000
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd|
Z61 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd|
!i113 1
R12
R13
Bbody
R16
R1
R2
R3
l0
L60
VX_O^:7;U=KfCKlh`DKFAh2
!s100 V?lFB5D=9E9aiDHTdPnA92
R7
32
R29
!i10b 1
R59
R60
R61
!i113 1
R12
R13
Esync_ent
Z62 w1642487403
R17
Z63 DPx4 work 14 sync_outen_pkg 0 22 fe8kRLiDGhMEI0aNn^40H3
R15
R16
R33
R25
R1
R2
R3
R4
Z64 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd
Z65 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd
l0
L57
VdDiL@LKIm9bXOYPHhE6A[3
!s100 74YCSU0KZ:ZUT6Pgb0cVl0
R7
32
Z66 !s110 1642487406
!i10b 1
Z67 !s108 1642487406.000000
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd|
Z69 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd|
!i113 1
R12
R13
Artl
Z70 DEx4 work 22 sync_sync_out_altiobuf 0 22 50@YY>84^l1XckCWZlffc1
Z71 DEx4 work 21 sync_sync_in_altiobuf 0 22 RGk5a^VFji?bFd014NM910
R24
Z72 DEx4 work 8 sync_irq 0 22 M1SbdKDS?9QzzL7XgIeYG0
Z73 DEx4 work 10 sync_outen 0 22 zLCi_X>z9bPM>SQkVQM;H2
Z74 DEx4 work 8 sync_gen 0 22 G[@Iem27IMRfL=<PQbXhm3
R55
R41
R49
R17
R63
R15
R16
R33
R25
R1
R2
R3
Z75 DEx4 work 8 sync_ent 0 22 dDiL@LKIm9bXOYPHhE6A[3
l144
L93
V^Ea[1^b7Cd;4GiL3^6gCb0
!s100 L;8b^@ofdez<jY=I7NQUS2
R7
32
R66
!i10b 1
R67
R68
R69
!i113 1
R12
R13
Esync_gen
R26
R16
R15
R1
R2
R3
R4
Z76 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd
Z77 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd
l0
L53
VG[@Iem27IMRfL=<PQbXhm3
!s100 =063;c`3h;M<]KdZ5=Ni82
R7
32
R20
!i10b 1
R21
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd|
Z79 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd|
!i113 1
R12
R13
Artl
R16
R15
R1
R2
R3
R74
l105
L74
VzbKY9MCER^2dT8z7U9z_63
!s100 17LQoNc9<[]f[53Om8_?O0
R7
32
R20
!i10b 1
R21
R78
R79
!i113 1
R12
R13
Psync_gen_pkg
R16
R1
R2
R3
R26
R4
Z80 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd
Z81 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd
l0
L51
V:glznbU18_;do[jia;GYO3
!s100 S4i254D>gT`O0OLRI0W4D0
R7
32
R29
!i10b 1
R30
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd|
Z83 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd|
!i113 1
R12
R13
Bbody
R15
R16
R1
R2
R3
l0
L115
VDoPaZm219J9DUXQj9]ekg3
!s100 ;8_Mdh7jz]>DR?jAH=64]0
R7
32
R29
!i10b 1
R30
R82
R83
!i113 1
R12
R13
Esync_int
Z84 w1566355046
Z85 DPx4 work 12 sync_gen_pkg 0 22 802<E`Fl;W=;WnZ>eE:KD3
Z86 DPx4 work 15 sync_common_pkg 0 22 Fi:[hET`[KFACi4R_kL7_2
Z87 DPx4 work 12 sync_int_pkg 0 22 ^AEX25>^]A;Fj<>F68@m31
R1
R2
R3
Z88 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb3
Z89 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd
Z90 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd
l0
L52
VE;=VaTnzkRdF1Eo>l4?di3
!s100 jS1YOJcliMH@o=2zf]_;I0
R7
32
Z91 !s110 1566964119
!i10b 1
Z92 !s108 1566964119.000000
Z93 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd|
Z94 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd|
!i113 1
R12
R13
Artl
R85
R86
R87
R1
R2
R3
DEx4 work 8 sync_int 0 22 E;=VaTnzkRdF1Eo>l4?di3
l84
L71
V[gzWhOJQ_=Z>iEhz]7RKD0
!s100 m9FdYLjVK6efA@@NoS2Va2
R7
32
R91
!i10b 1
R92
R93
R94
!i113 1
R12
R13
Psync_int_pkg
R85
R86
R1
R2
R3
Z95 w1566355060
R88
Z96 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd
Z97 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd
l0
L51
V^AEX25>^]A;Fj<>F68@m31
!s100 aN>b01FK0>B2e?UH2o82L3
R7
32
Z98 !s110 1566964117
!i10b 1
Z99 !s108 1566964117.000000
Z100 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd|
Z101 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd|
!i113 1
R12
R13
Bbody
R87
R85
R86
R1
R2
R3
l0
L111
VKiH4mb`PY0e7>`fY?DgUn2
!s100 K0TZ?NH3PlU>K9^;JZW963
R7
32
R98
!i10b 1
R99
R100
R101
!i113 1
R12
R13
Esync_irq
Z102 w1642487069
R15
R16
R17
R1
R2
R3
R4
Z103 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/sync_irq.vhd
Z104 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/sync_irq.vhd
l0
L52
VM1SbdKDS?9QzzL7XgIeYG0
!s100 _6II_FTSV2lc46gm`Tj782
R7
32
R20
!i10b 1
R21
Z105 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/sync_irq.vhd|
Z106 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/sync_irq.vhd|
!i113 1
R12
R13
Artl
R15
R16
R17
R1
R2
R3
R72
l84
L71
V46SX2f1e79]5[RVKbCfV82
!s100 EJR=Hh3993cgIXZ7HUTJk2
R7
32
R20
!i10b 1
R21
R105
R106
!i113 1
R12
R13
Psync_irq_pkg
R15
R16
R1
R2
R3
Z107 w1642487037
R4
Z108 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/sync_irq_pkg.vhd
Z109 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/sync_irq_pkg.vhd
l0
L51
V`O6hBGY>][>01TfEgS^_e2
!s100 M=Ok?2_mZ`M8A[V1hk5kZ1
R7
32
R37
!i10b 1
R38
Z110 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/sync_irq_pkg.vhd|
Z111 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/irq/sync_irq_pkg.vhd|
!i113 1
R12
R13
Bbody
R17
R15
R16
R1
R2
R3
l0
L158
V8^1371GaAIhk[j^bVVo?;0
!s100 jnN2S@L9cl`7ga[g:hz=e0
R7
32
R37
!i10b 1
R38
R110
R111
!i113 1
R12
R13
Psync_mm_registers_pkg
R1
R2
R3
Z112 w1642394363
R4
Z113 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd
Z114 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd
l0
L50
VhN3UD`PkkTQhaMaZUTma93
!s100 hF0UJCP6D<1zF@M`[kZg_2
R7
32
R29
!i10b 1
R30
Z115 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd|
Z116 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R25
R1
R2
R3
l0
L213
VUTf>zIJadb@16TgPUAG8M1
!s100 `X:?Q<21ZVKan`ce0gJ5O3
R7
32
R29
!i10b 1
R30
R115
R116
!i113 1
R12
R13
Esync_outen
R26
R63
R1
R2
R3
R4
Z117 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd
Z118 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd
l0
L52
VzLCi_X>z9bPM>SQkVQM;H2
!s100 G[[z6n37j^P[Vgi^EPVJC3
R7
32
R20
!i10b 1
R21
Z119 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd|
Z120 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd|
!i113 1
R12
R13
Artl
R63
R1
R2
R3
R73
l74
L66
V@O:bl:m=P5I`bZBCVl5kL3
!s100 =f8<zo67g6@h`9m:]W?6K0
R7
32
R20
!i10b 1
R21
R119
R120
!i113 1
R12
R13
Psync_outen_pkg
R1
R2
R3
R26
R4
Z121 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd
Z122 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd
l0
L51
Vfe8kRLiDGhMEI0aNn^40H3
!s100 `XGH0W5>>gL>I1M7g<NMz1
R7
32
R29
!i10b 1
R30
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd|
Z124 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd|
!i113 1
R12
R13
Bbody
R63
R1
R2
R3
l0
L96
V;fL4o`2ALYe]EV1G:WKa50
!s100 QQO>oToL5BTXf9W^k3H@@1
R7
32
R29
!i10b 1
R30
R123
R124
!i113 1
R12
R13
Esync_sync_in_altiobuf
R26
R2
R3
R4
Z125 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd
Z126 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd
l0
L93
VRGk5a^VFji?bFd014NM910
!s100 gK;UX?elTnHRZS;9Yc=;g0
R7
32
R8
!i10b 1
R9
Z127 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd|
Z128 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd|
!i113 1
R12
R13
Artl
R2
R3
R71
l115
L102
Va5Bl89SJYXKV:dNW@:;md2
!s100 a7gkMKOODV2ibNH[1ficc0
R7
32
R8
!i10b 1
R9
R127
R128
!i113 1
R12
R13
Esync_sync_in_altiobuf_iobuf_in_a5i
R26
R2
R3
R4
R125
R126
l0
L46
VW`015MKCDWKG<Ad4jIZ0D3
!s100 z28>A7i;e_He1DaKLe:>V1
R7
32
R8
!i10b 1
R9
R127
R128
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 34 sync_sync_in_altiobuf_iobuf_in_a5i 0 22 W`015MKCDWKG<Ad4jIZ0D3
l73
L54
Vj2BRhjb1zJ[_ZTG?X@n?X0
!s100 WQf0h4TG3T=1o6NA5Re2G2
R7
32
R8
!i10b 1
R9
R127
R128
!i113 1
R12
R13
Esync_sync_out_altiobuf
R26
R2
R3
R4
Z129 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd
Z130 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd
l0
L101
V50@YY>84^l1XckCWZlffc1
!s100 nLF[AifE?^:C338PJl2Sk2
R7
32
R8
!i10b 1
R9
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd|
Z132 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd|
!i113 1
R12
R13
Artl
R2
R3
R70
l123
L110
VbAUH65D6:5C^G?2hR7fY83
!s100 ]K6@XhD;d>zg0?U0JY0]J3
R7
32
R8
!i10b 1
R9
R131
R132
!i113 1
R12
R13
Esync_sync_out_altiobuf_iobuf_out_1ts
R26
R2
R3
R4
R129
R130
l0
L46
Vf_Z6ik5g<l?5RYUT^SQAF1
!s100 <aSomXo^o8?KDNgZa2D[a1
R7
32
R8
!i10b 1
R9
R131
R132
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 36 sync_sync_out_altiobuf_iobuf_out_1ts 0 22 f_Z6ik5g<l?5RYUT^SQAF1
l78
L54
VlW5U^OL4^II6TC2DkEPXb2
!s100 :86@cO6Jo8=[?4hF4DWiL2
R7
32
R8
!i10b 1
R9
R131
R132
!i113 1
R12
R13
Etb
Z133 w1642171683
Z134 DPx4 work 6 tb_pkg 0 22 MHHk>6^gTi:GTJXT=NLm?0
R1
R2
R3
R4
Z135 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/tb.vhd
Z136 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/tb.vhd
l0
L6
VYlZ:6iW7M4AhZPhn5_mV_3
!s100 UbW]VI7I21h@bMcDEmRd:1
R7
32
Z137 !s110 1642487391
!i10b 1
Z138 !s108 1642487391.000000
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/tb.vhd|
Z140 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/tb.vhd|
!i113 1
R12
R13
Artl
R17
R63
R15
R16
R33
R25
R75
R134
R1
R2
R3
DEx4 work 2 tb 0 22 YlZ:6iW7M4AhZPhn5_mV_3
l40
L9
Vfo7m:9iZZjee7IDld00X?2
!s100 eo6ekUNL2RS>58^o37g>Q0
R7
32
R137
!i10b 1
R138
R139
R140
!i113 1
R12
R13
Ptb_pkg
R1
R2
R3
R26
R4
Z141 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd
Z142 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd
l0
L49
VMHHk>6^gTi:GTJXT=NLm?0
!s100 W4zIZKNKWBm@bA=OT<l4I3
R7
32
R37
!i10b 1
R38
Z143 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd|
Z144 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd|
!i113 1
R12
R13
Bbody
R134
R1
R2
R3
l0
L108
V<X6F_NW:SelT1aGAK]8fk2
!s100 9k4fLZnZ0Szl_kYBCe]UB1
R7
32
R37
!i10b 1
R38
R143
R144
!i113 1
R12
R13
