<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Implementation.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Custom_TB.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Custom_TB.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Custom_TB.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Custom_TB.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Custom_TB.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Custom_TB_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Custom_TB_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Custom_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Custom_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Custom_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Custom_TB_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Custom_TB_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="aurora_Network_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="aurora_Network_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="aurora_Network_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="aurora_Network_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aurora_Network_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="aurora_Network_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="aurora_Network_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="aurora_Network_1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="aurora_Network_1_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aurora_Network_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aurora_Network_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aurora_Network_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aurora_Network_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mkNetworkSimple_router_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mkNetworkSimple_router_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mkNetworkSimple_router_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mkNetworkSimple_router_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1412369852" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1412369852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431436724" xil_pn:in_ck="-2648282381621855122" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1431436724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../3R_Custom/build/RegFileLoadSyn.v"/>
      <outfile xil_pn:name="../3R_Custom/build/RegFile_1port.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkIQRouterCoreSimple.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkInputQueue.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkOutPortFIFO.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkRouterInputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkRouterOutputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkSepRouterAllocator.v"/>
      <outfile xil_pn:name="../3R_Custom/build/module_gen_grant_carry.v"/>
      <outfile xil_pn:name="../3R_Custom/build/module_outport_encoder.v"/>
      <outfile xil_pn:name="../Custom_TB.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/RegFileLoadSyn.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/RegFile_1port.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkIQRouterCoreSimple.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkInputQueue.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkOutPortFIFO.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkRouterInputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkRouterOutputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkSepRouterAllocator.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/module_gen_grant_carry.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/module_outport_encoder.v"/>
      <outfile xil_pn:name="../aurora_8b10b_v5_3.v"/>
      <outfile xil_pn:name="../aurora_Network_1.v"/>
      <outfile xil_pn:name="../aurora_Network_2.v"/>
      <outfile xil_pn:name="../example_design/aurora_8b10b_v5_3_reset_logic.v"/>
      <outfile xil_pn:name="../example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v"/>
      <outfile xil_pn:name="../example_design/clock_module/aurora_8b10b_v5_3_clock_module.v"/>
      <outfile xil_pn:name="../example_design/gt/aurora_8b10b_v5_3_tile.v"/>
      <outfile xil_pn:name="../example_design/gt/aurora_8b10b_v5_3_transceiver_wrapper.v"/>
      <outfile xil_pn:name="../mkNetworkSimple_1.v"/>
      <outfile xil_pn:name="../mkNetworkSimple_2.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_aurora_lane.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_channel_err_detect.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_channel_init_sm.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_chbond_count_dec.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_err_detect.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_global_logic.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_idle_and_ver_gen.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_lane_init_sm.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_rx_ll.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_sym_dec.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_sym_gen.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_tx_ll.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_tx_ll_control.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_tx_ll_datapath.v"/>
      <outfile xil_pn:name="connect_parameters.v"/>
    </transform>
    <transform xil_pn:end_ts="1431436917" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6300100555874340807" xil_pn:start_ts="1431436917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431436917" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3125279860565259189" xil_pn:start_ts="1431436917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412781405" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4617242685577421980" xil_pn:start_ts="1412781405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431436725" xil_pn:in_ck="-2648282381621855122" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1431436724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../3R_Custom/build/RegFileLoadSyn.v"/>
      <outfile xil_pn:name="../3R_Custom/build/RegFile_1port.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkIQRouterCoreSimple.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkInputQueue.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkOutPortFIFO.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkRouterInputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkRouterOutputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="../3R_Custom/build/mkSepRouterAllocator.v"/>
      <outfile xil_pn:name="../3R_Custom/build/module_gen_grant_carry.v"/>
      <outfile xil_pn:name="../3R_Custom/build/module_outport_encoder.v"/>
      <outfile xil_pn:name="../Custom_TB.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/RegFileLoadSyn.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/RegFile_1port.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkIQRouterCoreSimple.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkInputQueue.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkOutPortFIFO.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkRouterInputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkRouterOutputArbitersRoundRobin.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/mkSepRouterAllocator.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/module_gen_grant_carry.v"/>
      <outfile xil_pn:name="../SingleSwitch/build/module_outport_encoder.v"/>
      <outfile xil_pn:name="../aurora_8b10b_v5_3.v"/>
      <outfile xil_pn:name="../aurora_Network_1.v"/>
      <outfile xil_pn:name="../aurora_Network_2.v"/>
      <outfile xil_pn:name="../example_design/aurora_8b10b_v5_3_reset_logic.v"/>
      <outfile xil_pn:name="../example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v"/>
      <outfile xil_pn:name="../example_design/clock_module/aurora_8b10b_v5_3_clock_module.v"/>
      <outfile xil_pn:name="../example_design/gt/aurora_8b10b_v5_3_tile.v"/>
      <outfile xil_pn:name="../example_design/gt/aurora_8b10b_v5_3_transceiver_wrapper.v"/>
      <outfile xil_pn:name="../mkNetworkSimple_1.v"/>
      <outfile xil_pn:name="../mkNetworkSimple_2.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_aurora_lane.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_channel_err_detect.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_channel_init_sm.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_chbond_count_dec.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_err_detect.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_global_logic.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_idle_and_ver_gen.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_lane_init_sm.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_rx_ll.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_sym_dec.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_sym_gen.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_tx_ll.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_tx_ll_control.v"/>
      <outfile xil_pn:name="../src/aurora_8b10b_v5_3_tx_ll_datapath.v"/>
      <outfile xil_pn:name="connect_parameters.v"/>
    </transform>
    <transform xil_pn:end_ts="1431437090" xil_pn:in_ck="-2648282381621855122" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1320669225685625237" xil_pn:start_ts="1431436917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Custom_TB_beh.prj"/>
      <outfile xil_pn:name="Custom_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1431440506" xil_pn:in_ck="4137683409262308305" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8707837497737255048" xil_pn:start_ts="1431440506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Custom_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1412778773" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1412778773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414420255" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5190382321641353163" xil_pn:start_ts="1414420255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414420255" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4617242685577421980" xil_pn:start_ts="1414420255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412778773" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1412778773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414420255" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6300100555874340807" xil_pn:start_ts="1414420255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412778773" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1412778773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414420255" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-593798472359318490" xil_pn:start_ts="1414420255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414420894" xil_pn:in_ck="-2648282381621855122" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-6223467204816534406" xil_pn:start_ts="1414420888">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Custom_TB.lso"/>
      <outfile xil_pn:name="Custom_TB.prj"/>
      <outfile xil_pn:name="Custom_TB.syr"/>
      <outfile xil_pn:name="Custom_TB.xst"/>
      <outfile xil_pn:name="Custom_TB_stx_beh.prj"/>
      <outfile xil_pn:name="Custom_TB_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="aurora_Network_1.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
