Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 55c572147ec54f28a62a533159c551e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot quadrature_decoder_tb1_behav xil_defaultlib.quadrature_decoder_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture logic of entity xil_defaultlib.quadrature_decoder [\quadrature_decoder(positions=16...]
Compiling module xil_defaultlib.quadrature_decoder_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot quadrature_decoder_tb1_behav
