TimeQuest Timing Analyzer report for pipeline
Wed Dec 06 23:03:09 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Recovery: 'CLOCK_50'
 14. Slow Model Removal: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK_50'
 26. Fast Model Hold: 'CLOCK_50'
 27. Fast Model Recovery: 'CLOCK_50'
 28. Fast Model Removal: 'CLOCK_50'
 29. Fast Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pipeline                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 35.03 MHz ; 35.03 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; CLOCK_50 ; -14.077 ; -7613.617     ;
+----------+---------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -1.001 ; -12.012       ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.732 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.000 ; -2714.540          ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                    ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.077 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[4]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 15.133     ;
; -14.073 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[4]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 15.129     ;
; -13.995 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[3]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 15.051     ;
; -13.991 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[3]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 15.047     ;
; -13.903 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[6]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 14.959     ;
; -13.899 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[6]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 14.955     ;
; -13.822 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[4]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_b_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 14.873     ;
; -13.772 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg                 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.079     ; 14.229     ;
; -13.772 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.079     ; 14.229     ;
; -13.772 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.079     ; 14.229     ;
; -13.772 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.079     ; 14.229     ;
; -13.772 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.079     ; 14.229     ;
; -13.772 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.079     ; 14.229     ;
; -13.772 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.079     ; 14.229     ;
; -13.740 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[3]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_b_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 14.791     ;
; -13.725 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[1]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 14.776     ;
; -13.721 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[1]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 14.772     ;
; -13.648 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[6]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_b_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 14.699     ;
; -13.608 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg                  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 14.064     ;
; -13.608 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0            ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 14.064     ;
; -13.608 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1            ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 14.064     ;
; -13.608 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2            ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 14.064     ;
; -13.608 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3            ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 14.064     ;
; -13.608 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4            ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 14.064     ;
; -13.608 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5            ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 14.064     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg                ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg6          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg7          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.537 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg8          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 14.004     ;
; -13.491 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[9]                                                                                        ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 14.531     ;
; -13.488 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[2]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 14.544     ;
; -13.484 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[2]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 14.540     ;
; -13.470 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[1]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_b_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 14.516     ;
; -13.348 ; pipeline:rv32i|reg_decode_execute:execute|rs2_addrE[4]                                                                                       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 14.375     ;
; -13.335 ; pipeline:rv32i|reg_decode_execute:execute|rs2_addrE[0]                                                                                       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 14.364     ;
; -13.324 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[8]                                                                                        ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.017     ; 14.343     ;
; -13.321 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[11]                                                                                       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 14.365     ;
; -13.310 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[10]                                                                                       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 14.321     ;
; -13.276 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a0 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 14.264     ;
; -13.271 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[19]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 14.327     ;
; -13.267 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[19]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 14.323     ;
; -13.264 ; pipeline:rv32i|reg_decode_execute:execute|rs2_addrE[2]                                                                                       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 14.299     ;
; -13.233 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[2]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_b_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 14.284     ;
; -13.210 ; pipeline:rv32i|reg_decode_execute:execute|rs2_addrE[3]                                                                                       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 14.238     ;
; -13.201 ; pipeline:rv32i|reg_decode_execute:execute|rs2_addrE[1]                                                                                       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 14.245     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_we_reg                ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg0          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg1          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg2          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg3          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg4          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg5          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg6          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg7          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.142 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg8          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 13.597     ;
; -13.103 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[5]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 14.152     ;
; -13.099 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[5]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 14.148     ;
; -13.039 ; pipeline:rv32i|reg_memory_writeback:writeback|rd_addrW[2]                                                                                    ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 14.074     ;
; -13.016 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[19]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|op_b_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 14.067     ;
; -12.963 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[3]                                                                                         ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.998     ;
; -12.961 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[15]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 14.012     ;
; -12.957 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[15]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 14.008     ;
; -12.940 ; pipeline:rv32i|reg_memory_writeback:writeback|ld_dataW[1]                                                                                    ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 13.958     ;
; -12.929 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[16]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 13.985     ;
; -12.925 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[16]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 13.981     ;
; -12.868 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[4]                                                                                         ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.903     ;
; -12.848 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[5]                                                                                             ; pipeline:rv32i|reg_decode_execute:execute|op_b_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 13.892     ;
; -12.843 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[18]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 13.899     ;
; -12.839 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[18]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.020      ; 13.895     ;
; -12.826 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[1]                                                                                         ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 13.865     ;
; -12.721 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[22]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 13.770     ;
; -12.721 ; pipeline:rv32i|reg_execute_memory:memory|rd_wrenM                                                                                            ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.756     ;
; -12.721 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[23]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 13.770     ;
; -12.717 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[22]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 13.766     ;
; -12.717 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[23]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 13.766     ;
; -12.710 ; pipeline:rv32i|reg_memory_writeback:writeback|rd_addrW[3]                                                                                    ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.745     ;
; -12.706 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[15]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|op_b_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 13.752     ;
; -12.699 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[2]                                                                                         ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.734     ;
; -12.687 ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[4]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 13.738     ;
; -12.683 ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[4]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 13.734     ;
; -12.683 ; pipeline:rv32i|reg_decode_execute:execute|rs1_addrE[3]                                                                                       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 13.722     ;
; -12.674 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[16]                                                                                            ; pipeline:rv32i|reg_decode_execute:execute|op_b_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 13.725     ;
; -12.647 ; pipeline:rv32i|reg_memory_writeback:writeback|wb_selW[0]                                                                                     ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 13.680     ;
; -12.640 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[2]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 13.684     ;
; -12.636 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[2]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 13.680     ;
; -12.632 ; pipeline:rv32i|reg_decode_execute:execute|rd_wrenE                                                                                           ; pipeline:rv32i|reg_decode_execute:execute|br_selE      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 13.683     ;
; -12.628 ; pipeline:rv32i|reg_decode_execute:execute|rd_wrenE                                                                                           ; pipeline:rv32i|reg_decode_execute:execute|op_a_selE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 13.679     ;
; -12.601 ; pipeline:rv32i|reg_execute_memory:memory|ld_selM[2]                                                                                          ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 13.642     ;
; -12.600 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg                 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.094     ; 13.042     ;
; -12.600 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.094     ; 13.042     ;
; -12.600 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.094     ; 13.042     ;
; -12.600 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.094     ; 13.042     ;
; -12.600 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.094     ; 13.042     ;
; -12.600 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4           ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.094     ; 13.042     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; pipeline:rv32i|lsu:dmem|reg32_cp:ledg|outs[8]                                                                                         ; pipeline:rv32i|lsu:dmem|reg32_cp:ledg|outs[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; pipeline:rv32i|lsu:dmem|reg32_cp:lcd|outs[31]                                                                                         ; pipeline:rv32i|lsu:dmem|reg32_cp:lcd|outs[31]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; pipeline:rv32i|reg_decode_execute:execute|ld_selE[2]                                                                                  ; pipeline:rv32i|reg_execute_memory:memory|ld_selM[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.521 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[5]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|pcE[5]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[9]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[9]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|immE[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.537 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[22]                                                                                ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[22]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[24]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[4]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.584 ; pipeline:rv32i|reg_decode_execute:execute|br_selE                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rs2_addrE[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.850      ;
; 0.619 ; pipeline:rv32i|reg_decode_execute:execute|byte_enE[1]                                                                                 ; pipeline:rv32i|reg_execute_memory:memory|byte_enM[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.885      ;
; 0.653 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[9]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|pcE[9]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.655 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[12]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|pcE[12]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.660 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[8]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|pcE[8]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.667 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[8]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[30]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[30]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[10]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|pcE[10]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.934      ;
; 0.670 ; pipeline:rv32i|reg_decode_execute:execute|ld_selE[1]                                                                                  ; pipeline:rv32i|reg_execute_memory:memory|ld_selM[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[11]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[11]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[20]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[20]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.672 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[28]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[28]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.938      ;
; 0.672 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[21]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[21]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.938      ;
; 0.673 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[29]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[29]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[9]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[14]                                                                                ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[21]                                                                                ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[21]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[31]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[31]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[0]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.675 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[26]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[26]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[30]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[30]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[7]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[22]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[22]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.676 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[13]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[13]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.942      ;
; 0.677 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[20]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[11]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.943      ;
; 0.678 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[29]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[29]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[8]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[12]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[12]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[0]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[18]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[18]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[18]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[18]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[16]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[16]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[24]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[24]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.679 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[3]                                                                                  ; pipeline:rv32i|reg_memory_writeback:writeback|rd_addrW[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.945      ;
; 0.680 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[11]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[11]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.680 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[10]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.680 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[20]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[20]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.681 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[23]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[23]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
; 0.682 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[28]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[28]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.682 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[30]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[30]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.682 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[10]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.682 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[22]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[22]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.683 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[2]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.683 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[2]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.684 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[6]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.950      ;
; 0.686 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[4]                                                                                  ; pipeline:rv32i|reg_memory_writeback:writeback|rd_addrW[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.952      ;
; 0.723 ; pipeline:rv32i|reg_decode_execute:execute|pc4E[1]                                                                                     ; pipeline:rv32i|reg_execute_memory:memory|pc4M[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.991      ;
; 0.792 ; pipeline:rv32i|reg_fetch_decode:decode|pc4D[1]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|pc4E[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.058      ;
; 0.796 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[11]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|pcE[11]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[10]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.806 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[21]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rs2_addrE[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.812 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[22]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[22]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[18]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[18]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.819 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[6]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.820 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_74h:cntr5|pre_hazard[0]      ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_74h:cntr5|pre_hazard[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.830 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[3]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.836 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[8]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.102      ;
; 0.838 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[8]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|immE[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; pipeline:rv32i|reg_decode_execute:execute|br_selE                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[13]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.843 ; pipeline:rv32i|reg_decode_execute:execute|br_selE                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[16]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[16]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.846 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[12]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[12]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.848 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[25]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[25]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; pipeline:rv32i|reg_decode_execute:execute|br_selE                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[13]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[31]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[31]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.855 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[19]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[19]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[19]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[19]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[1]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.860 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[14]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[14]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.126      ;
; 0.860 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[1]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[15]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[15]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.861 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[15]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[15]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.863 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[17]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[17]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.129      ;
; 0.867 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[24]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[24]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.131      ;
; 0.869 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[7]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.135      ;
; 0.874 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[9]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.140      ;
; 0.880 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[25]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[25]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.146      ;
; 0.882 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[16]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[16]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.148      ;
; 0.884 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[21]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[21]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.150      ;
; 0.886 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[24]                                                                                ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[24]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.152      ;
; 0.895 ; pipeline:rv32i|reg_execute_memory:memory|rd_wrenM                                                                                     ; pipeline:rv32i|reg_memory_writeback:writeback|rd_wrenW                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.161      ;
; 0.905 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe3a[0]                         ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.227      ;
; 0.933 ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[23]                                                                           ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[23]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.199      ;
; 0.936 ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[31]                                                                           ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[31]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.202      ;
; 0.966 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[4]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|pcE[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.234      ;
; 0.968 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[7]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.234      ;
; 0.995 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[8]                                                                                 ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[8]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 1.000 ; pipeline:rv32i|reg_execute_memory:memory|wb_selM[0]                                                                                   ; pipeline:rv32i|reg_memory_writeback:writeback|wb_selW[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.268      ;
; 1.014 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[6]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|pcE[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.286      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a11 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a8  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
; -1.001 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 2.001      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
; 1.732 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.001      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a20~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 5.365 ; 5.365 ; Fall       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.782 ; 0.782 ; Fall       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 1.483 ; 1.483 ; Fall       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 1.572 ; 1.572 ; Fall       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 1.363 ; 1.363 ; Fall       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 1.263 ; 1.263 ; Fall       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 1.213 ; 1.213 ; Fall       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.963 ; 0.963 ; Fall       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 1.417 ; 1.417 ; Fall       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 1.072 ; 1.072 ; Fall       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 1.148 ; 1.148 ; Fall       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.785 ; 0.785 ; Fall       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.601 ; 0.601 ; Fall       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.633 ; 0.633 ; Fall       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 4.796 ; 4.796 ; Fall       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 5.110 ; 5.110 ; Fall       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 4.955 ; 4.955 ; Fall       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 5.365 ; 5.365 ; Fall       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; -0.332 ; -0.332 ; Fall       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.513 ; -0.513 ; Fall       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -1.214 ; -1.214 ; Fall       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.303 ; -1.303 ; Fall       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -1.094 ; -1.094 ; Fall       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.994 ; -0.994 ; Fall       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.944 ; -0.944 ; Fall       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.694 ; -0.694 ; Fall       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -1.148 ; -1.148 ; Fall       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.803 ; -0.803 ; Fall       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.879 ; -0.879 ; Fall       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.516 ; -0.516 ; Fall       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.332 ; -0.332 ; Fall       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.364 ; -0.364 ; Fall       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -4.527 ; -4.527 ; Fall       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -4.841 ; -4.841 ; Fall       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -4.686 ; -4.686 ; Fall       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -5.096 ; -5.096 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; HEX0[*]      ; CLOCK_50   ; 7.433 ; 7.433 ; Fall       ; CLOCK_50        ;
;  HEX0[0]     ; CLOCK_50   ; 7.433 ; 7.433 ; Fall       ; CLOCK_50        ;
;  HEX0[1]     ; CLOCK_50   ; 7.378 ; 7.378 ; Fall       ; CLOCK_50        ;
;  HEX0[2]     ; CLOCK_50   ; 7.411 ; 7.411 ; Fall       ; CLOCK_50        ;
;  HEX0[3]     ; CLOCK_50   ; 7.186 ; 7.186 ; Fall       ; CLOCK_50        ;
;  HEX0[4]     ; CLOCK_50   ; 7.154 ; 7.154 ; Fall       ; CLOCK_50        ;
;  HEX0[5]     ; CLOCK_50   ; 7.152 ; 7.152 ; Fall       ; CLOCK_50        ;
;  HEX0[6]     ; CLOCK_50   ; 7.166 ; 7.166 ; Fall       ; CLOCK_50        ;
; HEX1[*]      ; CLOCK_50   ; 8.560 ; 8.560 ; Fall       ; CLOCK_50        ;
;  HEX1[0]     ; CLOCK_50   ; 8.329 ; 8.329 ; Fall       ; CLOCK_50        ;
;  HEX1[1]     ; CLOCK_50   ; 7.431 ; 7.431 ; Fall       ; CLOCK_50        ;
;  HEX1[2]     ; CLOCK_50   ; 7.725 ; 7.725 ; Fall       ; CLOCK_50        ;
;  HEX1[3]     ; CLOCK_50   ; 8.560 ; 8.560 ; Fall       ; CLOCK_50        ;
;  HEX1[4]     ; CLOCK_50   ; 7.329 ; 7.329 ; Fall       ; CLOCK_50        ;
;  HEX1[5]     ; CLOCK_50   ; 7.261 ; 7.261 ; Fall       ; CLOCK_50        ;
;  HEX1[6]     ; CLOCK_50   ; 7.227 ; 7.227 ; Fall       ; CLOCK_50        ;
; HEX2[*]      ; CLOCK_50   ; 8.193 ; 8.193 ; Fall       ; CLOCK_50        ;
;  HEX2[0]     ; CLOCK_50   ; 8.193 ; 8.193 ; Fall       ; CLOCK_50        ;
;  HEX2[1]     ; CLOCK_50   ; 7.639 ; 7.639 ; Fall       ; CLOCK_50        ;
;  HEX2[2]     ; CLOCK_50   ; 7.297 ; 7.297 ; Fall       ; CLOCK_50        ;
;  HEX2[3]     ; CLOCK_50   ; 7.885 ; 7.885 ; Fall       ; CLOCK_50        ;
;  HEX2[4]     ; CLOCK_50   ; 7.866 ; 7.866 ; Fall       ; CLOCK_50        ;
;  HEX2[5]     ; CLOCK_50   ; 7.394 ; 7.394 ; Fall       ; CLOCK_50        ;
;  HEX2[6]     ; CLOCK_50   ; 7.188 ; 7.188 ; Fall       ; CLOCK_50        ;
; HEX3[*]      ; CLOCK_50   ; 9.099 ; 9.099 ; Fall       ; CLOCK_50        ;
;  HEX3[0]     ; CLOCK_50   ; 7.440 ; 7.440 ; Fall       ; CLOCK_50        ;
;  HEX3[1]     ; CLOCK_50   ; 9.099 ; 9.099 ; Fall       ; CLOCK_50        ;
;  HEX3[2]     ; CLOCK_50   ; 8.977 ; 8.977 ; Fall       ; CLOCK_50        ;
;  HEX3[3]     ; CLOCK_50   ; 7.690 ; 7.690 ; Fall       ; CLOCK_50        ;
;  HEX3[4]     ; CLOCK_50   ; 8.159 ; 8.159 ; Fall       ; CLOCK_50        ;
;  HEX3[5]     ; CLOCK_50   ; 7.894 ; 7.894 ; Fall       ; CLOCK_50        ;
;  HEX3[6]     ; CLOCK_50   ; 7.425 ; 7.425 ; Fall       ; CLOCK_50        ;
; HEX4[*]      ; CLOCK_50   ; 8.008 ; 8.008 ; Fall       ; CLOCK_50        ;
;  HEX4[0]     ; CLOCK_50   ; 7.289 ; 7.289 ; Fall       ; CLOCK_50        ;
;  HEX4[1]     ; CLOCK_50   ; 7.735 ; 7.735 ; Fall       ; CLOCK_50        ;
;  HEX4[2]     ; CLOCK_50   ; 7.708 ; 7.708 ; Fall       ; CLOCK_50        ;
;  HEX4[3]     ; CLOCK_50   ; 7.716 ; 7.716 ; Fall       ; CLOCK_50        ;
;  HEX4[4]     ; CLOCK_50   ; 7.327 ; 7.327 ; Fall       ; CLOCK_50        ;
;  HEX4[5]     ; CLOCK_50   ; 7.999 ; 7.999 ; Fall       ; CLOCK_50        ;
;  HEX4[6]     ; CLOCK_50   ; 8.008 ; 8.008 ; Fall       ; CLOCK_50        ;
; HEX5[*]      ; CLOCK_50   ; 7.775 ; 7.775 ; Fall       ; CLOCK_50        ;
;  HEX5[0]     ; CLOCK_50   ; 7.775 ; 7.775 ; Fall       ; CLOCK_50        ;
;  HEX5[1]     ; CLOCK_50   ; 7.490 ; 7.490 ; Fall       ; CLOCK_50        ;
;  HEX5[2]     ; CLOCK_50   ; 7.057 ; 7.057 ; Fall       ; CLOCK_50        ;
;  HEX5[3]     ; CLOCK_50   ; 7.773 ; 7.773 ; Fall       ; CLOCK_50        ;
;  HEX5[4]     ; CLOCK_50   ; 7.743 ; 7.743 ; Fall       ; CLOCK_50        ;
;  HEX5[5]     ; CLOCK_50   ; 7.740 ; 7.740 ; Fall       ; CLOCK_50        ;
;  HEX5[6]     ; CLOCK_50   ; 6.957 ; 6.957 ; Fall       ; CLOCK_50        ;
; HEX6[*]      ; CLOCK_50   ; 7.893 ; 7.893 ; Fall       ; CLOCK_50        ;
;  HEX6[0]     ; CLOCK_50   ; 7.686 ; 7.686 ; Fall       ; CLOCK_50        ;
;  HEX6[1]     ; CLOCK_50   ; 7.809 ; 7.809 ; Fall       ; CLOCK_50        ;
;  HEX6[2]     ; CLOCK_50   ; 7.756 ; 7.756 ; Fall       ; CLOCK_50        ;
;  HEX6[3]     ; CLOCK_50   ; 7.794 ; 7.794 ; Fall       ; CLOCK_50        ;
;  HEX6[4]     ; CLOCK_50   ; 7.831 ; 7.831 ; Fall       ; CLOCK_50        ;
;  HEX6[5]     ; CLOCK_50   ; 7.893 ; 7.893 ; Fall       ; CLOCK_50        ;
;  HEX6[6]     ; CLOCK_50   ; 7.277 ; 7.277 ; Fall       ; CLOCK_50        ;
; HEX7[*]      ; CLOCK_50   ; 8.230 ; 8.230 ; Fall       ; CLOCK_50        ;
;  HEX7[0]     ; CLOCK_50   ; 8.070 ; 8.070 ; Fall       ; CLOCK_50        ;
;  HEX7[1]     ; CLOCK_50   ; 7.733 ; 7.733 ; Fall       ; CLOCK_50        ;
;  HEX7[2]     ; CLOCK_50   ; 7.635 ; 7.635 ; Fall       ; CLOCK_50        ;
;  HEX7[3]     ; CLOCK_50   ; 8.069 ; 8.069 ; Fall       ; CLOCK_50        ;
;  HEX7[4]     ; CLOCK_50   ; 8.034 ; 8.034 ; Fall       ; CLOCK_50        ;
;  HEX7[5]     ; CLOCK_50   ; 8.092 ; 8.092 ; Fall       ; CLOCK_50        ;
;  HEX7[6]     ; CLOCK_50   ; 8.230 ; 8.230 ; Fall       ; CLOCK_50        ;
; LCD_DATA[*]  ; CLOCK_50   ; 8.001 ; 8.001 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.279 ; 7.279 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.756 ; 7.756 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.502 ; 7.502 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.521 ; 7.521 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.740 ; 7.740 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.068 ; 7.068 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.883 ; 7.883 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.001 ; 8.001 ; Fall       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 8.180 ; 8.180 ; Fall       ; CLOCK_50        ;
; LCD_ON       ; CLOCK_50   ; 7.435 ; 7.435 ; Fall       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 8.009 ; 8.009 ; Fall       ; CLOCK_50        ;
; LCD_RW       ; CLOCK_50   ; 7.985 ; 7.985 ; Fall       ; CLOCK_50        ;
; LEDG[*]      ; CLOCK_50   ; 8.743 ; 8.743 ; Fall       ; CLOCK_50        ;
;  LEDG[0]     ; CLOCK_50   ; 8.709 ; 8.709 ; Fall       ; CLOCK_50        ;
;  LEDG[1]     ; CLOCK_50   ; 8.715 ; 8.715 ; Fall       ; CLOCK_50        ;
;  LEDG[2]     ; CLOCK_50   ; 8.624 ; 8.624 ; Fall       ; CLOCK_50        ;
;  LEDG[3]     ; CLOCK_50   ; 7.978 ; 7.978 ; Fall       ; CLOCK_50        ;
;  LEDG[4]     ; CLOCK_50   ; 8.743 ; 8.743 ; Fall       ; CLOCK_50        ;
;  LEDG[5]     ; CLOCK_50   ; 7.978 ; 7.978 ; Fall       ; CLOCK_50        ;
;  LEDG[6]     ; CLOCK_50   ; 8.466 ; 8.466 ; Fall       ; CLOCK_50        ;
;  LEDG[7]     ; CLOCK_50   ; 7.456 ; 7.456 ; Fall       ; CLOCK_50        ;
;  LEDG[8]     ; CLOCK_50   ; 8.063 ; 8.063 ; Fall       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 8.385 ; 8.385 ; Fall       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 7.643 ; 7.643 ; Fall       ; CLOCK_50        ;
;  LEDR[1]     ; CLOCK_50   ; 7.455 ; 7.455 ; Fall       ; CLOCK_50        ;
;  LEDR[2]     ; CLOCK_50   ; 8.347 ; 8.347 ; Fall       ; CLOCK_50        ;
;  LEDR[3]     ; CLOCK_50   ; 8.336 ; 8.336 ; Fall       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 8.327 ; 8.327 ; Fall       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 7.634 ; 7.634 ; Fall       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 8.026 ; 8.026 ; Fall       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 8.337 ; 8.337 ; Fall       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 8.385 ; 8.385 ; Fall       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 8.350 ; 8.350 ; Fall       ; CLOCK_50        ;
;  LEDR[10]    ; CLOCK_50   ; 8.141 ; 8.141 ; Fall       ; CLOCK_50        ;
;  LEDR[11]    ; CLOCK_50   ; 7.850 ; 7.850 ; Fall       ; CLOCK_50        ;
;  LEDR[12]    ; CLOCK_50   ; 8.371 ; 8.371 ; Fall       ; CLOCK_50        ;
;  LEDR[13]    ; CLOCK_50   ; 8.168 ; 8.168 ; Fall       ; CLOCK_50        ;
;  LEDR[14]    ; CLOCK_50   ; 7.941 ; 7.941 ; Fall       ; CLOCK_50        ;
;  LEDR[15]    ; CLOCK_50   ; 7.856 ; 7.856 ; Fall       ; CLOCK_50        ;
;  LEDR[16]    ; CLOCK_50   ; 7.933 ; 7.933 ; Fall       ; CLOCK_50        ;
;  LEDR[17]    ; CLOCK_50   ; 7.630 ; 7.630 ; Fall       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; HEX0[*]      ; CLOCK_50   ; 7.152 ; 7.152 ; Fall       ; CLOCK_50        ;
;  HEX0[0]     ; CLOCK_50   ; 7.433 ; 7.433 ; Fall       ; CLOCK_50        ;
;  HEX0[1]     ; CLOCK_50   ; 7.378 ; 7.378 ; Fall       ; CLOCK_50        ;
;  HEX0[2]     ; CLOCK_50   ; 7.411 ; 7.411 ; Fall       ; CLOCK_50        ;
;  HEX0[3]     ; CLOCK_50   ; 7.186 ; 7.186 ; Fall       ; CLOCK_50        ;
;  HEX0[4]     ; CLOCK_50   ; 7.154 ; 7.154 ; Fall       ; CLOCK_50        ;
;  HEX0[5]     ; CLOCK_50   ; 7.152 ; 7.152 ; Fall       ; CLOCK_50        ;
;  HEX0[6]     ; CLOCK_50   ; 7.166 ; 7.166 ; Fall       ; CLOCK_50        ;
; HEX1[*]      ; CLOCK_50   ; 7.227 ; 7.227 ; Fall       ; CLOCK_50        ;
;  HEX1[0]     ; CLOCK_50   ; 8.329 ; 8.329 ; Fall       ; CLOCK_50        ;
;  HEX1[1]     ; CLOCK_50   ; 7.431 ; 7.431 ; Fall       ; CLOCK_50        ;
;  HEX1[2]     ; CLOCK_50   ; 7.725 ; 7.725 ; Fall       ; CLOCK_50        ;
;  HEX1[3]     ; CLOCK_50   ; 8.560 ; 8.560 ; Fall       ; CLOCK_50        ;
;  HEX1[4]     ; CLOCK_50   ; 7.329 ; 7.329 ; Fall       ; CLOCK_50        ;
;  HEX1[5]     ; CLOCK_50   ; 7.261 ; 7.261 ; Fall       ; CLOCK_50        ;
;  HEX1[6]     ; CLOCK_50   ; 7.227 ; 7.227 ; Fall       ; CLOCK_50        ;
; HEX2[*]      ; CLOCK_50   ; 7.188 ; 7.188 ; Fall       ; CLOCK_50        ;
;  HEX2[0]     ; CLOCK_50   ; 8.193 ; 8.193 ; Fall       ; CLOCK_50        ;
;  HEX2[1]     ; CLOCK_50   ; 7.639 ; 7.639 ; Fall       ; CLOCK_50        ;
;  HEX2[2]     ; CLOCK_50   ; 7.297 ; 7.297 ; Fall       ; CLOCK_50        ;
;  HEX2[3]     ; CLOCK_50   ; 7.885 ; 7.885 ; Fall       ; CLOCK_50        ;
;  HEX2[4]     ; CLOCK_50   ; 7.866 ; 7.866 ; Fall       ; CLOCK_50        ;
;  HEX2[5]     ; CLOCK_50   ; 7.394 ; 7.394 ; Fall       ; CLOCK_50        ;
;  HEX2[6]     ; CLOCK_50   ; 7.188 ; 7.188 ; Fall       ; CLOCK_50        ;
; HEX3[*]      ; CLOCK_50   ; 7.425 ; 7.425 ; Fall       ; CLOCK_50        ;
;  HEX3[0]     ; CLOCK_50   ; 7.440 ; 7.440 ; Fall       ; CLOCK_50        ;
;  HEX3[1]     ; CLOCK_50   ; 9.099 ; 9.099 ; Fall       ; CLOCK_50        ;
;  HEX3[2]     ; CLOCK_50   ; 8.977 ; 8.977 ; Fall       ; CLOCK_50        ;
;  HEX3[3]     ; CLOCK_50   ; 7.690 ; 7.690 ; Fall       ; CLOCK_50        ;
;  HEX3[4]     ; CLOCK_50   ; 8.159 ; 8.159 ; Fall       ; CLOCK_50        ;
;  HEX3[5]     ; CLOCK_50   ; 7.894 ; 7.894 ; Fall       ; CLOCK_50        ;
;  HEX3[6]     ; CLOCK_50   ; 7.425 ; 7.425 ; Fall       ; CLOCK_50        ;
; HEX4[*]      ; CLOCK_50   ; 7.289 ; 7.289 ; Fall       ; CLOCK_50        ;
;  HEX4[0]     ; CLOCK_50   ; 7.289 ; 7.289 ; Fall       ; CLOCK_50        ;
;  HEX4[1]     ; CLOCK_50   ; 7.735 ; 7.735 ; Fall       ; CLOCK_50        ;
;  HEX4[2]     ; CLOCK_50   ; 7.708 ; 7.708 ; Fall       ; CLOCK_50        ;
;  HEX4[3]     ; CLOCK_50   ; 7.716 ; 7.716 ; Fall       ; CLOCK_50        ;
;  HEX4[4]     ; CLOCK_50   ; 7.327 ; 7.327 ; Fall       ; CLOCK_50        ;
;  HEX4[5]     ; CLOCK_50   ; 7.999 ; 7.999 ; Fall       ; CLOCK_50        ;
;  HEX4[6]     ; CLOCK_50   ; 8.008 ; 8.008 ; Fall       ; CLOCK_50        ;
; HEX5[*]      ; CLOCK_50   ; 6.957 ; 6.957 ; Fall       ; CLOCK_50        ;
;  HEX5[0]     ; CLOCK_50   ; 7.775 ; 7.775 ; Fall       ; CLOCK_50        ;
;  HEX5[1]     ; CLOCK_50   ; 7.490 ; 7.490 ; Fall       ; CLOCK_50        ;
;  HEX5[2]     ; CLOCK_50   ; 7.057 ; 7.057 ; Fall       ; CLOCK_50        ;
;  HEX5[3]     ; CLOCK_50   ; 7.773 ; 7.773 ; Fall       ; CLOCK_50        ;
;  HEX5[4]     ; CLOCK_50   ; 7.743 ; 7.743 ; Fall       ; CLOCK_50        ;
;  HEX5[5]     ; CLOCK_50   ; 7.740 ; 7.740 ; Fall       ; CLOCK_50        ;
;  HEX5[6]     ; CLOCK_50   ; 6.957 ; 6.957 ; Fall       ; CLOCK_50        ;
; HEX6[*]      ; CLOCK_50   ; 7.277 ; 7.277 ; Fall       ; CLOCK_50        ;
;  HEX6[0]     ; CLOCK_50   ; 7.686 ; 7.686 ; Fall       ; CLOCK_50        ;
;  HEX6[1]     ; CLOCK_50   ; 7.809 ; 7.809 ; Fall       ; CLOCK_50        ;
;  HEX6[2]     ; CLOCK_50   ; 7.756 ; 7.756 ; Fall       ; CLOCK_50        ;
;  HEX6[3]     ; CLOCK_50   ; 7.794 ; 7.794 ; Fall       ; CLOCK_50        ;
;  HEX6[4]     ; CLOCK_50   ; 7.831 ; 7.831 ; Fall       ; CLOCK_50        ;
;  HEX6[5]     ; CLOCK_50   ; 7.893 ; 7.893 ; Fall       ; CLOCK_50        ;
;  HEX6[6]     ; CLOCK_50   ; 7.277 ; 7.277 ; Fall       ; CLOCK_50        ;
; HEX7[*]      ; CLOCK_50   ; 7.635 ; 7.635 ; Fall       ; CLOCK_50        ;
;  HEX7[0]     ; CLOCK_50   ; 8.070 ; 8.070 ; Fall       ; CLOCK_50        ;
;  HEX7[1]     ; CLOCK_50   ; 7.733 ; 7.733 ; Fall       ; CLOCK_50        ;
;  HEX7[2]     ; CLOCK_50   ; 7.635 ; 7.635 ; Fall       ; CLOCK_50        ;
;  HEX7[3]     ; CLOCK_50   ; 8.069 ; 8.069 ; Fall       ; CLOCK_50        ;
;  HEX7[4]     ; CLOCK_50   ; 8.034 ; 8.034 ; Fall       ; CLOCK_50        ;
;  HEX7[5]     ; CLOCK_50   ; 8.092 ; 8.092 ; Fall       ; CLOCK_50        ;
;  HEX7[6]     ; CLOCK_50   ; 8.230 ; 8.230 ; Fall       ; CLOCK_50        ;
; LCD_DATA[*]  ; CLOCK_50   ; 7.068 ; 7.068 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.279 ; 7.279 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.756 ; 7.756 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.502 ; 7.502 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.521 ; 7.521 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.740 ; 7.740 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.068 ; 7.068 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.883 ; 7.883 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.001 ; 8.001 ; Fall       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 8.180 ; 8.180 ; Fall       ; CLOCK_50        ;
; LCD_ON       ; CLOCK_50   ; 7.435 ; 7.435 ; Fall       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 8.009 ; 8.009 ; Fall       ; CLOCK_50        ;
; LCD_RW       ; CLOCK_50   ; 7.985 ; 7.985 ; Fall       ; CLOCK_50        ;
; LEDG[*]      ; CLOCK_50   ; 7.456 ; 7.456 ; Fall       ; CLOCK_50        ;
;  LEDG[0]     ; CLOCK_50   ; 8.709 ; 8.709 ; Fall       ; CLOCK_50        ;
;  LEDG[1]     ; CLOCK_50   ; 8.715 ; 8.715 ; Fall       ; CLOCK_50        ;
;  LEDG[2]     ; CLOCK_50   ; 8.624 ; 8.624 ; Fall       ; CLOCK_50        ;
;  LEDG[3]     ; CLOCK_50   ; 7.978 ; 7.978 ; Fall       ; CLOCK_50        ;
;  LEDG[4]     ; CLOCK_50   ; 8.743 ; 8.743 ; Fall       ; CLOCK_50        ;
;  LEDG[5]     ; CLOCK_50   ; 7.978 ; 7.978 ; Fall       ; CLOCK_50        ;
;  LEDG[6]     ; CLOCK_50   ; 8.466 ; 8.466 ; Fall       ; CLOCK_50        ;
;  LEDG[7]     ; CLOCK_50   ; 7.456 ; 7.456 ; Fall       ; CLOCK_50        ;
;  LEDG[8]     ; CLOCK_50   ; 8.063 ; 8.063 ; Fall       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 7.455 ; 7.455 ; Fall       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 7.643 ; 7.643 ; Fall       ; CLOCK_50        ;
;  LEDR[1]     ; CLOCK_50   ; 7.455 ; 7.455 ; Fall       ; CLOCK_50        ;
;  LEDR[2]     ; CLOCK_50   ; 8.347 ; 8.347 ; Fall       ; CLOCK_50        ;
;  LEDR[3]     ; CLOCK_50   ; 8.336 ; 8.336 ; Fall       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 8.327 ; 8.327 ; Fall       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 7.634 ; 7.634 ; Fall       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 8.026 ; 8.026 ; Fall       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 8.337 ; 8.337 ; Fall       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 8.385 ; 8.385 ; Fall       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 8.350 ; 8.350 ; Fall       ; CLOCK_50        ;
;  LEDR[10]    ; CLOCK_50   ; 8.141 ; 8.141 ; Fall       ; CLOCK_50        ;
;  LEDR[11]    ; CLOCK_50   ; 7.850 ; 7.850 ; Fall       ; CLOCK_50        ;
;  LEDR[12]    ; CLOCK_50   ; 8.371 ; 8.371 ; Fall       ; CLOCK_50        ;
;  LEDR[13]    ; CLOCK_50   ; 8.168 ; 8.168 ; Fall       ; CLOCK_50        ;
;  LEDR[14]    ; CLOCK_50   ; 7.941 ; 7.941 ; Fall       ; CLOCK_50        ;
;  LEDR[15]    ; CLOCK_50   ; 7.856 ; 7.856 ; Fall       ; CLOCK_50        ;
;  LEDR[16]    ; CLOCK_50   ; 7.933 ; 7.933 ; Fall       ; CLOCK_50        ;
;  LEDR[17]    ; CLOCK_50   ; 7.630 ; 7.630 ; Fall       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -6.454 ; -3208.000     ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.116 ; -1.392        ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.977 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.000 ; -2714.540          ;
+----------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.454 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg        ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.905      ;
; -6.454 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.905      ;
; -6.454 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.905      ;
; -6.454 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.905      ;
; -6.454 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.905      ;
; -6.454 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.905      ;
; -6.454 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.905      ;
; -6.372 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg         ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.821      ;
; -6.372 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.821      ;
; -6.372 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.821      ;
; -6.372 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.821      ;
; -6.372 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.821      ;
; -6.372 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.821      ;
; -6.372 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.821      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg6 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg7 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.366 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg8 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.073     ; 6.825      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_we_reg       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg0 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg1 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg2 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg3 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg4 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg5 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg6 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg7 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.214 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a8~porta_address_reg8 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.084     ; 6.662      ;
; -6.014 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg        ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.093     ; 6.453      ;
; -6.014 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.093     ; 6.453      ;
; -6.014 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.093     ; 6.453      ;
; -6.014 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.093     ; 6.453      ;
; -6.014 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.093     ; 6.453      ;
; -6.014 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.093     ; 6.453      ;
; -6.014 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.093     ; 6.453      ;
; -5.949 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg        ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.400      ;
; -5.949 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.400      ;
; -5.949 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.400      ;
; -5.949 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.400      ;
; -5.949 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.400      ;
; -5.949 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.400      ;
; -5.949 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 6.400      ;
; -5.932 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg         ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.095     ; 6.369      ;
; -5.932 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.095     ; 6.369      ;
; -5.932 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.095     ; 6.369      ;
; -5.932 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.095     ; 6.369      ;
; -5.932 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.095     ; 6.369      ;
; -5.932 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.095     ; 6.369      ;
; -5.932 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.095     ; 6.369      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg       ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg6 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg7 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.926 ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg8 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[28] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 6.373      ;
; -5.918 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg        ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[25] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.074     ; 6.376      ;
; -5.918 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[25] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.074     ; 6.376      ;
; -5.918 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[25] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.074     ; 6.376      ;
; -5.918 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[25] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.074     ; 6.376      ;
; -5.918 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[25] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.074     ; 6.376      ;
; -5.918 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[25] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.074     ; 6.376      ;
; -5.918 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[25] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.074     ; 6.376      ;
; -5.879 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg        ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[23] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.082     ; 6.329      ;
; -5.879 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[23] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.082     ; 6.329      ;
; -5.879 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[23] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.082     ; 6.329      ;
; -5.879 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[23] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.082     ; 6.329      ;
; -5.879 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[23] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.082     ; 6.329      ;
; -5.879 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[23] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.082     ; 6.329      ;
; -5.879 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[23] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.082     ; 6.329      ;
; -5.878 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg        ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[21] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 6.348      ;
; -5.878 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[21] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 6.348      ;
; -5.878 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[21] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 6.348      ;
; -5.878 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[21] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 6.348      ;
; -5.878 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[21] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 6.348      ;
; -5.878 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[21] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 6.348      ;
; -5.878 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[21] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 6.348      ;
; -5.867 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg         ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.316      ;
; -5.867 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.316      ;
; -5.867 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.316      ;
; -5.867 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.316      ;
; -5.867 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.316      ;
; -5.867 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.316      ;
; -5.867 ; pipeline:rv32i|lsu:dmem|inmem:imem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5   ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[31] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.083     ; 6.316      ;
; -5.866 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_we_reg        ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[29] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 6.329      ;
; -5.866 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg0  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[29] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 6.329      ;
; -5.866 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg1  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[29] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 6.329      ;
; -5.866 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg2  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[29] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 6.329      ;
; -5.866 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg3  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[29] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 6.329      ;
; -5.866 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg4  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[29] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 6.329      ;
; -5.866 ; pipeline:rv32i|lsu:dmem|outmem:omem|altsyncram:altsyncram_component|altsyncram_r1i1:auto_generated|ram_block1a0~porta_address_reg5  ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[29] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.069     ; 6.329      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pipeline:rv32i|lsu:dmem|reg32_cp:ledg|outs[8]                                                                                         ; pipeline:rv32i|lsu:dmem|reg32_cp:ledg|outs[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pipeline:rv32i|lsu:dmem|reg32_cp:lcd|outs[31]                                                                                         ; pipeline:rv32i|lsu:dmem|reg32_cp:lcd|outs[31]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; pipeline:rv32i|reg_decode_execute:execute|ld_selE[2]                                                                                  ; pipeline:rv32i|reg_execute_memory:memory|ld_selM[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.240 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[5]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|pcE[5]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[9]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[9]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|immE[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.246 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[24]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[4]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.250 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[22]                                                                                ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[22]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.275 ; pipeline:rv32i|reg_decode_execute:execute|br_selE                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rs2_addrE[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.427      ;
; 0.296 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[30]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[30]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[20]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[20]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[20]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[11]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.452      ;
; 0.313 ; pipeline:rv32i|reg_decode_execute:execute|byte_enE[1]                                                                                 ; pipeline:rv32i|reg_execute_memory:memory|byte_enM[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.465      ;
; 0.315 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[9]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|pcE[9]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.467      ;
; 0.317 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[12]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|pcE[12]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.320 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[8]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|pcE[8]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.472      ;
; 0.327 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[8]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[10]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|pcE[10]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[28]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[28]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[11]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[11]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[21]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[21]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; pipeline:rv32i|reg_decode_execute:execute|pc4E[1]                                                                                     ; pipeline:rv32i|reg_execute_memory:memory|pc4M[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.484      ;
; 0.331 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[14]                                                                                ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[21]                                                                                ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[21]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[30]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[30]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[9]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[0]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; pipeline:rv32i|reg_decode_execute:execute|ld_selE[1]                                                                                  ; pipeline:rv32i|reg_execute_memory:memory|ld_selM[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[26]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[26]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[22]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[22]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[29]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[29]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[31]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[31]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[8]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[13]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[13]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[12]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[12]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[3]                                                                                  ; pipeline:rv32i|reg_memory_writeback:writeback|rd_addrW[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[0]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[7]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[20]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[20]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[29]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[29]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[11]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[11]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[22]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[22]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[18]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[18]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[16]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[16]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[28]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[28]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[2]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[2]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[23]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[23]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[24]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[24]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[30]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[30]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[10]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[18]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[18]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; pipeline:rv32i|reg_execute_memory:memory|rd_addrM[4]                                                                                  ; pipeline:rv32i|reg_memory_writeback:writeback|rd_addrW[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.340 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[10]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.492      ;
; 0.342 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[6]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.494      ;
; 0.360 ; pipeline:rv32i|reg_fetch_decode:decode|pc4D[1]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|pc4E[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[10]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[11]                                                                                        ; pipeline:rv32i|reg_decode_execute:execute|pcE[11]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[21]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rs2_addrE[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_74h:cntr5|pre_hazard[0]      ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_74h:cntr5|pre_hazard[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[22]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[22]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[18]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[18]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.375 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[16]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[16]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[12]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[12]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[8]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|immE[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.380 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[8]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.389 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[24]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[24]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.539      ;
; 0.395 ; pipeline:rv32i|reg_decode_execute:execute|br_selE                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.547      ;
; 0.400 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe3a[0]                         ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.403 ; pipeline:rv32i|reg_decode_execute:execute|br_selE                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[13]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.555      ;
; 0.403 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[6]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.555      ;
; 0.408 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[25]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[25]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.560      ;
; 0.410 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[3]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[31]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[31]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.563      ;
; 0.414 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[1]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.566      ;
; 0.415 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[1]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[19]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[19]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[19]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[19]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[15]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[15]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[15]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[15]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[14]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[14]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[17]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[17]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.569      ;
; 0.420 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[7]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.572      ;
; 0.426 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[9]                                                                                ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.578      ;
; 0.427 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[25]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[25]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.579      ;
; 0.427 ; pipeline:rv32i|reg_decode_execute:execute|rs1_dataE[16]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs1_dataM[16]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.579      ;
; 0.433 ; pipeline:rv32i|reg_decode_execute:execute|rs2_dataE[21]                                                                               ; pipeline:rv32i|reg_execute_memory:memory|rs2_dataM[21]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.585      ;
; 0.434 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[24]                                                                                ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[24]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.586      ;
; 0.435 ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[23]                                                                           ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[23]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.587      ;
; 0.437 ; pipeline:rv32i|reg_execute_memory:memory|rd_wrenM                                                                                     ; pipeline:rv32i|reg_memory_writeback:writeback|rd_wrenW                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; pipeline:rv32i|reg_memory_writeback:writeback|alu_dataW[31]                                                                           ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[31]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.441 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[7]                                                                                      ; pipeline:rv32i|reg_decode_execute:execute|rd_addrE[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.593      ;
; 0.444 ; pipeline:rv32i|reg_fetch_decode:decode|pcD[4]                                                                                         ; pipeline:rv32i|reg_decode_execute:execute|pcE[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.597      ;
; 0.447 ; pipeline:rv32i|reg_execute_memory:memory|alu_dataM[8]                                                                                 ; pipeline:rv32i|reg_execute_memory:memory|forward2outM[8]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.599      ;
; 0.455 ; pipeline:rv32i|reg_decode_execute:execute|br_selE                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[13]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.461 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.613      ;
; 0.462 ; pipeline:rv32i|reg_fetch_decode:decode|instrD[15]                                                                                     ; pipeline:rv32i|reg_decode_execute:execute|immE[15]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.615      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a11 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a8  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
; -0.116 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 1.165      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
; 0.977 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; pipeline:rv32i|reg_decode_execute:execute|altshift_taps:wb_selE_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.165      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; pipeline:rv32i|lsu:dmem|datamem:dmem|altsyncram:altsyncram_component|altsyncram_c3i1:auto_generated|ram_block1a20~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 2.755  ; 2.755  ; Fall       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.020  ; 0.020  ; Fall       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.342  ; 0.342  ; Fall       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.429  ; 0.429  ; Fall       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.356  ; 0.356  ; Fall       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.283  ; 0.283  ; Fall       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.245  ; 0.245  ; Fall       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.107  ; 0.107  ; Fall       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.338  ; 0.338  ; Fall       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.170  ; 0.170  ; Fall       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.220  ; 0.220  ; Fall       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.010  ; 0.010  ; Fall       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.081 ; -0.081 ; Fall       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.074 ; -0.074 ; Fall       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 2.504  ; 2.504  ; Fall       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 2.632  ; 2.632  ; Fall       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 2.551  ; 2.551  ; Fall       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 2.755  ; 2.755  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.220  ; 0.220  ; Fall       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.119  ; 0.119  ; Fall       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.203 ; -0.203 ; Fall       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.290 ; -0.290 ; Fall       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.217 ; -0.217 ; Fall       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.144 ; -0.144 ; Fall       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.106 ; -0.106 ; Fall       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.032  ; 0.032  ; Fall       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.199 ; -0.199 ; Fall       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.031 ; -0.031 ; Fall       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.081 ; -0.081 ; Fall       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.129  ; 0.129  ; Fall       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.220  ; 0.220  ; Fall       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.213  ; 0.213  ; Fall       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.365 ; -2.365 ; Fall       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.493 ; -2.493 ; Fall       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.412 ; -2.412 ; Fall       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.616 ; -2.616 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; HEX0[*]      ; CLOCK_50   ; 4.151 ; 4.151 ; Fall       ; CLOCK_50        ;
;  HEX0[0]     ; CLOCK_50   ; 4.151 ; 4.151 ; Fall       ; CLOCK_50        ;
;  HEX0[1]     ; CLOCK_50   ; 4.104 ; 4.104 ; Fall       ; CLOCK_50        ;
;  HEX0[2]     ; CLOCK_50   ; 4.127 ; 4.127 ; Fall       ; CLOCK_50        ;
;  HEX0[3]     ; CLOCK_50   ; 4.034 ; 4.034 ; Fall       ; CLOCK_50        ;
;  HEX0[4]     ; CLOCK_50   ; 4.017 ; 4.017 ; Fall       ; CLOCK_50        ;
;  HEX0[5]     ; CLOCK_50   ; 4.009 ; 4.009 ; Fall       ; CLOCK_50        ;
;  HEX0[6]     ; CLOCK_50   ; 4.019 ; 4.019 ; Fall       ; CLOCK_50        ;
; HEX1[*]      ; CLOCK_50   ; 4.732 ; 4.732 ; Fall       ; CLOCK_50        ;
;  HEX1[0]     ; CLOCK_50   ; 4.531 ; 4.531 ; Fall       ; CLOCK_50        ;
;  HEX1[1]     ; CLOCK_50   ; 4.169 ; 4.169 ; Fall       ; CLOCK_50        ;
;  HEX1[2]     ; CLOCK_50   ; 4.243 ; 4.243 ; Fall       ; CLOCK_50        ;
;  HEX1[3]     ; CLOCK_50   ; 4.732 ; 4.732 ; Fall       ; CLOCK_50        ;
;  HEX1[4]     ; CLOCK_50   ; 4.088 ; 4.088 ; Fall       ; CLOCK_50        ;
;  HEX1[5]     ; CLOCK_50   ; 4.040 ; 4.040 ; Fall       ; CLOCK_50        ;
;  HEX1[6]     ; CLOCK_50   ; 4.024 ; 4.024 ; Fall       ; CLOCK_50        ;
; HEX2[*]      ; CLOCK_50   ; 4.425 ; 4.425 ; Fall       ; CLOCK_50        ;
;  HEX2[0]     ; CLOCK_50   ; 4.425 ; 4.425 ; Fall       ; CLOCK_50        ;
;  HEX2[1]     ; CLOCK_50   ; 4.184 ; 4.184 ; Fall       ; CLOCK_50        ;
;  HEX2[2]     ; CLOCK_50   ; 4.070 ; 4.070 ; Fall       ; CLOCK_50        ;
;  HEX2[3]     ; CLOCK_50   ; 4.289 ; 4.289 ; Fall       ; CLOCK_50        ;
;  HEX2[4]     ; CLOCK_50   ; 4.269 ; 4.269 ; Fall       ; CLOCK_50        ;
;  HEX2[5]     ; CLOCK_50   ; 4.090 ; 4.090 ; Fall       ; CLOCK_50        ;
;  HEX2[6]     ; CLOCK_50   ; 4.001 ; 4.001 ; Fall       ; CLOCK_50        ;
; HEX3[*]      ; CLOCK_50   ; 5.005 ; 5.005 ; Fall       ; CLOCK_50        ;
;  HEX3[0]     ; CLOCK_50   ; 4.143 ; 4.143 ; Fall       ; CLOCK_50        ;
;  HEX3[1]     ; CLOCK_50   ; 5.005 ; 5.005 ; Fall       ; CLOCK_50        ;
;  HEX3[2]     ; CLOCK_50   ; 4.955 ; 4.955 ; Fall       ; CLOCK_50        ;
;  HEX3[3]     ; CLOCK_50   ; 4.239 ; 4.239 ; Fall       ; CLOCK_50        ;
;  HEX3[4]     ; CLOCK_50   ; 4.441 ; 4.441 ; Fall       ; CLOCK_50        ;
;  HEX3[5]     ; CLOCK_50   ; 4.306 ; 4.306 ; Fall       ; CLOCK_50        ;
;  HEX3[6]     ; CLOCK_50   ; 4.132 ; 4.132 ; Fall       ; CLOCK_50        ;
; HEX4[*]      ; CLOCK_50   ; 4.355 ; 4.355 ; Fall       ; CLOCK_50        ;
;  HEX4[0]     ; CLOCK_50   ; 4.062 ; 4.062 ; Fall       ; CLOCK_50        ;
;  HEX4[1]     ; CLOCK_50   ; 4.249 ; 4.249 ; Fall       ; CLOCK_50        ;
;  HEX4[2]     ; CLOCK_50   ; 4.238 ; 4.238 ; Fall       ; CLOCK_50        ;
;  HEX4[3]     ; CLOCK_50   ; 4.235 ; 4.235 ; Fall       ; CLOCK_50        ;
;  HEX4[4]     ; CLOCK_50   ; 4.088 ; 4.088 ; Fall       ; CLOCK_50        ;
;  HEX4[5]     ; CLOCK_50   ; 4.349 ; 4.349 ; Fall       ; CLOCK_50        ;
;  HEX4[6]     ; CLOCK_50   ; 4.355 ; 4.355 ; Fall       ; CLOCK_50        ;
; HEX5[*]      ; CLOCK_50   ; 4.253 ; 4.253 ; Fall       ; CLOCK_50        ;
;  HEX5[0]     ; CLOCK_50   ; 4.253 ; 4.253 ; Fall       ; CLOCK_50        ;
;  HEX5[1]     ; CLOCK_50   ; 4.130 ; 4.130 ; Fall       ; CLOCK_50        ;
;  HEX5[2]     ; CLOCK_50   ; 3.949 ; 3.949 ; Fall       ; CLOCK_50        ;
;  HEX5[3]     ; CLOCK_50   ; 4.250 ; 4.250 ; Fall       ; CLOCK_50        ;
;  HEX5[4]     ; CLOCK_50   ; 4.224 ; 4.224 ; Fall       ; CLOCK_50        ;
;  HEX5[5]     ; CLOCK_50   ; 4.221 ; 4.221 ; Fall       ; CLOCK_50        ;
;  HEX5[6]     ; CLOCK_50   ; 3.897 ; 3.897 ; Fall       ; CLOCK_50        ;
; HEX6[*]      ; CLOCK_50   ; 4.321 ; 4.321 ; Fall       ; CLOCK_50        ;
;  HEX6[0]     ; CLOCK_50   ; 4.223 ; 4.223 ; Fall       ; CLOCK_50        ;
;  HEX6[1]     ; CLOCK_50   ; 4.298 ; 4.298 ; Fall       ; CLOCK_50        ;
;  HEX6[2]     ; CLOCK_50   ; 4.239 ; 4.239 ; Fall       ; CLOCK_50        ;
;  HEX6[3]     ; CLOCK_50   ; 4.268 ; 4.268 ; Fall       ; CLOCK_50        ;
;  HEX6[4]     ; CLOCK_50   ; 4.290 ; 4.290 ; Fall       ; CLOCK_50        ;
;  HEX6[5]     ; CLOCK_50   ; 4.321 ; 4.321 ; Fall       ; CLOCK_50        ;
;  HEX6[6]     ; CLOCK_50   ; 4.049 ; 4.049 ; Fall       ; CLOCK_50        ;
; HEX7[*]      ; CLOCK_50   ; 4.508 ; 4.508 ; Fall       ; CLOCK_50        ;
;  HEX7[0]     ; CLOCK_50   ; 4.400 ; 4.400 ; Fall       ; CLOCK_50        ;
;  HEX7[1]     ; CLOCK_50   ; 4.312 ; 4.312 ; Fall       ; CLOCK_50        ;
;  HEX7[2]     ; CLOCK_50   ; 4.235 ; 4.235 ; Fall       ; CLOCK_50        ;
;  HEX7[3]     ; CLOCK_50   ; 4.508 ; 4.508 ; Fall       ; CLOCK_50        ;
;  HEX7[4]     ; CLOCK_50   ; 4.366 ; 4.366 ; Fall       ; CLOCK_50        ;
;  HEX7[5]     ; CLOCK_50   ; 4.413 ; 4.413 ; Fall       ; CLOCK_50        ;
;  HEX7[6]     ; CLOCK_50   ; 4.499 ; 4.499 ; Fall       ; CLOCK_50        ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.382 ; 4.382 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.053 ; 4.053 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.237 ; 4.237 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.156 ; 4.156 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.162 ; 4.162 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.226 ; 4.226 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.967 ; 3.967 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.326 ; 4.326 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.382 ; 4.382 ; Fall       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 4.477 ; 4.477 ; Fall       ; CLOCK_50        ;
; LCD_ON       ; CLOCK_50   ; 4.109 ; 4.109 ; Fall       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 4.421 ; 4.421 ; Fall       ; CLOCK_50        ;
; LCD_RW       ; CLOCK_50   ; 4.367 ; 4.367 ; Fall       ; CLOCK_50        ;
; LEDG[*]      ; CLOCK_50   ; 4.768 ; 4.768 ; Fall       ; CLOCK_50        ;
;  LEDG[0]     ; CLOCK_50   ; 4.741 ; 4.741 ; Fall       ; CLOCK_50        ;
;  LEDG[1]     ; CLOCK_50   ; 4.742 ; 4.742 ; Fall       ; CLOCK_50        ;
;  LEDG[2]     ; CLOCK_50   ; 4.676 ; 4.676 ; Fall       ; CLOCK_50        ;
;  LEDG[3]     ; CLOCK_50   ; 4.429 ; 4.429 ; Fall       ; CLOCK_50        ;
;  LEDG[4]     ; CLOCK_50   ; 4.768 ; 4.768 ; Fall       ; CLOCK_50        ;
;  LEDG[5]     ; CLOCK_50   ; 4.447 ; 4.447 ; Fall       ; CLOCK_50        ;
;  LEDG[6]     ; CLOCK_50   ; 4.630 ; 4.630 ; Fall       ; CLOCK_50        ;
;  LEDG[7]     ; CLOCK_50   ; 4.189 ; 4.189 ; Fall       ; CLOCK_50        ;
;  LEDG[8]     ; CLOCK_50   ; 4.447 ; 4.447 ; Fall       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 4.609 ; 4.609 ; Fall       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 4.278 ; 4.278 ; Fall       ; CLOCK_50        ;
;  LEDR[1]     ; CLOCK_50   ; 4.212 ; 4.212 ; Fall       ; CLOCK_50        ;
;  LEDR[2]     ; CLOCK_50   ; 4.555 ; 4.555 ; Fall       ; CLOCK_50        ;
;  LEDR[3]     ; CLOCK_50   ; 4.547 ; 4.547 ; Fall       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 4.546 ; 4.546 ; Fall       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 4.276 ; 4.276 ; Fall       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 4.430 ; 4.430 ; Fall       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 4.550 ; 4.550 ; Fall       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 4.609 ; 4.609 ; Fall       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 4.588 ; 4.588 ; Fall       ; CLOCK_50        ;
;  LEDR[10]    ; CLOCK_50   ; 4.500 ; 4.500 ; Fall       ; CLOCK_50        ;
;  LEDR[11]    ; CLOCK_50   ; 4.375 ; 4.375 ; Fall       ; CLOCK_50        ;
;  LEDR[12]    ; CLOCK_50   ; 4.608 ; 4.608 ; Fall       ; CLOCK_50        ;
;  LEDR[13]    ; CLOCK_50   ; 4.520 ; 4.520 ; Fall       ; CLOCK_50        ;
;  LEDR[14]    ; CLOCK_50   ; 4.417 ; 4.417 ; Fall       ; CLOCK_50        ;
;  LEDR[15]    ; CLOCK_50   ; 4.368 ; 4.368 ; Fall       ; CLOCK_50        ;
;  LEDR[16]    ; CLOCK_50   ; 4.413 ; 4.413 ; Fall       ; CLOCK_50        ;
;  LEDR[17]    ; CLOCK_50   ; 4.281 ; 4.281 ; Fall       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; HEX0[*]      ; CLOCK_50   ; 4.009 ; 4.009 ; Fall       ; CLOCK_50        ;
;  HEX0[0]     ; CLOCK_50   ; 4.151 ; 4.151 ; Fall       ; CLOCK_50        ;
;  HEX0[1]     ; CLOCK_50   ; 4.104 ; 4.104 ; Fall       ; CLOCK_50        ;
;  HEX0[2]     ; CLOCK_50   ; 4.127 ; 4.127 ; Fall       ; CLOCK_50        ;
;  HEX0[3]     ; CLOCK_50   ; 4.034 ; 4.034 ; Fall       ; CLOCK_50        ;
;  HEX0[4]     ; CLOCK_50   ; 4.017 ; 4.017 ; Fall       ; CLOCK_50        ;
;  HEX0[5]     ; CLOCK_50   ; 4.009 ; 4.009 ; Fall       ; CLOCK_50        ;
;  HEX0[6]     ; CLOCK_50   ; 4.019 ; 4.019 ; Fall       ; CLOCK_50        ;
; HEX1[*]      ; CLOCK_50   ; 4.024 ; 4.024 ; Fall       ; CLOCK_50        ;
;  HEX1[0]     ; CLOCK_50   ; 4.531 ; 4.531 ; Fall       ; CLOCK_50        ;
;  HEX1[1]     ; CLOCK_50   ; 4.169 ; 4.169 ; Fall       ; CLOCK_50        ;
;  HEX1[2]     ; CLOCK_50   ; 4.243 ; 4.243 ; Fall       ; CLOCK_50        ;
;  HEX1[3]     ; CLOCK_50   ; 4.732 ; 4.732 ; Fall       ; CLOCK_50        ;
;  HEX1[4]     ; CLOCK_50   ; 4.088 ; 4.088 ; Fall       ; CLOCK_50        ;
;  HEX1[5]     ; CLOCK_50   ; 4.040 ; 4.040 ; Fall       ; CLOCK_50        ;
;  HEX1[6]     ; CLOCK_50   ; 4.024 ; 4.024 ; Fall       ; CLOCK_50        ;
; HEX2[*]      ; CLOCK_50   ; 4.001 ; 4.001 ; Fall       ; CLOCK_50        ;
;  HEX2[0]     ; CLOCK_50   ; 4.425 ; 4.425 ; Fall       ; CLOCK_50        ;
;  HEX2[1]     ; CLOCK_50   ; 4.184 ; 4.184 ; Fall       ; CLOCK_50        ;
;  HEX2[2]     ; CLOCK_50   ; 4.070 ; 4.070 ; Fall       ; CLOCK_50        ;
;  HEX2[3]     ; CLOCK_50   ; 4.289 ; 4.289 ; Fall       ; CLOCK_50        ;
;  HEX2[4]     ; CLOCK_50   ; 4.269 ; 4.269 ; Fall       ; CLOCK_50        ;
;  HEX2[5]     ; CLOCK_50   ; 4.090 ; 4.090 ; Fall       ; CLOCK_50        ;
;  HEX2[6]     ; CLOCK_50   ; 4.001 ; 4.001 ; Fall       ; CLOCK_50        ;
; HEX3[*]      ; CLOCK_50   ; 4.132 ; 4.132 ; Fall       ; CLOCK_50        ;
;  HEX3[0]     ; CLOCK_50   ; 4.143 ; 4.143 ; Fall       ; CLOCK_50        ;
;  HEX3[1]     ; CLOCK_50   ; 5.005 ; 5.005 ; Fall       ; CLOCK_50        ;
;  HEX3[2]     ; CLOCK_50   ; 4.955 ; 4.955 ; Fall       ; CLOCK_50        ;
;  HEX3[3]     ; CLOCK_50   ; 4.239 ; 4.239 ; Fall       ; CLOCK_50        ;
;  HEX3[4]     ; CLOCK_50   ; 4.441 ; 4.441 ; Fall       ; CLOCK_50        ;
;  HEX3[5]     ; CLOCK_50   ; 4.306 ; 4.306 ; Fall       ; CLOCK_50        ;
;  HEX3[6]     ; CLOCK_50   ; 4.132 ; 4.132 ; Fall       ; CLOCK_50        ;
; HEX4[*]      ; CLOCK_50   ; 4.062 ; 4.062 ; Fall       ; CLOCK_50        ;
;  HEX4[0]     ; CLOCK_50   ; 4.062 ; 4.062 ; Fall       ; CLOCK_50        ;
;  HEX4[1]     ; CLOCK_50   ; 4.249 ; 4.249 ; Fall       ; CLOCK_50        ;
;  HEX4[2]     ; CLOCK_50   ; 4.238 ; 4.238 ; Fall       ; CLOCK_50        ;
;  HEX4[3]     ; CLOCK_50   ; 4.235 ; 4.235 ; Fall       ; CLOCK_50        ;
;  HEX4[4]     ; CLOCK_50   ; 4.088 ; 4.088 ; Fall       ; CLOCK_50        ;
;  HEX4[5]     ; CLOCK_50   ; 4.349 ; 4.349 ; Fall       ; CLOCK_50        ;
;  HEX4[6]     ; CLOCK_50   ; 4.355 ; 4.355 ; Fall       ; CLOCK_50        ;
; HEX5[*]      ; CLOCK_50   ; 3.897 ; 3.897 ; Fall       ; CLOCK_50        ;
;  HEX5[0]     ; CLOCK_50   ; 4.253 ; 4.253 ; Fall       ; CLOCK_50        ;
;  HEX5[1]     ; CLOCK_50   ; 4.130 ; 4.130 ; Fall       ; CLOCK_50        ;
;  HEX5[2]     ; CLOCK_50   ; 3.949 ; 3.949 ; Fall       ; CLOCK_50        ;
;  HEX5[3]     ; CLOCK_50   ; 4.250 ; 4.250 ; Fall       ; CLOCK_50        ;
;  HEX5[4]     ; CLOCK_50   ; 4.224 ; 4.224 ; Fall       ; CLOCK_50        ;
;  HEX5[5]     ; CLOCK_50   ; 4.221 ; 4.221 ; Fall       ; CLOCK_50        ;
;  HEX5[6]     ; CLOCK_50   ; 3.897 ; 3.897 ; Fall       ; CLOCK_50        ;
; HEX6[*]      ; CLOCK_50   ; 4.049 ; 4.049 ; Fall       ; CLOCK_50        ;
;  HEX6[0]     ; CLOCK_50   ; 4.223 ; 4.223 ; Fall       ; CLOCK_50        ;
;  HEX6[1]     ; CLOCK_50   ; 4.298 ; 4.298 ; Fall       ; CLOCK_50        ;
;  HEX6[2]     ; CLOCK_50   ; 4.239 ; 4.239 ; Fall       ; CLOCK_50        ;
;  HEX6[3]     ; CLOCK_50   ; 4.268 ; 4.268 ; Fall       ; CLOCK_50        ;
;  HEX6[4]     ; CLOCK_50   ; 4.290 ; 4.290 ; Fall       ; CLOCK_50        ;
;  HEX6[5]     ; CLOCK_50   ; 4.321 ; 4.321 ; Fall       ; CLOCK_50        ;
;  HEX6[6]     ; CLOCK_50   ; 4.049 ; 4.049 ; Fall       ; CLOCK_50        ;
; HEX7[*]      ; CLOCK_50   ; 4.235 ; 4.235 ; Fall       ; CLOCK_50        ;
;  HEX7[0]     ; CLOCK_50   ; 4.400 ; 4.400 ; Fall       ; CLOCK_50        ;
;  HEX7[1]     ; CLOCK_50   ; 4.312 ; 4.312 ; Fall       ; CLOCK_50        ;
;  HEX7[2]     ; CLOCK_50   ; 4.235 ; 4.235 ; Fall       ; CLOCK_50        ;
;  HEX7[3]     ; CLOCK_50   ; 4.508 ; 4.508 ; Fall       ; CLOCK_50        ;
;  HEX7[4]     ; CLOCK_50   ; 4.366 ; 4.366 ; Fall       ; CLOCK_50        ;
;  HEX7[5]     ; CLOCK_50   ; 4.413 ; 4.413 ; Fall       ; CLOCK_50        ;
;  HEX7[6]     ; CLOCK_50   ; 4.499 ; 4.499 ; Fall       ; CLOCK_50        ;
; LCD_DATA[*]  ; CLOCK_50   ; 3.967 ; 3.967 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.053 ; 4.053 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.237 ; 4.237 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.156 ; 4.156 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.162 ; 4.162 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.226 ; 4.226 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.967 ; 3.967 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.326 ; 4.326 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.382 ; 4.382 ; Fall       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 4.477 ; 4.477 ; Fall       ; CLOCK_50        ;
; LCD_ON       ; CLOCK_50   ; 4.109 ; 4.109 ; Fall       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 4.421 ; 4.421 ; Fall       ; CLOCK_50        ;
; LCD_RW       ; CLOCK_50   ; 4.367 ; 4.367 ; Fall       ; CLOCK_50        ;
; LEDG[*]      ; CLOCK_50   ; 4.189 ; 4.189 ; Fall       ; CLOCK_50        ;
;  LEDG[0]     ; CLOCK_50   ; 4.741 ; 4.741 ; Fall       ; CLOCK_50        ;
;  LEDG[1]     ; CLOCK_50   ; 4.742 ; 4.742 ; Fall       ; CLOCK_50        ;
;  LEDG[2]     ; CLOCK_50   ; 4.676 ; 4.676 ; Fall       ; CLOCK_50        ;
;  LEDG[3]     ; CLOCK_50   ; 4.429 ; 4.429 ; Fall       ; CLOCK_50        ;
;  LEDG[4]     ; CLOCK_50   ; 4.768 ; 4.768 ; Fall       ; CLOCK_50        ;
;  LEDG[5]     ; CLOCK_50   ; 4.447 ; 4.447 ; Fall       ; CLOCK_50        ;
;  LEDG[6]     ; CLOCK_50   ; 4.630 ; 4.630 ; Fall       ; CLOCK_50        ;
;  LEDG[7]     ; CLOCK_50   ; 4.189 ; 4.189 ; Fall       ; CLOCK_50        ;
;  LEDG[8]     ; CLOCK_50   ; 4.447 ; 4.447 ; Fall       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 4.212 ; 4.212 ; Fall       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 4.278 ; 4.278 ; Fall       ; CLOCK_50        ;
;  LEDR[1]     ; CLOCK_50   ; 4.212 ; 4.212 ; Fall       ; CLOCK_50        ;
;  LEDR[2]     ; CLOCK_50   ; 4.555 ; 4.555 ; Fall       ; CLOCK_50        ;
;  LEDR[3]     ; CLOCK_50   ; 4.547 ; 4.547 ; Fall       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 4.546 ; 4.546 ; Fall       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 4.276 ; 4.276 ; Fall       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 4.430 ; 4.430 ; Fall       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 4.550 ; 4.550 ; Fall       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 4.609 ; 4.609 ; Fall       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 4.588 ; 4.588 ; Fall       ; CLOCK_50        ;
;  LEDR[10]    ; CLOCK_50   ; 4.500 ; 4.500 ; Fall       ; CLOCK_50        ;
;  LEDR[11]    ; CLOCK_50   ; 4.375 ; 4.375 ; Fall       ; CLOCK_50        ;
;  LEDR[12]    ; CLOCK_50   ; 4.608 ; 4.608 ; Fall       ; CLOCK_50        ;
;  LEDR[13]    ; CLOCK_50   ; 4.520 ; 4.520 ; Fall       ; CLOCK_50        ;
;  LEDR[14]    ; CLOCK_50   ; 4.417 ; 4.417 ; Fall       ; CLOCK_50        ;
;  LEDR[15]    ; CLOCK_50   ; 4.368 ; 4.368 ; Fall       ; CLOCK_50        ;
;  LEDR[16]    ; CLOCK_50   ; 4.413 ; 4.413 ; Fall       ; CLOCK_50        ;
;  LEDR[17]    ; CLOCK_50   ; 4.281 ; 4.281 ; Fall       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -14.077   ; 0.215 ; -1.001   ; 0.977   ; -2.000              ;
;  CLOCK_50        ; -14.077   ; 0.215 ; -1.001   ; 0.977   ; -2.000              ;
; Design-wide TNS  ; -7613.617 ; 0.0   ; -12.012  ; 0.0     ; -2714.54            ;
;  CLOCK_50        ; -7613.617 ; 0.000 ; -12.012  ; 0.000   ; -2714.540           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 5.365 ; 5.365 ; Fall       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.782 ; 0.782 ; Fall       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 1.483 ; 1.483 ; Fall       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 1.572 ; 1.572 ; Fall       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 1.363 ; 1.363 ; Fall       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 1.263 ; 1.263 ; Fall       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 1.213 ; 1.213 ; Fall       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.963 ; 0.963 ; Fall       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 1.417 ; 1.417 ; Fall       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 1.072 ; 1.072 ; Fall       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 1.148 ; 1.148 ; Fall       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.785 ; 0.785 ; Fall       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.601 ; 0.601 ; Fall       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.633 ; 0.633 ; Fall       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 4.796 ; 4.796 ; Fall       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 5.110 ; 5.110 ; Fall       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 4.955 ; 4.955 ; Fall       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 5.365 ; 5.365 ; Fall       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.220  ; 0.220  ; Fall       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.119  ; 0.119  ; Fall       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.203 ; -0.203 ; Fall       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.290 ; -0.290 ; Fall       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.217 ; -0.217 ; Fall       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.144 ; -0.144 ; Fall       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.106 ; -0.106 ; Fall       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.032  ; 0.032  ; Fall       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.199 ; -0.199 ; Fall       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.031 ; -0.031 ; Fall       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.081 ; -0.081 ; Fall       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.129  ; 0.129  ; Fall       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.220  ; 0.220  ; Fall       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.213  ; 0.213  ; Fall       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.365 ; -2.365 ; Fall       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.493 ; -2.493 ; Fall       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.412 ; -2.412 ; Fall       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.616 ; -2.616 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; HEX0[*]      ; CLOCK_50   ; 7.433 ; 7.433 ; Fall       ; CLOCK_50        ;
;  HEX0[0]     ; CLOCK_50   ; 7.433 ; 7.433 ; Fall       ; CLOCK_50        ;
;  HEX0[1]     ; CLOCK_50   ; 7.378 ; 7.378 ; Fall       ; CLOCK_50        ;
;  HEX0[2]     ; CLOCK_50   ; 7.411 ; 7.411 ; Fall       ; CLOCK_50        ;
;  HEX0[3]     ; CLOCK_50   ; 7.186 ; 7.186 ; Fall       ; CLOCK_50        ;
;  HEX0[4]     ; CLOCK_50   ; 7.154 ; 7.154 ; Fall       ; CLOCK_50        ;
;  HEX0[5]     ; CLOCK_50   ; 7.152 ; 7.152 ; Fall       ; CLOCK_50        ;
;  HEX0[6]     ; CLOCK_50   ; 7.166 ; 7.166 ; Fall       ; CLOCK_50        ;
; HEX1[*]      ; CLOCK_50   ; 8.560 ; 8.560 ; Fall       ; CLOCK_50        ;
;  HEX1[0]     ; CLOCK_50   ; 8.329 ; 8.329 ; Fall       ; CLOCK_50        ;
;  HEX1[1]     ; CLOCK_50   ; 7.431 ; 7.431 ; Fall       ; CLOCK_50        ;
;  HEX1[2]     ; CLOCK_50   ; 7.725 ; 7.725 ; Fall       ; CLOCK_50        ;
;  HEX1[3]     ; CLOCK_50   ; 8.560 ; 8.560 ; Fall       ; CLOCK_50        ;
;  HEX1[4]     ; CLOCK_50   ; 7.329 ; 7.329 ; Fall       ; CLOCK_50        ;
;  HEX1[5]     ; CLOCK_50   ; 7.261 ; 7.261 ; Fall       ; CLOCK_50        ;
;  HEX1[6]     ; CLOCK_50   ; 7.227 ; 7.227 ; Fall       ; CLOCK_50        ;
; HEX2[*]      ; CLOCK_50   ; 8.193 ; 8.193 ; Fall       ; CLOCK_50        ;
;  HEX2[0]     ; CLOCK_50   ; 8.193 ; 8.193 ; Fall       ; CLOCK_50        ;
;  HEX2[1]     ; CLOCK_50   ; 7.639 ; 7.639 ; Fall       ; CLOCK_50        ;
;  HEX2[2]     ; CLOCK_50   ; 7.297 ; 7.297 ; Fall       ; CLOCK_50        ;
;  HEX2[3]     ; CLOCK_50   ; 7.885 ; 7.885 ; Fall       ; CLOCK_50        ;
;  HEX2[4]     ; CLOCK_50   ; 7.866 ; 7.866 ; Fall       ; CLOCK_50        ;
;  HEX2[5]     ; CLOCK_50   ; 7.394 ; 7.394 ; Fall       ; CLOCK_50        ;
;  HEX2[6]     ; CLOCK_50   ; 7.188 ; 7.188 ; Fall       ; CLOCK_50        ;
; HEX3[*]      ; CLOCK_50   ; 9.099 ; 9.099 ; Fall       ; CLOCK_50        ;
;  HEX3[0]     ; CLOCK_50   ; 7.440 ; 7.440 ; Fall       ; CLOCK_50        ;
;  HEX3[1]     ; CLOCK_50   ; 9.099 ; 9.099 ; Fall       ; CLOCK_50        ;
;  HEX3[2]     ; CLOCK_50   ; 8.977 ; 8.977 ; Fall       ; CLOCK_50        ;
;  HEX3[3]     ; CLOCK_50   ; 7.690 ; 7.690 ; Fall       ; CLOCK_50        ;
;  HEX3[4]     ; CLOCK_50   ; 8.159 ; 8.159 ; Fall       ; CLOCK_50        ;
;  HEX3[5]     ; CLOCK_50   ; 7.894 ; 7.894 ; Fall       ; CLOCK_50        ;
;  HEX3[6]     ; CLOCK_50   ; 7.425 ; 7.425 ; Fall       ; CLOCK_50        ;
; HEX4[*]      ; CLOCK_50   ; 8.008 ; 8.008 ; Fall       ; CLOCK_50        ;
;  HEX4[0]     ; CLOCK_50   ; 7.289 ; 7.289 ; Fall       ; CLOCK_50        ;
;  HEX4[1]     ; CLOCK_50   ; 7.735 ; 7.735 ; Fall       ; CLOCK_50        ;
;  HEX4[2]     ; CLOCK_50   ; 7.708 ; 7.708 ; Fall       ; CLOCK_50        ;
;  HEX4[3]     ; CLOCK_50   ; 7.716 ; 7.716 ; Fall       ; CLOCK_50        ;
;  HEX4[4]     ; CLOCK_50   ; 7.327 ; 7.327 ; Fall       ; CLOCK_50        ;
;  HEX4[5]     ; CLOCK_50   ; 7.999 ; 7.999 ; Fall       ; CLOCK_50        ;
;  HEX4[6]     ; CLOCK_50   ; 8.008 ; 8.008 ; Fall       ; CLOCK_50        ;
; HEX5[*]      ; CLOCK_50   ; 7.775 ; 7.775 ; Fall       ; CLOCK_50        ;
;  HEX5[0]     ; CLOCK_50   ; 7.775 ; 7.775 ; Fall       ; CLOCK_50        ;
;  HEX5[1]     ; CLOCK_50   ; 7.490 ; 7.490 ; Fall       ; CLOCK_50        ;
;  HEX5[2]     ; CLOCK_50   ; 7.057 ; 7.057 ; Fall       ; CLOCK_50        ;
;  HEX5[3]     ; CLOCK_50   ; 7.773 ; 7.773 ; Fall       ; CLOCK_50        ;
;  HEX5[4]     ; CLOCK_50   ; 7.743 ; 7.743 ; Fall       ; CLOCK_50        ;
;  HEX5[5]     ; CLOCK_50   ; 7.740 ; 7.740 ; Fall       ; CLOCK_50        ;
;  HEX5[6]     ; CLOCK_50   ; 6.957 ; 6.957 ; Fall       ; CLOCK_50        ;
; HEX6[*]      ; CLOCK_50   ; 7.893 ; 7.893 ; Fall       ; CLOCK_50        ;
;  HEX6[0]     ; CLOCK_50   ; 7.686 ; 7.686 ; Fall       ; CLOCK_50        ;
;  HEX6[1]     ; CLOCK_50   ; 7.809 ; 7.809 ; Fall       ; CLOCK_50        ;
;  HEX6[2]     ; CLOCK_50   ; 7.756 ; 7.756 ; Fall       ; CLOCK_50        ;
;  HEX6[3]     ; CLOCK_50   ; 7.794 ; 7.794 ; Fall       ; CLOCK_50        ;
;  HEX6[4]     ; CLOCK_50   ; 7.831 ; 7.831 ; Fall       ; CLOCK_50        ;
;  HEX6[5]     ; CLOCK_50   ; 7.893 ; 7.893 ; Fall       ; CLOCK_50        ;
;  HEX6[6]     ; CLOCK_50   ; 7.277 ; 7.277 ; Fall       ; CLOCK_50        ;
; HEX7[*]      ; CLOCK_50   ; 8.230 ; 8.230 ; Fall       ; CLOCK_50        ;
;  HEX7[0]     ; CLOCK_50   ; 8.070 ; 8.070 ; Fall       ; CLOCK_50        ;
;  HEX7[1]     ; CLOCK_50   ; 7.733 ; 7.733 ; Fall       ; CLOCK_50        ;
;  HEX7[2]     ; CLOCK_50   ; 7.635 ; 7.635 ; Fall       ; CLOCK_50        ;
;  HEX7[3]     ; CLOCK_50   ; 8.069 ; 8.069 ; Fall       ; CLOCK_50        ;
;  HEX7[4]     ; CLOCK_50   ; 8.034 ; 8.034 ; Fall       ; CLOCK_50        ;
;  HEX7[5]     ; CLOCK_50   ; 8.092 ; 8.092 ; Fall       ; CLOCK_50        ;
;  HEX7[6]     ; CLOCK_50   ; 8.230 ; 8.230 ; Fall       ; CLOCK_50        ;
; LCD_DATA[*]  ; CLOCK_50   ; 8.001 ; 8.001 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.279 ; 7.279 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.756 ; 7.756 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.502 ; 7.502 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.521 ; 7.521 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.740 ; 7.740 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.068 ; 7.068 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.883 ; 7.883 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.001 ; 8.001 ; Fall       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 8.180 ; 8.180 ; Fall       ; CLOCK_50        ;
; LCD_ON       ; CLOCK_50   ; 7.435 ; 7.435 ; Fall       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 8.009 ; 8.009 ; Fall       ; CLOCK_50        ;
; LCD_RW       ; CLOCK_50   ; 7.985 ; 7.985 ; Fall       ; CLOCK_50        ;
; LEDG[*]      ; CLOCK_50   ; 8.743 ; 8.743 ; Fall       ; CLOCK_50        ;
;  LEDG[0]     ; CLOCK_50   ; 8.709 ; 8.709 ; Fall       ; CLOCK_50        ;
;  LEDG[1]     ; CLOCK_50   ; 8.715 ; 8.715 ; Fall       ; CLOCK_50        ;
;  LEDG[2]     ; CLOCK_50   ; 8.624 ; 8.624 ; Fall       ; CLOCK_50        ;
;  LEDG[3]     ; CLOCK_50   ; 7.978 ; 7.978 ; Fall       ; CLOCK_50        ;
;  LEDG[4]     ; CLOCK_50   ; 8.743 ; 8.743 ; Fall       ; CLOCK_50        ;
;  LEDG[5]     ; CLOCK_50   ; 7.978 ; 7.978 ; Fall       ; CLOCK_50        ;
;  LEDG[6]     ; CLOCK_50   ; 8.466 ; 8.466 ; Fall       ; CLOCK_50        ;
;  LEDG[7]     ; CLOCK_50   ; 7.456 ; 7.456 ; Fall       ; CLOCK_50        ;
;  LEDG[8]     ; CLOCK_50   ; 8.063 ; 8.063 ; Fall       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 8.385 ; 8.385 ; Fall       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 7.643 ; 7.643 ; Fall       ; CLOCK_50        ;
;  LEDR[1]     ; CLOCK_50   ; 7.455 ; 7.455 ; Fall       ; CLOCK_50        ;
;  LEDR[2]     ; CLOCK_50   ; 8.347 ; 8.347 ; Fall       ; CLOCK_50        ;
;  LEDR[3]     ; CLOCK_50   ; 8.336 ; 8.336 ; Fall       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 8.327 ; 8.327 ; Fall       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 7.634 ; 7.634 ; Fall       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 8.026 ; 8.026 ; Fall       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 8.337 ; 8.337 ; Fall       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 8.385 ; 8.385 ; Fall       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 8.350 ; 8.350 ; Fall       ; CLOCK_50        ;
;  LEDR[10]    ; CLOCK_50   ; 8.141 ; 8.141 ; Fall       ; CLOCK_50        ;
;  LEDR[11]    ; CLOCK_50   ; 7.850 ; 7.850 ; Fall       ; CLOCK_50        ;
;  LEDR[12]    ; CLOCK_50   ; 8.371 ; 8.371 ; Fall       ; CLOCK_50        ;
;  LEDR[13]    ; CLOCK_50   ; 8.168 ; 8.168 ; Fall       ; CLOCK_50        ;
;  LEDR[14]    ; CLOCK_50   ; 7.941 ; 7.941 ; Fall       ; CLOCK_50        ;
;  LEDR[15]    ; CLOCK_50   ; 7.856 ; 7.856 ; Fall       ; CLOCK_50        ;
;  LEDR[16]    ; CLOCK_50   ; 7.933 ; 7.933 ; Fall       ; CLOCK_50        ;
;  LEDR[17]    ; CLOCK_50   ; 7.630 ; 7.630 ; Fall       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; HEX0[*]      ; CLOCK_50   ; 4.009 ; 4.009 ; Fall       ; CLOCK_50        ;
;  HEX0[0]     ; CLOCK_50   ; 4.151 ; 4.151 ; Fall       ; CLOCK_50        ;
;  HEX0[1]     ; CLOCK_50   ; 4.104 ; 4.104 ; Fall       ; CLOCK_50        ;
;  HEX0[2]     ; CLOCK_50   ; 4.127 ; 4.127 ; Fall       ; CLOCK_50        ;
;  HEX0[3]     ; CLOCK_50   ; 4.034 ; 4.034 ; Fall       ; CLOCK_50        ;
;  HEX0[4]     ; CLOCK_50   ; 4.017 ; 4.017 ; Fall       ; CLOCK_50        ;
;  HEX0[5]     ; CLOCK_50   ; 4.009 ; 4.009 ; Fall       ; CLOCK_50        ;
;  HEX0[6]     ; CLOCK_50   ; 4.019 ; 4.019 ; Fall       ; CLOCK_50        ;
; HEX1[*]      ; CLOCK_50   ; 4.024 ; 4.024 ; Fall       ; CLOCK_50        ;
;  HEX1[0]     ; CLOCK_50   ; 4.531 ; 4.531 ; Fall       ; CLOCK_50        ;
;  HEX1[1]     ; CLOCK_50   ; 4.169 ; 4.169 ; Fall       ; CLOCK_50        ;
;  HEX1[2]     ; CLOCK_50   ; 4.243 ; 4.243 ; Fall       ; CLOCK_50        ;
;  HEX1[3]     ; CLOCK_50   ; 4.732 ; 4.732 ; Fall       ; CLOCK_50        ;
;  HEX1[4]     ; CLOCK_50   ; 4.088 ; 4.088 ; Fall       ; CLOCK_50        ;
;  HEX1[5]     ; CLOCK_50   ; 4.040 ; 4.040 ; Fall       ; CLOCK_50        ;
;  HEX1[6]     ; CLOCK_50   ; 4.024 ; 4.024 ; Fall       ; CLOCK_50        ;
; HEX2[*]      ; CLOCK_50   ; 4.001 ; 4.001 ; Fall       ; CLOCK_50        ;
;  HEX2[0]     ; CLOCK_50   ; 4.425 ; 4.425 ; Fall       ; CLOCK_50        ;
;  HEX2[1]     ; CLOCK_50   ; 4.184 ; 4.184 ; Fall       ; CLOCK_50        ;
;  HEX2[2]     ; CLOCK_50   ; 4.070 ; 4.070 ; Fall       ; CLOCK_50        ;
;  HEX2[3]     ; CLOCK_50   ; 4.289 ; 4.289 ; Fall       ; CLOCK_50        ;
;  HEX2[4]     ; CLOCK_50   ; 4.269 ; 4.269 ; Fall       ; CLOCK_50        ;
;  HEX2[5]     ; CLOCK_50   ; 4.090 ; 4.090 ; Fall       ; CLOCK_50        ;
;  HEX2[6]     ; CLOCK_50   ; 4.001 ; 4.001 ; Fall       ; CLOCK_50        ;
; HEX3[*]      ; CLOCK_50   ; 4.132 ; 4.132 ; Fall       ; CLOCK_50        ;
;  HEX3[0]     ; CLOCK_50   ; 4.143 ; 4.143 ; Fall       ; CLOCK_50        ;
;  HEX3[1]     ; CLOCK_50   ; 5.005 ; 5.005 ; Fall       ; CLOCK_50        ;
;  HEX3[2]     ; CLOCK_50   ; 4.955 ; 4.955 ; Fall       ; CLOCK_50        ;
;  HEX3[3]     ; CLOCK_50   ; 4.239 ; 4.239 ; Fall       ; CLOCK_50        ;
;  HEX3[4]     ; CLOCK_50   ; 4.441 ; 4.441 ; Fall       ; CLOCK_50        ;
;  HEX3[5]     ; CLOCK_50   ; 4.306 ; 4.306 ; Fall       ; CLOCK_50        ;
;  HEX3[6]     ; CLOCK_50   ; 4.132 ; 4.132 ; Fall       ; CLOCK_50        ;
; HEX4[*]      ; CLOCK_50   ; 4.062 ; 4.062 ; Fall       ; CLOCK_50        ;
;  HEX4[0]     ; CLOCK_50   ; 4.062 ; 4.062 ; Fall       ; CLOCK_50        ;
;  HEX4[1]     ; CLOCK_50   ; 4.249 ; 4.249 ; Fall       ; CLOCK_50        ;
;  HEX4[2]     ; CLOCK_50   ; 4.238 ; 4.238 ; Fall       ; CLOCK_50        ;
;  HEX4[3]     ; CLOCK_50   ; 4.235 ; 4.235 ; Fall       ; CLOCK_50        ;
;  HEX4[4]     ; CLOCK_50   ; 4.088 ; 4.088 ; Fall       ; CLOCK_50        ;
;  HEX4[5]     ; CLOCK_50   ; 4.349 ; 4.349 ; Fall       ; CLOCK_50        ;
;  HEX4[6]     ; CLOCK_50   ; 4.355 ; 4.355 ; Fall       ; CLOCK_50        ;
; HEX5[*]      ; CLOCK_50   ; 3.897 ; 3.897 ; Fall       ; CLOCK_50        ;
;  HEX5[0]     ; CLOCK_50   ; 4.253 ; 4.253 ; Fall       ; CLOCK_50        ;
;  HEX5[1]     ; CLOCK_50   ; 4.130 ; 4.130 ; Fall       ; CLOCK_50        ;
;  HEX5[2]     ; CLOCK_50   ; 3.949 ; 3.949 ; Fall       ; CLOCK_50        ;
;  HEX5[3]     ; CLOCK_50   ; 4.250 ; 4.250 ; Fall       ; CLOCK_50        ;
;  HEX5[4]     ; CLOCK_50   ; 4.224 ; 4.224 ; Fall       ; CLOCK_50        ;
;  HEX5[5]     ; CLOCK_50   ; 4.221 ; 4.221 ; Fall       ; CLOCK_50        ;
;  HEX5[6]     ; CLOCK_50   ; 3.897 ; 3.897 ; Fall       ; CLOCK_50        ;
; HEX6[*]      ; CLOCK_50   ; 4.049 ; 4.049 ; Fall       ; CLOCK_50        ;
;  HEX6[0]     ; CLOCK_50   ; 4.223 ; 4.223 ; Fall       ; CLOCK_50        ;
;  HEX6[1]     ; CLOCK_50   ; 4.298 ; 4.298 ; Fall       ; CLOCK_50        ;
;  HEX6[2]     ; CLOCK_50   ; 4.239 ; 4.239 ; Fall       ; CLOCK_50        ;
;  HEX6[3]     ; CLOCK_50   ; 4.268 ; 4.268 ; Fall       ; CLOCK_50        ;
;  HEX6[4]     ; CLOCK_50   ; 4.290 ; 4.290 ; Fall       ; CLOCK_50        ;
;  HEX6[5]     ; CLOCK_50   ; 4.321 ; 4.321 ; Fall       ; CLOCK_50        ;
;  HEX6[6]     ; CLOCK_50   ; 4.049 ; 4.049 ; Fall       ; CLOCK_50        ;
; HEX7[*]      ; CLOCK_50   ; 4.235 ; 4.235 ; Fall       ; CLOCK_50        ;
;  HEX7[0]     ; CLOCK_50   ; 4.400 ; 4.400 ; Fall       ; CLOCK_50        ;
;  HEX7[1]     ; CLOCK_50   ; 4.312 ; 4.312 ; Fall       ; CLOCK_50        ;
;  HEX7[2]     ; CLOCK_50   ; 4.235 ; 4.235 ; Fall       ; CLOCK_50        ;
;  HEX7[3]     ; CLOCK_50   ; 4.508 ; 4.508 ; Fall       ; CLOCK_50        ;
;  HEX7[4]     ; CLOCK_50   ; 4.366 ; 4.366 ; Fall       ; CLOCK_50        ;
;  HEX7[5]     ; CLOCK_50   ; 4.413 ; 4.413 ; Fall       ; CLOCK_50        ;
;  HEX7[6]     ; CLOCK_50   ; 4.499 ; 4.499 ; Fall       ; CLOCK_50        ;
; LCD_DATA[*]  ; CLOCK_50   ; 3.967 ; 3.967 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.053 ; 4.053 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.237 ; 4.237 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.156 ; 4.156 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.162 ; 4.162 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.226 ; 4.226 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.967 ; 3.967 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.326 ; 4.326 ; Fall       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.382 ; 4.382 ; Fall       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 4.477 ; 4.477 ; Fall       ; CLOCK_50        ;
; LCD_ON       ; CLOCK_50   ; 4.109 ; 4.109 ; Fall       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 4.421 ; 4.421 ; Fall       ; CLOCK_50        ;
; LCD_RW       ; CLOCK_50   ; 4.367 ; 4.367 ; Fall       ; CLOCK_50        ;
; LEDG[*]      ; CLOCK_50   ; 4.189 ; 4.189 ; Fall       ; CLOCK_50        ;
;  LEDG[0]     ; CLOCK_50   ; 4.741 ; 4.741 ; Fall       ; CLOCK_50        ;
;  LEDG[1]     ; CLOCK_50   ; 4.742 ; 4.742 ; Fall       ; CLOCK_50        ;
;  LEDG[2]     ; CLOCK_50   ; 4.676 ; 4.676 ; Fall       ; CLOCK_50        ;
;  LEDG[3]     ; CLOCK_50   ; 4.429 ; 4.429 ; Fall       ; CLOCK_50        ;
;  LEDG[4]     ; CLOCK_50   ; 4.768 ; 4.768 ; Fall       ; CLOCK_50        ;
;  LEDG[5]     ; CLOCK_50   ; 4.447 ; 4.447 ; Fall       ; CLOCK_50        ;
;  LEDG[6]     ; CLOCK_50   ; 4.630 ; 4.630 ; Fall       ; CLOCK_50        ;
;  LEDG[7]     ; CLOCK_50   ; 4.189 ; 4.189 ; Fall       ; CLOCK_50        ;
;  LEDG[8]     ; CLOCK_50   ; 4.447 ; 4.447 ; Fall       ; CLOCK_50        ;
; LEDR[*]      ; CLOCK_50   ; 4.212 ; 4.212 ; Fall       ; CLOCK_50        ;
;  LEDR[0]     ; CLOCK_50   ; 4.278 ; 4.278 ; Fall       ; CLOCK_50        ;
;  LEDR[1]     ; CLOCK_50   ; 4.212 ; 4.212 ; Fall       ; CLOCK_50        ;
;  LEDR[2]     ; CLOCK_50   ; 4.555 ; 4.555 ; Fall       ; CLOCK_50        ;
;  LEDR[3]     ; CLOCK_50   ; 4.547 ; 4.547 ; Fall       ; CLOCK_50        ;
;  LEDR[4]     ; CLOCK_50   ; 4.546 ; 4.546 ; Fall       ; CLOCK_50        ;
;  LEDR[5]     ; CLOCK_50   ; 4.276 ; 4.276 ; Fall       ; CLOCK_50        ;
;  LEDR[6]     ; CLOCK_50   ; 4.430 ; 4.430 ; Fall       ; CLOCK_50        ;
;  LEDR[7]     ; CLOCK_50   ; 4.550 ; 4.550 ; Fall       ; CLOCK_50        ;
;  LEDR[8]     ; CLOCK_50   ; 4.609 ; 4.609 ; Fall       ; CLOCK_50        ;
;  LEDR[9]     ; CLOCK_50   ; 4.588 ; 4.588 ; Fall       ; CLOCK_50        ;
;  LEDR[10]    ; CLOCK_50   ; 4.500 ; 4.500 ; Fall       ; CLOCK_50        ;
;  LEDR[11]    ; CLOCK_50   ; 4.375 ; 4.375 ; Fall       ; CLOCK_50        ;
;  LEDR[12]    ; CLOCK_50   ; 4.608 ; 4.608 ; Fall       ; CLOCK_50        ;
;  LEDR[13]    ; CLOCK_50   ; 4.520 ; 4.520 ; Fall       ; CLOCK_50        ;
;  LEDR[14]    ; CLOCK_50   ; 4.417 ; 4.417 ; Fall       ; CLOCK_50        ;
;  LEDR[15]    ; CLOCK_50   ; 4.368 ; 4.368 ; Fall       ; CLOCK_50        ;
;  LEDR[16]    ; CLOCK_50   ; 4.413 ; 4.413 ; Fall       ; CLOCK_50        ;
;  LEDR[17]    ; CLOCK_50   ; 4.281 ; 4.281 ; Fall       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1909583  ; 243292   ; 12373    ; 98       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1909583  ; 243292   ; 12373    ; 98       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 12       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 12       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 1524  ; 1524 ;
; Unconstrained Output Ports      ; 95    ; 95   ;
; Unconstrained Output Port Paths ; 95    ; 95   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 06 23:03:07 2023
Info: Command: quartus_sta pipeline -c pipeline
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.077     -7613.617 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.001       -12.012 CLOCK_50 
Info (332146): Worst-case removal slack is 1.732
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.732         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2714.540 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.454
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.454     -3208.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.116
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.116        -1.392 CLOCK_50 
Info (332146): Worst-case removal slack is 0.977
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.977         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2714.540 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4607 megabytes
    Info: Processing ended: Wed Dec 06 23:03:09 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


