INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/ip/main_memory/sim/main_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/bit_math_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_math_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/dispatcher_delayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatcher_delayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/execution_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execution_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/led_IO_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_IO_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/register_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/register_value_chooser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_value_chooser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/single_port_data_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_data_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/VLIW-BEAST/VLIW-BEAST.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
