// Seed: 3597703454
module module_0;
  tri0 id_1;
  wor  \id_2 ;
  id_3(
      .id_0(-1 - 1),
      .id_1(id_1),
      .id_2(-1'b0),
      .id_3(),
      .id_4(-1 + id_1),
      .id_5(1),
      .id_6(-1),
      .id_7(1)
  );
  assign \id_2 = -1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output uwire id_2,
    input  tri   id_3
);
  wire id_5;
  nor primCall (id_2, id_3, id_5);
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
endmodule
