Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  9 11:08:48 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.964        0.000                      0                 1548        0.037        0.000                      0                 1548       54.305        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              82.964        0.000                      0                 1544        0.037        0.000                      0                 1544       54.305        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.101        0.000                      0                    4        1.359        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       82.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.964ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.934ns  (logic 9.849ns (35.258%)  route 18.085ns (64.742%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.276    33.063    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   116.009    sm/clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X63Y73         FDSE (Setup_fdse_C_CE)      -0.205   116.027    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.027    
                         arrival time                         -33.063    
  -------------------------------------------------------------------
                         slack                                 82.964    

Slack (MET) :             82.964ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.934ns  (logic 9.849ns (35.258%)  route 18.085ns (64.742%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.276    33.063    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   116.009    sm/clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X63Y73         FDSE (Setup_fdse_C_CE)      -0.205   116.027    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.027    
                         arrival time                         -33.063    
  -------------------------------------------------------------------
                         slack                                 82.964    

Slack (MET) :             82.964ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.934ns  (logic 9.849ns (35.258%)  route 18.085ns (64.742%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.276    33.063    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   116.009    sm/clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X63Y73         FDSE (Setup_fdse_C_CE)      -0.205   116.027    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.027    
                         arrival time                         -33.063    
  -------------------------------------------------------------------
                         slack                                 82.964    

Slack (MET) :             83.088ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.813ns  (logic 9.849ns (35.411%)  route 17.964ns (64.589%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.155    32.942    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.205   116.031    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                         -32.942    
  -------------------------------------------------------------------
                         slack                                 83.088    

Slack (MET) :             83.088ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.813ns  (logic 9.849ns (35.411%)  route 17.964ns (64.589%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.155    32.942    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.205   116.031    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                         -32.942    
  -------------------------------------------------------------------
                         slack                                 83.088    

Slack (MET) :             83.088ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.813ns  (logic 9.849ns (35.411%)  route 17.964ns (64.589%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.155    32.942    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.205   116.031    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                         -32.942    
  -------------------------------------------------------------------
                         slack                                 83.088    

Slack (MET) :             83.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.793ns  (logic 9.849ns (35.437%)  route 17.944ns (64.563%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.135    32.922    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X63Y71         FDRE (Setup_fdre_C_CE)      -0.205   116.030    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                 83.108    

Slack (MET) :             83.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.793ns  (logic 9.849ns (35.437%)  route 17.944ns (64.563%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.135    32.922    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X63Y71         FDRE (Setup_fdre_C_CE)      -0.205   116.030    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                 83.108    

Slack (MET) :             83.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.793ns  (logic 9.849ns (35.437%)  route 17.944ns (64.563%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.135    32.922    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X63Y71         FDRE (Setup_fdre_C_CE)      -0.205   116.030    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                 83.108    

Slack (MET) :             83.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.793ns  (logic 9.849ns (35.437%)  route 17.944ns (64.563%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  sm/D_states_q_reg[7]/Q
                         net (fo=125, routed)         3.187     8.772    sm/D_states_q[7]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.152     8.924 r  sm/D_states_q[2]_i_6/O
                         net (fo=15, routed)          1.837    10.761    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.348    11.109 r  sm/temp_out0_i_128/O
                         net (fo=1, routed)           0.850    11.959    sm/temp_out0_i_128_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.146    12.105 r  sm/temp_out0_i_94/O
                         net (fo=64, routed)          2.087    14.192    L_reg/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I2_O)        0.328    14.520 r  L_reg/temp_out0__0_i_32/O
                         net (fo=3, routed)           1.654    16.174    L_reg/temp_out0__0_i_32_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.152    16.326 r  L_reg/temp_out0__0_i_8/O
                         net (fo=12, routed)          1.043    17.369    alum/M_alum_a[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.244    21.613 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.615    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.133 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.022    24.155    alum/temp_out0__1_n_105
    SLICE_X54Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.279 r  alum/D_registers_q[7][19]_i_13/O
                         net (fo=1, routed)           0.000    24.279    alum/D_registers_q[7][19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.812 r  alum/D_registers_q_reg[7][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.812    alum/D_registers_q_reg[7][19]_i_4_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  alum/D_registers_q_reg[7][22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.929    alum/D_registers_q_reg[7][22]_i_4_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 f  alum/D_registers_q_reg[7][27]_i_6/O[1]
                         net (fo=1, routed)           1.031    26.283    sm/D_registers_q_reg[7][27][1]
    SLICE_X50Y86         LUT6 (Prop_lut6_I4_O)        0.306    26.589 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.457    27.046    sm/M_alum_out[25]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124    27.170 f  sm/D_states_q[7]_i_65/O
                         net (fo=2, routed)           1.003    28.173    sm/D_states_q[7]_i_65_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.124    28.297 f  sm/D_states_q[7]_i_38/O
                         net (fo=2, routed)           0.600    28.897    sm/D_states_q[7]_i_38_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.150    29.047 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           1.468    30.515    sm/D_states_q[7]_i_18_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.356    30.871 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.569    31.439    sm/D_states_q[7]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.348    31.787 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          1.135    32.922    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X63Y71         FDRE (Setup_fdre_C_CE)      -0.205   116.030    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                 83.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sr1/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.887    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sr1/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.887    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sr1/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.887    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sr1/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.887    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sr1/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.863    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.796    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sr1/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.863    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.796    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sr1/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.863    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.796    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sr1/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.863    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.796    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr3/clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.940    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr3/clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.940    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y34   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y35   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y78   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y83   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y81   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y81   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y83   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y84   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y84   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.101ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.934ns (16.729%)  route 4.649ns (83.271%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.456     5.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         3.170     8.818    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.152     8.970 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.718     9.688    sm/D_stage_q[3]_i_2_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.014 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.761    10.775    fifo_reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X63Y79         FDPE (Recov_fdpe_C_PRE)     -0.359   115.877    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.877    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                105.101    

Slack (MET) :             105.101ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.934ns (16.729%)  route 4.649ns (83.271%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.456     5.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         3.170     8.818    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.152     8.970 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.718     9.688    sm/D_stage_q[3]_i_2_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.014 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.761    10.775    fifo_reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X63Y79         FDPE (Recov_fdpe_C_PRE)     -0.359   115.877    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.877    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                105.101    

Slack (MET) :             105.101ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.934ns (16.729%)  route 4.649ns (83.271%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.456     5.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         3.170     8.818    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.152     8.970 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.718     9.688    sm/D_stage_q[3]_i_2_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.014 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.761    10.775    fifo_reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X63Y79         FDPE (Recov_fdpe_C_PRE)     -0.359   115.877    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.877    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                105.101    

Slack (MET) :             105.101ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.934ns (16.729%)  route 4.649ns (83.271%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.608     5.192    sm/clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.456     5.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         3.170     8.818    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.152     8.970 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.718     9.688    sm/D_stage_q[3]_i_2_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.014 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.761    10.775    fifo_reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X63Y79         FDPE (Recov_fdpe_C_PRE)     -0.359   115.877    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.877    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                105.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.186ns (13.991%)  route 1.143ns (86.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         0.887     2.526    sm/D_states_q[5]
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.571 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.827    fifo_reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X63Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.468    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.186ns (13.991%)  route 1.143ns (86.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         0.887     2.526    sm/D_states_q[5]
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.571 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.827    fifo_reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X63Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.468    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.186ns (13.991%)  route 1.143ns (86.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         0.887     2.526    sm/D_states_q[5]
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.571 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.827    fifo_reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X63Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.468    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.186ns (13.991%)  route 1.143ns (86.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=181, routed)         0.887     2.526    sm/D_states_q[5]
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.571 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.827    fifo_reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X63Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.468    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.359    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.308ns  (logic 11.409ns (32.313%)  route 23.899ns (67.687%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.325     6.906    L_reg/M_sm_pac[5]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.030 f  L_reg/L_3e6a798c_remainder0_carry_i_27/O
                         net (fo=3, routed)           0.423     7.453    L_reg/L_3e6a798c_remainder0_carry_i_27_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.765     9.341    L_reg/L_3e6a798c_remainder0_carry__1_i_7_n_0
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.491 r  L_reg/L_3e6a798c_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.436     9.928    L_reg/L_3e6a798c_remainder0_carry_i_21_n_0
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.326    10.254 r  L_reg/L_3e6a798c_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.840    11.094    L_reg/L_3e6a798c_remainder0_carry_i_11_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.124    11.218 r  L_reg/L_3e6a798c_remainder0_carry_i_3__0/O
                         net (fo=1, routed)           0.324    11.542    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.049 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.271 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=7, routed)           1.299    13.571    L_reg/L_3e6a798c_remainder0[4]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.299    13.870 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.670    14.540    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.664 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.850    15.514    L_reg/i__carry__1_i_13_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.146    15.660 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.818    16.479    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.354    16.833 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.747    17.580    L_reg/i__carry_i_17_n_0
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.352    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.621    18.553    L_reg/i__carry_i_11_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.328    18.881 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.260    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.767 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.767    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.881 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.881    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.103 f  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.830    20.934    L_reg/i__carry__0_i_16[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.299    21.233 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           1.007    22.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.364 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=7, routed)           0.827    23.191    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.315 r  L_reg/i__carry_i_18__0/O
                         net (fo=1, routed)           1.039    24.354    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.146    24.500 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.856    25.356    L_reg/i__carry_i_13_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.356    25.712 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.552    26.264    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    26.992 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.992    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.106    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.328 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.152    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.299    28.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.312    28.763    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    28.887 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.019    29.906    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.150    30.056 r  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.809    30.865    aseg_driver/ctr/aseg_OBUF[9]_inst_i_1
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.348    31.212 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_7/O
                         net (fo=6, routed)           0.858    32.071    L_reg/aseg[10]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.328    32.399 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.466    36.865    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.433 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.433    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.282ns  (logic 11.188ns (31.711%)  route 24.093ns (68.289%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.325     6.906    L_reg/M_sm_pac[5]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.030 f  L_reg/L_3e6a798c_remainder0_carry_i_27/O
                         net (fo=3, routed)           0.423     7.453    L_reg/L_3e6a798c_remainder0_carry_i_27_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.765     9.341    L_reg/L_3e6a798c_remainder0_carry__1_i_7_n_0
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.491 r  L_reg/L_3e6a798c_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.436     9.928    L_reg/L_3e6a798c_remainder0_carry_i_21_n_0
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.326    10.254 r  L_reg/L_3e6a798c_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.840    11.094    L_reg/L_3e6a798c_remainder0_carry_i_11_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.124    11.218 r  L_reg/L_3e6a798c_remainder0_carry_i_3__0/O
                         net (fo=1, routed)           0.324    11.542    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.049 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.271 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=7, routed)           1.299    13.571    L_reg/L_3e6a798c_remainder0[4]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.299    13.870 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.670    14.540    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.664 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.850    15.514    L_reg/i__carry__1_i_13_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.146    15.660 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.818    16.479    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.354    16.833 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.747    17.580    L_reg/i__carry_i_17_n_0
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.352    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.621    18.553    L_reg/i__carry_i_11_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.328    18.881 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.260    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.767 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.767    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.881 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.881    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.103 f  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.830    20.934    L_reg/i__carry__0_i_16[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.299    21.233 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           1.007    22.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.364 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=7, routed)           0.827    23.191    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.315 r  L_reg/i__carry_i_18__0/O
                         net (fo=1, routed)           1.039    24.354    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.146    24.500 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.856    25.356    L_reg/i__carry_i_13_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.356    25.712 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.552    26.264    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    26.992 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.992    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.106    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.328 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.152    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.299    28.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.312    28.763    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    28.887 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.019    29.906    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.150    30.056 r  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.942    30.998    L_reg/D_registers_q_reg[2][3]_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.326    31.324 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.043    32.367    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.124    32.491 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.342    36.833    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.407 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.407    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.631ns  (logic 11.417ns (32.967%)  route 23.214ns (67.033%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.325     6.906    L_reg/M_sm_pac[5]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.030 f  L_reg/L_3e6a798c_remainder0_carry_i_27/O
                         net (fo=3, routed)           0.423     7.453    L_reg/L_3e6a798c_remainder0_carry_i_27_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.765     9.341    L_reg/L_3e6a798c_remainder0_carry__1_i_7_n_0
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.491 r  L_reg/L_3e6a798c_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.436     9.928    L_reg/L_3e6a798c_remainder0_carry_i_21_n_0
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.326    10.254 r  L_reg/L_3e6a798c_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.840    11.094    L_reg/L_3e6a798c_remainder0_carry_i_11_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.124    11.218 r  L_reg/L_3e6a798c_remainder0_carry_i_3__0/O
                         net (fo=1, routed)           0.324    11.542    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.049 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.271 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=7, routed)           1.299    13.571    L_reg/L_3e6a798c_remainder0[4]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.299    13.870 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.670    14.540    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.664 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.850    15.514    L_reg/i__carry__1_i_13_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.146    15.660 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.818    16.479    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.354    16.833 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.747    17.580    L_reg/i__carry_i_17_n_0
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.352    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.621    18.553    L_reg/i__carry_i_11_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.328    18.881 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.260    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.767 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.767    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.881 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.881    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.103 f  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.830    20.934    L_reg/i__carry__0_i_16[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.299    21.233 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           1.007    22.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.364 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=7, routed)           0.827    23.191    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.315 r  L_reg/i__carry_i_18__0/O
                         net (fo=1, routed)           1.039    24.354    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.146    24.500 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.856    25.356    L_reg/i__carry_i_13_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.356    25.712 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.552    26.264    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    26.992 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.992    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.106    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.328 f  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.152    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.299    28.451 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.312    28.763    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    28.887 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.019    29.906    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.150    30.056 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.809    30.865    aseg_driver/ctr/aseg_OBUF[9]_inst_i_1
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.348    31.212 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_7/O
                         net (fo=6, routed)           0.848    32.061    L_reg/aseg[10]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.328    32.389 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.792    36.180    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.576    39.756 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.756    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.346ns  (logic 11.144ns (32.446%)  route 23.202ns (67.554%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.325     6.906    L_reg/M_sm_pac[5]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.030 f  L_reg/L_3e6a798c_remainder0_carry_i_27/O
                         net (fo=3, routed)           0.423     7.453    L_reg/L_3e6a798c_remainder0_carry_i_27_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.765     9.341    L_reg/L_3e6a798c_remainder0_carry__1_i_7_n_0
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.491 r  L_reg/L_3e6a798c_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.436     9.928    L_reg/L_3e6a798c_remainder0_carry_i_21_n_0
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.326    10.254 r  L_reg/L_3e6a798c_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.840    11.094    L_reg/L_3e6a798c_remainder0_carry_i_11_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.124    11.218 r  L_reg/L_3e6a798c_remainder0_carry_i_3__0/O
                         net (fo=1, routed)           0.324    11.542    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.049 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.271 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=7, routed)           1.299    13.571    L_reg/L_3e6a798c_remainder0[4]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.299    13.870 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.670    14.540    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.664 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.850    15.514    L_reg/i__carry__1_i_13_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.146    15.660 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.818    16.479    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.354    16.833 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.747    17.580    L_reg/i__carry_i_17_n_0
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.352    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.621    18.553    L_reg/i__carry_i_11_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.328    18.881 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.260    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.767 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.767    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.881 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.881    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.103 f  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.830    20.934    L_reg/i__carry__0_i_16[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.299    21.233 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           1.007    22.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.364 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=7, routed)           0.827    23.191    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.315 r  L_reg/i__carry_i_18__0/O
                         net (fo=1, routed)           1.039    24.354    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.146    24.500 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.856    25.356    L_reg/i__carry_i_13_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.356    25.712 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.552    26.264    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    26.992 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.992    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.106    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.328 f  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.152    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.299    28.451 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.312    28.763    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    28.887 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.896    29.783    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y75         LUT3 (Prop_lut3_I1_O)        0.150    29.933 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           1.006    30.939    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.326    31.265 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.124    32.389    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.429    35.942    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    39.471 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.471    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.258ns  (logic 11.151ns (32.551%)  route 23.106ns (67.449%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.325     6.906    L_reg/M_sm_pac[5]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.030 f  L_reg/L_3e6a798c_remainder0_carry_i_27/O
                         net (fo=3, routed)           0.423     7.453    L_reg/L_3e6a798c_remainder0_carry_i_27_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.765     9.341    L_reg/L_3e6a798c_remainder0_carry__1_i_7_n_0
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.491 r  L_reg/L_3e6a798c_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.436     9.928    L_reg/L_3e6a798c_remainder0_carry_i_21_n_0
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.326    10.254 r  L_reg/L_3e6a798c_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.840    11.094    L_reg/L_3e6a798c_remainder0_carry_i_11_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.124    11.218 r  L_reg/L_3e6a798c_remainder0_carry_i_3__0/O
                         net (fo=1, routed)           0.324    11.542    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.049 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.271 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=7, routed)           1.299    13.571    L_reg/L_3e6a798c_remainder0[4]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.299    13.870 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.670    14.540    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.664 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.850    15.514    L_reg/i__carry__1_i_13_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.146    15.660 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.818    16.479    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.354    16.833 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.747    17.580    L_reg/i__carry_i_17_n_0
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.352    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.621    18.553    L_reg/i__carry_i_11_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.328    18.881 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.260    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.767 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.767    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.881 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.881    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.103 f  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.830    20.934    L_reg/i__carry__0_i_16[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.299    21.233 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           1.007    22.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.364 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=7, routed)           0.827    23.191    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.315 r  L_reg/i__carry_i_18__0/O
                         net (fo=1, routed)           1.039    24.354    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.146    24.500 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.856    25.356    L_reg/i__carry_i_13_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.356    25.712 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.552    26.264    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    26.992 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.992    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.106    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.328 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.152    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.299    28.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.312    28.763    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    28.887 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.019    29.906    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.150    30.056 r  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.942    30.998    L_reg/D_registers_q_reg[2][3]_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.326    31.324 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.148    32.472    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    32.596 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.250    35.846    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    39.383 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.383    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.213ns  (logic 11.550ns (33.758%)  route 22.663ns (66.242%))
  Logic Levels:           30  (CARRY4=7 LUT3=2 LUT4=3 LUT5=9 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X46Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.478     5.603 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.464     7.067    L_reg/M_sm_pbc[6]
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.327     7.394 f  L_reg/L_3e6a798c_remainder0_carry_i_25__0/O
                         net (fo=3, routed)           0.971     8.365    L_reg/L_3e6a798c_remainder0_carry_i_25__0_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I1_O)        0.328     8.693 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.025     9.717    L_reg/L_3e6a798c_remainder0_carry__1_i_7__0_n_0
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.152     9.869 r  L_reg/L_3e6a798c_remainder0_carry_i_21__0/O
                         net (fo=1, routed)           0.436    10.306    L_reg/L_3e6a798c_remainder0_carry_i_21__0_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.326    10.632 r  L_reg/L_3e6a798c_remainder0_carry_i_11__0/O
                         net (fo=4, routed)           0.961    11.593    L_reg/L_3e6a798c_remainder0_carry_i_11__0_n_0
    SLICE_X44Y70         LUT4 (Prop_lut4_I1_O)        0.150    11.743 r  L_reg/L_3e6a798c_remainder0_carry_i_3__1/O
                         net (fo=1, routed)           0.650    12.393    bseg_driver/decimal_renderer/i__carry_i_6__3[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.102 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.102    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.324 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.444    14.768    L_reg/L_3e6a798c_remainder0_1[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.321    15.089 r  L_reg/i__carry__1_i_14/O
                         net (fo=10, routed)          0.510    15.598    L_reg/i__carry__1_i_14_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I2_O)        0.328    15.926 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    16.396    L_reg/i__carry__1_i_15_n_0
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.118    16.514 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=7, routed)           1.380    17.894    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.348    18.242 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.845    19.087    L_reg/i__carry_i_18__2_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.328    19.415 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.879    20.294    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X43Y70         LUT4 (Prop_lut4_I3_O)        0.124    20.418 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.668    21.085    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.209 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.209    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.589 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.589    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.828 f  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.818    22.647    L_reg/i__carry__0_i_10__1[2]
    SLICE_X41Y69         LUT5 (Prop_lut5_I1_O)        0.301    22.948 f  L_reg/i__carry_i_24/O
                         net (fo=6, routed)           0.662    23.610    bseg_driver/decimal_renderer/i__carry_i_27_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.124    23.734 f  bseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=6, routed)           0.984    24.718    L_reg/i__carry_i_18__1_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    24.842 r  L_reg/i__carry_i_27/O
                         net (fo=3, routed)           0.837    25.679    L_reg/i__carry_i_27_n_0
    SLICE_X38Y66         LUT5 (Prop_lut5_I2_O)        0.150    25.829 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.858    26.687    L_reg/i__carry_i_17__1_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.328    27.015 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.015    bseg_driver/decimal_renderer/bseg_OBUF[0]_inst_i_3_0[1]
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.565 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.565    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.679 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.679    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.992 f  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    28.617    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.306    28.923 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.808    29.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.124    29.856 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.547    30.402    L_reg/bseg_OBUF[10]_inst_i_2_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.118    30.520 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.445    30.965    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.326    31.291 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.993    32.284    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    32.408 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.384    35.792    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.546    39.338 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.338    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.116ns  (logic 11.153ns (32.692%)  route 22.963ns (67.308%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.325     6.906    L_reg/M_sm_pac[5]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.030 f  L_reg/L_3e6a798c_remainder0_carry_i_27/O
                         net (fo=3, routed)           0.423     7.453    L_reg/L_3e6a798c_remainder0_carry_i_27_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.765     9.341    L_reg/L_3e6a798c_remainder0_carry__1_i_7_n_0
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.491 r  L_reg/L_3e6a798c_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.436     9.928    L_reg/L_3e6a798c_remainder0_carry_i_21_n_0
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.326    10.254 r  L_reg/L_3e6a798c_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.840    11.094    L_reg/L_3e6a798c_remainder0_carry_i_11_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.124    11.218 r  L_reg/L_3e6a798c_remainder0_carry_i_3__0/O
                         net (fo=1, routed)           0.324    11.542    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.049 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.271 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=7, routed)           1.299    13.571    L_reg/L_3e6a798c_remainder0[4]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.299    13.870 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.670    14.540    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.664 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.850    15.514    L_reg/i__carry__1_i_13_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.146    15.660 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.818    16.479    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.354    16.833 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.747    17.580    L_reg/i__carry_i_17_n_0
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.352    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.621    18.553    L_reg/i__carry_i_11_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.328    18.881 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.260    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.767 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.767    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.881 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.881    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.103 f  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.830    20.934    L_reg/i__carry__0_i_16[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.299    21.233 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           1.007    22.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.364 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=7, routed)           0.827    23.191    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.315 r  L_reg/i__carry_i_18__0/O
                         net (fo=1, routed)           1.039    24.354    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.146    24.500 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.856    25.356    L_reg/i__carry_i_13_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.356    25.712 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.552    26.264    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    26.992 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.992    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.106    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.328 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.152    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.299    28.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.312    28.763    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    28.887 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.896    29.783    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y75         LUT3 (Prop_lut3_I1_O)        0.150    29.933 r  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           1.006    30.939    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.326    31.265 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.110    32.375    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.124    32.499 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.204    35.703    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.241 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.241    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.070ns  (logic 11.138ns (32.691%)  route 22.932ns (67.309%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.325     6.906    L_reg/M_sm_pac[5]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.030 f  L_reg/L_3e6a798c_remainder0_carry_i_27/O
                         net (fo=3, routed)           0.423     7.453    L_reg/L_3e6a798c_remainder0_carry_i_27_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.577 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.765     9.341    L_reg/L_3e6a798c_remainder0_carry__1_i_7_n_0
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.491 r  L_reg/L_3e6a798c_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.436     9.928    L_reg/L_3e6a798c_remainder0_carry_i_21_n_0
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.326    10.254 r  L_reg/L_3e6a798c_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.840    11.094    L_reg/L_3e6a798c_remainder0_carry_i_11_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.124    11.218 r  L_reg/L_3e6a798c_remainder0_carry_i_3__0/O
                         net (fo=1, routed)           0.324    11.542    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.049 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.271 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=7, routed)           1.299    13.571    L_reg/L_3e6a798c_remainder0[4]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.299    13.870 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.670    14.540    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.664 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.850    15.514    L_reg/i__carry__1_i_13_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.146    15.660 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.818    16.479    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.354    16.833 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.747    17.580    L_reg/i__carry_i_17_n_0
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.352    17.932 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.621    18.553    L_reg/i__carry_i_11_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.328    18.881 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.379    19.260    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.767 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.767    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.881 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.881    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.103 f  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.830    20.934    L_reg/i__carry__0_i_16[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.299    21.233 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           1.007    22.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    22.364 f  aseg_driver/decimal_renderer/i__carry__0_i_16/O
                         net (fo=7, routed)           0.827    23.191    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.315 r  L_reg/i__carry_i_18__0/O
                         net (fo=1, routed)           1.039    24.354    L_reg/i__carry_i_18__0_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.146    24.500 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.856    25.356    L_reg/i__carry_i_13_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.356    25.712 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.552    26.264    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_1[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    26.992 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.992    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.106 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.106    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.328 r  aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.152    aseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.299    28.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.312    28.763    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    28.887 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.019    29.906    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.150    30.056 r  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.942    30.998    L_reg/D_registers_q_reg[2][3]_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.326    31.324 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.138    32.462    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.124    32.586 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.086    35.672    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    39.195 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.195    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.020ns  (logic 11.548ns (33.943%)  route 22.473ns (66.057%))
  Logic Levels:           30  (CARRY4=7 LUT3=2 LUT4=3 LUT5=9 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X46Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.478     5.603 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.464     7.067    L_reg/M_sm_pbc[6]
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.327     7.394 f  L_reg/L_3e6a798c_remainder0_carry_i_25__0/O
                         net (fo=3, routed)           0.971     8.365    L_reg/L_3e6a798c_remainder0_carry_i_25__0_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I1_O)        0.328     8.693 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.025     9.717    L_reg/L_3e6a798c_remainder0_carry__1_i_7__0_n_0
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.152     9.869 r  L_reg/L_3e6a798c_remainder0_carry_i_21__0/O
                         net (fo=1, routed)           0.436    10.306    L_reg/L_3e6a798c_remainder0_carry_i_21__0_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.326    10.632 r  L_reg/L_3e6a798c_remainder0_carry_i_11__0/O
                         net (fo=4, routed)           0.961    11.593    L_reg/L_3e6a798c_remainder0_carry_i_11__0_n_0
    SLICE_X44Y70         LUT4 (Prop_lut4_I1_O)        0.150    11.743 r  L_reg/L_3e6a798c_remainder0_carry_i_3__1/O
                         net (fo=1, routed)           0.650    12.393    bseg_driver/decimal_renderer/i__carry_i_6__3[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.102 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.102    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.324 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.444    14.768    L_reg/L_3e6a798c_remainder0_1[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.321    15.089 r  L_reg/i__carry__1_i_14/O
                         net (fo=10, routed)          0.510    15.598    L_reg/i__carry__1_i_14_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I2_O)        0.328    15.926 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    16.396    L_reg/i__carry__1_i_15_n_0
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.118    16.514 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=7, routed)           1.380    17.894    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.348    18.242 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.845    19.087    L_reg/i__carry_i_18__2_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.328    19.415 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.879    20.294    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X43Y70         LUT4 (Prop_lut4_I3_O)        0.124    20.418 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.668    21.085    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.209 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.209    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.589 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.589    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.828 f  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.818    22.647    L_reg/i__carry__0_i_10__1[2]
    SLICE_X41Y69         LUT5 (Prop_lut5_I1_O)        0.301    22.948 f  L_reg/i__carry_i_24/O
                         net (fo=6, routed)           0.662    23.610    bseg_driver/decimal_renderer/i__carry_i_27_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.124    23.734 f  bseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=6, routed)           0.984    24.718    L_reg/i__carry_i_18__1_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    24.842 r  L_reg/i__carry_i_27/O
                         net (fo=3, routed)           0.837    25.679    L_reg/i__carry_i_27_n_0
    SLICE_X38Y66         LUT5 (Prop_lut5_I2_O)        0.150    25.829 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.858    26.687    L_reg/i__carry_i_17__1_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.328    27.015 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.015    bseg_driver/decimal_renderer/bseg_OBUF[0]_inst_i_3_0[1]
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.565 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.565    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.679 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.679    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.992 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    28.617    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.306    28.923 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.808    29.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.124    29.856 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.547    30.402    L_reg/bseg_OBUF[10]_inst_i_2_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.118    30.520 r  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.452    30.973    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.326    31.299 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.889    32.187    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    32.311 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.291    35.602    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.145 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.145    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.917ns  (logic 11.549ns (34.051%)  route 22.368ns (65.949%))
  Logic Levels:           30  (CARRY4=7 LUT3=2 LUT4=3 LUT5=9 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X46Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.478     5.603 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.464     7.067    L_reg/M_sm_pbc[6]
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.327     7.394 f  L_reg/L_3e6a798c_remainder0_carry_i_25__0/O
                         net (fo=3, routed)           0.971     8.365    L_reg/L_3e6a798c_remainder0_carry_i_25__0_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I1_O)        0.328     8.693 f  L_reg/L_3e6a798c_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.025     9.717    L_reg/L_3e6a798c_remainder0_carry__1_i_7__0_n_0
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.152     9.869 r  L_reg/L_3e6a798c_remainder0_carry_i_21__0/O
                         net (fo=1, routed)           0.436    10.306    L_reg/L_3e6a798c_remainder0_carry_i_21__0_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.326    10.632 r  L_reg/L_3e6a798c_remainder0_carry_i_11__0/O
                         net (fo=4, routed)           0.961    11.593    L_reg/L_3e6a798c_remainder0_carry_i_11__0_n_0
    SLICE_X44Y70         LUT4 (Prop_lut4_I1_O)        0.150    11.743 r  L_reg/L_3e6a798c_remainder0_carry_i_3__1/O
                         net (fo=1, routed)           0.650    12.393    bseg_driver/decimal_renderer/i__carry_i_6__3[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.102 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.102    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.324 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.444    14.768    L_reg/L_3e6a798c_remainder0_1[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.321    15.089 r  L_reg/i__carry__1_i_14/O
                         net (fo=10, routed)          0.510    15.598    L_reg/i__carry__1_i_14_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I2_O)        0.328    15.926 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    16.396    L_reg/i__carry__1_i_15_n_0
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.118    16.514 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=7, routed)           1.380    17.894    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.348    18.242 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.845    19.087    L_reg/i__carry_i_18__2_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.328    19.415 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.879    20.294    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X43Y70         LUT4 (Prop_lut4_I3_O)        0.124    20.418 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.668    21.085    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.209 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.209    bseg_driver/decimal_renderer/i__carry__0_i_13__1_0[2]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.589 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.589    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.828 f  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.818    22.647    L_reg/i__carry__0_i_10__1[2]
    SLICE_X41Y69         LUT5 (Prop_lut5_I1_O)        0.301    22.948 f  L_reg/i__carry_i_24/O
                         net (fo=6, routed)           0.662    23.610    bseg_driver/decimal_renderer/i__carry_i_27_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.124    23.734 f  bseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=6, routed)           0.984    24.718    L_reg/i__carry_i_18__1_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    24.842 r  L_reg/i__carry_i_27/O
                         net (fo=3, routed)           0.837    25.679    L_reg/i__carry_i_27_n_0
    SLICE_X38Y66         LUT5 (Prop_lut5_I2_O)        0.150    25.829 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.858    26.687    L_reg/i__carry_i_17__1_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.328    27.015 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.015    bseg_driver/decimal_renderer/bseg_OBUF[0]_inst_i_3_0[1]
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.565 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.565    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.679 r  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.679    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.992 f  bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    28.617    bseg_driver/decimal_renderer/L_3e6a798c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.306    28.923 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.808    29.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.124    29.856 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.547    30.402    L_reg/bseg_OBUF[10]_inst_i_2_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I3_O)        0.118    30.520 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.445    30.965    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.326    31.291 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.664    31.955    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.124    32.079 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.418    35.497    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.042 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.042    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_615233007[3].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.409ns (73.974%)  route 0.496ns (26.026%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    forLoop_idx_0_615233007[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  forLoop_idx_0_615233007[3].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_615233007[3].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.160     1.836    forLoop_idx_0_615233007[3].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X58Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  forLoop_idx_0_615233007[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.336     2.217    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.440 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.440    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.439ns (75.463%)  route 0.468ns (24.537%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.116     1.817    cond_butt_next_play/D_ctr_q_reg[10]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.352     2.214    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.444 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.444    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_615233007[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.413ns (73.806%)  route 0.501ns (26.194%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.589     1.533    forLoop_idx_0_615233007[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  forLoop_idx_0_615233007[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_615233007[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.153     1.827    forLoop_idx_0_615233007[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  forLoop_idx_0_615233007[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          0.348     2.220    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.447 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.447    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_615233007[2].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.408ns (71.581%)  route 0.559ns (28.419%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    forLoop_idx_0_615233007[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_615233007[2].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_615233007[2].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.160     1.836    forLoop_idx_0_615233007[2].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  forLoop_idx_0_615233007[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=15, routed)          0.399     2.280    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.502 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.502    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_665264002[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.415ns (71.370%)  route 0.568ns (28.630%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.592     1.536    forLoop_idx_0_665264002[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_665264002[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_665264002[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.150     1.827    forLoop_idx_0_665264002[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  forLoop_idx_0_665264002[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=16, routed)          0.418     2.290    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.519 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.519    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_665264002[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.421ns (71.330%)  route 0.571ns (28.670%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    forLoop_idx_0_665264002[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_665264002[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_665264002[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.150     1.826    forLoop_idx_0_665264002[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.871 r  forLoop_idx_0_665264002[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=25, routed)          0.421     2.292    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.526 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.526    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_615233007[0].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.412ns (69.632%)  route 0.616ns (30.368%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.588     1.532    forLoop_idx_0_615233007[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  forLoop_idx_0_615233007[0].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_615233007[0].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.150     1.823    forLoop_idx_0_615233007[0].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.868 r  forLoop_idx_0_615233007[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=14, routed)          0.466     2.333    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.559 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.559    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.383ns (67.304%)  route 0.672ns (32.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.587     1.531    display/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.672     2.344    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.585 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.585    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.373ns (66.078%)  route 0.705ns (33.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.581     1.525    display/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.705     2.393    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.602 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.602    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.414ns (64.302%)  route 0.785ns (35.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.587     1.531    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDPE (Prop_fdpe_C_Q)         0.128     1.659 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.785     2.444    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.730 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.730    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_615233007[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.490ns (29.783%)  route 3.512ns (70.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.512     5.002    forLoop_idx_0_615233007[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_615233007[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.507     4.911    forLoop_idx_0_615233007[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_615233007[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_615233007[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 1.502ns (30.505%)  route 3.422ns (69.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.422     4.925    forLoop_idx_0_615233007[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_615233007[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.502     4.906    forLoop_idx_0_615233007[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_615233007[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_615233007[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 1.500ns (30.486%)  route 3.420ns (69.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.420     4.920    forLoop_idx_0_615233007[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_615233007[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.505     4.909    forLoop_idx_0_615233007[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_615233007[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_615233007[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 1.488ns (31.519%)  route 3.232ns (68.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.232     4.719    forLoop_idx_0_615233007[3].cond_butt_dirs/sync/D[0]
    SLICE_X54Y57         FDRE                                         r  forLoop_idx_0_615233007[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.441     4.845    forLoop_idx_0_615233007[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  forLoop_idx_0_615233007[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.391ns  (logic 1.493ns (44.035%)  route 1.898ns (55.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.898     3.391    cond_butt_next_play/sync/D[0]
    SLICE_X65Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.502     4.906    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 1.496ns (53.467%)  route 1.302ns (46.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.302     2.797    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 1.496ns (53.467%)  route 1.302ns (46.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.302     2.797    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 1.496ns (53.467%)  route 1.302ns (46.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.302     2.797    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 1.496ns (53.467%)  route 1.302ns (46.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.302     2.797    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 1.496ns (53.467%)  route 1.302ns (46.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.302     2.797    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_665264002[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.236ns (36.191%)  route 0.416ns (63.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.416     0.652    forLoop_idx_0_665264002[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_665264002[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.048    forLoop_idx_0_665264002[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_665264002[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_665264002[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.230ns (33.732%)  route 0.452ns (66.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.452     0.682    forLoop_idx_0_665264002[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_665264002[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.860     2.049    forLoop_idx_0_665264002[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_665264002[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.263ns (33.624%)  route 0.520ns (66.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.520     0.783    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.263ns (33.624%)  route 0.520ns (66.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.520     0.783    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.263ns (33.624%)  route 0.520ns (66.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.520     0.783    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.263ns (33.624%)  route 0.520ns (66.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.520     0.783    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.263ns (33.624%)  route 0.520ns (66.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.520     0.783    reset_cond/AS[0]
    SLICE_X63Y82         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.261ns (25.646%)  route 0.757ns (74.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.757     1.018    cond_butt_next_play/sync/D[0]
    SLICE_X65Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.856     2.046    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_615233007[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.255ns (14.695%)  route 1.482ns (85.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.482     1.737    forLoop_idx_0_615233007[3].cond_butt_dirs/sync/D[0]
    SLICE_X54Y57         FDRE                                         r  forLoop_idx_0_615233007[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.833     2.023    forLoop_idx_0_615233007[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  forLoop_idx_0_615233007[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_615233007[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.268ns (14.793%)  route 1.541ns (85.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.541     1.809    forLoop_idx_0_615233007[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_615233007[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.860     2.049    forLoop_idx_0_615233007[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_615233007[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





