// Seed: 693990346
module module_0 (
    output wor id_0
    , id_2
);
  wire id_3;
  assign id_3 = 1'd0 == 'b0;
  always @(posedge 1'b0) begin : LABEL_0
    assume ("");
  end
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    input  wand id_3,
    input  tri1 id_4,
    output tri1 id_5,
    output wor  id_6,
    output wand id_7
);
  module_0 modCall_1 (id_7);
  id_9(
      .id_0({1, 1'b0}), .id_1({(1), 1 > id_5, 1, (1'b0), 1})
  );
  wire id_10;
  wire id_11;
endmodule
