// Seed: 1745742396
module module_0 #(
    parameter id_2 = 32'd60,
    parameter id_4 = 32'd79
);
  logic [7:0] id_1;
  wire _id_2;
  ;
  assign id_1[-1] = -1'h0;
  wire id_3;
  logic [-1 : id_2] _id_4;
  wire [id_4 : (  -1 'b0 )] id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd29,
    parameter id_8 = 32'd13
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  module_0 modCall_1 ();
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire _id_2;
  input wire id_1;
  logic [id_2  -  -1 'b0 : id_8] id_9;
endmodule
