{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615415199928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615415199953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 16:26:39 2021 " "Processing started: Wed Mar 10 16:26:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615415199953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415199953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415199954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615415202178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615415202178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryRegister " "Found entity 1: MemoryRegister" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228126 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SystemVerilog4.sv " "Can't analyze file -- file SystemVerilog4.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1615415228162 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CPU.sv(75) " "Verilog HDL warning at ALU_CPU.sv(75): extended using \"x\" or \"z\"" {  } { { "ALU_CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615415228188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CPU " "Found entity 1: ALU_CPU" {  } { { "ALU_CPU.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_CPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Shift " "Found entity 1: ALU_Shift" {  } { { "ALU_Shift.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Arithmetic " "Found entity 1: ALU_Arithmetic" {  } { { "ALU_Arithmetic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228239 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_Logic.sv(28) " "Verilog HDL warning at ALU_Logic.sv(28): extended using \"x\" or \"z\"" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615415228258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Logic " "Found entity 1: ALU_Logic" {  } { { "ALU_Logic.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/ALU_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux4.sv(25) " "Verilog HDL warning at Mux4.sv(25): extended using \"x\" or \"z\"" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615415228279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitRegister " "Found entity 1: BitRegister" {  } { { "BitRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/BitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615415228325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615415228512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:instructionRegister " "Elaborating entity \"IR\" for hierarchy \"IR:instructionRegister\"" {  } { { "CPU.sv" "instructionRegister" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415228553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryRegister MemoryRegister:MR " "Elaborating entity \"MemoryRegister\" for hierarchy \"MemoryRegister:MR\"" {  } { { "CPU.sv" "MR" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415228591 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MemoryRegister.sv(31) " "Verilog HDL Conditional Statement error at MemoryRegister.sv(31): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 31 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615415228593 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i MemoryRegister.sv(30) " "Verilog HDL Always Construct warning at MemoryRegister.sv(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615415228595 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228599 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228599 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228599 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228600 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228600 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228600 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228600 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[0\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[0\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228601 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228601 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228601 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228602 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228603 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228603 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228604 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228605 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[1\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[1\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228605 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228605 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228605 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228606 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228606 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228606 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228606 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228607 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[2\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[2\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228607 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228608 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228608 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228608 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228609 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228609 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228610 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228610 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[3\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[3\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228610 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228611 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228611 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228611 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228611 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228611 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228612 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228612 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[4\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[4\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228612 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228612 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228612 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228612 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228612 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228613 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228613 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228613 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[5\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[5\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228614 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228614 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228614 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228614 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228614 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228614 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228614 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228615 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[6\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[6\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228615 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[0\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[0\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228615 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[1\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[1\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228615 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[2\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[2\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228615 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[3\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[3\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228615 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[4\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[4\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228616 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[5\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[5\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228616 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[6\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[6\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228616 "|CPU|MemoryRegister:MR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem\[7\]\[7\] MemoryRegister.sv(30) " "Inferred latch for \"Mem\[7\]\[7\]\" at MemoryRegister.sv(30)" {  } { { "MemoryRegister.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/MemoryRegister.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228616 "|CPU|MemoryRegister:MR"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MemoryRegister:MR " "Can't elaborate user hierarchy \"MemoryRegister:MR\"" {  } { { "CPU.sv" "MR" { Text "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/CPU.sv" 85 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615415228620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/jorge/OneDrive/Documentos/MyCode2.0/ClassRepos/Quartus/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228738 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615415228899 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 10 16:27:08 2021 " "Processing ended: Wed Mar 10 16:27:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615415228899 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615415228899 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615415228899 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615415228899 ""}
