Analysis & Synthesis report for burst_sdram
Sun Feb  9 17:49:04 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |burst|adc_sdram_master:inst4|state
 11. State Machine - |burst|sdram:inst11|state_q
 12. State Machine - |burst|sdram:inst11|delay_state_q
 13. State Machine - |burst|sdram:inst11|target_state_q
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Source assignments for pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated
 22. Parameter Settings for User Entity Instance: pll1:inst3|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: adc_sdram_master:inst4
 24. Parameter Settings for User Entity Instance: pip:inst
 25. Parameter Settings for User Entity Instance: test_counter:inst1|lpm_counter:LPM_COUNTER_component
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 27. Parameter Settings for Inferred Entity Instance: pip:inst|altsyncram:ram_rtl_0
 28. altpll Parameter Settings by Entity Instance
 29. altsyncram Parameter Settings by Entity Instance
 30. Signal Tap Logic Analyzer Settings
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb  9 17:49:04 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; burst_sdram                                 ;
; Top-level Entity Name              ; burst                                       ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 1,876                                       ;
;     Total combinational functions  ; 953                                         ;
;     Dedicated logic registers      ; 1,496                                       ;
; Total registers                    ; 1496                                        ;
; Total pins                         ; 126                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 72,704                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL006YU256C8G    ;                    ;
; Top-level entity name                                            ; burst              ; burst_sdram        ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; burst.bdf                                                          ; yes             ; User Block Diagram/Schematic File            ; /storage/projects/2020/fpga_adc/project_verilog/burst.bdf                                                          ;             ;
; pip.v                                                              ; yes             ; User Verilog HDL File                        ; /storage/projects/2020/fpga_adc/project_verilog/pip.v                                                              ;             ;
; test_counter.v                                                     ; yes             ; User Wizard-Generated File                   ; /storage/projects/2020/fpga_adc/project_verilog/test_counter.v                                                     ;             ;
; modules/adc_sdram_master.v                                         ; yes             ; User Verilog HDL File                        ; /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v                                         ;             ;
; sdram.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; /storage/projects/2020/fpga_adc/project_verilog/sdram.v                                                            ;             ;
; pll1.v                                                             ; yes             ; Auto-Found Wizard-Generated File             ; /storage/projects/2020/fpga_adc/project_verilog/pll1.v                                                             ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                           ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                       ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                      ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                    ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;             ;
; db/pll1_altpll.v                                                   ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/pll1_altpll.v                                                   ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc              ;             ;
; db/cntr_mqh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/cntr_mqh.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                     ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                  ;             ;
; db/sld_ela_trigger_rmo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/sld_ela_trigger_rmo.tdf                                         ;             ;
; db/sld_reserved_wishbone_auto_signaltap_0_1_1450.v                 ; yes             ; Encrypted Auto-Generated Megafunction        ; /storage/projects/2020/fpga_adc/project_verilog/db/sld_reserved_wishbone_auto_signaltap_0_1_1450.v                 ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                         ;             ;
; db/altsyncram_5824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/altsyncram_5824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.inc                         ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/declut.inc                           ;             ;
; db/decode_6vf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/decode_6vf.tdf                                                  ;             ;
; db/cntr_7ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/cntr_7ii.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/cmpr_ngc.tdf                                                    ;             ;
; db/cntr_a6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/cntr_a6j.tdf                                                    ;             ;
; db/cntr_ogi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/cntr_ogi.tdf                                                    ;             ;
; db/cmpr_kgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/cmpr_kgc.tdf                                                    ;             ;
; db/cntr_r2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/cntr_r2j.tdf                                                    ;             ;
; db/cmpr_ggc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/cmpr_ggc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                          ; altera_sld  ;
; db/ip/sldc0aea695/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                     ;             ;
; db/altsyncram_nsj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/altsyncram_nsj1.tdf                                             ;             ;
; db/altsyncram_9pj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /storage/projects/2020/fpga_adc/project_verilog/db/altsyncram_9pj1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,876                                                                          ;
;                                             ;                                                                                ;
; Total combinational functions               ; 953                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 328                                                                            ;
;     -- 3 input functions                    ; 317                                                                            ;
;     -- <=2 input functions                  ; 308                                                                            ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 773                                                                            ;
;     -- arithmetic mode                      ; 180                                                                            ;
;                                             ;                                                                                ;
; Total registers                             ; 1496                                                                           ;
;     -- Dedicated logic registers            ; 1496                                                                           ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 126                                                                            ;
; Total memory bits                           ; 72704                                                                          ;
;                                             ;                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 1                                                                              ;
;     -- PLLs                                 ; 1                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; pll1:inst3|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1211                                                                           ;
; Total fan-out                               ; 10658                                                                          ;
; Average fan-out                             ; 3.68                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |burst                                                                                                                                  ; 953 (2)             ; 1496 (0)                  ; 72704       ; 0            ; 0       ; 0         ; 126  ; 0            ; |burst                                                                                                                                                                                                                                                                                                                                                                                       ; burst                                         ; work         ;
;    |adc_sdram_master:inst4|                                                                                                             ; 87 (87)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|adc_sdram_master:inst4                                                                                                                                                                                                                                                                                                                                                                ; adc_sdram_master                              ; work         ;
;    |pip:inst|                                                                                                                           ; 35 (35)             ; 14 (14)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pip:inst                                                                                                                                                                                                                                                                                                                                                                              ; pip                                           ; work         ;
;       |altsyncram:ram_rtl_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pip:inst|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                    ; work         ;
;          |altsyncram_nsj1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated                                                                                                                                                                                                                                                                                                                          ; altsyncram_nsj1                               ; work         ;
;    |pll1:inst3|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pll1:inst3                                                                                                                                                                                                                                                                                                                                                                            ; pll1                                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pll1:inst3|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                    ; altpll                                        ; work         ;
;          |pll1_altpll:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pll1:inst3|altpll:altpll_component|pll1_altpll:auto_generated                                                                                                                                                                                                                                                                                                                         ; pll1_altpll                                   ; work         ;
;    |sdram:inst11|                                                                                                                       ; 206 (206)           ; 143 (143)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sdram:inst11                                                                                                                                                                                                                                                                                                                                                                          ; sdram                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                      ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                              ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                            ; sld_shadow_jsm                                ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 481 (2)             ; 1173 (142)                ; 70656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                                 ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 479 (0)             ; 1031 (0)                  ; 70656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 479 (87)            ; 1031 (630)                ; 70656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                           ; sld_signaltap_implb                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)              ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                            ; altdpram                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                        ; lpm_decode                                    ; work         ;
;                   |decode_6vf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                                                              ; decode_6vf                                    ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                ; lpm_mux                                       ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                                                                         ; mux_psc                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 70656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                           ; altsyncram                                    ; work         ;
;                |altsyncram_5824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 70656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5824:auto_generated                                                                                                                                                                                            ; altsyncram_5824                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                            ; lpm_shiftreg                                  ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                              ; lpm_shiftreg                                  ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                   ; serial_crc_16                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 72 (72)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                ; sld_buffer_manager                            ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 23 (1)              ; 43 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                               ; sld_ela_control                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                       ; lpm_shiftreg                                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 21 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                    ; sld_ela_trigger                               ; work         ;
;                   |sld_ela_trigger_rmo:auto_generated|                                                                                  ; 21 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated                                                                                                                                 ; sld_ela_trigger_rmo                           ; work         ;
;                      |sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|                                                          ; 21 (12)             ; 27 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1                                                                         ; sld_reserved_wishbone_auto_signaltap_0_1_1450 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                          ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; lpm_shiftreg                                  ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_alt_reduction:unary_1                                               ; sld_alt_reduction                             ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_alt_reduction:unary_2                                               ; sld_alt_reduction                             ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_mbpmg:mbpm_13                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_mbpmg:mbpm_3                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_mbpmg:mbpm_6                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_mbpmg:mbpm_9                                                        ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                 ; sld_ela_trigger_flow_mgr                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                         ; lpm_shiftreg                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 215 (10)            ; 199 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                          ; sld_offload_buffer_mgr                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                ; lpm_counter                                   ; work         ;
;                   |cntr_7ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ii:auto_generated                                                                                                        ; cntr_7ii                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                         ; lpm_counter                                   ; work         ;
;                   |cntr_a6j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a6j:auto_generated                                                                                                                                 ; cntr_a6j                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                               ; lpm_counter                                   ; work         ;
;                   |cntr_ogi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ogi:auto_generated                                                                                                                       ; cntr_ogi                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                  ; lpm_counter                                   ; work         ;
;                   |cntr_r2j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                                                                          ; cntr_r2j                                      ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 138 (138)           ; 138 (138)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                       ; lpm_shiftreg                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                     ; sld_rom_sr                                    ; work         ;
;    |test_counter:inst1|                                                                                                                 ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|test_counter:inst1                                                                                                                                                                                                                                                                                                                                                                    ; test_counter                                  ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                                                                                               ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|test_counter:inst1|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                                                                  ; lpm_counter                                   ; work         ;
;          |cntr_mqh:auto_generated|                                                                                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated                                                                                                                                                                                                                                                                                                          ; cntr_mqh                                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 138          ; 512          ; 138          ; 70656 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |burst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |burst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rmo:auto_generated|sld_reserved_wishbone_auto_signaltap_0_1_1450:mgl_prim1 ;                 ;
; Altera ; LPM_COUNTER  ; 19.1    ; N/A          ; N/A          ; |burst|test_counter:inst1                                                                                                                                                                                                                                                                                            ; test_counter.v  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |burst|adc_sdram_master:inst4|state                         ;
+-------------------+------------------+------------------+-------------------+
; Name              ; state.STATE_IDLE ; state.STATE_READ ; state.STATE_WRITE ;
+-------------------+------------------+------------------+-------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ;
; state.STATE_WRITE ; 1                ; 0                ; 1                 ;
; state.STATE_READ  ; 1                ; 1                ; 0                 ;
+-------------------+------------------+------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |burst|sdram:inst11|state_q                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------+-----------------------+-------------------------+----------------------+----------------------+-------------------------+--------------------+------------------------+--------------------+---------------------+--------------------+
; Name                    ; state_q.STATE_TERMINATE ; state_q.STATE_REFRESH ; state_q.STATE_PRECHARGE ; state_q.STATE_WRITE1 ; state_q.STATE_WRITE0 ; state_q.STATE_READ_WAIT ; state_q.STATE_READ ; state_q.STATE_ACTIVATE ; state_q.STATE_IDLE ; state_q.STATE_DELAY ; state_q.STATE_INIT ;
+-------------------------+-------------------------+-----------------------+-------------------------+----------------------+----------------------+-------------------------+--------------------+------------------------+--------------------+---------------------+--------------------+
; state_q.STATE_INIT      ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 0                  ;
; state_q.STATE_DELAY     ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 1                   ; 1                  ;
; state_q.STATE_IDLE      ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 1                  ; 0                   ; 1                  ;
; state_q.STATE_ACTIVATE  ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 1                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_READ      ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 1                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_READ_WAIT ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 1                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_WRITE0    ; 0                       ; 0                     ; 0                       ; 0                    ; 1                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_WRITE1    ; 0                       ; 0                     ; 0                       ; 1                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_PRECHARGE ; 0                       ; 0                     ; 1                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_REFRESH   ; 0                       ; 1                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_TERMINATE ; 1                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
+-------------------------+-------------------------+-----------------------+-------------------------+----------------------+----------------------+-------------------------+--------------------+------------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |burst|sdram:inst11|delay_state_q                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------+-------------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------+------------------------------+--------------------------+---------------------------+--------------------------+
; Name                          ; delay_state_q.STATE_TERMINATE ; delay_state_q.STATE_REFRESH ; delay_state_q.STATE_PRECHARGE ; delay_state_q.STATE_WRITE1 ; delay_state_q.STATE_WRITE0 ; delay_state_q.STATE_READ_WAIT ; delay_state_q.STATE_READ ; delay_state_q.STATE_ACTIVATE ; delay_state_q.STATE_INIT ; delay_state_q.STATE_DELAY ; delay_state_q.STATE_IDLE ;
+-------------------------------+-------------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------+------------------------------+--------------------------+---------------------------+--------------------------+
; delay_state_q.STATE_IDLE      ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 0                        ;
; delay_state_q.STATE_DELAY     ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 1                         ; 1                        ;
; delay_state_q.STATE_INIT      ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 1                        ; 0                         ; 1                        ;
; delay_state_q.STATE_ACTIVATE  ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 1                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_READ      ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 1                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_READ_WAIT ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 1                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_WRITE0    ; 0                             ; 0                           ; 0                             ; 0                          ; 1                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_WRITE1    ; 0                             ; 0                           ; 0                             ; 1                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_PRECHARGE ; 0                             ; 0                           ; 1                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_REFRESH   ; 0                             ; 1                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_TERMINATE ; 1                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
+-------------------------------+-------------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------+------------------------------+--------------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |burst|sdram:inst11|target_state_q                                                                                                ;
+------------------------------+-----------------------------+---------------------------+---------------------------+------------------------------+
; Name                         ; target_state_q.STATE_WRITE0 ; target_state_q.STATE_READ ; target_state_q.STATE_IDLE ; target_state_q.STATE_REFRESH ;
+------------------------------+-----------------------------+---------------------------+---------------------------+------------------------------+
; target_state_q.STATE_IDLE    ; 0                           ; 0                         ; 0                         ; 0                            ;
; target_state_q.STATE_READ    ; 0                           ; 1                         ; 1                         ; 0                            ;
; target_state_q.STATE_WRITE0  ; 1                           ; 0                         ; 1                         ; 0                            ;
; target_state_q.STATE_REFRESH ; 0                           ; 0                         ; 1                         ; 1                            ;
+------------------------------+-----------------------------+---------------------------+---------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                  ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------+------------------------+
; sdram:inst11|delay_r[0]                            ; sdram:inst11|state_q.STATE_TERMINATE ; yes                    ;
; sdram:inst11|delay_r[1]                            ; sdram:inst11|state_q.STATE_TERMINATE ; yes                    ;
; sdram:inst11|delay_r[2]                            ; sdram:inst11|state_q.STATE_TERMINATE ; yes                    ;
; sdram:inst11|delay_r[3]                            ; sdram:inst11|state_q.STATE_TERMINATE ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                      ;                        ;
+----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------+----------------------------------------------------+
; Register name                              ; Reason for Removal                                 ;
+--------------------------------------------+----------------------------------------------------+
; sdram:inst11|data_q[0..15]                 ; Stuck at GND due to stuck port data_in             ;
; adc_sdram_master:inst4|sdram_op_rw_r       ; Merged with adc_sdram_master:inst4|fifo_write_r    ;
; sdram:inst11|ack_q                         ; Merged with sdram:inst11|rd_q[2]                   ;
; sdram:inst11|dqm_q[1]                      ; Merged with sdram:inst11|dqm_q[0]                  ;
; sdram:inst11|command_q[3]                  ; Stuck at GND due to stuck port data_in             ;
; sdram:inst11|dqm_q[0]                      ; Stuck at GND due to stuck port data_in             ;
; adc_sdram_master:inst4|adc_data_count_r[0] ; Merged with adc_sdram_master:inst4|sdram_addr_r[0] ;
; sdram:inst11|state_q~4                     ; Lost fanout                                        ;
; sdram:inst11|state_q~5                     ; Lost fanout                                        ;
; sdram:inst11|state_q~6                     ; Lost fanout                                        ;
; sdram:inst11|state_q~7                     ; Lost fanout                                        ;
; sdram:inst11|delay_state_q~4               ; Lost fanout                                        ;
; sdram:inst11|delay_state_q~5               ; Lost fanout                                        ;
; sdram:inst11|delay_state_q~6               ; Lost fanout                                        ;
; sdram:inst11|delay_state_q~7               ; Lost fanout                                        ;
; sdram:inst11|target_state_q~5              ; Lost fanout                                        ;
; sdram:inst11|target_state_q~6              ; Lost fanout                                        ;
; sdram:inst11|target_state_q~7              ; Lost fanout                                        ;
; sdram:inst11|delay_state_q.STATE_DELAY     ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 34     ;                                                    ;
+--------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1496  ;
; Number of registers using Synchronous Clear  ; 87    ;
; Number of registers using Synchronous Load   ; 103   ;
; Number of registers using Asynchronous Clear ; 449   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 422   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram:inst11|command_q[2]                                                                                                                                                                                                                                                                                                       ; 2       ;
; sdram:inst11|command_q[1]                                                                                                                                                                                                                                                                                                       ; 2       ;
; sdram:inst11|command_q[0]                                                                                                                                                                                                                                                                                                       ; 2       ;
; sdram:inst11|refresh_timer_q[4]                                                                                                                                                                                                                                                                                                 ; 5       ;
; sdram:inst11|refresh_timer_q[2]                                                                                                                                                                                                                                                                                                 ; 5       ;
; sdram:inst11|refresh_timer_q[5]                                                                                                                                                                                                                                                                                                 ; 6       ;
; sdram:inst11|refresh_timer_q[13]                                                                                                                                                                                                                                                                                                ; 2       ;
; sdram:inst11|refresh_timer_q[10]                                                                                                                                                                                                                                                                                                ; 2       ;
; sdram:inst11|refresh_timer_q[9]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sdram:inst11|refresh_timer_q[8]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sdram:inst11|refresh_timer_q[6]                                                                                                                                                                                                                                                                                                 ; 2       ;
; adc_sdram_master:inst4|start_request_r                                                                                                                                                                                                                                                                                          ; 3       ;
; adc_sdram_master:inst4|start_prev_r                                                                                                                                                                                                                                                                                             ; 1       ;
; sdram:inst11|data_rd_en_q                                                                                                                                                                                                                                                                                                       ; 17      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------+
; Registers Packed Into Inferred Megafunctions  ;
+-------------------+--------------------+------+
; Register Name     ; Megafunction       ; Type ;
+-------------------+--------------------+------+
; pip:inst|q[0..15] ; pip:inst|ram_rtl_0 ; RAM  ;
+-------------------+--------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |burst|pip:inst|read_addr[5]                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |burst|pip:inst|write_addr[5]                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |burst|sdram:inst11|addr_q[11]                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |burst|sdram:inst11|addr_q[8]                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |burst|sdram:inst11|addr_q[1]                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |burst|sdram:inst11|bank_q[0]                 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |burst|sdram:inst11|Mux6                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |burst|sdram:inst11|command_q                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |burst|sdram:inst11|target_state_r.STATE_IDLE ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |burst|sdram:inst11|target_state_r.STATE_READ ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |burst|sdram:inst11|Selector1                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |burst|sdram:inst11|Selector4                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:inst3|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------+
; Parameter Name                ; Value                  ; Type                   ;
+-------------------------------+------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                ;
; LOCK_HIGH                     ; 1                      ; Untyped                ;
; LOCK_LOW                      ; 1                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                ;
; SKIP_VCO                      ; OFF                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                ;
; BANDWIDTH                     ; 0                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK1_PHASE_SHIFT              ; -4000                  ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                ;
; VCO_MIN                       ; 0                      ; Untyped                ;
; VCO_MAX                       ; 0                      ; Untyped                ;
; VCO_CENTER                    ; 0                      ; Untyped                ;
; PFD_MIN                       ; 0                      ; Untyped                ;
; PFD_MAX                       ; 0                      ; Untyped                ;
; M_INITIAL                     ; 0                      ; Untyped                ;
; M                             ; 0                      ; Untyped                ;
; N                             ; 1                      ; Untyped                ;
; M2                            ; 1                      ; Untyped                ;
; N2                            ; 1                      ; Untyped                ;
; SS                            ; 1                      ; Untyped                ;
; C0_HIGH                       ; 0                      ; Untyped                ;
; C1_HIGH                       ; 0                      ; Untyped                ;
; C2_HIGH                       ; 0                      ; Untyped                ;
; C3_HIGH                       ; 0                      ; Untyped                ;
; C4_HIGH                       ; 0                      ; Untyped                ;
; C5_HIGH                       ; 0                      ; Untyped                ;
; C6_HIGH                       ; 0                      ; Untyped                ;
; C7_HIGH                       ; 0                      ; Untyped                ;
; C8_HIGH                       ; 0                      ; Untyped                ;
; C9_HIGH                       ; 0                      ; Untyped                ;
; C0_LOW                        ; 0                      ; Untyped                ;
; C1_LOW                        ; 0                      ; Untyped                ;
; C2_LOW                        ; 0                      ; Untyped                ;
; C3_LOW                        ; 0                      ; Untyped                ;
; C4_LOW                        ; 0                      ; Untyped                ;
; C5_LOW                        ; 0                      ; Untyped                ;
; C6_LOW                        ; 0                      ; Untyped                ;
; C7_LOW                        ; 0                      ; Untyped                ;
; C8_LOW                        ; 0                      ; Untyped                ;
; C9_LOW                        ; 0                      ; Untyped                ;
; C0_INITIAL                    ; 0                      ; Untyped                ;
; C1_INITIAL                    ; 0                      ; Untyped                ;
; C2_INITIAL                    ; 0                      ; Untyped                ;
; C3_INITIAL                    ; 0                      ; Untyped                ;
; C4_INITIAL                    ; 0                      ; Untyped                ;
; C5_INITIAL                    ; 0                      ; Untyped                ;
; C6_INITIAL                    ; 0                      ; Untyped                ;
; C7_INITIAL                    ; 0                      ; Untyped                ;
; C8_INITIAL                    ; 0                      ; Untyped                ;
; C9_INITIAL                    ; 0                      ; Untyped                ;
; C0_MODE                       ; BYPASS                 ; Untyped                ;
; C1_MODE                       ; BYPASS                 ; Untyped                ;
; C2_MODE                       ; BYPASS                 ; Untyped                ;
; C3_MODE                       ; BYPASS                 ; Untyped                ;
; C4_MODE                       ; BYPASS                 ; Untyped                ;
; C5_MODE                       ; BYPASS                 ; Untyped                ;
; C6_MODE                       ; BYPASS                 ; Untyped                ;
; C7_MODE                       ; BYPASS                 ; Untyped                ;
; C8_MODE                       ; BYPASS                 ; Untyped                ;
; C9_MODE                       ; BYPASS                 ; Untyped                ;
; C0_PH                         ; 0                      ; Untyped                ;
; C1_PH                         ; 0                      ; Untyped                ;
; C2_PH                         ; 0                      ; Untyped                ;
; C3_PH                         ; 0                      ; Untyped                ;
; C4_PH                         ; 0                      ; Untyped                ;
; C5_PH                         ; 0                      ; Untyped                ;
; C6_PH                         ; 0                      ; Untyped                ;
; C7_PH                         ; 0                      ; Untyped                ;
; C8_PH                         ; 0                      ; Untyped                ;
; C9_PH                         ; 0                      ; Untyped                ;
; L0_HIGH                       ; 1                      ; Untyped                ;
; L1_HIGH                       ; 1                      ; Untyped                ;
; G0_HIGH                       ; 1                      ; Untyped                ;
; G1_HIGH                       ; 1                      ; Untyped                ;
; G2_HIGH                       ; 1                      ; Untyped                ;
; G3_HIGH                       ; 1                      ; Untyped                ;
; E0_HIGH                       ; 1                      ; Untyped                ;
; E1_HIGH                       ; 1                      ; Untyped                ;
; E2_HIGH                       ; 1                      ; Untyped                ;
; E3_HIGH                       ; 1                      ; Untyped                ;
; L0_LOW                        ; 1                      ; Untyped                ;
; L1_LOW                        ; 1                      ; Untyped                ;
; G0_LOW                        ; 1                      ; Untyped                ;
; G1_LOW                        ; 1                      ; Untyped                ;
; G2_LOW                        ; 1                      ; Untyped                ;
; G3_LOW                        ; 1                      ; Untyped                ;
; E0_LOW                        ; 1                      ; Untyped                ;
; E1_LOW                        ; 1                      ; Untyped                ;
; E2_LOW                        ; 1                      ; Untyped                ;
; E3_LOW                        ; 1                      ; Untyped                ;
; L0_INITIAL                    ; 1                      ; Untyped                ;
; L1_INITIAL                    ; 1                      ; Untyped                ;
; G0_INITIAL                    ; 1                      ; Untyped                ;
; G1_INITIAL                    ; 1                      ; Untyped                ;
; G2_INITIAL                    ; 1                      ; Untyped                ;
; G3_INITIAL                    ; 1                      ; Untyped                ;
; E0_INITIAL                    ; 1                      ; Untyped                ;
; E1_INITIAL                    ; 1                      ; Untyped                ;
; E2_INITIAL                    ; 1                      ; Untyped                ;
; E3_INITIAL                    ; 1                      ; Untyped                ;
; L0_MODE                       ; BYPASS                 ; Untyped                ;
; L1_MODE                       ; BYPASS                 ; Untyped                ;
; G0_MODE                       ; BYPASS                 ; Untyped                ;
; G1_MODE                       ; BYPASS                 ; Untyped                ;
; G2_MODE                       ; BYPASS                 ; Untyped                ;
; G3_MODE                       ; BYPASS                 ; Untyped                ;
; E0_MODE                       ; BYPASS                 ; Untyped                ;
; E1_MODE                       ; BYPASS                 ; Untyped                ;
; E2_MODE                       ; BYPASS                 ; Untyped                ;
; E3_MODE                       ; BYPASS                 ; Untyped                ;
; L0_PH                         ; 0                      ; Untyped                ;
; L1_PH                         ; 0                      ; Untyped                ;
; G0_PH                         ; 0                      ; Untyped                ;
; G1_PH                         ; 0                      ; Untyped                ;
; G2_PH                         ; 0                      ; Untyped                ;
; G3_PH                         ; 0                      ; Untyped                ;
; E0_PH                         ; 0                      ; Untyped                ;
; E1_PH                         ; 0                      ; Untyped                ;
; E2_PH                         ; 0                      ; Untyped                ;
; E3_PH                         ; 0                      ; Untyped                ;
; M_PH                          ; 0                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone 10 LP          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE         ;
+-------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_sdram_master:inst4 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ADC_DATA_COUNT ; 280   ; Unsigned Integer                           ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip:inst ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer               ;
; ADDR_WIDTH     ; 7     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_counter:inst1|lpm_counter:LPM_COUNTER_component ;
+------------------------+---------------+----------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                     ;
+------------------------+---------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 16            ; Signed Integer                                           ;
; LPM_DIRECTION          ; UP            ; Untyped                                                  ;
; LPM_MODULUS            ; 0             ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED        ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED        ; Untyped                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                  ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                       ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                       ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                  ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                  ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                  ;
; CBXI_PARAMETER         ; cntr_mqh      ; Untyped                                                  ;
+------------------------+---------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 138                                            ; Untyped        ;
; sld_trigger_bits                                ; 4                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 512                                            ; Untyped        ;
; sld_segment_size                                ; 512                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_wishbone_auto_signaltap_0_1_1450, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 23                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000                        ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 138                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pip:inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 7                    ; Untyped            ;
; NUMWORDS_A                         ; 128                  ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 7                    ; Untyped            ;
; NUMWORDS_B                         ; 128                  ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_nsj1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll1:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 1                             ;
; Entity Instance                           ; pip:inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                     ;
;     -- WIDTH_A                            ; 16                            ;
;     -- NUMWORDS_A                         ; 128                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 16                            ;
;     -- NUMWORDS_B                         ; 128                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                      ;
+-------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 4                   ; 138              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 236                         ;
; cycloneiii_ff         ; 233                         ;
;     CLR               ; 48                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 7                           ;
;     ENA CLR           ; 94                          ;
;     ENA SCLR          ; 7                           ;
;     SCLR SLD          ; 32                          ;
;     SLD               ; 1                           ;
;     plain             ; 43                          ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 348                         ;
;     arith             ; 94                          ;
;         2 data inputs ; 94                          ;
;     normal            ; 254                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 151                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                ; Details                                                                                                                                                        ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_sdram_master:inst4|adc_data_count_r[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[0]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[10]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[11]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[12]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[13]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[14]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[15]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[16]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[17]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[18]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[19]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[1]                                                       ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[20]                                                      ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[2]                                                       ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[3]                                                       ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[4]                                                       ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[5]                                                       ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[6]                                                       ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[7]                                                       ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[8]                                                       ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|adc_data_count_r[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|adc_data_count_r[9]                                                       ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|fifo_read            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|fifo_read_r                                                               ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|fifo_write           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|fifo_write_r                                                              ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|reset_n              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                            ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[0]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[10]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[11]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[12]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[13]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[14]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[15]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[16]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[17]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[18]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[19]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[1]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[20]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[21]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[22]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[23]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[24]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[25]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[26]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[27]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[28]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[29]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[2]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[30]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[31]                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[3]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[4]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[5]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[6]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[7]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[8]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_addr[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|sdram_addr_r[9]                                                           ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|sdram_data[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_data[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; adc_sdram_master:inst4|sdram_op_rw          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|fifo_write_r                                                              ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|start                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key_sw1                                                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|start                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key_sw1                                                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|state.STATE_IDLE     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|state.STATE_IDLE~_wirecell                                                ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|state.STATE_IDLE     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|state.STATE_IDLE~_wirecell                                                ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|state.STATE_READ     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|state.STATE_READ                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|state.STATE_READ     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|state.STATE_READ                                                          ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|state.STATE_WRITE    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|state.STATE_WRITE                                                         ; N/A                                                                                                                                                            ;
; adc_sdram_master:inst4|state.STATE_WRITE    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|state.STATE_WRITE                                                         ; N/A                                                                                                                                                            ;
; clk_main                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll1:inst3|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0]                   ; N/A                                                                                                                                                            ;
; pip:inst|empty                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|Equal1~4                                                                                ; N/A                                                                                                                                                            ;
; pip:inst|full                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|Equal0~4                                                                                ; N/A                                                                                                                                                            ;
; pip:inst|q[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a0                        ; N/A                                                                                                                                                            ;
; pip:inst|q[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a10                       ; N/A                                                                                                                                                            ;
; pip:inst|q[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a11                       ; N/A                                                                                                                                                            ;
; pip:inst|q[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a12                       ; N/A                                                                                                                                                            ;
; pip:inst|q[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a13                       ; N/A                                                                                                                                                            ;
; pip:inst|q[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a14                       ; N/A                                                                                                                                                            ;
; pip:inst|q[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a15                       ; N/A                                                                                                                                                            ;
; pip:inst|q[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a1                        ; N/A                                                                                                                                                            ;
; pip:inst|q[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a2                        ; N/A                                                                                                                                                            ;
; pip:inst|q[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a3                        ; N/A                                                                                                                                                            ;
; pip:inst|q[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a4                        ; N/A                                                                                                                                                            ;
; pip:inst|q[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a5                        ; N/A                                                                                                                                                            ;
; pip:inst|q[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a6                        ; N/A                                                                                                                                                            ;
; pip:inst|q[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a7                        ; N/A                                                                                                                                                            ;
; pip:inst|q[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a8                        ; N/A                                                                                                                                                            ;
; pip:inst|q[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|altsyncram:ram_rtl_0|altsyncram_nsj1:auto_generated|ram_block1a9                        ; N/A                                                                                                                                                            ;
; pip:inst|read_addr[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|read_addr[0]                                                                            ; N/A                                                                                                                                                            ;
; pip:inst|read_addr[10]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|read_addr[11]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|read_addr[12]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|read_addr[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|read_addr[1]                                                                            ; N/A                                                                                                                                                            ;
; pip:inst|read_addr[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|read_addr[2]                                                                            ; N/A                                                                                                                                                            ;
; pip:inst|read_addr[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|read_addr[3]                                                                            ; N/A                                                                                                                                                            ;
; pip:inst|read_addr[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|read_addr[4]                                                                            ; N/A                                                                                                                                                            ;
; pip:inst|read_addr[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|read_addr[5]                                                                            ; N/A                                                                                                                                                            ;
; pip:inst|read_addr[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|read_addr[6]                                                                            ; N/A                                                                                                                                                            ;
; pip:inst|read_addr[7]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|read_addr[8]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|read_addr[9]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|start                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_sdram_master:inst4|fifo_init_r                                                               ; N/A                                                                                                                                                            ;
; pip:inst|write_addr[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|write_addr[0]                                                                           ; N/A                                                                                                                                                            ;
; pip:inst|write_addr[10]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|write_addr[11]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|write_addr[12]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|write_addr[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|write_addr[1]                                                                           ; N/A                                                                                                                                                            ;
; pip:inst|write_addr[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|write_addr[2]                                                                           ; N/A                                                                                                                                                            ;
; pip:inst|write_addr[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|write_addr[3]                                                                           ; N/A                                                                                                                                                            ;
; pip:inst|write_addr[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|write_addr[4]                                                                           ; N/A                                                                                                                                                            ;
; pip:inst|write_addr[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|write_addr[5]                                                                           ; N/A                                                                                                                                                            ;
; pip:inst|write_addr[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pip:inst|write_addr[6]                                                                           ; N/A                                                                                                                                                            ;
; pip:inst|write_addr[7]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|write_addr[8]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pip:inst|write_addr[9]                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; test_counter:inst1|q[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[0]  ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[10] ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[11] ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[12] ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[13] ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[14] ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[15] ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[1]  ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[2]  ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[3]  ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[4]  ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[5]  ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[6]  ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[7]  ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[8]  ; N/A                                                                                                                                                            ;
; test_counter:inst1|q[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated|counter_reg_bit[9]  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Feb  9 17:48:42 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone -c burst_sdram
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rd_fifo.v
    Info (12023): Found entity 1: rd_fifo File: /storage/projects/2020/fpga_adc/project_verilog/rd_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adr_selector.v
    Info (12023): Found entity 1: adr_selector File: /storage/projects/2020/fpga_adc/project_verilog/adr_selector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: delay File: /storage/projects/2020/fpga_adc/project_verilog/delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file burst.bdf
    Info (12023): Found entity 1: burst
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: /storage/projects/2020/fpga_adc/project_verilog/test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pip.v
    Info (12023): Found entity 1: pip File: /storage/projects/2020/fpga_adc/project_verilog/pip.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_counter.v
    Info (12023): Found entity 1: test_counter File: /storage/projects/2020/fpga_adc/project_verilog/test_counter.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modules/adc_sdram_master.v
    Info (12023): Found entity 1: adc_sdram_master File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at adc_sdram_master.v(40): created implicit net for "sdram_data" File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 40
Info (12127): Elaborating entity "burst" for the top level hierarchy
Warning (275043): Pin "re_we" is missing source
Warning (275043): Pin "rd_req" is missing source
Warning (275043): Pin "cyc_o" is missing source
Warning (275043): Pin "hrd_req" is missing source
Warning (275043): Pin "cs_read" is missing source
Warning (275043): Pin "rd_empty" is missing source
Warning (275043): Pin "cs_row" is missing source
Warning (275043): Pin "reset_o" is missing source
Warning (275043): Pin "idata[15..0]" is missing source
Warning (275009): Pin "b_fclk" not connected
Warning (275009): Pin "b_fdskr" not connected
Warning (275009): Pin "b_csel" not connected
Warning (275009): Pin "b_wr" not connected
Warning (275009): Pin "b_rd" not connected
Warning (275009): Pin "adc_data" not connected
Warning (275009): Pin "b_addr" not connected
Warning (12125): Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sdram File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 9
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:inst11"
Warning (10036): Verilog HDL or VHDL warning at sdram.v(102): object "dqm_buffer_q" assigned a value but never read File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 102
Warning (10230): Verilog HDL assignment warning at sdram.v(299): truncated value with size 32 to match size of target (4) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 299
Warning (10230): Verilog HDL assignment warning at sdram.v(306): truncated value with size 32 to match size of target (4) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 306
Warning (10230): Verilog HDL assignment warning at sdram.v(322): truncated value with size 32 to match size of target (4) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 322
Warning (10230): Verilog HDL assignment warning at sdram.v(330): truncated value with size 32 to match size of target (4) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 330
Info (10264): Verilog HDL Case Statement information at sdram.v(292): all case item expressions in this case statement are onehot File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Warning (10240): Verilog HDL Always Construct warning at sdram.v(292): inferring latch(es) for variable "delay_r", which holds its previous value in one or more paths through the always construct File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Warning (10230): Verilog HDL assignment warning at sdram.v(397): truncated value with size 32 to match size of target (17) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 397
Warning (10230): Verilog HDL assignment warning at sdram.v(399): truncated value with size 32 to match size of target (17) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 399
Warning (10230): Verilog HDL assignment warning at sdram.v(401): truncated value with size 32 to match size of target (17) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 401
Info (10264): Verilog HDL Case Statement information at sdram.v(436): all case item expressions in this case statement are onehot File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 436
Warning (10240): Verilog HDL Always Construct warning at sdram.v(417): inferring latch(es) for variable "idx", which holds its previous value in one or more paths through the always construct File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 417
Info (10041): Inferred latch for "delay_r[0]" at sdram.v(292) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Info (10041): Inferred latch for "delay_r[1]" at sdram.v(292) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Info (10041): Inferred latch for "delay_r[2]" at sdram.v(292) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Info (10041): Inferred latch for "delay_r[3]" at sdram.v(292) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Warning (12125): Using design file pll1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll1 File: /storage/projects/2020/fpga_adc/project_verilog/pll1.v Line: 40
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:inst3|altpll:altpll_component" File: /storage/projects/2020/fpga_adc/project_verilog/pll1.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll1:inst3|altpll:altpll_component" File: /storage/projects/2020/fpga_adc/project_verilog/pll1.v Line: 95
Info (12133): Instantiated megafunction "pll1:inst3|altpll:altpll_component" with the following parameter: File: /storage/projects/2020/fpga_adc/project_verilog/pll1.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-4000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: /storage/projects/2020/fpga_adc/project_verilog/db/pll1_altpll.v Line: 30
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:inst3|altpll:altpll_component|pll1_altpll:auto_generated" File: /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "adc_sdram_master" for hierarchy "adc_sdram_master:inst4"
Warning (10036): Verilog HDL or VHDL warning at adc_sdram_master.v(40): object "sdram_data" assigned a value but never read File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 40
Warning (10230): Verilog HDL assignment warning at adc_sdram_master.v(40): truncated value with size 16 to match size of target (1) File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 40
Warning (10230): Verilog HDL assignment warning at adc_sdram_master.v(106): truncated value with size 32 to match size of target (21) File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 106
Warning (10230): Verilog HDL assignment warning at adc_sdram_master.v(123): truncated value with size 32 to match size of target (21) File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 123
Warning (10230): Verilog HDL assignment warning at adc_sdram_master.v(126): truncated value with size 32 to match size of target (21) File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 126
Warning (10230): Verilog HDL assignment warning at adc_sdram_master.v(136): truncated value with size 32 to match size of target (21) File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 136
Warning (10230): Verilog HDL assignment warning at adc_sdram_master.v(139): truncated value with size 32 to match size of target (21) File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 139
Warning (10034): Output port "sdram_data_out" at adc_sdram_master.v(17) has no driver File: /storage/projects/2020/fpga_adc/project_verilog/modules/adc_sdram_master.v Line: 17
Info (12128): Elaborating entity "pip" for hierarchy "pip:inst"
Warning (10230): Verilog HDL assignment warning at pip.v(20): truncated value with size 32 to match size of target (7) File: /storage/projects/2020/fpga_adc/project_verilog/pip.v Line: 20
Info (12128): Elaborating entity "test_counter" for hierarchy "test_counter:inst1"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "test_counter:inst1|lpm_counter:LPM_COUNTER_component" File: /storage/projects/2020/fpga_adc/project_verilog/test_counter.v Line: 65
Info (12130): Elaborated megafunction instantiation "test_counter:inst1|lpm_counter:LPM_COUNTER_component" File: /storage/projects/2020/fpga_adc/project_verilog/test_counter.v Line: 65
Info (12133): Instantiated megafunction "test_counter:inst1|lpm_counter:LPM_COUNTER_component" with the following parameter: File: /storage/projects/2020/fpga_adc/project_verilog/test_counter.v Line: 65
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mqh.tdf
    Info (12023): Found entity 1: cntr_mqh File: /storage/projects/2020/fpga_adc/project_verilog/db/cntr_mqh.tdf Line: 26
Info (12128): Elaborating entity "cntr_mqh" for hierarchy "test_counter:inst1|lpm_counter:LPM_COUNTER_component|cntr_mqh:auto_generated" File: /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_rmo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_rmo File: /storage/projects/2020/fpga_adc/project_verilog/db/sld_ela_trigger_rmo.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_wishbone_auto_signaltap_0_1_1450.v
    Info (12023): Found entity 1: sld_reserved_wishbone_auto_signaltap_0_1_1450 File: /storage/projects/2020/fpga_adc/project_verilog/db/sld_reserved_wishbone_auto_signaltap_0_1_1450.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5824.tdf
    Info (12023): Found entity 1: altsyncram_5824 File: /storage/projects/2020/fpga_adc/project_verilog/db/altsyncram_5824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: /storage/projects/2020/fpga_adc/project_verilog/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info (12023): Found entity 1: decode_6vf File: /storage/projects/2020/fpga_adc/project_verilog/db/decode_6vf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf
    Info (12023): Found entity 1: cntr_7ii File: /storage/projects/2020/fpga_adc/project_verilog/db/cntr_7ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /storage/projects/2020/fpga_adc/project_verilog/db/cmpr_ngc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a6j.tdf
    Info (12023): Found entity 1: cntr_a6j File: /storage/projects/2020/fpga_adc/project_verilog/db/cntr_a6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf
    Info (12023): Found entity 1: cntr_ogi File: /storage/projects/2020/fpga_adc/project_verilog/db/cntr_ogi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf
    Info (12023): Found entity 1: cmpr_kgc File: /storage/projects/2020/fpga_adc/project_verilog/db/cmpr_kgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info (12023): Found entity 1: cntr_r2j File: /storage/projects/2020/fpga_adc/project_verilog/db/cntr_r2j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info (12023): Found entity 1: cmpr_ggc File: /storage/projects/2020/fpga_adc/project_verilog/db/cmpr_ggc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.02.09.17:48:55 Progress: Loading sldc0aea695/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0aea695/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /storage/projects/2020/fpga_adc/project_verilog/db/ip/sldc0aea695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pip:inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "pip:inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "pip:inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nsj1.tdf
    Info (12023): Found entity 1: altsyncram_nsj1 File: /storage/projects/2020/fpga_adc/project_verilog/db/altsyncram_nsj1.tdf Line: 28
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
    Warning (13040): bidirectional pin "b_data" has no driver
Info (13000): Registers with preset signals will power-up high File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 436
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "re_we" is stuck at GND
    Warning (13410): Pin "sd_cs" is stuck at GND
    Warning (13410): Pin "rd_req" is stuck at GND
    Warning (13410): Pin "cyc_o" is stuck at GND
    Warning (13410): Pin "hrd_req" is stuck at GND
    Warning (13410): Pin "cs_read" is stuck at GND
    Warning (13410): Pin "rd_empty" is stuck at GND
    Warning (13410): Pin "cs_row" is stuck at GND
    Warning (13410): Pin "reset_o" is stuck at GND
    Warning (13410): Pin "idata[15]" is stuck at GND
    Warning (13410): Pin "idata[14]" is stuck at GND
    Warning (13410): Pin "idata[13]" is stuck at GND
    Warning (13410): Pin "idata[12]" is stuck at GND
    Warning (13410): Pin "idata[11]" is stuck at GND
    Warning (13410): Pin "idata[10]" is stuck at GND
    Warning (13410): Pin "idata[9]" is stuck at GND
    Warning (13410): Pin "idata[8]" is stuck at GND
    Warning (13410): Pin "idata[7]" is stuck at GND
    Warning (13410): Pin "idata[6]" is stuck at GND
    Warning (13410): Pin "idata[5]" is stuck at GND
    Warning (13410): Pin "idata[4]" is stuck at GND
    Warning (13410): Pin "idata[3]" is stuck at GND
    Warning (13410): Pin "idata[2]" is stuck at GND
    Warning (13410): Pin "idata[1]" is stuck at GND
    Warning (13410): Pin "idata[0]" is stuck at GND
    Warning (13410): Pin "sd_dqm[1]" is stuck at GND
    Warning (13410): Pin "sd_dqm[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /storage/projects/2020/fpga_adc/project_verilog/output_files/burst_sdram.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 147 of its 175 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 28 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "b_fclk"
    Warning (15610): No output dependent on input pin "b_fdskr"
    Warning (15610): No output dependent on input pin "b_csel"
    Warning (15610): No output dependent on input pin "b_wr"
    Warning (15610): No output dependent on input pin "b_rd"
    Warning (15610): No output dependent on input pin "adc_data[9]"
    Warning (15610): No output dependent on input pin "adc_data[8]"
    Warning (15610): No output dependent on input pin "adc_data[7]"
    Warning (15610): No output dependent on input pin "adc_data[6]"
    Warning (15610): No output dependent on input pin "adc_data[5]"
    Warning (15610): No output dependent on input pin "adc_data[4]"
    Warning (15610): No output dependent on input pin "adc_data[3]"
    Warning (15610): No output dependent on input pin "adc_data[2]"
    Warning (15610): No output dependent on input pin "adc_data[1]"
    Warning (15610): No output dependent on input pin "adc_data[0]"
    Warning (15610): No output dependent on input pin "b_addr[4]"
    Warning (15610): No output dependent on input pin "b_addr[3]"
    Warning (15610): No output dependent on input pin "b_addr[2]"
    Warning (15610): No output dependent on input pin "b_addr[1]"
    Warning (15610): No output dependent on input pin "b_addr[0]"
Info (21057): Implemented 2194 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 72 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 1908 logic cells
    Info (21064): Implemented 154 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 1079 megabytes
    Info: Processing ended: Sun Feb  9 17:49:04 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /storage/projects/2020/fpga_adc/project_verilog/output_files/burst_sdram.map.smsg.


