#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Mar 24 15:33:34 2025
# Process ID: 13344
# Current directory: C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.runs/synth_1
# Command line: vivado.exe -log inter_spartan.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source inter_spartan.tcl
# Log file: C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.runs/synth_1/inter_spartan.vds
# Journal file: C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.runs/synth_1\vivado.jou
# Running On        :GCP-E103-22
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12500
# CPU Frequency     :2995 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16363 MB
# Swap memory       :16642 MB
# Total Virtual     :33006 MB
# Available Virtual :24209 MB
#-----------------------------------------------------------
source inter_spartan.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 492.027 ; gain = 198.883
Command: read_checkpoint -auto_incremental -incremental C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/utils_1/imports/synth_1/inter_spartan.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/utils_1/imports/synth_1/inter_spartan.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top inter_spartan -part xc7z020clg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 3924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.062 ; gain = 449.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'inter_spartan' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/inter_spartan.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.runs/synth_1/.Xil/Vivado-13344-GCP-E103-22/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.runs/synth_1/.Xil/Vivado-13344-GCP-E103-22/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_core' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/uart_core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_generator' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/baud_generator.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/baud_generator.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'baud_generator' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/baud_generator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'transmit' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/transmit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'txbit_dcounter' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/txbit_dcounter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'txbit_dcounter' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/txbit_dcounter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tx_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/tx_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tx_reg' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/tx_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'reg_sel' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/reg_sel.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_sel' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/reg_sel.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'transmit' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/transmit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'receive' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/receive.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rx_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/rx_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rx_reg' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/rx_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rxbit_dcounter' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/rxbit_dcounter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rxbit_dcounter' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/rxbit_dcounter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'receive' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/receive.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_core' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/uart_core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fsm_uart' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/fsm_uart.sv:3]
INFO: [Synth 8-6157] synthesizing module 'key_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/key_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'key_reg' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/key_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'nonce_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/nonce_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'nonce_reg' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/nonce_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ad_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/ad_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ad_reg' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/ad_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wave_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/wave_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wave_reg' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/wave_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cipher_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/cipher_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cipher_reg' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/cipher_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tag_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/tag_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_reg' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/tag_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fsm_dcounter' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/fsm_dcounter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_dcounter' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/fsm_dcounter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'trans_receive' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/trans_receive.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'trans_receive' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/trans_receive.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_uart' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/fsm_uart.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ascon' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/ascon.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fsm_moore' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/fsm_moore.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fsm_moore' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/fsm_moore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'compteur_double_init' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/compteur_double_init.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'compteur_double_init' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/compteur_double_init.sv:12]
INFO: [Synth 8-6157] synthesizing module 'Permutation' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Permutation.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_state' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/mux_state.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'mux_state' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/mux_state.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xor_begin_perm' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/xor_begin_perm.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'xor_begin_perm' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/xor_begin_perm.sv:12]
INFO: [Synth 8-6157] synthesizing module 'register_w_en' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/register_w_en.sv:12]
	Parameter nb_bits_g bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_w_en' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/register_w_en.sv:12]
INFO: [Synth 8-6157] synthesizing module 'Pc' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Pc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Pc' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Pc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Ps' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Ps.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sbox' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Sbox.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sbox' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Sbox.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Ps' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Ps.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pl' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Pl.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Pl' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Pl.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xor_end_perm' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/xor_end_perm.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'xor_end_perm' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/xor_end_perm.sv:12]
INFO: [Synth 8-6157] synthesizing module 'state_register_w_en' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/state_register_w_en.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'state_register_w_en' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/state_register_w_en.sv:12]
INFO: [Synth 8-6157] synthesizing module 'register_w_en__parameterized0' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/register_w_en.sv:12]
	Parameter nb_bits_g bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_w_en__parameterized0' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/register_w_en.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Permutation' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/Permutation.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ascon' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/ascon/ascon.sv:5]
INFO: [Synth 8-6157] synthesizing module 'FSM_ASCON' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:127]
INFO: [Synth 8-6155] done synthesizing module 'FSM_ASCON' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter_block' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/counter_block.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_block' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/counter_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ascon_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/ascon_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ascon_reg' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/ascon_reg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'inter_spartan' (0#1) [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/RTL2/inter_spartan.sv:3]
WARNING: [Synth 8-87] always_comb on 'init_o_reg' did not result in combinational logic [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:129]
WARNING: [Synth 8-87] always_comb on 'associate_data_o_reg' did not result in combinational logic [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:130]
WARNING: [Synth 8-87] always_comb on 'finalisation_o_reg' did not result in combinational logic [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:131]
WARNING: [Synth 8-87] always_comb on 'data_valid_o_reg' did not result in combinational logic [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:132]
WARNING: [Synth 8-87] always_comb on 'init_cpt_o_reg' did not result in combinational logic [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:133]
WARNING: [Synth 8-87] always_comb on 'en_cpt_o_reg' did not result in combinational logic [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:134]
WARNING: [Synth 8-87] always_comb on 'init_cipher_o_reg' did not result in combinational logic [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:135]
WARNING: [Synth 8-87] always_comb on 'en_cipher_reg_o_reg' did not result in combinational logic [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:136]
WARNING: [Synth 8-7129] Port cipher_valid_i in module FSM_ASCON is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXErr_i in module fsm_uart is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1516.227 ; gain = 578.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1516.227 ; gain = 578.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1516.227 ; gain = 578.836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1516.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_50MHz0'
Finished Parsing XDC File [c:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_50MHz0'
Parsing XDC File [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/constrs_1/imports/new/uart_test.xdc]
Finished Parsing XDC File [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/constrs_1/imports/new/uart_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/constrs_1/imports/new/uart_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/inter_spartan_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/inter_spartan_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1601.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1601.719 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock_i. (constraint file  c:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_i. (constraint file  c:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clock_50MHz0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'transmit'
INFO: [Synth 8-802] inferred FSM for state register 'etat_p_reg' in module 'receive'
INFO: [Synth 8-802] inferred FSM for state register 'etat_p_reg' in module 'fsm_uart'
INFO: [Synth 8-802] inferred FSM for state register 'Ep_reg' in module 'fsm_moore'
INFO: [Synth 8-802] inferred FSM for state register 'Ep_reg' in module 'FSM_ASCON'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 | 00000000000000000000000000000000
                  load_0 |                              001 | 00000000000000000000000000000001
                  load_1 |                              010 | 00000000000000000000000000000010
                 shift_0 |                              011 | 00000000000000000000000000000011
                 shift_1 |                              100 | 00000000000000000000000000000100
                    stop |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                       0000000001 | 00000000000000000000000000000000
               Start_Rx0 |                       0000000010 | 00000000000000000000000000000001
               Start_Rx1 |                       0000000100 | 00000000000000000000000000000010
                  Rx_OVF |                       0000001000 | 00000000000000000000000000001001
                 Edge_Rx |                       0000010000 | 00000000000000000000000000000011
                Stop_Rx0 |                       0000100000 | 00000000000000000000000000000110
                Stop_Rx1 |                       0001000000 | 00000000000000000000000000000111
                Stop_Rx2 |                       0010000000 | 00000000000000000000000000001000
               Shift_Rx0 |                       0100000000 | 00000000000000000000000000000100
               Shift_Rx1 |                       1000000000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_p_reg' using encoding 'one-hot' in module 'receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init | 00000000000000000000000000000000000000001 | 00000000000000000000000000000000
                idle_cmd | 00000000000000000000000000000000000000010 | 00000000000000000000000000000001
                 get_cmd | 00000000000000000000000000000000000000100 | 00000000000000000000000000000010
                init_key | 00000000000000000000000000000000000001000 | 00000000000000000000000000000011
               idle_key0 | 00000000000000000000000000000000000010000 | 00000000000000000000000000000100
               idle_key1 | 00000000000000000000000000000000000100000 | 00000000000000000000000000000101
                get_key0 | 00000000000000000000000000000000001000000 | 00000000000000000000000000000110
                get_key1 | 00000000000000000000000000000000010000000 | 00000000000000000000000000000111
               flush_key | 00000000000000000000000000000000100000000 | 00000000000000000000000000001000
                 init_ad | 00000000000000000000000000000001000000000 | 00000000000000000000000000001111
                idle_ad0 | 00000000000000000000000000000010000000000 | 00000000000000000000000000010000
                idle_ad1 | 00000000000000000000000000000100000000000 | 00000000000000000000000000010001
                 get_ad0 | 00000000000000000000000000001000000000000 | 00000000000000000000000000010010
                 get_ad1 | 00000000000000000000000000010000000000000 | 00000000000000000000000000010011
                flush_ad | 00000000000000000000000000100000000000000 | 00000000000000000000000000010100
               init_wave | 00000000000000000000000001000000000000000 | 00000000000000000000000000010101
              idle_wave0 | 00000000000000000000000010000000000000000 | 00000000000000000000000000010110
              idle_wave1 | 00000000000000000000000100000000000000000 | 00000000000000000000000000010111
               get_wave0 | 00000000000000000000001000000000000000000 | 00000000000000000000000000011000
               get_wave1 | 00000000000000000000010000000000000000000 | 00000000000000000000000000011001
              flush_wave | 00000000000000000000100000000000000000000 | 00000000000000000000000000011010
              init_nonce | 00000000000000000001000000000000000000000 | 00000000000000000000000000001001
             idle_nonce0 | 00000000000000000010000000000000000000000 | 00000000000000000000000000001010
             idle_nonce1 | 00000000000000000100000000000000000000000 | 00000000000000000000000000001011
              get_nonce0 | 00000000000000001000000000000000000000000 | 00000000000000000000000000001100
              get_nonce1 | 00000000000000010000000000000000000000000 | 00000000000000000000000000001101
             flush_nonce | 00000000000000100000000000000000000000000 | 00000000000000000000000000001110
             start_ascon | 00000000000001000000000000000000000000000 | 00000000000000000000000000011011
          wait_end_ascon | 00000000000010000000000000000000000000000 | 00000000000000000000000000011100
             init_cipher | 00000000000100000000000000000000000000000 | 00000000000000000000000000011101
            start_cipher | 00000000001000000000000000000000000000000 | 00000000000000000000000000011110
             send_cipher | 00000000010000000000000000000000000000000 | 00000000000000000000000000011111
                init_tag | 00000000100000000000000000000000000000000 | 00000000000000000000000000100000
               start_tag | 00000001000000000000000000000000000000000 | 00000000000000000000000000100001
                send_tag | 00000010000000000000000000000000000000000 | 00000000000000000000000000100010
                  starto | 00000100000000000000000000000000000000000 | 00000000000000000000000000100011
                   sendo | 00001000000000000000000000000000000000000 | 00000000000000000000000000100100
                  startk | 00010000000000000000000000000000000000000 | 00000000000000000000000000100101
                   sendk | 00100000000000000000000000000000000000000 | 00000000000000000000000000100110
                 startlf | 01000000000000000000000000000000000000000 | 00000000000000000000000000100111
                  sendlf | 10000000000000000000000000000000000000000 | 00000000000000000000000000101000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_p_reg' using encoding 'one-hot' in module 'fsm_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |       00000000000000000000000001 | 00000000000000000000000000000000
               conf_init |       00000000000000000000000010 | 00000000000000000000000000000001
              start_init |       00000000000000000000000100 | 00000000000000000000000000000010
                    init |       00000000000000000000001000 | 00000000000000000000000000000011
                end_init |       00000000000000000000010000 | 00000000000000000000000000000100
               idle_next |       00000000000000000000100000 | 00000000000000000000000000000101
                 conf_da |       00000000000000000001000000 | 00000000000000000000000000000111
                start_da |       00000000000000000010000000 | 00000000000000000000000000001000
                      da |       00000000000000000100000000 | 00000000000000000000000000001001
                  end_da |       00000000000000001000000000 | 00000000000000000000000000001010
                 idle_da |       00000000000000010000000000 | 00000000000000000000000000000110
       conf_first_cipher |       00000000000000100000000000 | 00000000000000000000000000001011
            first_cipher |       00000000000001000000000000 | 00000000000000000000000000001100
             conf_cipher |       00000000000010000000000000 | 00000000000000000000000000001110
            start_cipher |       00000000000100000000000000 | 00000000000000000000000000001111
                cipherP0 |       00000000001000000000000000 | 00000000000000000000000000010000
                  cipher |       00000000010000000000000000 | 00000000000000000000000000010001
              end_cipher |       00000000100000000000000000 | 00000000000000000000000000010010
             idle_cipher |       00000001000000000000000000 | 00000000000000000000000000001101
                conf_tag |       00000010000000000000000000 | 00000000000000000000000000010011
               start_tag |       00000100000000000000000000 | 00000000000000000000000000010100
                   tagP0 |       00001000000000000000000000 | 00000000000000000000000000010101
                     tag |       00010000000000000000000000 | 00000000000000000000000000010110
                 end_tag |       00100000000000000000000000 | 00000000000000000000000000010111
            wait_restart |       01000000000000000000000000 | 00000000000000000000000000011000
            idle_restart |       10000000000000000000000000 | 00000000000000000000000000011001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Ep_reg' using encoding 'one-hot' in module 'fsm_moore'
WARNING: [Synth 8-327] inferring latch for variable 'init_o_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:129]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 | 00000000000000000000000000000000
                   start |                    0000000000010 | 00000000000000000000000000000001
              idle_start |                    0000000000100 | 00000000000000000000000000000010
         associate_start |                    0000000001000 | 00000000000000000000000000000011
          idle_associate |                    0000000010000 | 00000000000000000000000000000100
            cipher_start |                    0000000100000 | 00000000000000000000000000000101
             idle_cipher |                    0000001000000 | 00000000000000000000000000001001
         enable_cipher_1 |                    0000010000000 | 00000000000000000000000000000110
      finalisation_start |                    0000100000000 | 00000000000000000000000000001010
         enable_cipher_2 |                    0001000000000 | 00000000000000000000000000000111
       idle_finalisation |                    0010000000000 | 00000000000000000000000000001011
         enable_cipher_3 |                    0100000000000 | 00000000000000000000000000001000
                idle_end |                    1000000000000 | 00000000000000000000000000001100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Ep_reg' using encoding 'one-hot' in module 'FSM_ASCON'
WARNING: [Synth 8-327] inferring latch for variable 'associate_data_o_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:130]
WARNING: [Synth 8-327] inferring latch for variable 'finalisation_o_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:131]
WARNING: [Synth 8-327] inferring latch for variable 'data_valid_o_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:132]
WARNING: [Synth 8-327] inferring latch for variable 'en_cpt_o_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:134]
WARNING: [Synth 8-327] inferring latch for variable 'init_cpt_o_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:133]
WARNING: [Synth 8-327] inferring latch for variable 'en_cipher_reg_o_reg' [C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/imports/new/FSM_ASCON.sv:136]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 1     
	   3 Input     64 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1472 Bit    Registers := 3     
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 7     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input 1472 Bit        Muxes := 3     
	   2 Input  128 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 7     
	  41 Input   41 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 22    
	  15 Input   41 Bit        Muxes := 1     
	  26 Input   26 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 13    
	   2 Input   16 Bit        Muxes := 1     
	   8 Input   13 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 7     
	   2 Input   10 Bit        Muxes := 10    
	   6 Input   10 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   6 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  41 Input    8 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 1     
	  41 Input    1 Bit        Muxes := 10    
	  26 Input    1 Bit        Muxes := 10    
	  13 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port cipher_valid_i in module FSM_ASCON is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXErr_i in module fsm_uart is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sbox        | sbox_o     | 32x5          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    14|
|3     |LUT1    |    33|
|4     |LUT2    |  3443|
|5     |LUT3    |  2546|
|6     |LUT4    |   176|
|7     |LUT5    |   311|
|8     |LUT6    |   434|
|9     |MUXF7   |   192|
|10    |FDCE    |  5584|
|11    |FDPE    |    17|
|12    |LD      |     7|
|13    |IBUF    |     5|
|14    |OBUF    |     5|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1601.719 ; gain = 664.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1601.719 ; gain = 578.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1601.719 ; gain = 664.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1601.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1601.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

Synth Design complete | Checksum: 59bba8f6
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1601.719 ; gain = 1089.648
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1601.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.runs/synth_1/inter_spartan.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file inter_spartan_utilization_synth.rpt -pb inter_spartan_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 24 15:34:16 2025...
