Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: display_and_drop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "display_and_drop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "display_and_drop"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : display_and_drop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Facultate anu 3 sem 1\AC\tema1_bun\tema1_bun\display_and_drop.v" into library work
Parsing module <display_and_drop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <display_and_drop>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <display_and_drop>.
    Related source file is "D:\Facultate anu 3 sem 1\AC\tema1_bun\tema1_bun\display_and_drop.v".
WARNING:Xst:737 - Found 1-bit latch for signal <drop_activated>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <first_letter<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <first_letter<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <second_letter<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <second_letter<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <third_letter<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit comparator greater for signal <n0001> created at line 39
    Summary:
	inferred   6 Latch(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <display_and_drop> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Comparators                                          : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    first_letter_4 in unit <display_and_drop>
    first_letter_5 in unit <display_and_drop>
    second_letter_5 in unit <display_and_drop>
    second_letter_2 in unit <display_and_drop>
    third_letter_6 in unit <display_and_drop>
    drop_activated in unit <display_and_drop>


Optimizing unit <display_and_drop> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block display_and_drop, actual ratio is 0.
Latch drop_activated has been replicated 4 time(s) to handle iob=true attribute.
Latch first_letter_5 has been replicated 4 time(s) to handle iob=true attribute.
Latch first_letter_4 has been replicated 2 time(s) to handle iob=true attribute.
Latch second_letter_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch second_letter_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch third_letter_6 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : display_and_drop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 40
#      GND                         : 1
#      INV                         : 1
#      LUT3                        : 12
#      LUT4                        : 14
#      LUT6                        : 4
#      MUXCY                       : 7
#      VCC                         : 1
# FlipFlops/Latches                : 20
#      LD                          : 20
# IO Buffers                       : 62
#      IBUF                        : 33
#      OBUF                        : 29

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   31  out of  63400     0%  
    Number used as Logic:                31  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     31
   Number with an unused Flip Flop:      31  out of     31   100%  
   Number with an unused LUT:             0  out of     31     0%  
   Number of fully used LUT-FF pairs:     0  out of     31     0%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    210    29%  
    IOB Flip Flops/Latches:              20

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+-------------------------+-------+
Clock Signal                          | Clock buffer(FF name)   | Load  |
--------------------------------------+-------------------------+-------+
drop_activated_G(drop_activated_G:O)  | NONE(*)(drop_activated) | 5     |
third_letter_6_G(third_letter_6_G:O)  | NONE(*)(third_letter_6) | 3     |
second_letter_2_G(second_letter_2_G:O)| NONE(*)(second_letter_2)| 2     |
second_letter_5_G(second_letter_5_G:O)| NONE(*)(second_letter_5)| 2     |
first_letter_5_G(first_letter_5_G:O)  | NONE(*)(first_letter_5) | 5     |
first_letter_4_G(first_letter_4_G:O)  | NONE(*)(first_letter_4) | 3     |
--------------------------------------+-------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 2.669ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'drop_activated_G'
  Total number of paths / destination ports: 610 / 5
-------------------------------------------------------------------------
Offset:              2.624ns (Levels of Logic = 11)
  Source:            t_act<0> (PAD)
  Destination:       drop_activated (LATCH)
  Destination Clock: drop_activated_G falling

  Data Path: t_act<0> to drop_activated
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.561  t_act_0_IBUF (t_act_0_IBUF)
     LUT4:I0->O            1   0.097   0.000  Mcompar_n0001_lut<0> (Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_n0001_cy<0> (Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<1> (Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<2> (Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<3> (Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<4> (Mcompar_n0001_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<5> (Mcompar_n0001_cy<5>)
     MUXCY:CI->O           4   0.253   0.525  Mcompar_n0001_cy<6> (Mcompar_n0001_cy<6>)
     LUT6:I3->O            4   0.097   0.525  GND_1_o_GND_1_o_AND_4_o1 (GND_1_o_GND_1_o_AND_4_o)
     LUT3:I0->O            5   0.097   0.000  drop_activated_D (drop_activated_D)
     LD:D                     -0.028          drop_activated
    ----------------------------------------
    Total                      2.624ns (1.013ns logic, 1.611ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'third_letter_6_G'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              1.053ns (Levels of Logic = 3)
  Source:            drop_en (PAD)
  Destination:       third_letter_6 (LATCH)
  Destination Clock: third_letter_6_G falling

  Data Path: drop_en to third_letter_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.316  drop_en_IBUF (drop_en_IBUF)
     INV:I->O              4   0.113   0.525  GND_1_o_PWR_1_o_AND_34_o1_INV_0 (GND_1_o_PWR_1_o_AND_34_o)
     LUT3:I0->O            3   0.097   0.000  third_letter_6_D (third_letter_6_D)
     LD:D                     -0.028          third_letter_6
    ----------------------------------------
    Total                      1.053ns (0.211ns logic, 0.842ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'second_letter_2_G'
  Total number of paths / destination ports: 244 / 2
-------------------------------------------------------------------------
Offset:              2.492ns (Levels of Logic = 11)
  Source:            t_act<0> (PAD)
  Destination:       second_letter_2 (LATCH)
  Destination Clock: second_letter_2_G falling

  Data Path: t_act<0> to second_letter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.561  t_act_0_IBUF (t_act_0_IBUF)
     LUT4:I0->O            1   0.097   0.000  Mcompar_n0001_lut<0> (Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_n0001_cy<0> (Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<1> (Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<2> (Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<3> (Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<4> (Mcompar_n0001_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<5> (Mcompar_n0001_cy<5>)
     MUXCY:CI->O           4   0.253   0.393  Mcompar_n0001_cy<6> (Mcompar_n0001_cy<6>)
     LUT6:I4->O            4   0.097   0.525  GND_1_o_t_act[15]_AND_1_o1 (GND_1_o_t_act[15]_AND_1_o)
     LUT3:I0->O            2   0.097   0.000  second_letter_2_D (second_letter_2_D)
     LD:D                     -0.028          second_letter_2
    ----------------------------------------
    Total                      2.492ns (1.013ns logic, 1.479ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'second_letter_5_G'
  Total number of paths / destination ports: 244 / 2
-------------------------------------------------------------------------
Offset:              2.669ns (Levels of Logic = 11)
  Source:            t_act<0> (PAD)
  Destination:       second_letter_5 (LATCH)
  Destination Clock: second_letter_5_G falling

  Data Path: t_act<0> to second_letter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.561  t_act_0_IBUF (t_act_0_IBUF)
     LUT4:I0->O            1   0.097   0.000  Mcompar_n0001_lut<0> (Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_n0001_cy<0> (Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<1> (Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<2> (Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<3> (Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<4> (Mcompar_n0001_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<5> (Mcompar_n0001_cy<5>)
     MUXCY:CI->O           4   0.253   0.570  Mcompar_n0001_cy<6> (Mcompar_n0001_cy<6>)
     LUT6:I2->O            4   0.097   0.525  GND_1_o_PWR_1_o_AND_22_o1 (GND_1_o_PWR_1_o_AND_22_o)
     LUT3:I0->O            2   0.097   0.000  second_letter_5_D (second_letter_5_D)
     LD:D                     -0.028          second_letter_5
    ----------------------------------------
    Total                      2.669ns (1.013ns logic, 1.656ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'first_letter_5_G'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              0.921ns (Levels of Logic = 3)
  Source:            drop_en (PAD)
  Destination:       first_letter_5 (LATCH)
  Destination Clock: first_letter_5_G falling

  Data Path: drop_en to first_letter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.316  drop_en_IBUF (drop_en_IBUF)
     INV:I->O              4   0.113   0.393  GND_1_o_PWR_1_o_AND_34_o1_INV_0 (GND_1_o_PWR_1_o_AND_34_o)
     LUT3:I1->O            5   0.097   0.000  first_letter_5_D (first_letter_5_D)
     LD:D                     -0.028          first_letter_5
    ----------------------------------------
    Total                      0.921ns (0.211ns logic, 0.710ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'first_letter_4_G'
  Total number of paths / destination ports: 366 / 3
-------------------------------------------------------------------------
Offset:              2.537ns (Levels of Logic = 11)
  Source:            t_act<0> (PAD)
  Destination:       first_letter_4 (LATCH)
  Destination Clock: first_letter_4_G falling

  Data Path: t_act<0> to first_letter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.561  t_act_0_IBUF (t_act_0_IBUF)
     LUT4:I0->O            1   0.097   0.000  Mcompar_n0001_lut<0> (Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_n0001_cy<0> (Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<1> (Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<2> (Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<3> (Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<4> (Mcompar_n0001_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_n0001_cy<5> (Mcompar_n0001_cy<5>)
     MUXCY:CI->O           4   0.253   0.570  Mcompar_n0001_cy<6> (Mcompar_n0001_cy<6>)
     LUT6:I2->O            4   0.097   0.393  GND_1_o_PWR_1_o_AND_22_o1 (GND_1_o_PWR_1_o_AND_22_o)
     LUT3:I1->O            3   0.097   0.000  first_letter_4_D (first_letter_4_D)
     LD:D                     -0.028          first_letter_4
    ----------------------------------------
    Total                      2.537ns (1.013ns logic, 1.524ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'drop_activated_G'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            drop_activated_1 (LATCH)
  Destination:       seven_seg1<6> (PAD)
  Source Clock:      drop_activated_G falling

  Data Path: drop_activated_1 to seven_seg1<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  drop_activated_1 (drop_activated_1)
     OBUF:I->O                 0.000          seven_seg1_6_OBUF (seven_seg1<6>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'first_letter_5_G'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            first_letter_5_1 (LATCH)
  Destination:       seven_seg1<5> (PAD)
  Source Clock:      first_letter_5_G falling

  Data Path: first_letter_5_1 to seven_seg1<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  first_letter_5_1 (first_letter_5_1)
     OBUF:I->O                 0.000          seven_seg1_5_OBUF (seven_seg1<5>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'first_letter_4_G'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            first_letter_4_1 (LATCH)
  Destination:       seven_seg1<4> (PAD)
  Source Clock:      first_letter_4_G falling

  Data Path: first_letter_4_1 to seven_seg1<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  first_letter_4_1 (first_letter_4_1)
     OBUF:I->O                 0.000          seven_seg1_4_OBUF (seven_seg1<4>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'second_letter_5_G'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            second_letter_5_1 (LATCH)
  Destination:       seven_seg2<5> (PAD)
  Source Clock:      second_letter_5_G falling

  Data Path: second_letter_5_1 to seven_seg2<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  second_letter_5_1 (second_letter_5_1)
     OBUF:I->O                 0.000          seven_seg2_5_OBUF (seven_seg2<5>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'second_letter_2_G'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            second_letter_2_1 (LATCH)
  Destination:       seven_seg2<2> (PAD)
  Source Clock:      second_letter_2_G falling

  Data Path: second_letter_2_1 to seven_seg2<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  second_letter_2_1 (second_letter_2_1)
     OBUF:I->O                 0.000          seven_seg2_2_OBUF (seven_seg2<2>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'third_letter_6_G'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            third_letter_6_1 (LATCH)
  Destination:       seven_seg3<6> (PAD)
  Source Clock:      third_letter_6_G falling

  Data Path: third_letter_6_1 to seven_seg3<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  third_letter_6_1 (third_letter_6_1)
     OBUF:I->O                 0.000          seven_seg3_6_OBUF (seven_seg3<6>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.75 secs
 
--> 

Total memory usage is 4618748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

