#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 17 11:49:58 2019
# Process ID: 111528
# Current directory: C:/vivado/iic/iicdev
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent111376 C:\vivado\iic\iicdev\iicdev.xpr
# Log file: C:/vivado/iic/iicdev/vivado.log
# Journal file: C:/vivado/iic/iicdev\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado/iic/iicdev/iicdev.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tbriggs/vivado/vivado-iic' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property SOURCE_SET sources_1 [get_filesets sim_iic_sdetect]
close [ open C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_sdetect/new/sim_iic_control.v w ]
add_files -fileset sim_iic_sdetect C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_sdetect/new/sim_iic_control.v
export_ip_user_files -of_objects  [get_files C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_sdetect/new/sim_iic_control.v] -no_script -reset -force -quiet
remove_files  -fileset sim_iic_sdetect C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_sdetect/new/sim_iic_control.v
file delete -force C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_sdetect/new/sim_iic_control.v
create_fileset -simset sim_iic_control
set_property SOURCE_SET sources_1 [get_filesets sim_iic_control]
file mkdir C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new
close [ open C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv w ]
add_files -fileset sim_iic_control C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
current_fileset -simset [ get_filesets sim_iic_control ]
current_fileset -simset [ get_filesets sim_iic_clock ]
launch_simulation -simset [get_filesets sim_iic_clock ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_clock'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_clock' in fileset 'sim_iic_clock'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_clock'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
"xvlog --incr --relax -prj sim_iic_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_clock_behav xil_defaultlib.sim_iic_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'regs' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:52]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:53]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:54]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:58]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:60]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:61]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:62]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_iic_clock ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_clock'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_clock' in fileset 'sim_iic_clock'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_clock'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
"xvlog --incr --relax -prj sim_iic_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_clock_behav xil_defaultlib.sim_iic_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:53]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:54]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:58]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:60]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:61]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:62]
ERROR: [VRFC 10-2991] 'ctrl' is not declared under prefix 'clockif' [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_iic_clock ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_clock'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_clock' in fileset 'sim_iic_clock'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_clock'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
"xvlog --incr --relax -prj sim_iic_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_clock_behav xil_defaultlib.sim_iic_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_clock
Compiling module xil_defaultlib.sim_iic_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_clock_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim/xsim.dir/sim_iic_clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 17 12:02:27 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_iic_clock_behav -key {Behavioral:sim_iic_clock:Functional:sim_iic_clock} -tclbatch {sim_iic_clock.tcl} -view {C:/vivado/iic/iicdev/sim_iic_clock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/vivado/iic/iicdev/sim_iic_clock_behav.wcfg
WARNING: Simulation object /sim_iic_clock/clockif/ctrl/clock_restart was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/ctrl/clock_reset was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/ctrl/clock_out_enable was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/ctrl/clock_out was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/ctrl/clock_done was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/regs/clock_divider was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/from_ctrl/clock_out was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/from_ctrl/clock_done was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/from_ctrl/clock_restart was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/from_ctrl/clock_reset was not found in the design.
WARNING: Simulation object /sim_iic_clock/clockif/from_ctrl/clock_out_enable was not found in the design.
source sim_iic_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 61 ns : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_iic_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 788.961 ; gain = 68.816
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 61 ns : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_clock'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_clock' in fileset 'sim_iic_clock'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_clock'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
"xvlog --incr --relax -prj sim_iic_clock_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_clock/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_clock_behav xil_defaultlib.sim_iic_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 61 ns : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_clock/new/sim_iic_clock.sv" Line 69
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 820.152 ; gain = 0.000
save_wave_config {C:/vivado/iic/iicdev/sim_iic_clock_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv w ]
add_files C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv
current_fileset -simset [ get_filesets sim_iic_control ]
set_property top sim_iic_control [get_filesets sim_iic_control]
set_property top_lib xil_defaultlib [get_filesets sim_iic_control]
launch_simulation -simset [get_filesets sim_iic_control ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:11]
ERROR: [VRFC 10-2939] 'iic_ctrl_state' is an unknown type [C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv:35]
ERROR: [VRFC 10-2063] Module <test> not found while processing module instance <test_master1> [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_iic_control ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_iic_control ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_iic_control_sv
Compiling module xil_defaultlib.iic_regs_ctrl_if
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_sgen_if
Compiling module xil_defaultlib.iic_sdetect_if
Compiling module xil_defaultlib.iic_driver_mux_if
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.test_master1
Compiling module xil_defaultlib.sim_iic_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_control_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim/xsim.dir/sim_iic_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 17 13:23:11 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_iic_control_behav -key {Behavioral:sim_iic_control:Functional:sim_iic_control} -tclbatch {sim_iic_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_iic_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Hello World
$finish called at time : 0 fs : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_iic_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 820.152 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_iic_control_sv
Compiling module xil_defaultlib.iic_regs_ctrl_if
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_sgen_if
Compiling module xil_defaultlib.iic_sdetect_if
Compiling module xil_defaultlib.iic_driver_mux_if
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.test_master1_1
Compiling module xil_defaultlib.sim_iic_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_control_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 20 ns : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" Line 42
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 820.152 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:41]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 41, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_iic_control_sv
Compiling module xil_defaultlib.iic_regs_ctrl_if
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_sgen_if
Compiling module xil_defaultlib.iic_sdetect_if
Compiling module xil_defaultlib.iic_driver_mux_if
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.test_master1_1
Compiling module xil_defaultlib.test_master2
Compiling module xil_defaultlib.sim_iic_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_control_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Test2 starting
$finish called at time : 0 fs : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" Line 55
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 820.152 ; gain = 0.000
run 10 us
Test1 ending
$finish called at time : 20 ns : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" Line 44
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:28]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 28, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_iic_control_sv
Compiling module xil_defaultlib.iic_regs_ctrl_if
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_sgen_if
Compiling module xil_defaultlib.iic_sdetect_if
Compiling module xil_defaultlib.iic_driver_mux_if
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.sim_iic_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_control_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 820.152 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:29]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 29, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_iic_control_sv
Compiling module xil_defaultlib.iic_regs_ctrl_if
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_sgen_if
Compiling module xil_defaultlib.iic_sdetect_if
Compiling module xil_defaultlib.iic_driver_mux_if
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.sim_iic_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_control_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 12 ns : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" Line 31
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 820.152 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:30]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 30, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_iic_control_sv
Compiling module xil_defaultlib.iic_regs_ctrl_if
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_sgen_if
Compiling module xil_defaultlib.iic_sdetect_if
Compiling module xil_defaultlib.iic_driver_mux_if
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.sim_iic_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_control_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 12 ns : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" Line 34
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 820.152 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:30]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:36]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 30, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 36, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_iic_control_sv
Compiling module xil_defaultlib.iic_regs_ctrl_if
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_sgen_if
Compiling module xil_defaultlib.iic_sdetect_if
Compiling module xil_defaultlib.iic_driver_mux_if
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.sim_iic_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_control_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 820.152 ; gain = 0.000
run 10 us
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sim_iic_control/regs/on}} {{/sim_iic_control/regs/start}} {{/sim_iic_control/regs/divider}} {{/sim_iic_control/regs/DIV_WIDTH}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sim_iic_control/sclk/clock_restart}} {{/sim_iic_control/sclk/clock_reset}} {{/sim_iic_control/sclk/clock_out_enable}} {{/sim_iic_control/sclk/clock_out}} {{/sim_iic_control/sclk/clock_done}} {{/sim_iic_control/sclk/clock_divider}} {{/sim_iic_control/sclk/WIDTH}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sim_iic_control/sgen/gen_start}} {{/sim_iic_control/sgen/gen_stop}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:37]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:43]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 37, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 43, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_iic_control_sv
Compiling module xil_defaultlib.iic_regs_ctrl_if
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_sgen_if
Compiling module xil_defaultlib.iic_sdetect_if
Compiling module xil_defaultlib.iic_driver_mux_if
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.iic_clock
Compiling module xil_defaultlib.sim_iic_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_control_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 17 ns : File "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" Line 46
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 820.152 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:37]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:43]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 37, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 43, File C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_iic_control_sv
Compiling module xil_defaultlib.iic_regs_ctrl_if
Compiling module xil_defaultlib.iic_clock_if
Compiling module xil_defaultlib.iic_sgen_if
Compiling module xil_defaultlib.iic_sdetect_if
Compiling module xil_defaultlib.iic_driver_mux_if
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.iic_clock
Compiling module xil_defaultlib.sim_iic_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_iic_control_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 820.152 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_iic_control'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_iic_control' in fileset 'sim_iic_control'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_iic_control'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
"xvlog --incr --relax -prj sim_iic_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_sdetect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sdetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_start_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_sgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_driver_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_driver_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sources_1/new/iic_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_iic_control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b47eb05ecf544b3190606677d4dd45b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_iic_control_behav xil_defaultlib.sim_iic_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/vivado/iic/iicdev/iicdev.srcs/sim_iic_control/new/sim_iic_control.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/vivado/iic/iicdev/iicdev.sim/sim_iic_control/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/vivado/iic/iicdev/sim_iic_control_behav1.wcfg}
add_files -fileset sim_iic_control -norecurse C:/vivado/iic/iicdev/sim_iic_control_behav1.wcfg
set_property xsim.view C:/vivado/iic/iicdev/sim_iic_control_behav1.wcfg [get_filesets sim_iic_control]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 17:03:02 2019...
