=====
SETUP
0.294
15.000
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n372_s12
14.629
15.000
r_Counter_5_s2
15.000
=====
SETUP
0.854
14.441
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n374_s12
13.892
14.441
r_Counter_4_s2
14.441
=====
SETUP
1.540
13.754
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n370_s12
13.184
13.754
r_Counter_6_s2
13.754
=====
SETUP
1.863
13.432
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n378_s14
12.862
13.432
r_Counter_2_s2
13.432
=====
SETUP
1.876
13.418
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n380_s12
12.848
13.418
r_Counter_1_s2
13.418
=====
SETUP
1.881
13.413
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_8_s2
5.329
5.561
n233_s8052
7.263
7.634
n233_s7994
8.643
9.096
n233_s8071
10.163
10.534
n233_s8148
10.709
11.226
n233_s8107
11.226
11.329
n233_s8087
11.329
11.432
n233_s7919
11.432
11.535
n428_s16
12.302
12.673
n428_s15
12.843
13.413
r_TX_Byte_4_s2
13.413
=====
SETUP
1.882
13.412
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n356_s12
12.842
13.412
r_Counter_13_s2
13.412
=====
SETUP
1.884
13.411
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n368_s12
12.862
13.411
r_Counter_7_s2
13.411
=====
SETUP
2.016
13.278
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_8_s2
5.329
5.561
n233_s8052
7.263
7.634
n233_s7994
8.643
9.096
n233_s8071
10.163
10.534
n233_s8121
11.359
11.812
n233_s8093
11.812
11.915
n233_s7899
11.915
12.018
n437_s10
12.708
13.278
r_TX_Byte_1_s2
13.278
=====
SETUP
2.092
13.202
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_8_s2
5.329
5.561
n233_s8052
7.263
7.634
n233_s7994
8.643
9.096
n233_s8071
10.163
10.534
n233_s8130
10.967
11.484
n233_s8098
11.484
11.587
n233_s8083
11.587
11.690
n233_s7905
11.690
11.793
n434_s13
12.632
13.202
r_TX_Byte_2_s2
13.202
=====
SETUP
2.151
13.143
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n352_s13
12.594
13.143
r_Counter_15_s2
13.143
=====
SETUP
2.219
13.075
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n376_s12
12.704
13.075
r_Counter_3_s2
13.075
=====
SETUP
2.219
13.075
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n366_s12
12.704
13.075
r_Counter_8_s2
13.075
=====
SETUP
2.231
13.064
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n362_s12
12.693
13.064
r_Counter_10_s2
13.064
=====
SETUP
2.231
13.064
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n358_s12
12.693
13.064
r_Counter_12_s2
13.064
=====
SETUP
2.233
13.062
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n380_s13
11.628
12.183
n364_s12
12.600
13.062
r_Counter_9_s2
13.062
=====
SETUP
2.248
13.047
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_8_s2
5.329
5.561
n233_s8052
7.263
7.634
n233_s7994
8.643
9.096
n233_s8071
10.163
10.534
n233_s8136
10.961
11.478
n233_s8101
11.478
11.581
n233_s8084
11.581
11.684
n233_s7912
11.684
11.787
n431_s15
12.477
13.047
r_TX_Byte_3_s2
13.047
=====
SETUP
2.291
13.003
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.183
n354_s13
11.385
11.902
n354_s12
12.541
13.003
r_Counter_14_s2
13.003
=====
SETUP
2.330
12.964
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_8_s2
5.329
5.561
n233_s8055
7.754
8.309
n233_s8041
9.722
10.093
n421_s22
10.737
11.254
n425_s16
11.673
12.243
n425_s15
12.415
12.964
r_TX_Byte_5_s2
12.964
=====
SETUP
2.360
12.934
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_8_s2
5.329
5.561
n233_s8055
7.754
8.309
n233_s8043
9.722
10.093
n233_s8153
10.263
10.780
n233_s8109
10.780
10.883
n233_s8088
10.883
10.986
n233_s7926
10.986
11.089
n418_s17
11.929
12.391
n418_s18
12.563
12.934
r_TX_Byte_7_s2
12.934
=====
SETUP
2.508
12.786
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_8_s2
5.329
5.561
n233_s8055
7.754
8.309
n233_s8041
9.722
10.093
n421_s22
10.737
11.254
n421_s16
11.673
12.243
n421_s15
12.415
12.786
r_TX_Byte_6_s2
12.786
=====
SETUP
2.813
12.481
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_7_s2
5.329
5.561
n233_s8048
7.002
7.455
n233_s7982
7.983
8.538
n233_s8116
9.494
9.865
n233_s7897
9.865
9.968
n233_s8081
10.706
11.168
n233_s8079
11.169
11.622
n441_s15
12.019
12.481
r_TX_Byte_0_s2
12.481
=====
SETUP
3.464
11.831
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n409_s14
10.730
11.192
n409_s12
11.369
11.831
r_State_0_s2
11.831
=====
SETUP
3.776
11.518
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_1_s2
5.329
5.561
n374_s13
7.687
8.242
n368_s14
9.701
10.154
n362_s14
10.589
10.960
n360_s12
10.969
11.518
r_Counter_11_s2
11.518
=====
SETUP
5.526
9.769
15.294
i_Clk_ibuf
0.000
2.088
r_Counter_6_s2
5.329
5.561
n233_s8054
6.626
7.175
n394_s14
7.178
7.748
n394_s13
7.921
8.374
n405_s19
9.199
9.769
r_State_1_s2
9.769
=====
HOLD
0.425
4.019
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_SPI_Clk_s1
3.583
3.785
SPI0/n93_s2
3.787
4.019
SPI0/r_SPI_Clk_s1
4.019
=====
HOLD
0.425
4.019
3.594
i_Clk_ibuf
0.000
1.392
r_Counter_13_s2
3.583
3.785
n356_s12
3.787
4.019
r_Counter_13_s2
4.019
=====
HOLD
0.427
4.021
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_TX_Bit_Count_0_s3
3.583
3.785
SPI0/n151_s6
3.789
4.021
SPI0/r_TX_Bit_Count_0_s3
4.021
=====
HOLD
0.427
4.021
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_TX_Bit_Count_1_s1
3.583
3.785
SPI0/n145_s1
3.789
4.021
SPI0/r_TX_Bit_Count_1_s1
4.021
=====
HOLD
0.427
4.021
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_SPI_Clk_Edges_4_s1
3.583
3.785
SPI0/n66_s1
3.789
4.021
SPI0/r_SPI_Clk_Edges_4_s1
4.021
=====
HOLD
0.427
4.021
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_SPI_Clk_Count_1_s0
3.583
3.785
SPI0/n61_s2
3.789
4.021
SPI0/r_SPI_Clk_Count_1_s0
4.021
=====
HOLD
0.427
4.021
3.594
i_Clk_ibuf
0.000
1.392
r_Counter_2_s2
3.583
3.785
n378_s14
3.789
4.021
r_Counter_2_s2
4.021
=====
HOLD
0.427
4.021
3.594
i_Clk_ibuf
0.000
1.392
r_Counter_7_s2
3.583
3.785
n368_s12
3.789
4.021
r_Counter_7_s2
4.021
=====
HOLD
0.427
4.021
3.594
i_Clk_ibuf
0.000
1.392
r_Counter_11_s2
3.583
3.785
n360_s12
3.789
4.021
r_Counter_11_s2
4.021
=====
HOLD
0.428
4.022
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_SPI_Clk_Count_3_s0
3.583
3.785
SPI0/n59_s2
3.790
4.022
SPI0/r_SPI_Clk_Count_3_s0
4.022
=====
HOLD
0.428
4.022
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_SPI_Clk_Count_4_s0
3.583
3.785
SPI0/n58_s2
3.790
4.022
SPI0/r_SPI_Clk_Count_4_s0
4.022
=====
HOLD
0.428
4.022
3.594
i_Clk_ibuf
0.000
1.392
r_Counter_0_s3
3.583
3.785
n382_s9
3.790
4.022
r_Counter_0_s3
4.022
=====
HOLD
0.428
4.022
3.594
i_Clk_ibuf
0.000
1.392
r_Counter_4_s2
3.583
3.785
n374_s12
3.790
4.022
r_Counter_4_s2
4.022
=====
HOLD
0.428
4.022
3.594
i_Clk_ibuf
0.000
1.392
r_State_3_s2
3.583
3.785
n398_s15
3.790
4.022
r_State_3_s2
4.022
=====
HOLD
0.429
4.023
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_SPI_Clk_Count_0_s1
3.583
3.785
SPI0/n62_s6
3.791
4.023
SPI0/r_SPI_Clk_Count_0_s1
4.023
=====
HOLD
0.429
4.023
3.594
i_Clk_ibuf
0.000
1.392
r_Counter_6_s2
3.583
3.785
n370_s12
3.791
4.023
r_Counter_6_s2
4.023
=====
HOLD
0.456
4.050
3.594
i_Clk_ibuf
0.000
1.392
r_TX_DV_s2
3.583
3.785
SPI0/r_TX_Byte_0_s0
4.050
=====
HOLD
0.456
4.050
3.594
i_Clk_ibuf
0.000
1.392
r_TX_DV_s2
3.583
3.785
SPI0/r_TX_Byte_4_s0
4.050
=====
HOLD
0.456
4.050
3.594
i_Clk_ibuf
0.000
1.392
r_TX_DV_s2
3.583
3.785
SPI0/r_TX_Byte_6_s0
4.050
=====
HOLD
0.465
4.059
3.594
i_Clk_ibuf
0.000
1.392
r_TX_DV_s2
3.583
3.785
SPI0/r_TX_Byte_5_s0
4.059
=====
HOLD
0.483
4.077
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_SPI_Clk_Edges_2_s1
3.583
3.785
SPI0/n68_s2
3.787
4.077
SPI0/r_SPI_Clk_Edges_2_s1
4.077
=====
HOLD
0.485
4.079
3.594
i_Clk_ibuf
0.000
1.392
r_Counter_10_s2
3.583
3.785
n362_s12
3.789
4.079
r_Counter_10_s2
4.079
=====
HOLD
0.537
4.131
3.594
i_Clk_ibuf
0.000
1.392
SPI0/r_SPI_Clk_Edges_1_s1
3.583
3.785
SPI0/n69_s2
3.787
4.131
SPI0/r_SPI_Clk_Edges_1_s1
4.131
=====
HOLD
0.539
4.133
3.594
i_Clk_ibuf
0.000
1.392
r_Counter_1_s2
3.583
3.785
n380_s12
3.789
4.133
r_Counter_1_s2
4.133
=====
HOLD
0.547
4.141
3.594
i_Clk_ibuf
0.000
1.392
r_State_4_s2
3.583
3.784
n405_s19
3.909
4.141
r_State_1_s2
4.141
