

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_a_Dense_1'
================================================================
* Date:           Fri Jun  7 16:44:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.340 us|  0.340 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_a_Dense_1  |       66|       66|        23|         11|          1|     5|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 11, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln21_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_19"   --->   Operation 27 'read' 'sext_ln21_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln21_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_18"   --->   Operation 28 'read' 'sext_ln21_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln21_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_17"   --->   Operation 29 'read' 'sext_ln21_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln21_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_16"   --->   Operation 30 'read' 'sext_ln21_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln21_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_15"   --->   Operation 31 'read' 'sext_ln21_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln21_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_14"   --->   Operation 32 'read' 'sext_ln21_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln21_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_13"   --->   Operation 33 'read' 'sext_ln21_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln21_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_12"   --->   Operation 34 'read' 'sext_ln21_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln21_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_11"   --->   Operation 35 'read' 'sext_ln21_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln21_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_10"   --->   Operation 36 'read' 'sext_ln21_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln21_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_9"   --->   Operation 37 'read' 'sext_ln21_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln21_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_8"   --->   Operation 38 'read' 'sext_ln21_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln21_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_7"   --->   Operation 39 'read' 'sext_ln21_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln21_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_6"   --->   Operation 40 'read' 'sext_ln21_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln21_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_5"   --->   Operation 41 'read' 'sext_ln21_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln21_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_4"   --->   Operation 42 'read' 'sext_ln21_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln21_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_3"   --->   Operation 43 'read' 'sext_ln21_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln21_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_2"   --->   Operation 44 'read' 'sext_ln21_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln21_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21_1"   --->   Operation 45 'read' 'sext_ln21_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln21"   --->   Operation 46 'read' 'sext_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln21_19_cast = sext i16 %sext_ln21_19_read"   --->   Operation 47 'sext' 'sext_ln21_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln21_18_cast = sext i16 %sext_ln21_18_read"   --->   Operation 48 'sext' 'sext_ln21_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln21_17_cast = sext i16 %sext_ln21_17_read"   --->   Operation 49 'sext' 'sext_ln21_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln21_16_cast = sext i16 %sext_ln21_16_read"   --->   Operation 50 'sext' 'sext_ln21_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln21_15_cast = sext i16 %sext_ln21_15_read"   --->   Operation 51 'sext' 'sext_ln21_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln21_14_cast = sext i16 %sext_ln21_14_read"   --->   Operation 52 'sext' 'sext_ln21_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln21_13_cast = sext i16 %sext_ln21_13_read"   --->   Operation 53 'sext' 'sext_ln21_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln21_12_cast = sext i16 %sext_ln21_12_read"   --->   Operation 54 'sext' 'sext_ln21_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln21_11_cast = sext i16 %sext_ln21_11_read"   --->   Operation 55 'sext' 'sext_ln21_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln21_10_cast = sext i16 %sext_ln21_10_read"   --->   Operation 56 'sext' 'sext_ln21_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln21_9_cast = sext i16 %sext_ln21_9_read"   --->   Operation 57 'sext' 'sext_ln21_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln21_8_cast = sext i16 %sext_ln21_8_read"   --->   Operation 58 'sext' 'sext_ln21_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln21_7_cast = sext i16 %sext_ln21_7_read"   --->   Operation 59 'sext' 'sext_ln21_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln21_6_cast = sext i16 %sext_ln21_6_read"   --->   Operation 60 'sext' 'sext_ln21_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln21_5_cast = sext i16 %sext_ln21_5_read"   --->   Operation 61 'sext' 'sext_ln21_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln21_4_cast = sext i16 %sext_ln21_4_read"   --->   Operation 62 'sext' 'sext_ln21_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln21_3_cast = sext i16 %sext_ln21_3_read"   --->   Operation 63 'sext' 'sext_ln21_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln21_2_cast = sext i16 %sext_ln21_2_read"   --->   Operation 64 'sext' 'sext_ln21_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln21_1_cast = sext i16 %sext_ln21_1_read"   --->   Operation 65 'sext' 'sext_ln21_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln21_cast = sext i16 %sext_ln21_read"   --->   Operation 66 'sext' 'sext_ln21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln17 = store i3 0, i3 %i" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 68 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i539"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 70 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.67ns)   --->   "%icmp_ln17 = icmp_eq  i3 %i_1, i3 5" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 71 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.67ns)   --->   "%add_ln17 = add i3 %i_1, i3 1" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 72 'add' 'add_ln17' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.body.i539.split, void %for.end15.i.exitStub" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 73 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i3 %i_1" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 74 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln21_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 1370, i3 %i_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 75 'bitconcatenate' 'zext_ln21_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i14 %zext_ln21_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 76 'zext' 'zext_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %zext_ln21" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 77 'getelementptr' 'Weights_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 78 'load' 'Weights_load' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 79 [1/1] (0.83ns)   --->   "%add_ln21 = add i14 %zext_ln17_1, i14 10965" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 79 'add' 'add_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i14 %add_ln21" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 80 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%Weights_addr_1 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 81 'getelementptr' 'Weights_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 82 'load' 'Weights_load_1' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln17 = store i3 %add_ln17, i3 %i" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 83 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 84 'load' 'Weights_load' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln21_20 = sext i16 %Weights_load" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 85 'sext' 'sext_ln21_20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (2.38ns)   --->   "%mul_ln21 = mul i24 %sext_ln21_20, i24 %sext_ln21_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 86 'mul' 'mul_ln21' <Predicate = (!icmp_ln17)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 87 'load' 'Weights_load_1' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln21_21 = sext i16 %Weights_load_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 88 'sext' 'sext_ln21_21' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 89 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_1)   --->   "%mul_ln21_1 = mul i24 %sext_ln21_21, i24 %sext_ln21_1_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 89 'mul' 'mul_ln21_1' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln21, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 90 'partselect' 'tmp_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.83ns)   --->   "%add_ln21_2 = add i14 %zext_ln17_1, i14 10970" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 91 'add' 'add_ln21_2' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i14 %add_ln21_2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 92 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%Weights_addr_2 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 93 'getelementptr' 'Weights_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 94 'load' 'Weights_load_2' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 95 [1/1] (0.83ns)   --->   "%add_ln21_4 = add i14 %zext_ln17_1, i14 10975" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 95 'add' 'add_ln21_4' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i14 %add_ln21_4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 96 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%Weights_addr_3 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_3" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 97 'getelementptr' 'Weights_addr_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (1.23ns)   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 98 'load' 'Weights_load_3' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 99 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_1)   --->   "%mul_ln21_1 = mul i24 %sext_ln21_21, i24 %sext_ln21_1_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 99 'mul' 'mul_ln21_1' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/2] (1.23ns)   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 100 'load' 'Weights_load_2' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln21_22 = sext i16 %Weights_load_2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 101 'sext' 'sext_ln21_22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 102 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_3)   --->   "%mul_ln21_2 = mul i24 %sext_ln21_22, i24 %sext_ln21_2_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 102 'mul' 'mul_ln21_2' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/2] (1.23ns)   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 103 'load' 'Weights_load_3' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 104 [1/1] (0.83ns)   --->   "%add_ln21_6 = add i14 %zext_ln17_1, i14 10980" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 104 'add' 'add_ln21_6' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i14 %add_ln21_6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 105 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%Weights_addr_4 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 106 'getelementptr' 'Weights_addr_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (1.23ns)   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 107 'load' 'Weights_load_4' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 108 [1/1] (0.83ns)   --->   "%add_ln21_8 = add i14 %zext_ln17_1, i14 10985" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 108 'add' 'add_ln21_8' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i14 %add_ln21_8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 109 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%Weights_addr_5 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_5" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 110 'getelementptr' 'Weights_addr_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (1.23ns)   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 111 'load' 'Weights_load_5' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 4 <SV = 3> <Delay = 2.06>
ST_4 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_1)   --->   "%mul_ln21_1 = mul i24 %sext_ln21_21, i24 %sext_ln21_1_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 112 'mul' 'mul_ln21_1' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_1 = add i24 %shl_ln, i24 %mul_ln21_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 114 'add' 'add_ln21_1' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_3)   --->   "%mul_ln21_2 = mul i24 %sext_ln21_22, i24 %sext_ln21_2_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 115 'mul' 'mul_ln21_2' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln21_23 = sext i16 %Weights_load_3" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 116 'sext' 'sext_ln21_23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 117 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_5)   --->   "%mul_ln21_3 = mul i24 %sext_ln21_23, i24 %sext_ln21_3_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 117 'mul' 'mul_ln21_3' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/2] (1.23ns)   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 118 'load' 'Weights_load_4' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 119 [1/2] (1.23ns)   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 119 'load' 'Weights_load_5' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 120 [1/1] (0.83ns)   --->   "%add_ln21_10 = add i14 %zext_ln17_1, i14 10990" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 120 'add' 'add_ln21_10' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i14 %add_ln21_10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 121 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%Weights_addr_6 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 122 'getelementptr' 'Weights_addr_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (1.23ns)   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 123 'load' 'Weights_load_6' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 124 [1/1] (0.83ns)   --->   "%add_ln21_12 = add i14 %zext_ln17_1, i14 10995" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 124 'add' 'add_ln21_12' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i14 %add_ln21_12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 125 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%Weights_addr_7 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_7" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 126 'getelementptr' 'Weights_addr_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (1.23ns)   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 127 'load' 'Weights_load_7' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 5 <SV = 4> <Delay = 2.06>
ST_5 : Operation 128 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_1 = add i24 %shl_ln, i24 %mul_ln21_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 128 'add' 'add_ln21_1' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_3)   --->   "%mul_ln21_2 = mul i24 %sext_ln21_22, i24 %sext_ln21_2_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 129 'mul' 'mul_ln21_2' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_1, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 130 'partselect' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln21_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 131 'bitconcatenate' 'shl_ln21_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_3 = add i24 %shl_ln21_1, i24 %mul_ln21_2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 132 'add' 'add_ln21_3' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 133 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_5)   --->   "%mul_ln21_3 = mul i24 %sext_ln21_23, i24 %sext_ln21_3_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 133 'mul' 'mul_ln21_3' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln21_24 = sext i16 %Weights_load_4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 134 'sext' 'sext_ln21_24' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 135 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_7)   --->   "%mul_ln21_4 = mul i24 %sext_ln21_24, i24 %sext_ln21_4_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 135 'mul' 'mul_ln21_4' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/2] (1.23ns)   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 136 'load' 'Weights_load_6' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 137 [1/2] (1.23ns)   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 137 'load' 'Weights_load_7' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln21_8_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 1375, i3 %i_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 138 'bitconcatenate' 'zext_ln21_8_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i14 %zext_ln21_8_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 139 'zext' 'zext_ln21_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%Weights_addr_8 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 140 'getelementptr' 'Weights_addr_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (1.23ns)   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 141 'load' 'Weights_load_8' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 142 [1/1] (0.83ns)   --->   "%add_ln21_15 = add i14 %zext_ln17_1, i14 11005" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 142 'add' 'add_ln21_15' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i14 %add_ln21_15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 143 'zext' 'zext_ln21_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%Weights_addr_9 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_9" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 144 'getelementptr' 'Weights_addr_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 145 [2/2] (1.23ns)   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 145 'load' 'Weights_load_9' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 6 <SV = 5> <Delay = 2.06>
ST_6 : Operation 146 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_3 = add i24 %shl_ln21_1, i24 %mul_ln21_2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 146 'add' 'add_ln21_3' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_5)   --->   "%mul_ln21_3 = mul i24 %sext_ln21_23, i24 %sext_ln21_3_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 147 'mul' 'mul_ln21_3' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_3, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 148 'partselect' 'tmp_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln21_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 149 'bitconcatenate' 'shl_ln21_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 150 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_5 = add i24 %shl_ln21_2, i24 %mul_ln21_3" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 150 'add' 'add_ln21_5' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_7)   --->   "%mul_ln21_4 = mul i24 %sext_ln21_24, i24 %sext_ln21_4_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 151 'mul' 'mul_ln21_4' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln21_25 = sext i16 %Weights_load_5" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 152 'sext' 'sext_ln21_25' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 153 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_9)   --->   "%mul_ln21_5 = mul i24 %sext_ln21_25, i24 %sext_ln21_5_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 153 'mul' 'mul_ln21_5' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/2] (1.23ns)   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 154 'load' 'Weights_load_8' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 155 [1/2] (1.23ns)   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 155 'load' 'Weights_load_9' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 156 [1/1] (0.83ns)   --->   "%add_ln21_17 = add i14 %zext_ln17_1, i14 11010" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 156 'add' 'add_ln21_17' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i14 %add_ln21_17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 157 'zext' 'zext_ln21_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%Weights_addr_10 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 158 'getelementptr' 'Weights_addr_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 159 [2/2] (1.23ns)   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 159 'load' 'Weights_load_10' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 160 [1/1] (0.83ns)   --->   "%add_ln21_19 = add i14 %zext_ln17_1, i14 11015" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 160 'add' 'add_ln21_19' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i14 %add_ln21_19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 161 'zext' 'zext_ln21_11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%Weights_addr_11 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_11" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 162 'getelementptr' 'Weights_addr_11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (1.23ns)   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 163 'load' 'Weights_load_11' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 7 <SV = 6> <Delay = 2.06>
ST_7 : Operation 164 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_5 = add i24 %shl_ln21_2, i24 %mul_ln21_3" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 164 'add' 'add_ln21_5' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_7)   --->   "%mul_ln21_4 = mul i24 %sext_ln21_24, i24 %sext_ln21_4_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 165 'mul' 'mul_ln21_4' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_5, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 166 'partselect' 'tmp_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln21_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 167 'bitconcatenate' 'shl_ln21_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 168 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_7 = add i24 %shl_ln21_3, i24 %mul_ln21_4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 168 'add' 'add_ln21_7' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_9)   --->   "%mul_ln21_5 = mul i24 %sext_ln21_25, i24 %sext_ln21_5_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 169 'mul' 'mul_ln21_5' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln21_26 = sext i16 %Weights_load_6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 170 'sext' 'sext_ln21_26' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 171 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_11)   --->   "%mul_ln21_6 = mul i24 %sext_ln21_26, i24 %sext_ln21_6_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 171 'mul' 'mul_ln21_6' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 172 [1/2] (1.23ns)   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 172 'load' 'Weights_load_10' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 173 [1/2] (1.23ns)   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 173 'load' 'Weights_load_11' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 174 [1/1] (0.83ns)   --->   "%add_ln21_21 = add i14 %zext_ln17_1, i14 11020" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 174 'add' 'add_ln21_21' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i14 %add_ln21_21" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 175 'zext' 'zext_ln21_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%Weights_addr_12 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 176 'getelementptr' 'Weights_addr_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 177 [2/2] (1.23ns)   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 177 'load' 'Weights_load_12' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 178 [1/1] (0.83ns)   --->   "%add_ln21_23 = add i14 %zext_ln17_1, i14 11025" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 178 'add' 'add_ln21_23' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i14 %add_ln21_23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 179 'zext' 'zext_ln21_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%Weights_addr_13 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_13" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 180 'getelementptr' 'Weights_addr_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_7 : Operation 181 [2/2] (1.23ns)   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 181 'load' 'Weights_load_13' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 8 <SV = 7> <Delay = 2.06>
ST_8 : Operation 182 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_7 = add i24 %shl_ln21_3, i24 %mul_ln21_4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 182 'add' 'add_ln21_7' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_9)   --->   "%mul_ln21_5 = mul i24 %sext_ln21_25, i24 %sext_ln21_5_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 183 'mul' 'mul_ln21_5' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_7, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 184 'partselect' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln21_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 185 'bitconcatenate' 'shl_ln21_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 186 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_9 = add i24 %shl_ln21_4, i24 %mul_ln21_5" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 186 'add' 'add_ln21_9' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 187 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_11)   --->   "%mul_ln21_6 = mul i24 %sext_ln21_26, i24 %sext_ln21_6_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 187 'mul' 'mul_ln21_6' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln21_27 = sext i16 %Weights_load_7" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 188 'sext' 'sext_ln21_27' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 189 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_13)   --->   "%mul_ln21_7 = mul i24 %sext_ln21_27, i24 %sext_ln21_7_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 189 'mul' 'mul_ln21_7' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 190 [1/2] (1.23ns)   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 190 'load' 'Weights_load_12' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 191 [1/2] (1.23ns)   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 191 'load' 'Weights_load_13' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 192 [1/1] (0.83ns)   --->   "%add_ln21_25 = add i14 %zext_ln17_1, i14 11030" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 192 'add' 'add_ln21_25' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i14 %add_ln21_25" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 193 'zext' 'zext_ln21_14' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%Weights_addr_14 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_14" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 194 'getelementptr' 'Weights_addr_14' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 195 [2/2] (1.23ns)   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 195 'load' 'Weights_load_14' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 196 [1/1] (0.83ns)   --->   "%add_ln21_27 = add i14 %zext_ln17_1, i14 11035" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 196 'add' 'add_ln21_27' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i14 %add_ln21_27" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 197 'zext' 'zext_ln21_15' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%Weights_addr_15 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 198 'getelementptr' 'Weights_addr_15' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 199 [2/2] (1.23ns)   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 199 'load' 'Weights_load_15' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 9 <SV = 8> <Delay = 2.06>
ST_9 : Operation 200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_9 = add i24 %shl_ln21_4, i24 %mul_ln21_5" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 200 'add' 'add_ln21_9' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_11)   --->   "%mul_ln21_6 = mul i24 %sext_ln21_26, i24 %sext_ln21_6_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 201 'mul' 'mul_ln21_6' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_9, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 202 'partselect' 'tmp_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln21_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 203 'bitconcatenate' 'shl_ln21_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 204 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_11 = add i24 %shl_ln21_5, i24 %mul_ln21_6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 204 'add' 'add_ln21_11' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 205 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_13)   --->   "%mul_ln21_7 = mul i24 %sext_ln21_27, i24 %sext_ln21_7_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 205 'mul' 'mul_ln21_7' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln21_28 = sext i16 %Weights_load_8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 206 'sext' 'sext_ln21_28' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 207 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_14)   --->   "%mul_ln21_8 = mul i24 %sext_ln21_28, i24 %sext_ln21_8_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 207 'mul' 'mul_ln21_8' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/2] (1.23ns)   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 208 'load' 'Weights_load_14' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 209 [1/2] (1.23ns)   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 209 'load' 'Weights_load_15' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln21_16_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 1380, i3 %i_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 210 'bitconcatenate' 'zext_ln21_16_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i14 %zext_ln21_16_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 211 'zext' 'zext_ln21_16' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%Weights_addr_16 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_16" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 212 'getelementptr' 'Weights_addr_16' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 213 [2/2] (1.23ns)   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 213 'load' 'Weights_load_16' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 214 [1/1] (0.83ns)   --->   "%add_ln21_30 = add i14 %zext_ln17_1, i14 11045" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 214 'add' 'add_ln21_30' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i14 %add_ln21_30" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 215 'zext' 'zext_ln21_17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%Weights_addr_17 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 216 'getelementptr' 'Weights_addr_17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 217 [2/2] (1.23ns)   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 217 'load' 'Weights_load_17' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 10 <SV = 9> <Delay = 2.06>
ST_10 : Operation 218 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_11 = add i24 %shl_ln21_5, i24 %mul_ln21_6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 218 'add' 'add_ln21_11' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_13)   --->   "%mul_ln21_7 = mul i24 %sext_ln21_27, i24 %sext_ln21_7_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 219 'mul' 'mul_ln21_7' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_11, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 220 'partselect' 'tmp_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%shl_ln21_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 221 'bitconcatenate' 'shl_ln21_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 222 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_13 = add i24 %shl_ln21_6, i24 %mul_ln21_7" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 222 'add' 'add_ln21_13' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 223 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_14)   --->   "%mul_ln21_8 = mul i24 %sext_ln21_28, i24 %sext_ln21_8_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 223 'mul' 'mul_ln21_8' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln21_29 = sext i16 %Weights_load_9" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 224 'sext' 'sext_ln21_29' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 225 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_16)   --->   "%mul_ln21_9 = mul i24 %sext_ln21_29, i24 %sext_ln21_9_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 225 'mul' 'mul_ln21_9' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 226 [1/2] (1.23ns)   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 226 'load' 'Weights_load_16' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 227 [1/2] (1.23ns)   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 227 'load' 'Weights_load_17' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 228 [1/1] (0.83ns)   --->   "%add_ln21_32 = add i14 %zext_ln17_1, i14 11050" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 228 'add' 'add_ln21_32' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln21_18 = zext i14 %add_ln21_32" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 229 'zext' 'zext_ln21_18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%Weights_addr_18 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_18" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 230 'getelementptr' 'Weights_addr_18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 231 [2/2] (1.23ns)   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 231 'load' 'Weights_load_18' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 232 [1/1] (0.83ns)   --->   "%add_ln21_34 = add i14 %zext_ln17_1, i14 11055" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 232 'add' 'add_ln21_34' <Predicate = (!icmp_ln17)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln21_19 = zext i14 %add_ln21_34" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 233 'zext' 'zext_ln21_19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%Weights_addr_19 = getelementptr i16 %Weights, i64 0, i64 %zext_ln21_19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 234 'getelementptr' 'Weights_addr_19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_10 : Operation 235 [2/2] (1.23ns)   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 235 'load' 'Weights_load_19' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 236 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_13 = add i24 %shl_ln21_6, i24 %mul_ln21_7" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 236 'add' 'add_ln21_13' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 237 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_14)   --->   "%mul_ln21_8 = mul i24 %sext_ln21_28, i24 %sext_ln21_8_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 237 'mul' 'mul_ln21_8' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_13, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 238 'partselect' 'tmp_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln21_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 239 'bitconcatenate' 'shl_ln21_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 240 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_14 = add i24 %shl_ln21_7, i24 %mul_ln21_8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 240 'add' 'add_ln21_14' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 241 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_16)   --->   "%mul_ln21_9 = mul i24 %sext_ln21_29, i24 %sext_ln21_9_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 241 'mul' 'mul_ln21_9' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln21_30 = sext i16 %Weights_load_10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 242 'sext' 'sext_ln21_30' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 243 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_18)   --->   "%mul_ln21_10 = mul i24 %sext_ln21_30, i24 %sext_ln21_10_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 243 'mul' 'mul_ln21_10' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 244 [1/2] (1.23ns)   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 244 'load' 'Weights_load_18' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 245 [1/2] (1.23ns)   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 245 'load' 'Weights_load_19' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 246 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_14 = add i24 %shl_ln21_7, i24 %mul_ln21_8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 246 'add' 'add_ln21_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 247 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_16)   --->   "%mul_ln21_9 = mul i24 %sext_ln21_29, i24 %sext_ln21_9_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 247 'mul' 'mul_ln21_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_14, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 248 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln21_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 249 'bitconcatenate' 'shl_ln21_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_16 = add i24 %shl_ln21_8, i24 %mul_ln21_9" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 250 'add' 'add_ln21_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 251 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_18)   --->   "%mul_ln21_10 = mul i24 %sext_ln21_30, i24 %sext_ln21_10_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 251 'mul' 'mul_ln21_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln21_31 = sext i16 %Weights_load_11" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 252 'sext' 'sext_ln21_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_20)   --->   "%mul_ln21_11 = mul i24 %sext_ln21_31, i24 %sext_ln21_11_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 253 'mul' 'mul_ln21_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 344 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 254 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_16 = add i24 %shl_ln21_8, i24 %mul_ln21_9" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 254 'add' 'add_ln21_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_18)   --->   "%mul_ln21_10 = mul i24 %sext_ln21_30, i24 %sext_ln21_10_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 255 'mul' 'mul_ln21_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_16, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 256 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln21_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 257 'bitconcatenate' 'shl_ln21_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 258 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_18 = add i24 %shl_ln21_9, i24 %mul_ln21_10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 258 'add' 'add_ln21_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 259 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_20)   --->   "%mul_ln21_11 = mul i24 %sext_ln21_31, i24 %sext_ln21_11_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 259 'mul' 'mul_ln21_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln21_32 = sext i16 %Weights_load_12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 260 'sext' 'sext_ln21_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_22)   --->   "%mul_ln21_12 = mul i24 %sext_ln21_32, i24 %sext_ln21_12_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 261 'mul' 'mul_ln21_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 262 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_18 = add i24 %shl_ln21_9, i24 %mul_ln21_10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 262 'add' 'add_ln21_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_20)   --->   "%mul_ln21_11 = mul i24 %sext_ln21_31, i24 %sext_ln21_11_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 263 'mul' 'mul_ln21_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_18, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 264 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln21_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 265 'bitconcatenate' 'shl_ln21_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_20 = add i24 %shl_ln21_s, i24 %mul_ln21_11" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 266 'add' 'add_ln21_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 267 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_22)   --->   "%mul_ln21_12 = mul i24 %sext_ln21_32, i24 %sext_ln21_12_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 267 'mul' 'mul_ln21_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln21_33 = sext i16 %Weights_load_13" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 268 'sext' 'sext_ln21_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_24)   --->   "%mul_ln21_13 = mul i24 %sext_ln21_33, i24 %sext_ln21_13_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 269 'mul' 'mul_ln21_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 270 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_20 = add i24 %shl_ln21_s, i24 %mul_ln21_11" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 270 'add' 'add_ln21_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 271 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_22)   --->   "%mul_ln21_12 = mul i24 %sext_ln21_32, i24 %sext_ln21_12_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 271 'mul' 'mul_ln21_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_20, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 272 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%shl_ln21_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 273 'bitconcatenate' 'shl_ln21_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_22 = add i24 %shl_ln21_10, i24 %mul_ln21_12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 274 'add' 'add_ln21_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 275 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_24)   --->   "%mul_ln21_13 = mul i24 %sext_ln21_33, i24 %sext_ln21_13_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 275 'mul' 'mul_ln21_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln21_34 = sext i16 %Weights_load_14" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 276 'sext' 'sext_ln21_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_26)   --->   "%mul_ln21_14 = mul i24 %sext_ln21_34, i24 %sext_ln21_14_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 277 'mul' 'mul_ln21_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 278 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_22 = add i24 %shl_ln21_10, i24 %mul_ln21_12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 278 'add' 'add_ln21_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 279 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_24)   --->   "%mul_ln21_13 = mul i24 %sext_ln21_33, i24 %sext_ln21_13_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 279 'mul' 'mul_ln21_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_22, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 280 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln21_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 281 'bitconcatenate' 'shl_ln21_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_24 = add i24 %shl_ln21_11, i24 %mul_ln21_13" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 282 'add' 'add_ln21_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 283 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_26)   --->   "%mul_ln21_14 = mul i24 %sext_ln21_34, i24 %sext_ln21_14_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 283 'mul' 'mul_ln21_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln21_35 = sext i16 %Weights_load_15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 284 'sext' 'sext_ln21_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_28)   --->   "%mul_ln21_15 = mul i24 %sext_ln21_35, i24 %sext_ln21_15_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 285 'mul' 'mul_ln21_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 286 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_24 = add i24 %shl_ln21_11, i24 %mul_ln21_13" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 286 'add' 'add_ln21_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 287 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_26)   --->   "%mul_ln21_14 = mul i24 %sext_ln21_34, i24 %sext_ln21_14_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 287 'mul' 'mul_ln21_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_24, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 288 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln21_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 289 'bitconcatenate' 'shl_ln21_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_26 = add i24 %shl_ln21_12, i24 %mul_ln21_14" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 290 'add' 'add_ln21_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 291 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_28)   --->   "%mul_ln21_15 = mul i24 %sext_ln21_35, i24 %sext_ln21_15_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 291 'mul' 'mul_ln21_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln21_36 = sext i16 %Weights_load_16" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 292 'sext' 'sext_ln21_36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_29)   --->   "%mul_ln21_16 = mul i24 %sext_ln21_36, i24 %sext_ln21_16_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 293 'mul' 'mul_ln21_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 294 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_26 = add i24 %shl_ln21_12, i24 %mul_ln21_14" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 294 'add' 'add_ln21_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 295 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_28)   --->   "%mul_ln21_15 = mul i24 %sext_ln21_35, i24 %sext_ln21_15_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 295 'mul' 'mul_ln21_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_26, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 296 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln21_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 297 'bitconcatenate' 'shl_ln21_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_28 = add i24 %shl_ln21_13, i24 %mul_ln21_15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 298 'add' 'add_ln21_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 299 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_29)   --->   "%mul_ln21_16 = mul i24 %sext_ln21_36, i24 %sext_ln21_16_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 299 'mul' 'mul_ln21_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln21_37 = sext i16 %Weights_load_17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 300 'sext' 'sext_ln21_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_31)   --->   "%mul_ln21_17 = mul i24 %sext_ln21_37, i24 %sext_ln21_17_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 301 'mul' 'mul_ln21_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 302 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_28 = add i24 %shl_ln21_13, i24 %mul_ln21_15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 302 'add' 'add_ln21_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 303 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_29)   --->   "%mul_ln21_16 = mul i24 %sext_ln21_36, i24 %sext_ln21_16_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 303 'mul' 'mul_ln21_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_28, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 304 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln21_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 305 'bitconcatenate' 'shl_ln21_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_29 = add i24 %shl_ln21_14, i24 %mul_ln21_16" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 306 'add' 'add_ln21_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 307 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_31)   --->   "%mul_ln21_17 = mul i24 %sext_ln21_37, i24 %sext_ln21_17_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 307 'mul' 'mul_ln21_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln21_38 = sext i16 %Weights_load_18" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 308 'sext' 'sext_ln21_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 309 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_33)   --->   "%mul_ln21_18 = mul i24 %sext_ln21_38, i24 %sext_ln21_18_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 309 'mul' 'mul_ln21_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 310 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_29 = add i24 %shl_ln21_14, i24 %mul_ln21_16" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 310 'add' 'add_ln21_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 311 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_31)   --->   "%mul_ln21_17 = mul i24 %sext_ln21_37, i24 %sext_ln21_17_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 311 'mul' 'mul_ln21_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_29, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 312 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln21_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 313 'bitconcatenate' 'shl_ln21_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 314 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_31 = add i24 %shl_ln21_15, i24 %mul_ln21_17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 314 'add' 'add_ln21_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 315 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_33)   --->   "%mul_ln21_18 = mul i24 %sext_ln21_38, i24 %sext_ln21_18_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 315 'mul' 'mul_ln21_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln21_39 = sext i16 %Weights_load_19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 316 'sext' 'sext_ln21_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 317 [3/3] (0.99ns) (grouped into DSP with root node add_ln21_35)   --->   "%mul_ln21_19 = mul i24 %sext_ln21_39, i24 %sext_ln21_19_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 317 'mul' 'mul_ln21_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 318 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_31 = add i24 %shl_ln21_15, i24 %mul_ln21_17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 318 'add' 'add_ln21_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 319 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_33)   --->   "%mul_ln21_18 = mul i24 %sext_ln21_38, i24 %sext_ln21_18_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 319 'mul' 'mul_ln21_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_31, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 320 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln21_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 321 'bitconcatenate' 'shl_ln21_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_33 = add i24 %shl_ln21_16, i24 %mul_ln21_18" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 322 'add' 'add_ln21_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 323 [2/3] (0.99ns) (grouped into DSP with root node add_ln21_35)   --->   "%mul_ln21_19 = mul i24 %sext_ln21_39, i24 %sext_ln21_19_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 323 'mul' 'mul_ln21_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.06>
ST_22 : Operation 324 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_33 = add i24 %shl_ln21_16, i24 %mul_ln21_18" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 324 'add' 'add_ln21_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 325 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_35)   --->   "%mul_ln21_19 = mul i24 %sext_ln21_39, i24 %sext_ln21_19_cast" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 325 'mul' 'mul_ln21_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_33, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 326 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln21_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 327 'bitconcatenate' 'shl_ln21_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 328 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_35 = add i24 %shl_ln21_17, i24 %mul_ln21_19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 328 'add' 'add_ln21_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 329 [1/1] (0.83ns)   --->   "%add_ln23 = add i14 %zext_ln17_1, i14 11060" [Dense.cpp:23->CNN.cpp:53]   --->   Operation 329 'add' 'add_ln23' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i14 %add_ln23" [Dense.cpp:23->CNN.cpp:53]   --->   Operation 330 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%Weights_addr_20 = getelementptr i16 %Weights, i64 0, i64 %zext_ln23" [Dense.cpp:23->CNN.cpp:53]   --->   Operation 331 'getelementptr' 'Weights_addr_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 332 [2/2] (1.23ns)   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [Dense.cpp:23->CNN.cpp:53]   --->   Operation 332 'load' 'Weights_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 23 <SV = 22> <Delay = 2.76>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i3 %i_1" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 333 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 334 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 335 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 336 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 337 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln21_35 = add i24 %shl_ln21_17, i24 %mul_ln21_19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 337 'add' 'add_ln21_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln21_35, i32 8, i32 23" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 338 'partselect' 's' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 339 [1/2] (1.23ns)   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [Dense.cpp:23->CNN.cpp:53]   --->   Operation 339 'load' 'Weights_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_23 : Operation 340 [1/1] (0.85ns)   --->   "%add_ln23_1 = add i16 %Weights_load_20, i16 %s" [Dense.cpp:23->CNN.cpp:53]   --->   Operation 340 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%out_Dense_addr = getelementptr i16 %out_Dense, i64 0, i64 %zext_ln17" [Dense.cpp:23->CNN.cpp:53]   --->   Operation 341 'getelementptr' 'out_Dense_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 342 [1/1] (0.67ns)   --->   "%store_ln23 = store i16 %add_ln23_1, i3 %out_Dense_addr" [Dense.cpp:23->CNN.cpp:53]   --->   Operation 342 'store' 'store_ln23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body.i539" [Dense.cpp:17->CNN.cpp:53]   --->   Operation 343 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.495ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln17', Dense.cpp:17->CNN.cpp:53) of constant 0 on local variable 'i', Dense.cpp:17->CNN.cpp:53 [65]  (0.427 ns)
	'load' operation 3 bit ('i', Dense.cpp:17->CNN.cpp:53) on local variable 'i', Dense.cpp:17->CNN.cpp:53 [68]  (0.000 ns)
	'add' operation 14 bit ('add_ln21', Dense.cpp:21->CNN.cpp:53) [84]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_1', Dense.cpp:21->CNN.cpp:53) [86]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_1', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [87]  (1.237 ns)

 <State 2>: 3.617ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [81]  (1.237 ns)
	'mul' operation 24 bit ('mul_ln21', Dense.cpp:21->CNN.cpp:53) [83]  (2.380 ns)

 <State 3>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_2', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [96]  (1.237 ns)
	'mul' operation 24 bit of DSP[101] ('mul_ln21_2', Dense.cpp:21->CNN.cpp:53) [98]  (0.996 ns)

 <State 4>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln21_10', Dense.cpp:21->CNN.cpp:53) [129]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_6', Dense.cpp:21->CNN.cpp:53) [131]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_6', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [132]  (1.237 ns)

 <State 5>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln21_15', Dense.cpp:21->CNN.cpp:53) [156]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_9', Dense.cpp:21->CNN.cpp:53) [158]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_9', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [159]  (1.237 ns)

 <State 6>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln21_17', Dense.cpp:21->CNN.cpp:53) [165]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_10', Dense.cpp:21->CNN.cpp:53) [167]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_10', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [168]  (1.237 ns)

 <State 7>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln21_21', Dense.cpp:21->CNN.cpp:53) [183]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_12', Dense.cpp:21->CNN.cpp:53) [185]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_12', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [186]  (1.237 ns)

 <State 8>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln21_25', Dense.cpp:21->CNN.cpp:53) [201]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_14', Dense.cpp:21->CNN.cpp:53) [203]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_14', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [204]  (1.237 ns)

 <State 9>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln21_30', Dense.cpp:21->CNN.cpp:53) [228]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_17', Dense.cpp:21->CNN.cpp:53) [230]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_17', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [231]  (1.237 ns)

 <State 10>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln21_32', Dense.cpp:21->CNN.cpp:53) [237]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_18', Dense.cpp:21->CNN.cpp:53) [239]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_18', Dense.cpp:21->CNN.cpp:53) on array 'Weights' [240]  (1.237 ns)

 <State 11>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[146] ('add_ln21_13', Dense.cpp:21->CNN.cpp:53) [146]  (0.645 ns)
	'add' operation 24 bit of DSP[155] ('add_ln21_14', Dense.cpp:21->CNN.cpp:53) [155]  (0.645 ns)

 <State 12>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[155] ('add_ln21_14', Dense.cpp:21->CNN.cpp:53) [155]  (0.645 ns)
	'add' operation 24 bit of DSP[164] ('add_ln21_16', Dense.cpp:21->CNN.cpp:53) [164]  (0.645 ns)

 <State 13>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[164] ('add_ln21_16', Dense.cpp:21->CNN.cpp:53) [164]  (0.645 ns)
	'add' operation 24 bit of DSP[173] ('add_ln21_18', Dense.cpp:21->CNN.cpp:53) [173]  (0.645 ns)

 <State 14>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[173] ('add_ln21_18', Dense.cpp:21->CNN.cpp:53) [173]  (0.645 ns)
	'add' operation 24 bit of DSP[182] ('add_ln21_20', Dense.cpp:21->CNN.cpp:53) [182]  (0.645 ns)

 <State 15>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[182] ('add_ln21_20', Dense.cpp:21->CNN.cpp:53) [182]  (0.645 ns)
	'add' operation 24 bit of DSP[191] ('add_ln21_22', Dense.cpp:21->CNN.cpp:53) [191]  (0.645 ns)

 <State 16>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[191] ('add_ln21_22', Dense.cpp:21->CNN.cpp:53) [191]  (0.645 ns)
	'add' operation 24 bit of DSP[200] ('add_ln21_24', Dense.cpp:21->CNN.cpp:53) [200]  (0.645 ns)

 <State 17>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[200] ('add_ln21_24', Dense.cpp:21->CNN.cpp:53) [200]  (0.645 ns)
	'add' operation 24 bit of DSP[209] ('add_ln21_26', Dense.cpp:21->CNN.cpp:53) [209]  (0.645 ns)

 <State 18>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[209] ('add_ln21_26', Dense.cpp:21->CNN.cpp:53) [209]  (0.645 ns)
	'add' operation 24 bit of DSP[218] ('add_ln21_28', Dense.cpp:21->CNN.cpp:53) [218]  (0.645 ns)

 <State 19>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[218] ('add_ln21_28', Dense.cpp:21->CNN.cpp:53) [218]  (0.645 ns)
	'add' operation 24 bit of DSP[227] ('add_ln21_29', Dense.cpp:21->CNN.cpp:53) [227]  (0.645 ns)

 <State 20>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[227] ('add_ln21_29', Dense.cpp:21->CNN.cpp:53) [227]  (0.645 ns)
	'add' operation 24 bit of DSP[236] ('add_ln21_31', Dense.cpp:21->CNN.cpp:53) [236]  (0.645 ns)

 <State 21>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[236] ('add_ln21_31', Dense.cpp:21->CNN.cpp:53) [236]  (0.645 ns)
	'add' operation 24 bit of DSP[245] ('add_ln21_33', Dense.cpp:21->CNN.cpp:53) [245]  (0.645 ns)

 <State 22>: 2.068ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln23', Dense.cpp:23->CNN.cpp:53) [256]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_20', Dense.cpp:23->CNN.cpp:53) [258]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_20', Dense.cpp:23->CNN.cpp:53) on array 'Weights' [259]  (1.237 ns)

 <State 23>: 2.767ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_20', Dense.cpp:23->CNN.cpp:53) on array 'Weights' [259]  (1.237 ns)
	'add' operation 16 bit ('add_ln23_1', Dense.cpp:23->CNN.cpp:53) [260]  (0.853 ns)
	'store' operation 0 bit ('store_ln23', Dense.cpp:23->CNN.cpp:53) of variable 'add_ln23_1', Dense.cpp:23->CNN.cpp:53 on array 'out_Dense' [262]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
