<def f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='134' type='bool llvm::InlineAsm::ConstraintInfo::hasMatchingInput() const'/>
<doc f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='132'>/// hasMatchingInput - Return true if this is an output constraint that has
    /// a matching input constraint.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8126' u='c' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3834' u='c' c='_ZNK4llvm14TargetLowering16ParseConstraintsERKNS_10DataLayoutEPKNS_18TargetRegisterInfoENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3880' u='c' c='_ZNK4llvm14TargetLowering16ParseConstraintsERKNS_10DataLayoutEPKNS_18TargetRegisterInfoENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4045' u='c' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='167' u='c' c='_ZN4llvm9InlineAsm14ConstraintInfo5ParseENS_9StringRefERSt6vectorIS1_SaIS1_EE'/>
