// Seed: 1926910710
module module_0 #(
    parameter id_5 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output tri id_1;
  logic id_6 = -1;
  always begin : LABEL_0
    id_6 <= id_5 == id_6;
  end
  logic [id_5 : 1] id_7;
  assign id_1 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd79,
    parameter id_5 = 32'd34
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  input wire id_1;
  tri id_6;
  assign id_5 = id_2;
  wire id_7;
  assign id_6 = 1;
  logic [(  id_3  ) : -1] id_8, id_9;
  logic [id_5 : 1] id_10;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_9,
      id_5
  );
endmodule
