# SeniorDesignProject
Register Rename and Branch Prediction modules for a 2 way superscalar, out of order computer processor

Simply run the makefile with the provided verilog modules to run the rename test testbench.  At the bottom of the test bench are
some commented out lines of smaller, more independent and testable tasks.  
