digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1000740" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI)"];
"1000741" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000629" [label="(Call,op->operands[0].regs[0] == X86R_RIP)"];
"1000752" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000798" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI)"];
"1003216" [label="(MethodReturn,static int)"];
"1000797" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI))"];
"1000739" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI))"];
"1000798" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI)"];
"1000741" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000857" [label="(Call,op->operands[0].regs[0] == X86R_SI)"];
"1000799" [label="(Call,op->operands[0].regs[0] == X86R_BP)"];
"1000627" [label="(Call,rip_rel = op->operands[0].regs[0] == X86R_RIP)"];
"1000810" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000629" [label="(Call,op->operands[0].regs[0] == X86R_RIP)"];
"1000781" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000868" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000752" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000775" [label="(Identifier,op)"];
"1000742" [label="(Call,op->operands[0].regs[0])"];
"1000740" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI)"];
"1000751" [label="(Identifier,X86R_BX)"];
"1000898" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000833" [label="(Identifier,op)"];
"1000839" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000765" [label="(Identifier,rm)"];
"1000630" [label="(Call,op->operands[0].regs[0])"];
"1000753" [label="(Call,op->operands[0].regs[1])"];
"1000982" [label="(Call,rm = op->operands[0].regs[0])"];
"1000757" [label="(Identifier,op)"];
"1000762" [label="(Identifier,X86R_SI)"];
"1000823" [label="(Identifier,rm)"];
"1000928" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000639" [label="(Identifier,X86R_RIP)"];
"1000770" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000740" -> "1000739"  [label="AST: "];
"1000740" -> "1000741"  [label="CFG: "];
"1000740" -> "1000752"  [label="CFG: "];
"1000741" -> "1000740"  [label="AST: "];
"1000752" -> "1000740"  [label="AST: "];
"1000765" -> "1000740"  [label="CFG: "];
"1000775" -> "1000740"  [label="CFG: "];
"1000740" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI"];
"1000740" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX"];
"1000740" -> "1003216"  [label="DDG: op->operands[0].regs[1] == X86R_SI"];
"1000741" -> "1000740"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1000740"  [label="DDG: X86R_BX"];
"1000752" -> "1000740"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000740"  [label="DDG: X86R_SI"];
"1000740" -> "1000798"  [label="DDG: op->operands[0].regs[1] == X86R_SI"];
"1000741" -> "1000751"  [label="CFG: "];
"1000742" -> "1000741"  [label="AST: "];
"1000751" -> "1000741"  [label="AST: "];
"1000757" -> "1000741"  [label="CFG: "];
"1000741" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1003216"  [label="DDG: X86R_BX"];
"1000629" -> "1000741"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1000770"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1000770"  [label="DDG: X86R_BX"];
"1000629" -> "1000627"  [label="AST: "];
"1000629" -> "1000639"  [label="CFG: "];
"1000630" -> "1000629"  [label="AST: "];
"1000639" -> "1000629"  [label="AST: "];
"1000627" -> "1000629"  [label="CFG: "];
"1000629" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000629" -> "1003216"  [label="DDG: X86R_RIP"];
"1000629" -> "1000627"  [label="DDG: op->operands[0].regs[0]"];
"1000629" -> "1000627"  [label="DDG: X86R_RIP"];
"1000629" -> "1000982"  [label="DDG: op->operands[0].regs[0]"];
"1000752" -> "1000762"  [label="CFG: "];
"1000753" -> "1000752"  [label="AST: "];
"1000762" -> "1000752"  [label="AST: "];
"1000752" -> "1003216"  [label="DDG: X86R_SI"];
"1000752" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000781"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000810"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000810"  [label="DDG: X86R_SI"];
"1000752" -> "1000839"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000857"  [label="DDG: X86R_SI"];
"1000752" -> "1000868"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000898"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000798" -> "1000797"  [label="AST: "];
"1000798" -> "1000799"  [label="CFG: "];
"1000798" -> "1000810"  [label="CFG: "];
"1000799" -> "1000798"  [label="AST: "];
"1000810" -> "1000798"  [label="AST: "];
"1000823" -> "1000798"  [label="CFG: "];
"1000833" -> "1000798"  [label="CFG: "];
"1000798" -> "1003216"  [label="DDG: op->operands[0].regs[1] == X86R_SI"];
"1000798" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BP"];
"1000798" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI"];
"1000799" -> "1000798"  [label="DDG: op->operands[0].regs[0]"];
"1000799" -> "1000798"  [label="DDG: X86R_BP"];
"1000810" -> "1000798"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000798"  [label="DDG: X86R_SI"];
}
