#SPF : $SPF_ROOT/bin/spf --tapSpecFile $TAPSPFSPEC --testSeqFile bscan_extest_input_all0.spf --itppFile bscan_extest_input_all0.itpp

#---------Expand TCK----------------
pass itpp "expandata: TCK, 4; ";

label "Start_BSCAN_VIX_ALL0";
cycle 10;

label "Start_Releasing_pins";
cycle 10;
pass itpp "rem: release_signal pcd_tb.pcd.xxboothalt_b;" ;
pass itpp "rem: release_signal pcd_tb.pcd.xxgpp_d_13_hda_sdi_0_i2s0_rxd_hdacpu_sdi;" ;

focus_tap CLTAP;
set TAPCR->RST_AND_ISOLATION_EN = 'h1; #bit[30]
set TAPCR->CNVI_FUNC_BSCAN_EN = 'h1; #bit[22]
set TAPCR->TCSS_FUNC_BSCAN_EN = 'h1; #bit[9]
set BSCANBYPASS->DFX_PARXDCI_CPU_TDO_REPEATER = 'h1;
set CLTCR3 = 33'h1FF9FFFFF; #BYPASS DDRIO and LEGCIO
flush;

cycle 100;

pass itpp "label: LONG_CHAIN: START_SAMPLEPRE;";
pass itpp "scani: 000000000001;";
pass itpp "to_state: Run-Test/Idle ;";
label "DRSHIFT_657";
pass itpp "scand: 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111010101010101010101010101010101001101001001101001001001001101010010000000000000110000000001100000000011000000000110000000001100000000100010001000100010001000100010001001010010011010010010010011010010010010011111111111111111011111110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000, XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ;";
pass itpp "to_state: Run-Test/Idle ;";
cycle 10;

label "Force_signals";
cycle 10;

pass itpp "vector: xxjtag_mbpb0(0) xxjtag_mbpb1(0) xxjtag_mbpb2(0) xxjtag_mbpb3(0) xxprdy_b(0) xxpreq_b(0) xxddsp_hpdalv(0) xxgpp_h_0(0) xxgpp_h_1(0) xxgpp_h_2(0) xxgpp_h_3_mic_mute(0) xxgpp_h_4_i2c2_sda_cnv_mfuart2_rxd(0) xxgpp_h_5_i2c2_scl_cnv_mfuart2_txd(0) xxgpp_h_6_i2c3_sda_uart1_rxd_a_ish_uart1_rxd(0) xxgpp_h_7_i2c3_scl_uart1_txd_a_ish_uart1_txd(0) xxgpp_h_8_uart0_rxd(0) xxgpp_h_9_uart0_txd(0) xxgpp_h_10_uart0_rts_b_a_i3c1_sda_a_ish_gp_10(0) xxgpp_h_11_uart0_cts_b_a_i3c1_scl_a_ish_gp_11(0) xxgpp_h_12(0) xxgpp_h_13_cpu_c10_gate_b(0) xxgpp_h_14_ish_uart1_rxd_a_uart1_rxd_ish_i2c1_sda_ish_i3c1_sda(0) xxgpp_h_15_ish_uart1_txd_a_uart1_txd_ish_i2c1_scl_ish_i3c1_scl(0) xxgpp_h_16_tbt_lsx2_oe_pcie_lnk_down(0) xxgpp_h_17_mic_mute_led(0) xxgpp_h_18(0) xxgpp_h_19_i2c0_sda_i3c0_sda(0) xxgpp_h_20_i2c0_scl_i3c0_scl(0) xxgpp_h_21_i2c1_sda_i3c1_sda(0) xxgpp_h_22_i2c1_scl_i3c1_scl(0) xxgpp_h_23_espi_cs4_b(0) xxgpp_h_24_espi_alert4_b(0) xxgpp_a_0_espi_io_0(0) xxgpp_a_1_espi_io_1(0) xxgpp_a_2_espi_io_2_pripwrdnack(0) xxgpp_a_3_espi_io_3_priack_b(0) xxgpp_a_4_espi_cs0_b(0) xxgpp_a_5_espi_clk(0) xxgpp_a_6_espi_reset_b(0) xxgpp_a_7(0) xxgpp_a_8_osse_smlclk(0) xxgpp_a_9_osse_smldata(0) xxgpp_a_10_osse_smlalert_b(0) xxgpp_a_11(0) xxgpp_a_12(0) xxgpp_a_13_espi_cs1_b(0) xxgpp_a_14_adr_complete(0) xxgpp_a_15_dnx_force_reload(0) xxgpp_a_16_espi_cs2_b(0) xxgpp_a_17_espi_cs3_b(0) xxspi0_io_2(0) xxspi0_io_3(0) xxspi0_mosi_io_0(0) xxspi0_miso_io_1(0) xxspi0_tpm_cs_b(0) xxspi0_flash_0_cs_b(0) xxspi0_flash_1_cs_b(0) xxspi0_clk(0) xxgpp_b_0_usbc_smlclk(0) xxgpp_b_1_usbc_smldata(0) xxgpp_b_2_ish_i2c0_sda_ish_i3c0_sda_a_i2c2_sda(0) xxgpp_b_3_ish_i2c0_scl_ish_i3c0_scl_a_i2c2_scl(0) xxgpp_b_4_bk_0_sbk_0_ish_gp_0(0) xxgpp_b_5_bk_1_sbk_1_ish_gp_1(0) xxgpp_b_6_bk_2_sbk_2_ish_gp_2(0) xxgpp_b_7_bk_3_sbk_3_ish_gp_3(0) xxgpp_b_8_bk_4_sbk_4_ish_gp_4(0) xxgpp_b_9_ddsp_hpd1_disp_misc1(0) xxgpp_b_10_ddsp_hpd2_disp_misc2(0) xxgpp_b_11_usb2_oc1_b_ddsp_hpd3_disp_misc3(0) xxgpp_b_12_slp_s0_b(0) xxgpp_b_13_pltrst_b(0) xxgpp_b_14_usb2_oc2_b_ddsp_hpd4_disp_misc4(0) xxgpp_b_15_usb2_oc3_b(0) xxgpp_b_16_tbt_lsx1_oe(0) xxgpp_b_17_tbt_lsx0_oe_l_vdden2(0) xxgpp_b_18_ish_i2c2_sda_a_i2c4_sda_cnv_mfuart0_rxd(0) xxgpp_b_19_ish_i2c2_scl_a_i2c4_scl_cnv_mfuart0_txd(0) xxgpp_b_20_a_i2c5_sda_cnv_mfuart0_rts_b_ish_gp_8(0) xxgpp_b_21_a_i2c5_scl_cnv_mfuart0_cts_b_ish_gp_9(0) xxgpp_b_22_time_sync_0_ish_gp_5(0) xxgpp_b_23_time_sync_1_ish_gp_6(0) xxgpp_b_24_espi_alert0_b(0) xxgpp_b_25_espi_alert1_b(0) xxgpp_d_0_imgclkout_1(0) xxgpp_d_1_a_i2c3_sda_l_bklten2_a_ish_i2c2_sda(0) xxgpp_d_2_a_i2c3_scl_l_bkltctl2_a_ish_i2c2_scl(0) xxgpp_d_3_cpu_gp_1(0) xxgpp_d_4_imgclkout_0(0) xxgpp_d_5_ish_uart0_rxd_ish_spi_cs_b_sml0bdata(0) xxgpp_d_6_ish_uart0_txd_ish_spi_clk_sml0bclk(0) xxgpp_d_7_ish_uart0_rts_b_ish_spi_miso(0) xxgpp_d_8_ish_uart0_cts_b_ish_spi_mosi_sml0balert_b(0) xxgpp_d_9_i2s_mclk1_out(0) xxgpp_d_10_hda_bclk_i2s0_sclk_hdacpu_bclk(0) xxgpp_d_11_hda_sync_i2s0_sfrm(0) xxgpp_d_12_hda_sdo_i2s0_txd_hdacpu_sdo(0) xxgpp_d_13_hda_sdi_0_i2s0_rxd_hdacpu_sdi(0) xxgpp_d_14_tbt_lsx3_oe(0) xxgpp_d_15(0) xxgpp_d_16_hda_rst_b_dmic_clk_a_1(0) xxgpp_d_17_hda_sdi_1_dmic_data_1(0) xxgpp_d_18_srcclkreq6_b(0) xxgpp_d_19_tbt_lsx0_oe(0) xxgpp_d_20_srcclkreq7_b(0) xxgpp_d_21_ufs_refclk_srcclkreq8_b(0) xxgpp_d_22_bpki3c_sda(0) xxgpp_d_23_bpki3c_scl(0) xxgpp_d_24_espi_alert2_b(0) xxgpp_d_25_espi_alert3_b(0) xxusb2p_1(0) xxusb2n_1(0) xxusb2p_2(0) xxusb2n_2(0) xxusb2p_3(0) xxusb2n_3(0) xxusb2p_4(0) xxusb2n_4(0) xxusb2p_5(0) xxusb2n_5(0) xxusb2p_6(0) xxusb2n_6(0) xxusb2p_7(0) xxusb2n_7(0) xxusb2p_8(0) xxusb2n_8(0) xxmlk_clk(0) xxmlk_data(0) xxgpp_s_0_sndw3_clk_i2s1_txd(0) xxgpp_s_1_sndw3_data0_i2s1_rxd(0) xxgpp_s_2_sndw3_data1_sndw0_clk_dmic_clk_a_0_i2s1_sclk(0) xxgpp_s_3_sndw3_data2_sndw2_data1_sndw0_data0_dmic_data_0_i2s1_sfrm(0) xxgpp_s_4_sndw2_clk_dmic_clk_a_0_i2s2_sclk(0) xxgpp_s_5_sndw2_data0_dmic_data_0_i2s2_sfrm(0) xxgpp_s_6_sndw2_data1_sndw1_clk_dmic_clk_a_1_i2s2_txd(0) xxgpp_s_7_sndw3_data3_sndw2_data2_sndw1_data0_dmic_data_1_i2s2_rxd(0) xxintruder_b(0) xxgpp_f_0_cnv_bri_dt_uart2_rts_b(0) xxgpp_f_1_cnv_bri_rsp_uart2_rxd(0) xxgpp_f_2_cnv_rgi_dt_uart2_txd(0) xxgpp_f_3_cnv_rgi_rsp_uart2_cts_b(0) xxgpp_f_4_cnv_rf_reset_b(0) xxgpp_f_5_crf_clkreq(0) xxgpp_f_6_cnv_pa_blanking(0) xxgpp_f_7_fusa_diagtest_en_imgclkout_2(0) xxgpp_f_8_fusa_diagtest_mode(0) xxgpp_f_9_sx_exit_holdoff_b_ish_gp_11_ieh_fatal_err2_b(0) xxgpp_f_10_a_ish_gp_6(0) xxgpp_f_11_thc1_spi2_clk_a_ish_spi_clk_gspi1_clk(0) xxgpp_f_12_thc_i2c1_scl_i3c2_scl_thc1_spi2_io_0_a_ish_spi_miso_gspi1_mosi_i2c5_scl(0) xxgpp_f_13_thc_i2c1_sda_i3c2_sda_thc1_spi2_io_1_a_ish_spi_mosi_gspi1_miso_i2c5_sda(0) xxgpp_f_14_thc1_spi2_io_2_a_gspi0_mosi(0) xxgpp_f_15_thc1_spi2_io_3_a_gspi0_miso(0) xxgpp_f_16_thc1_spi2_rst_b_a_gspi0_clk(0) xxgpp_f_17_thc1_spi2_cs_b_a_ish_spi_cs_b_gspi1_cs0_b(0) xxgpp_f_18_thc1_spi2_int_b_a_gspi0_cs0_b(0) xxgpp_f_19(0) xxgpp_f_20(0) xxgpp_f_21(0) xxgpp_f_22_thc1_spi2_dsync_ieh_corr_err0_b_a_ish_gp_8(0) xxgpp_f_23_ieh_nonfatal_err1_b_a_ish_gp_9(0) xxgpp_e_0(0) xxgpp_e_1_cpu_gp_2_slp_dram_b_a_ish_gp_5(0) xxgpp_e_2_cpu_gp_3_vralert_b_ish_gp_10(0) xxgpp_e_3_cpu_gp_0(0) xxgpp_e_4(0) xxgpp_e_5_ish_gp_7(0) xxgpp_e_6(0) xxgpp_e_7_ddpa_ctrlclk(0) xxgpp_e_8_ddpa_ctrldata(0) xxgpp_e_9_usb2_oc0_b(0) xxgpp_e_10(0) xxgpp_e_11_thc0_spi1_clk_gspi0_clk(0) xxgpp_e_12_thc_i2c0_scl_thc0_spi1_io_0_gspi0_mosi_i2c4_scl(0) xxgpp_e_13_thc_i2c0_sda_thc0_spi1_io_1_gspi0_miso_i2c4_sda(0) xxgpp_e_14_thc0_spi1_io_2(0) xxgpp_e_15_thc0_spi1_io_3(0) xxgpp_e_16_thc0_spi1_rst_b(0) xxgpp_e_17_thc0_spi1_cs_b_gspi0_cs0_b(0) xxgpp_e_18_thc0_spi1_int_b(0) xxgpp_e_19_pmc_i2c_sda(0) xxgpp_e_20_pmc_i2c_scl(0) xxgpp_e_21_pmcalert_b(0) xxgpp_e_22_thc0_spi1_dsync(0) xxboothalt_b(0) xxgpp_v_0_batlow_b(0) xxgpp_v_1_ac_present(0) xxgpp_v_2_soc_wake_b(0) xxgpp_v_3_pwrbtn_b(0) xxgpp_v_4_slp_s3_b(0) xxgpp_v_5_slp_s4_b(0) xxgpp_v_6_slp_a_b(0) xxgpp_v_7_susclk(0) xxgpp_v_8_slp_wlan_b(0) xxgpp_v_9_slp_s5_b(0) xxgpp_v_10_lanphypc(0) xxgpp_v_11_slp_lan_b(0) xxgpp_v_12_wake_b(0) xxgpp_v_13_caterr_b(0) xxgpp_v_14_forcepr_b(0) xxgpp_v_15_thermtrip_b(0) xxgpp_v_16_vccst_en(0) xxgpp_v_17(0) xxsys_reset_b(0) xxl_bklten(0) xxl_bkltctl(0) xxl_vdden(0) xxmlk_rst_b(0) xxgpp_c_0_smbclk(0) xxgpp_c_1_smbdata(0) xxgpp_c_2_smbalert_b(0) xxgpp_c_3_sml0clk(0) xxgpp_c_4_sml0data(0) xxgpp_c_5_sml0alert_b(0) xxgpp_c_6_sml1clk(0) xxgpp_c_7_sml1data(0) xxgpp_c_8_sml1alert_b_pchhot_b(0) xxgpp_c_9_srcclkreq0_b(0) xxgpp_c_10_srcclkreq1_b(0) xxgpp_c_11_srcclkreq2_b(0) xxgpp_c_12_srcclkreq3_b(0) xxgpp_c_13_srcclkreq4_b(0) xxgpp_c_14_srcclkreq5_b(0) xxgpp_c_15(0) xxgpp_c_16_tbt_lsx0_a_ddp1_ctrlclk(0) xxgpp_c_17_tbt_lsx0_b_ddp1_ctrldata(0) xxgpp_c_18_tbt_lsx1_a_ddp2_ctrlclk(0) xxgpp_c_19_tbt_lsx1_b_ddp2_ctrldata(0) xxgpp_c_20_tbt_lsx2_a_ddp3_ctrlclk(0) xxgpp_c_21_tbt_lsx2_b_ddp3_ctrldata(0) xxgpp_c_22_tbt_lsx3_a_ddp4_ctrlclk(0) xxgpp_c_23_tbt_lsx3_b_ddp4_ctrldata(0) ;";

cycle 100;

#strobe labelling
pass itpp "label:Pin_XXJTAG_MBPB0@654;";
pass itpp "label:Pin_XXJTAG_MBPB1@652;";
pass itpp "label:Pin_XXJTAG_MBPB2@650;";
pass itpp "label:Pin_XXJTAG_MBPB3@648;";
pass itpp "label:Pin_XXPRDY_B@646;";
pass itpp "label:Pin_XXPREQ_B@644;";
pass itpp "label:Pin_XXDDSP_HPDALV@642;";
pass itpp "label:Pin_XXGPP_H_0@640;";
pass itpp "label:Pin_XXGPP_H_1@638;";
pass itpp "label:Pin_XXGPP_H_2@636;";
pass itpp "label:Pin_XXGPP_H_3_MIC_MUTE@634;";
pass itpp "label:Pin_XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD@632;";
pass itpp "label:Pin_XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD@630;";
pass itpp "label:Pin_XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD@628;";
pass itpp "label:Pin_XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD@626;";
pass itpp "label:Pin_XXGPP_H_8_UART0_RXD@624;";
pass itpp "label:Pin_XXGPP_H_9_UART0_TXD@622;";
pass itpp "label:Pin_XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10@620;";
pass itpp "label:Pin_XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11@618;";
pass itpp "label:Pin_XXGPP_H_12@616;";
pass itpp "label:Pin_XXGPP_H_13_CPU_C10_GATE_B@614;";
pass itpp "label:Pin_XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA@612;";
pass itpp "label:Pin_XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL@610;";
pass itpp "label:Pin_XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN@608;";
pass itpp "label:Pin_XXGPP_H_17_MIC_MUTE_LED@606;";
pass itpp "label:Pin_XXGPP_H_18@604;";
pass itpp "label:Pin_XXGPP_H_19_I2C0_SDA_I3C0_SDA@602;";
pass itpp "label:Pin_XXGPP_H_20_I2C0_SCL_I3C0_SCL@600;";
pass itpp "label:Pin_XXGPP_H_21_I2C1_SDA_I3C1_SDA@598;";
pass itpp "label:Pin_XXGPP_H_22_I2C1_SCL_I3C1_SCL@596;";
pass itpp "label:Pin_XXGPP_H_23_ESPI_CS4_B@594;";
pass itpp "label:Pin_XXGPP_H_24_ESPI_ALERT4_B@592;";
pass itpp "label:Pin_XXGPP_A_0_ESPI_IO_0@590;";
pass itpp "label:Pin_XXGPP_A_1_ESPI_IO_1@588;";
pass itpp "label:Pin_XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK@586;";
pass itpp "label:Pin_XXGPP_A_3_ESPI_IO_3_PRIACK_B@584;";
pass itpp "label:Pin_XXGPP_A_4_ESPI_CS0_B@582;";
pass itpp "label:Pin_XXGPP_A_5_ESPI_CLK@580;";
pass itpp "label:Pin_XXGPP_A_6_ESPI_RESET_B@578;";
pass itpp "label:Pin_XXGPP_A_7@576;";
pass itpp "label:Pin_XXGPP_A_8_OSSE_SMLCLK@574;";
pass itpp "label:Pin_XXGPP_A_9_OSSE_SMLDATA@572;";
pass itpp "label:Pin_XXGPP_A_10_OSSE_SMLALERT_B@570;";
pass itpp "label:Pin_XXGPP_A_11@568;";
pass itpp "label:Pin_XXGPP_A_12@566;";
pass itpp "label:Pin_XXGPP_A_13_ESPI_CS1_B@564;";
pass itpp "label:Pin_XXGPP_A_14_ADR_COMPLETE@562;";
pass itpp "label:Pin_XXGPP_A_15_DNX_FORCE_RELOAD@560;";
pass itpp "label:Pin_XXGPP_A_16_ESPI_CS2_B@558;";
pass itpp "label:Pin_XXGPP_A_17_ESPI_CS3_B@556;";
pass itpp "label:Pin_XXSPI0_IO_2@554;";
pass itpp "label:Pin_XXSPI0_IO_3@552;";
pass itpp "label:Pin_XXSPI0_MOSI_IO_0@550;";
pass itpp "label:Pin_XXSPI0_MISO_IO_1@548;";
pass itpp "label:Pin_XXSPI0_TPM_CS_B@546;";
pass itpp "label:Pin_XXSPI0_FLASH_0_CS_B@544;";
pass itpp "label:Pin_XXSPI0_FLASH_1_CS_B@542;";
pass itpp "label:Pin_XXSPI0_CLK@540;";
pass itpp "label:Pin_XXGPP_B_0_USBC_SMLCLK@536;";
pass itpp "label:Pin_XXGPP_B_1_USBC_SMLDATA@534;";
pass itpp "label:Pin_XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA@532;";
pass itpp "label:Pin_XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL@530;";
pass itpp "label:Pin_XXGPP_B_4_BK_0_SBK_0_ISH_GP_0@528;";
pass itpp "label:Pin_XXGPP_B_5_BK_1_SBK_1_ISH_GP_1@526;";
pass itpp "label:Pin_XXGPP_B_6_BK_2_SBK_2_ISH_GP_2@524;";
pass itpp "label:Pin_XXGPP_B_7_BK_3_SBK_3_ISH_GP_3@522;";
pass itpp "label:Pin_XXGPP_B_8_BK_4_SBK_4_ISH_GP_4@520;";
pass itpp "label:Pin_XXGPP_B_9_DDSP_HPD1_DISP_MISC1@518;";
pass itpp "label:Pin_XXGPP_B_10_DDSP_HPD2_DISP_MISC2@516;";
pass itpp "label:Pin_XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3@514;";
pass itpp "label:Pin_XXGPP_B_12_SLP_S0_B@512;";
pass itpp "label:Pin_XXGPP_B_13_PLTRST_B@510;";
pass itpp "label:Pin_XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4@508;";
pass itpp "label:Pin_XXGPP_B_15_USB2_OC3_B@506;";
pass itpp "label:Pin_XXGPP_B_16_TBT_LSX1_OE@504;";
pass itpp "label:Pin_XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2@502;";
pass itpp "label:Pin_XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD@500;";
pass itpp "label:Pin_XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD@498;";
pass itpp "label:Pin_XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8@496;";
pass itpp "label:Pin_XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9@494;";
pass itpp "label:Pin_XXGPP_B_22_TIME_SYNC_0_ISH_GP_5@492;";
pass itpp "label:Pin_XXGPP_B_23_TIME_SYNC_1_ISH_GP_6@490;";
pass itpp "label:Pin_XXGPP_B_24_ESPI_ALERT0_B@488;";
pass itpp "label:Pin_XXGPP_B_25_ESPI_ALERT1_B@486;";
pass itpp "label:Pin_XXGPP_D_0_IMGCLKOUT_1@484;";
pass itpp "label:Pin_XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA@482;";
pass itpp "label:Pin_XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL@480;";
pass itpp "label:Pin_XXGPP_D_3_CPU_GP_1@478;";
pass itpp "label:Pin_XXGPP_D_4_IMGCLKOUT_0@476;";
pass itpp "label:Pin_XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA@474;";
pass itpp "label:Pin_XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK@472;";
pass itpp "label:Pin_XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO@470;";
pass itpp "label:Pin_XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B@468;";
pass itpp "label:Pin_XXGPP_D_9_I2S_MCLK1_OUT@466;";
pass itpp "label:Pin_XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK@464;";
pass itpp "label:Pin_XXGPP_D_11_HDA_SYNC_I2S0_SFRM@462;";
pass itpp "label:Pin_XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO@460;";
pass itpp "label:Pin_XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI@458;";
pass itpp "label:Pin_XXGPP_D_14_TBT_LSX3_OE@456;";
pass itpp "label:Pin_XXGPP_D_15@454;";
pass itpp "label:Pin_XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1@452;";
pass itpp "label:Pin_XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1@450;";
pass itpp "label:Pin_XXGPP_D_18_SRCCLKREQ6_B@448;";
pass itpp "label:Pin_XXGPP_D_19_TBT_LSX0_OE@446;";
pass itpp "label:Pin_XXGPP_D_20_SRCCLKREQ7_B@444;";
pass itpp "label:Pin_XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B@442;";
pass itpp "label:Pin_XXGPP_D_22_BPKI3C_SDA@440;";
pass itpp "label:Pin_XXGPP_D_23_BPKI3C_SCL@438;";
pass itpp "label:Pin_XXGPP_D_24_ESPI_ALERT2_B@436;";
pass itpp "label:Pin_XXGPP_D_25_ESPI_ALERT3_B@434;";
pass itpp "label:Pin_XXUSB2P_1@429;";
pass itpp "label:Pin_XXUSB2N_1@427;";
pass itpp "label:Pin_XXUSB2P_2@425;";
pass itpp "label:Pin_XXUSB2N_2@423;";
pass itpp "label:Pin_XXUSB2P_3@421;";
pass itpp "label:Pin_XXUSB2N_3@419;";
pass itpp "label:Pin_XXUSB2P_4@417;";
pass itpp "label:Pin_XXUSB2N_4@415;";
pass itpp "label:Pin_XXUSB2P_5@413;";
pass itpp "label:Pin_XXUSB2N_5@411;";
pass itpp "label:Pin_XXUSB2P_6@409;";
pass itpp "label:Pin_XXUSB2N_6@407;";
pass itpp "label:Pin_XXUSB2P_7@405;";
pass itpp "label:Pin_XXUSB2N_7@403;";
pass itpp "label:Pin_XXUSB2P_8@401;";
pass itpp "label:Pin_XXUSB2N_8@399;";
pass itpp "label:Pin_XXMLK_CLK@371;";
pass itpp "label:Pin_XXMLK_DATA@369;";
pass itpp "label:Pin_XXGPP_S_0_SNDW3_CLK_I2S1_TXD@222;";
pass itpp "label:Pin_XXGPP_S_1_SNDW3_DATA0_I2S1_RXD@220;";
pass itpp "label:Pin_XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK@218;";
pass itpp "label:Pin_XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM@216;";
pass itpp "label:Pin_XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK@214;";
pass itpp "label:Pin_XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM@212;";
pass itpp "label:Pin_XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD@210;";
pass itpp "label:Pin_XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD@208;";
pass itpp "label:Pin_XXINTRUDER_B@204;";
pass itpp "label:Pin_XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B@196;";
pass itpp "label:Pin_XXGPP_F_1_CNV_BRI_RSP_UART2_RXD@194;";
pass itpp "label:Pin_XXGPP_F_2_CNV_RGI_DT_UART2_TXD@192;";
pass itpp "label:Pin_XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B@190;";
pass itpp "label:Pin_XXGPP_F_4_CNV_RF_RESET_B@188;";
pass itpp "label:Pin_XXGPP_F_5_CRF_CLKREQ@186;";
pass itpp "label:Pin_XXGPP_F_6_CNV_PA_BLANKING@184;";
pass itpp "label:Pin_XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2@182;";
pass itpp "label:Pin_XXGPP_F_8_FUSA_DIAGTEST_MODE@180;";
pass itpp "label:Pin_XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B@178;";
pass itpp "label:Pin_XXGPP_F_10_A_ISH_GP_6@176;";
pass itpp "label:Pin_XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK@174;";
pass itpp "label:Pin_XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL@172;";
pass itpp "label:Pin_XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA@170;";
pass itpp "label:Pin_XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI@168;";
pass itpp "label:Pin_XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO@166;";
pass itpp "label:Pin_XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK@164;";
pass itpp "label:Pin_XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B@162;";
pass itpp "label:Pin_XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B@160;";
pass itpp "label:Pin_XXGPP_F_19@158;";
pass itpp "label:Pin_XXGPP_F_20@156;";
pass itpp "label:Pin_XXGPP_F_21@154;";
pass itpp "label:Pin_XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8@152;";
pass itpp "label:Pin_XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9@150;";
pass itpp "label:Pin_XXGPP_E_0@148;";
pass itpp "label:Pin_XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5@146;";
pass itpp "label:Pin_XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10@144;";
pass itpp "label:Pin_XXGPP_E_3_CPU_GP_0@142;";
pass itpp "label:Pin_XXGPP_E_4@140;";
pass itpp "label:Pin_XXGPP_E_5_ISH_GP_7@138;";
pass itpp "label:Pin_XXGPP_E_6@136;";
pass itpp "label:Pin_XXGPP_E_7_DDPA_CTRLCLK@134;";
pass itpp "label:Pin_XXGPP_E_8_DDPA_CTRLDATA@132;";
pass itpp "label:Pin_XXGPP_E_9_USB2_OC0_B@130;";
pass itpp "label:Pin_XXGPP_E_10@128;";
pass itpp "label:Pin_XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK@126;";
pass itpp "label:Pin_XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL@124;";
pass itpp "label:Pin_XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA@122;";
pass itpp "label:Pin_XXGPP_E_14_THC0_SPI1_IO_2@120;";
pass itpp "label:Pin_XXGPP_E_15_THC0_SPI1_IO_3@118;";
pass itpp "label:Pin_XXGPP_E_16_THC0_SPI1_RST_B@116;";
pass itpp "label:Pin_XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B@114;";
pass itpp "label:Pin_XXGPP_E_18_THC0_SPI1_INT_B@112;";
pass itpp "label:Pin_XXGPP_E_19_PMC_I2C_SDA@110;";
pass itpp "label:Pin_XXGPP_E_20_PMC_I2C_SCL@108;";
pass itpp "label:Pin_XXGPP_E_21_PMCALERT_B@106;";
pass itpp "label:Pin_XXGPP_E_22_THC0_SPI1_DSYNC@104;";
pass itpp "label:Pin_XXBOOTHALT_B@102;";
pass itpp "label:Pin_XXGPP_V_0_BATLOW_B@98;";
pass itpp "label:Pin_XXGPP_V_1_AC_PRESENT@96;";
pass itpp "label:Pin_XXGPP_V_2_SOC_WAKE_B@94;";
pass itpp "label:Pin_XXGPP_V_3_PWRBTN_B@92;";
pass itpp "label:Pin_XXGPP_V_4_SLP_S3_B@90;";
pass itpp "label:Pin_XXGPP_V_5_SLP_S4_B@88;";
pass itpp "label:Pin_XXGPP_V_6_SLP_A_B@86;";
pass itpp "label:Pin_XXGPP_V_7_SUSCLK@84;";
pass itpp "label:Pin_XXGPP_V_8_SLP_WLAN_B@82;";
pass itpp "label:Pin_XXGPP_V_9_SLP_S5_B@80;";
pass itpp "label:Pin_XXGPP_V_10_LANPHYPC@78;";
pass itpp "label:Pin_XXGPP_V_11_SLP_LAN_B@76;";
pass itpp "label:Pin_XXGPP_V_12_WAKE_B@74;";
pass itpp "label:Pin_XXGPP_V_13_CATERR_B@72;";
pass itpp "label:Pin_XXGPP_V_14_FORCEPR_B@70;";
pass itpp "label:Pin_XXGPP_V_15_THERMTRIP_B@68;";
pass itpp "label:Pin_XXGPP_V_16_VCCST_EN@66;";
pass itpp "label:Pin_XXGPP_V_17@64;";
pass itpp "label:Pin_XXSYS_RESET_B@60;";
pass itpp "label:Pin_XXL_BKLTEN@58;";
pass itpp "label:Pin_XXL_BKLTCTL@56;";
pass itpp "label:Pin_XXL_VDDEN@54;";
pass itpp "label:Pin_XXMLK_RST_B@52;";
pass itpp "label:Pin_XXGPP_C_0_SMBCLK@50;";
pass itpp "label:Pin_XXGPP_C_1_SMBDATA@48;";
pass itpp "label:Pin_XXGPP_C_2_SMBALERT_B@46;";
pass itpp "label:Pin_XXGPP_C_3_SML0CLK@44;";
pass itpp "label:Pin_XXGPP_C_4_SML0DATA@42;";
pass itpp "label:Pin_XXGPP_C_5_SML0ALERT_B@40;";
pass itpp "label:Pin_XXGPP_C_6_SML1CLK@38;";
pass itpp "label:Pin_XXGPP_C_7_SML1DATA@36;";
pass itpp "label:Pin_XXGPP_C_8_SML1ALERT_B_PCHHOT_B@34;";
pass itpp "label:Pin_XXGPP_C_9_SRCCLKREQ0_B@32;";
pass itpp "label:Pin_XXGPP_C_10_SRCCLKREQ1_B@30;";
pass itpp "label:Pin_XXGPP_C_11_SRCCLKREQ2_B@28;";
pass itpp "label:Pin_XXGPP_C_12_SRCCLKREQ3_B@26;";
pass itpp "label:Pin_XXGPP_C_13_SRCCLKREQ4_B@24;";
pass itpp "label:Pin_XXGPP_C_14_SRCCLKREQ5_B@22;";
pass itpp "label:Pin_XXGPP_C_15@20;";
pass itpp "label:Pin_XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK@18;";
pass itpp "label:Pin_XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA@16;";
pass itpp "label:Pin_XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK@14;";
pass itpp "label:Pin_XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA@12;";
pass itpp "label:Pin_XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK@10;";
pass itpp "label:Pin_XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA@8;";
pass itpp "label:Pin_XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK@6;";
pass itpp "label:Pin_XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA@4;";

#pass itpp "label: LONG_CHAIN: START_EXTEST;";
pass itpp "scani: 000000001001;";
pass itpp "to_state: Run-Test/Idle ;";
#label "DRSHIFT_657";
#pass itpp "scand: 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111010101010101010101010101010101001101001001101001001001001101010010000000000000110000000001100000000011000000000110000000001100000000100010001000100010001000100010001001010010011010010010010011010010010010011111111111111111011111110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000, XXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXXXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXXXXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXXXXXXXXXXXXXXXXXXXXXXXXXXXLXLXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXLXLXLXLXLXLXLXLXXXLXXXXXXXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXXXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXXXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXLXXXX ;";
#pass itpp "to_state: Run-Test/Idle ;";
cycle 10;

tap_raw_shift :
ir_tdi = SAMPLE_PRELOAD,
dr_tdi = 'b000000000000000000000000000000000000000000000100000,
dr_tdo = 'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX;
flush;

tap_raw_shift :
ir_tdi = EXTEST,
dr_tdi = 'b000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000,
dr_tdo = 'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0XXXXXX;
flush;

label "End_Test";
cycle 10;


