// Seed: 1497202423
module module_0 (
    output wor  id_0,
    input  wire id_1,
    input  tri0 id_2
);
  wire id_4;
  assign module_1.id_18 = 0;
  assign id_4 = id_4;
  assign id_0 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    output wor id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wand id_8,
    output tri1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input wire id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    output tri0 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input wire id_19
);
  assign id_10 = id_13 > id_13;
  module_0 modCall_1 (
      id_5,
      id_14,
      id_2
  );
  assign id_16 = 1;
endmodule
