/*******************************************************************************
 *
 *                Copyright (C), NXP Semiconductors
 *
 *                   (C) NXP Semiconductors
 *     All rights are reserved. Reproduction in whole or in part is
 *    prohibited without the written consent of the copyright owner.
 * NXP reserves the right to make changes without notice at any time.
 * NXP makes no warranty, expressed, implied or statutory, including but
 * not limited to any implied warranty of merchantability or fitness for any
 * particular purpose, or that the use will not infringe any third party patent,
 * copyright or trademark. NXP must not be liable for any loss or damage
 *                        arising from its use.
 *
 * *//** \file
 *
 * $Author: Purnank H G (ing05193) $
 * $Revision: 13872 $ (v04.13.00)
 * $Date: 2015-07-16 14:29:05 +0530 (Thu, 16 Jul 2015) $
 *
 *******************************************************************************/
#ifndef PN7462AU_IP_CLIF_H_INCLUDED_RORW
#define PN7462AU_IP_CLIF_H_INCLUDED_RORW

#define CLIF_CONTROL_REG_R (0UL)
#define CLIF_CONTROL_REG_W (0UL)
#define CLIF_CLOCK_CONTROL_REG_R (0UL)
#define CLIF_CLOCK_CONTROL_REG_W (0UL)
#define CLIF_STATUS_REG_R (0UL)
#define CLIF_TRANSCEIVE_CONTROL_REG_R (0UL)
#define CLIF_TRANSCEIVE_CONTROL_REG_W (0UL)
#define CLIF_TX_WAIT_REG_R (0UL)
#define CLIF_TX_WAIT_REG_W (0UL)
#define CLIF_TX_TIMESLOT_SEL_REG_R (0UL)
#define CLIF_TX_TIMESLOT_SEL_REG_W (0UL)
#define CLIF_RX_WAIT_REG_R (0UL)
#define CLIF_RX_WAIT_REG_W (0UL)
#define CLIF_TX_BUFFER_REG_R (0UL)
#define CLIF_TX_BUFFER_REG_W (0UL)
#define CLIF_RX_BUFFER_REG_R (0UL)
#define CLIF_RX_BUFFER_REG_W (0UL)
#define CLIF_TX_WATERLEVEL_REG_R (0UL)
#define CLIF_TX_WATERLEVEL_REG_W (0UL)
#define CLIF_RX_WATERLEVEL_REG_R (0UL)
#define CLIF_RX_WATERLEVEL_REG_W (0UL)
#define CLIF_RF_CONTROL_REG_R (0UL)
#define CLIF_RF_CONTROL_REG_W (0UL)
#define CLIF_TX_DATA_CONFIG_REG_R (0UL)
#define CLIF_TX_DATA_CONFIG_REG_W (0UL)
#define CLIF_TX_DATA_MOD_REG_R (0UL)
#define CLIF_TX_DATA_MOD_REG_W (0UL)
#define CLIF_TX_FRAME_CONFIG_REG_R (0UL)
#define CLIF_TX_FRAME_CONFIG_REG_W (0UL)
#define CLIF_TX_SYMBOL_CONFIG_REG_R (0UL)
#define CLIF_TX_SYMBOL_CONFIG_REG_W (0UL)
#define CLIF_TX_SYMBOL0_DEF_REG_R (0UL)
#define CLIF_TX_SYMBOL0_DEF_REG_W (0UL)
#define CLIF_TX_SYMBOL1_DEF_REG_R (0UL)
#define CLIF_TX_SYMBOL1_DEF_REG_W (0UL)
#define CLIF_TX_SYMBOL23_DEF_REG_R (0UL)
#define CLIF_TX_SYMBOL23_DEF_REG_W (0UL)
#define CLIF_TX_SYMBOL01_MOD_REG_R (0UL)
#define CLIF_TX_SYMBOL01_MOD_REG_W (0UL)
#define CLIF_TX_SYMBOL23_MOD_REG_R (0UL)
#define CLIF_TX_SYMBOL23_MOD_REG_W (0UL)
#define CLIF_TX_OVERSHOOT_CONFIG_REG_R (0UL)
#define CLIF_TX_OVERSHOOT_CONFIG_REG_W (0UL)
#define CLIF_TX_UNDERSHOOT_CONFIG_REG_R (0UL)
#define CLIF_TX_UNDERSHOOT_CONFIG_REG_W (0UL)
#define CLIF_RX_CONFIG_REG_R (0UL)
#define CLIF_RX_CONFIG_REG_W (0UL)
#define CLIF_RX_STATUS_REG_R (0UL)
#define CLIF_CMA_REG_R (0UL)
#define CLIF_CMA_REG_W (0UL)
#define CLIF_NFCWI_REG_R (0UL)
#define CLIF_NFCWI_REG_W (0UL)
#define CLIF_CRC_RX_CONFIG_REG_R (0UL)
#define CLIF_CRC_RX_CONFIG_REG_W (0UL)
#define CLIF_CRC_TX_CONFIG_REG_R (0UL)
#define CLIF_CRC_TX_CONFIG_REG_W (0UL)
#define CLIF_CRC_DATA_REG_R (0UL)
#define CLIF_TIMER0_CONFIG_REG_R (0UL)
#define CLIF_TIMER0_CONFIG_REG_W (0UL)
#define CLIF_TIMER1_CONFIG_REG_R (0UL)
#define CLIF_TIMER1_CONFIG_REG_W (0UL)
#define CLIF_TIMER2_CONFIG_REG_R (0UL)
#define CLIF_TIMER2_CONFIG_REG_W (0UL)
#define CLIF_TIMER0_RELOAD_REG_R (0UL)
#define CLIF_TIMER0_RELOAD_REG_W (0UL)
#define CLIF_TIMER1_RELOAD_REG_R (0UL)
#define CLIF_TIMER1_RELOAD_REG_W (0UL)
#define CLIF_TIMER2_RELOAD_REG_R (0UL)
#define CLIF_TIMER2_RELOAD_REG_W (0UL)
#define CLIF_TIMER0_OUTPUT_REG_R (0UL)
#define CLIF_TIMER1_OUTPUT_REG_R (0UL)
#define CLIF_TIMER2_OUTPUT_REG_R (0UL)
#define CLIF_TIMER3_CONFIG_REG_R (0UL)
#define CLIF_TIMER3_CONFIG_REG_W (0UL)
#define CLIF_MFC_CONFIG_REG_R (0UL)
#define CLIF_MFC_CONFIG_REG_W (0UL)
#define CLIF_MFC_PRNG_REG_R (0UL)
#define CLIF_MFC_INPUT_REG_R (0UL)
#define CLIF_MFC_INPUT_REG_W (0UL)
#define CLIF_SIGPRO_CONFIG_REG_R (0UL)
#define CLIF_SIGPRO_CONFIG_REG_W (0UL)
#define CLIF_SIGPRO_RM_CONFIG0_REG_R (0UL)
#define CLIF_SIGPRO_RM_CONFIG0_REG_W (0UL)
#define CLIF_SIGPRO_RM_CONFIG1_REG_R (0UL)
#define CLIF_SIGPRO_RM_CONFIG1_REG_W (0UL)
#define CLIF_SIGPRO_CM_CONFIG_REG_R (0UL)
#define CLIF_SIGPRO_CM_CONFIG_REG_W (0UL)
#define CLIF_SIGPRO_ADCBCM_CONFIG_REG_R (0UL)
#define CLIF_SIGPRO_ADCBCM_CONFIG_REG_W (0UL)
#define CLIF_SIGPRO_ADCBCM_THRESHOLD_REG_R (0UL)
#define CLIF_SIGPRO_ADCBCM_THRESHOLD_REG_W (0UL)
#define CLIF_SIGPRO_ADCBCM_BITENERGY0_REG_R (0UL)
#define CLIF_SIGPRO_ADCBCM_BITENERGY1_REG_R (0UL)
#define CLIF_AGC_CONFIG0_REG_R (0UL)
#define CLIF_AGC_CONFIG0_REG_W (0UL)
#define CLIF_AGC_CONFIG1_REG_R (0UL)
#define CLIF_AGC_CONFIG1_REG_W (0UL)
#define CLIF_AGC_INPUT_REG_R (0UL)
#define CLIF_AGC_INPUT_REG_W (0UL)
#define CLIF_RSSI_REG_R (0UL)
#define CLIF_TX_CONTROL_REG_R (0UL)
#define CLIF_TX_CONTROL_REG_W (0UL)
#define CLIF_TBCONTROL_REG_R (0UL)
#define CLIF_TBCONTROL_REG_W (0UL)
#define CLIF_DACCONTROL_REG_R (0UL)
#define CLIF_DACCONTROL_REG_W (0UL)
#define CLIF_TBVALUE_REG_R (0UL)
#define CLIF_TBVALUE_REG_W (0UL)
#define CLIF_RX_DATA_BUFFER_REG_R (0UL)
#define CLIF_TEST_CONTROL_REG_R (0UL)
#define CLIF_TEST_CONTROL_REG_W (0UL)
#define CLIF_ANA_NFCLD_REG_R (0UL)
#define CLIF_ANA_NFCLD_REG_W (0UL)
#define CLIF_ANA_TX_CLK_CONTROL_REG_R (0UL)
#define CLIF_ANA_TX_CLK_CONTROL_REG_W (0UL)
#define CLIF_ANA_TX_AMPLITUDE_REG_R (0UL)
#define CLIF_ANA_TX_AMPLITUDE_REG_W (0UL)
#define CLIF_ANA_PBF_CONTROL_REG_R (0UL)
#define CLIF_ANA_PBF_CONTROL_REG_W (0UL)
#define CLIF_ANA_RX_REG_R (0UL)
#define CLIF_ANA_RX_REG_W (0UL)
#define CLIF_ANA_CM_CONFIG_REG_R (0UL)
#define CLIF_ANA_CM_CONFIG_REG_W (0UL)
#define CLIF_ANA_CMPLUS_B_REG_R (0UL)
#define CLIF_ANA_CMPLUS_B_REG_W (0UL)
#define CLIF_ANA_AGC_REG_R (0UL)
#define CLIF_ANA_AGC_REG_W (0UL)
#define CLIF_ANA_CLK_MAN_REG_R (0UL)
#define CLIF_ANA_CLK_MAN_REG_W (0UL)
#define CLIF_ANA_TESTBUS_SELECT_REG_R (0UL)
#define CLIF_ANA_TESTBUS_SELECT_REG_W (0UL)
#define CLIF_ANA_TX_SHAPE_CONTROL_REG_R (0UL)
#define CLIF_ANA_TX_SHAPE_CONTROL_REG_W (0UL)
#define CLIF_ANA_TESTBUS_SELECT2_REG_R (0UL)
#define CLIF_ANA_TESTBUS_SELECT2_REG_W (0UL)
#define CLIF_ANA_TEST_REG_R (0UL)
#define CLIF_ANA_TEST_REG_W (0UL)
#define CLIF_SPARE_REG_R (0UL)
#define CLIF_SPARE_REG_W (0UL)
#define CLIF_DPLL_CONTROL_REG_R (0UL)
#define CLIF_DPLL_CONTROL_REG_W (0UL)
#define CLIF_DPLL_INIT_REG_R (0UL)
#define CLIF_DPLL_INIT_REG_W (0UL)
#define CLIF_DPLL_GEAR_REG_R (0UL)
#define CLIF_DPLL_GEAR_REG_W (0UL)
#define CLIF_DPLL_INIT_FREQ_REG_R (0UL)
#define CLIF_DPLL_INIT_FREQ_REG_W (0UL)
#define CLIF_BBA_CONTROL_REG_R (0UL)
#define CLIF_BBA_CONTROL_REG_W (0UL)
#define CLIF_RSSI_LATCH_REG_R (0UL)
#define CLIF_RSSI_LATCH_REG_W (0UL)
#define CLIF_INT_CLR_ENABLE_REG_WO (0UL)
#define CLIF_INT_CLR_ENABLE_REG_W (0UL)
#define CLIF_INT_SET_ENABLE_REG_WO (0UL)
#define CLIF_INT_SET_ENABLE_REG_W (0UL)
#define CLIF_INT_STATUS_REG_R (0UL)
#define CLIF_INT_ENABLE_REG_R (0UL)
#define CLIF_INT_CLR_STATUS_REG_WO (0UL)
#define CLIF_INT_CLR_STATUS_REG_W (0UL)
#define CLIF_INT_SET_STATUS_REG_WO (0UL)
#define CLIF_INT_SET_STATUS_REG_W (0UL)

#endif /* PN7462AU_IP_CLIF_H_INCLUDED_RORW */
