Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 31 11:37:34 2023
| Host         : DESKTOP-A2QVG51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: design_clk/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.255        0.000                      0                   65        0.103        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
board_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk           4.255        0.000                      0                   65        0.103        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk
  To Clock:  board_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.251ns (43.702%)  route 2.900ns (56.298%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.872    10.237    design_clk/clear
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    design_clk/board_clk
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    design_clk/clkq_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.251ns (43.702%)  route 2.900ns (56.298%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.872    10.237    design_clk/clear
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    design_clk/board_clk
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    design_clk/clkq_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.251ns (43.702%)  route 2.900ns (56.298%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.872    10.237    design_clk/clear
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    design_clk/board_clk
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    design_clk/clkq_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.251ns (43.702%)  route 2.900ns (56.298%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.872    10.237    design_clk/clear
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    design_clk/board_clk
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    design_clk/clkq_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 2.251ns (43.082%)  route 2.974ns (56.918%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.946    10.311    design_clk/clear
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    design_clk/board_clk
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    design_clk/clkq_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 2.251ns (43.082%)  route 2.974ns (56.918%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.946    10.311    design_clk/clear
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    design_clk/board_clk
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    design_clk/clkq_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 2.251ns (43.082%)  route 2.974ns (56.918%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.946    10.311    design_clk/clear
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    design_clk/board_clk
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    design_clk/clkq_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 2.251ns (43.082%)  route 2.974ns (56.918%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.946    10.311    design_clk/clear
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    design_clk/board_clk
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    design_clk/clkq_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.251ns (43.192%)  route 2.961ns (56.808%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.933    10.298    design_clk/clear
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    design_clk/clkq_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 design_clk/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clk rise@10.000ns - board_clk rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.251ns (43.192%)  route 2.961ns (56.808%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  design_clk/clkq_reg[0]/Q
                         net (fo=2, routed)           0.535     6.077    design_clk/clkq_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  design_clk/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_clk/clkq_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_clk/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_clk/clkq_reg[0]_i_16_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  design_clk/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.885    design_clk/clkq_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  design_clk/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.999    design_clk/clkq_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  design_clk/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.113    design_clk/clkq_reg[0]_i_13_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  design_clk/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.227    design_clk/clkq_reg[0]_i_11_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.449 r  design_clk/clkq_reg[0]_i_10/O[0]
                         net (fo=2, routed)           0.827     8.276    design_clk/p_0_in[25]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.575 r  design_clk/clkq[0]_i_3/O
                         net (fo=1, routed)           0.666     9.241    design_clk/clkq[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.365 r  design_clk/clkq[0]_i_1/O
                         net (fo=33, routed)          0.933    10.298    design_clk/clear
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    design_clk/clkq_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  4.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    design_clk/board_clk
    SLICE_X37Y49         FDRE                                         r  design_clk/clkq_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_clk/clkq_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    design_clk/clkq_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  design_clk/clkq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    design_clk/clkq_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  design_clk/clkq_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    design_clk/clkq_reg[28]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    design_clk/board_clk
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    design_clk/clkq_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    design_clk/board_clk
    SLICE_X37Y49         FDRE                                         r  design_clk/clkq_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_clk/clkq_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    design_clk/clkq_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  design_clk/clkq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    design_clk/clkq_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  design_clk/clkq_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    design_clk/clkq_reg[28]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    design_clk/board_clk
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    design_clk/clkq_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    design_clk/board_clk
    SLICE_X37Y49         FDRE                                         r  design_clk/clkq_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_clk/clkq_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    design_clk/clkq_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  design_clk/clkq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    design_clk/clkq_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  design_clk/clkq_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    design_clk/clkq_reg[28]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    design_clk/board_clk
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    design_clk/clkq_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    design_clk/board_clk
    SLICE_X37Y49         FDRE                                         r  design_clk/clkq_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_clk/clkq_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    design_clk/clkq_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  design_clk/clkq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    design_clk/clkq_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  design_clk/clkq_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    design_clk/clkq_reg[28]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    design_clk/board_clk
    SLICE_X37Y50         FDRE                                         r  design_clk/clkq_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    design_clk/clkq_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    design_clk/board_clk
    SLICE_X37Y45         FDRE                                         r  design_clk/clkq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  design_clk/clkq_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    design_clk/clkq_reg[11]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  design_clk/clkq_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    design_clk/clkq_reg[8]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  design_clk/clkq_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    design_clk/board_clk
    SLICE_X37Y45         FDRE                                         r  design_clk/clkq_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    design_clk/clkq_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    design_clk/board_clk
    SLICE_X37Y46         FDRE                                         r  design_clk/clkq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  design_clk/clkq_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    design_clk/clkq_reg[15]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  design_clk/clkq_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    design_clk/clkq_reg[12]_i_1_n_4
    SLICE_X37Y46         FDRE                                         r  design_clk/clkq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    design_clk/board_clk
    SLICE_X37Y46         FDRE                                         r  design_clk/clkq_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    design_clk/clkq_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  design_clk/clkq_reg[3]/Q
                         net (fo=2, routed)           0.119     1.706    design_clk/clkq_reg[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  design_clk/clkq_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.814    design_clk/clkq_reg[0]_i_2_n_4
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    design_clk/board_clk
    SLICE_X37Y43         FDRE                                         r  design_clk/clkq_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    design_clk/clkq_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    design_clk/board_clk
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  design_clk/clkq_reg[7]/Q
                         net (fo=2, routed)           0.119     1.706    design_clk/clkq_reg[7]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  design_clk/clkq_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    design_clk/clkq_reg[4]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    design_clk/board_clk
    SLICE_X37Y44         FDRE                                         r  design_clk/clkq_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    design_clk/clkq_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    design_clk/board_clk
    SLICE_X37Y47         FDRE                                         r  design_clk/clkq_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_clk/clkq_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    design_clk/clkq_reg[19]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  design_clk/clkq_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    design_clk/clkq_reg[16]_i_1_n_4
    SLICE_X37Y47         FDRE                                         r  design_clk/clkq_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    design_clk/board_clk
    SLICE_X37Y47         FDRE                                         r  design_clk/clkq_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    design_clk/clkq_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_clk/clkq_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_clk/clkq_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    design_clk/board_clk
    SLICE_X37Y48         FDRE                                         r  design_clk/clkq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  design_clk/clkq_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    design_clk/clkq_reg[23]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  design_clk/clkq_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    design_clk/clkq_reg[20]_i_1_n_4
    SLICE_X37Y48         FDRE                                         r  design_clk/clkq_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    design_clk/board_clk
    SLICE_X37Y48         FDRE                                         r  design_clk/clkq_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    design_clk/clkq_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  board_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   design_clk/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   design_clk/clkq_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   design_clk/clkq_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   design_clk/clkq_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   design_clk/clkq_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   design_clk/clkq_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   design_clk/clkq_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   design_clk/clkq_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   design_clk/clkq_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   design_clk/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   design_clk/clkq_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   design_clk/clkq_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   design_clk/clkq_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   design_clk/clkq_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   design_clk/clkq_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   design_clk/clkq_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   design_clk/clkq_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   design_clk/clkq_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   design_clk/clkq_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   design_clk/clkq_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   design_clk/clkq_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   design_clk/clkq_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   design_clk/clkq_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   design_clk/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   design_clk/clkq_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   design_clk/clkq_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   design_clk/clkq_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   design_clk/clkq_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   design_clk/clkq_reg[13]/C



