\hypertarget{group___d_m_a___f_i_f_o__threshold__level}{}\doxysection{DMA\+\_\+\+FIFO\+\_\+threshold\+\_\+level}
\label{group___d_m_a___f_i_f_o__threshold__level}\index{DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+1\+QUARTERFULL}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+\+HALFFULL}}~((uint32\+\_\+t)DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0)
\item 
\#define \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}{DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+3\+QUARTERSFULL}}~((uint32\+\_\+t)DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+\+FULL}}~((uint32\+\_\+t)DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH)
\item 
\#define \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gaeafc0d9e327d6e5b26cd37f6744b232f}{IS\+\_\+\+DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD}}(THRESHOLD)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}\label{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}} 
\index{DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}!DMA\_FIFO\_THRESHOLD\_1QUARTERFULL@{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}
\index{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL@{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}!DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+1\+QUARTERFULL~((uint32\+\_\+t)0x00000000)}

FIFO threshold 1 quart full configuration ~\newline
 \mbox{\Hypertarget{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}\label{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}} 
\index{DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}!DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL@{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}
\index{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL@{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}!DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+3\+QUARTERSFULL~((uint32\+\_\+t)DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1)}

FIFO threshold 3 quarts full configuration \mbox{\Hypertarget{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}\label{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}} 
\index{DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}!DMA\_FIFO\_THRESHOLD\_FULL@{DMA\_FIFO\_THRESHOLD\_FULL}}
\index{DMA\_FIFO\_THRESHOLD\_FULL@{DMA\_FIFO\_THRESHOLD\_FULL}!DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_FULL}{DMA\_FIFO\_THRESHOLD\_FULL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+\+FULL~((uint32\+\_\+t)DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH)}

FIFO threshold full configuration ~\newline
 \mbox{\Hypertarget{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}\label{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}} 
\index{DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}!DMA\_FIFO\_THRESHOLD\_HALFFULL@{DMA\_FIFO\_THRESHOLD\_HALFFULL}}
\index{DMA\_FIFO\_THRESHOLD\_HALFFULL@{DMA\_FIFO\_THRESHOLD\_HALFFULL}!DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_HALFFULL}{DMA\_FIFO\_THRESHOLD\_HALFFULL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+\+HALFFULL~((uint32\+\_\+t)DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0)}

FIFO threshold half full configuration ~\newline
 \mbox{\Hypertarget{group___d_m_a___f_i_f_o__threshold__level_gaeafc0d9e327d6e5b26cd37f6744b232f}\label{group___d_m_a___f_i_f_o__threshold__level_gaeafc0d9e327d6e5b26cd37f6744b232f}} 
\index{DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}!IS\_DMA\_FIFO\_THRESHOLD@{IS\_DMA\_FIFO\_THRESHOLD}}
\index{IS\_DMA\_FIFO\_THRESHOLD@{IS\_DMA\_FIFO\_THRESHOLD}!DMA\_FIFO\_threshold\_level@{DMA\_FIFO\_threshold\_level}}
\doxysubsubsection{\texorpdfstring{IS\_DMA\_FIFO\_THRESHOLD}{IS\_DMA\_FIFO\_THRESHOLD}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD(\begin{DoxyParamCaption}\item[{}]{THRESHOLD }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                          (((THRESHOLD) == \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}} ) || \(\backslash\)}
\DoxyCodeLine{                                          ((THRESHOLD) == \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{DMA\_FIFO\_THRESHOLD\_HALFFULL}})      || \(\backslash\)}
\DoxyCodeLine{                                          ((THRESHOLD) == \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((THRESHOLD) == \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{DMA\_FIFO\_THRESHOLD\_FULL}}))}

\end{DoxyCode}
