<ENTRY>
{
 "thisFile": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/xilinx_tmp_compile/stream_kernels_single.xo.compile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon Nov 28 21:42:13 2022",
 "timestampMillis": "1669671733605",
 "buildStep": {
  "cmdId": "8766ed05-a72e-4cfe-82bc-4f9f83e6e205",
  "name": "v++",
  "logFile": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/stream_kernels_single.steps.log",
  "commandLine": "/tools/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++  --xp \"vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --xp \"vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}\" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp \"misc:report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}\" --xp \"misc:report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}\" --xp \"param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}\" --xp \"misc:report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}\" --xp \"misc:report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}\" --xp \"misc:report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}\" --xp \"misc:report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}\" --xp \"misc:report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}\" --xp \"misc:report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}\" --xp \"misc:report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -DXILINX_FPGA --report_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports --log_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs -O3 -t hw -I/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/common/ -I/mnt/2UB102/HPCC_FPGA-master/STREAM/src/device --platform xilinx_u50_gen3x16_xdma_201920_3 -R2 -c -j 40 -o xilinx_tmp_compile/stream_kernels_single.xo /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/stream_kernels_single_replicated_xilinx.cl ",
  "args": [
   "-DXILINX_FPGA",
   "--report_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports",
   "--log_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs",
   "-O3",
   "-t",
   "hw",
   "-I/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/common/",
   "-I/mnt/2UB102/HPCC_FPGA-master/STREAM/src/device",
   "--platform",
   "xilinx_u50_gen3x16_xdma_201920_3",
   "-R2",
   "-c",
   "-j",
   "40",
   "-o",
   "xilinx_tmp_compile/stream_kernels_single.xo",
   "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/stream_kernels_single_replicated_xilinx.cl"
  ],
  "iniFiles": [],
  "cwd": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov 28 21:42:13 2022",
 "timestampMillis": "1669671733606",
 "status": {
  "cmdId": "8766ed05-a72e-4cfe-82bc-4f9f83e6e205",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Mon Nov 28 21:42:16 2022",
 "timestampMillis": "1669671736337",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u50_gen3x16_xdma_201920_3.xpfm",
  "hardwareDsa": "hw.xsa",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "calc_0",
     "file": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/xilinx_tmp_compile/stream_kernels_single.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/stream_kernels_single_replicated_xilinx.cl"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2020.2. SW Build (by xbuild) on 2020-11-18-05:13:29"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Nov 28 21:42:16 2022",
 "timestampMillis": "1669671736339",
 "buildStep": {
  "cmdId": "127bdb33-9560-4e3d-90a7-19afb2fd7758",
  "name": "vitis_hls",
  "logFile": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/calc_0/vitis_hls.log",
  "commandLine": "vitis_hls -f /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/calc_0/calc_0.tcl -messageDb vitis_hls.pb",
  "args": [
   "vitis_hls",
   "-f",
   "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/calc_0/calc_0.tcl",
   "-messageDb",
   "vitis_hls.pb"
  ],
  "iniFiles": [],
  "cwd": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov 28 21:42:16 2022",
 "timestampMillis": "1669671736339",
 "status": {
  "cmdId": "127bdb33-9560-4e3d-90a7-19afb2fd7758",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov 28 21:42:43 2022",
 "timestampMillis": "1669671763346",
 "status": {
  "cmdId": "127bdb33-9560-4e3d-90a7-19afb2fd7758",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 28 21:42:43 2022",
 "timestampMillis": "1669671763350",
 "report": {
  "path": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/calc_0/calc_0/solution/.autopilot/db/calc_0.design.xml",
  "name": "calc_0",
  "fileType": "XML",
  "reportType": "KERNEL_HLS_REPORT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 28 21:42:43 2022",
 "timestampMillis": "1669671763350",
 "report": {
  "path": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/calc_0/calc_0/solution/.autopilot/db/.message_syn.xml",
  "name": "calc_0",
  "fileType": "XML",
  "reportType": "KERNEL_HLS_DRC_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 28 21:42:43 2022",
 "timestampMillis": "1669671763350",
 "report": {
  "path": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/stream_kernels_single/hls_reports/calc_0_csynth.rpt",
  "name": "calc_0",
  "fileType": "TEXT",
  "reportType": "KERNEL_HLS_CSYNTH"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 28 21:42:43 2022",
 "timestampMillis": "1669671763351",
 "report": {
  "path": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/calc_0/calc_0/solution/syn/report/calc_0_csynth.xml",
  "name": "calc_0",
  "fileType": "XML",
  "reportType": "KERNEL_HLS_CSYNTH"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 28 21:42:43 2022",
 "timestampMillis": "1669671763352",
 "report": {
  "path": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/stream_kernels_single/system_estimate_stream_kernels_single.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 28 21:42:43 2022",
 "timestampMillis": "1669671763440",
 "report": {
  "path": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/stream_kernels_single/v++_compile_stream_kernels_single_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 28 21:42:43 2022",
 "timestampMillis": "1669671763440",
 "report": {
  "path": "/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/v++_compile_stream_kernels_single_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov 28 21:42:43 2022",
 "timestampMillis": "1669671763440",
 "status": {
  "cmdId": "8766ed05-a72e-4cfe-82bc-4f9f83e6e205",
  "state": "CS_PASSED"
 }
}
</ENTRY>
