
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000164c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040164c  0040164c  0001164c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20400000  00401654  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002bc  2040086c  00401ec0  0002086c  2**2
                  ALLOC
  4 .stack        00002000  20400b28  0040217c  0002086c  2**0
                  ALLOC
  5 .heap         00000200  20402b28  0040417c  0002086c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002089a  2**0
                  CONTENTS, READONLY
  8 .debug_info   000122a3  00000000  00000000  000208f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002907  00000000  00000000  00032b96  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003c67  00000000  00000000  0003549d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000710  00000000  00000000  00039104  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000007b8  00000000  00000000  00039814  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00007c30  00000000  00000000  00039fcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000aeaa  00000000  00000000  00041bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f8bd  00000000  00000000  0004caa6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001120  00000000  00000000  000dc364  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	28 2b 40 20 39 0c 40 00 35 0c 40 00 35 0c 40 00     (+@ 9.@.5.@.5.@.
  400010:	35 0c 40 00 35 0c 40 00 35 0c 40 00 00 00 00 00     5.@.5.@.5.@.....
	...
  40002c:	35 0c 40 00 35 0c 40 00 00 00 00 00 35 0c 40 00     5.@.5.@.....5.@.
  40003c:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  40004c:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  40005c:	35 0c 40 00 35 0c 40 00 00 00 00 00 5d 0a 40 00     5.@.5.@.....].@.
  40006c:	71 0a 40 00 85 0a 40 00 35 0c 40 00 35 0c 40 00     q.@...@.5.@.5.@.
  40007c:	35 0c 40 00 99 0a 40 00 ad 0a 40 00 35 0c 40 00     5.@...@...@.5.@.
  40008c:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  40009c:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000ac:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000bc:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000cc:	35 0c 40 00 00 00 00 00 35 0c 40 00 00 00 00 00     5.@.....5.@.....
  4000dc:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000ec:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000fc:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  40010c:	35 0c 40 00 35 0c 40 00 00 00 00 00 00 00 00 00     5.@.5.@.........
  40011c:	00 00 00 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     ....5.@.5.@.5.@.
  40012c:	35 0c 40 00 35 0c 40 00 00 00 00 00 35 0c 40 00     5.@.5.@.....5.@.
  40013c:	35 0c 40 00                                         5.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040086c 	.word	0x2040086c
  40015c:	00000000 	.word	0x00000000
  400160:	00401654 	.word	0x00401654

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00401654 	.word	0x00401654
  4001a0:	20400870 	.word	0x20400870
  4001a4:	00401654 	.word	0x00401654
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00400be1 	.word	0x00400be1

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4002f8:	4b01      	ldr	r3, [pc, #4]	; (400300 <gfx_mono_set_framebuffer+0x8>)
  4002fa:	6018      	str	r0, [r3, #0]
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	20400888 	.word	0x20400888

00400304 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400304:	4b02      	ldr	r3, [pc, #8]	; (400310 <gfx_mono_framebuffer_put_byte+0xc>)
  400306:	681b      	ldr	r3, [r3, #0]
  400308:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  40030c:	5442      	strb	r2, [r0, r1]
  40030e:	4770      	bx	lr
  400310:	20400888 	.word	0x20400888

00400314 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400314:	4b02      	ldr	r3, [pc, #8]	; (400320 <gfx_mono_framebuffer_get_byte+0xc>)
  400316:	681b      	ldr	r3, [r3, #0]
  400318:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  40031c:	5c40      	ldrb	r0, [r0, r1]
  40031e:	4770      	bx	lr
  400320:	20400888 	.word	0x20400888

00400324 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400324:	b570      	push	{r4, r5, r6, lr}
  400326:	4604      	mov	r4, r0
  400328:	460d      	mov	r5, r1
  40032a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40032c:	b91b      	cbnz	r3, 400336 <gfx_mono_ssd1306_put_byte+0x12>
  40032e:	4b0d      	ldr	r3, [pc, #52]	; (400364 <gfx_mono_ssd1306_put_byte+0x40>)
  400330:	4798      	blx	r3
  400332:	42b0      	cmp	r0, r6
  400334:	d015      	beq.n	400362 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400336:	4632      	mov	r2, r6
  400338:	4629      	mov	r1, r5
  40033a:	4620      	mov	r0, r4
  40033c:	4b0a      	ldr	r3, [pc, #40]	; (400368 <gfx_mono_ssd1306_put_byte+0x44>)
  40033e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400340:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400344:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400348:	4c08      	ldr	r4, [pc, #32]	; (40036c <gfx_mono_ssd1306_put_byte+0x48>)
  40034a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40034c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400350:	f040 0010 	orr.w	r0, r0, #16
  400354:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400356:	f005 000f 	and.w	r0, r5, #15
  40035a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40035c:	4630      	mov	r0, r6
  40035e:	4b04      	ldr	r3, [pc, #16]	; (400370 <gfx_mono_ssd1306_put_byte+0x4c>)
  400360:	4798      	blx	r3
  400362:	bd70      	pop	{r4, r5, r6, pc}
  400364:	00400315 	.word	0x00400315
  400368:	00400305 	.word	0x00400305
  40036c:	004003c5 	.word	0x004003c5
  400370:	004005e5 	.word	0x004005e5

00400374 <gfx_mono_ssd1306_init>:
{
  400374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400378:	480d      	ldr	r0, [pc, #52]	; (4003b0 <gfx_mono_ssd1306_init+0x3c>)
  40037a:	4b0e      	ldr	r3, [pc, #56]	; (4003b4 <gfx_mono_ssd1306_init+0x40>)
  40037c:	4798      	blx	r3
	ssd1306_init();
  40037e:	4b0e      	ldr	r3, [pc, #56]	; (4003b8 <gfx_mono_ssd1306_init+0x44>)
  400380:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400382:	2040      	movs	r0, #64	; 0x40
  400384:	4b0d      	ldr	r3, [pc, #52]	; (4003bc <gfx_mono_ssd1306_init+0x48>)
  400386:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400388:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40038a:	f04f 0801 	mov.w	r8, #1
  40038e:	462f      	mov	r7, r5
  400390:	4e0b      	ldr	r6, [pc, #44]	; (4003c0 <gfx_mono_ssd1306_init+0x4c>)
{
  400392:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400394:	4643      	mov	r3, r8
  400396:	463a      	mov	r2, r7
  400398:	b2e1      	uxtb	r1, r4
  40039a:	4628      	mov	r0, r5
  40039c:	47b0      	blx	r6
  40039e:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4003a0:	2c80      	cmp	r4, #128	; 0x80
  4003a2:	d1f7      	bne.n	400394 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4003a4:	3501      	adds	r5, #1
  4003a6:	b2ed      	uxtb	r5, r5
  4003a8:	2d04      	cmp	r5, #4
  4003aa:	d1f2      	bne.n	400392 <gfx_mono_ssd1306_init+0x1e>
  4003ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4003b0:	2040088c 	.word	0x2040088c
  4003b4:	004002f9 	.word	0x004002f9
  4003b8:	00400405 	.word	0x00400405
  4003bc:	004003c5 	.word	0x004003c5
  4003c0:	00400325 	.word	0x00400325

004003c4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4003c4:	b538      	push	{r3, r4, r5, lr}
  4003c6:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4003c8:	2208      	movs	r2, #8
  4003ca:	4b09      	ldr	r3, [pc, #36]	; (4003f0 <ssd1306_write_command+0x2c>)
  4003cc:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4003ce:	4c09      	ldr	r4, [pc, #36]	; (4003f4 <ssd1306_write_command+0x30>)
  4003d0:	2101      	movs	r1, #1
  4003d2:	4620      	mov	r0, r4
  4003d4:	4b08      	ldr	r3, [pc, #32]	; (4003f8 <ssd1306_write_command+0x34>)
  4003d6:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4003d8:	2301      	movs	r3, #1
  4003da:	461a      	mov	r2, r3
  4003dc:	4629      	mov	r1, r5
  4003de:	4620      	mov	r0, r4
  4003e0:	4c06      	ldr	r4, [pc, #24]	; (4003fc <ssd1306_write_command+0x38>)
  4003e2:	47a0      	blx	r4
	delay_us(10);
  4003e4:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4003e8:	4b05      	ldr	r3, [pc, #20]	; (400400 <ssd1306_write_command+0x3c>)
  4003ea:	4798      	blx	r3
  4003ec:	bd38      	pop	{r3, r4, r5, pc}
  4003ee:	bf00      	nop
  4003f0:	400e1000 	.word	0x400e1000
  4003f4:	40008000 	.word	0x40008000
  4003f8:	004001d9 	.word	0x004001d9
  4003fc:	004001ef 	.word	0x004001ef
  400400:	20400001 	.word	0x20400001

00400404 <ssd1306_init>:
{
  400404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400408:	4d66      	ldr	r5, [pc, #408]	; (4005a4 <ssd1306_init+0x1a0>)
  40040a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40040e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400410:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400414:	4b64      	ldr	r3, [pc, #400]	; (4005a8 <ssd1306_init+0x1a4>)
  400416:	2708      	movs	r7, #8
  400418:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40041a:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40041e:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400420:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400424:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400426:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400428:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40042c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40042e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400432:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400434:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400436:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40043a:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  40043c:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40043e:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400442:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400444:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400446:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40044a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40044c:	f022 0208 	bic.w	r2, r2, #8
  400450:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400452:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400454:	f022 0208 	bic.w	r2, r2, #8
  400458:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40045a:	601f      	str	r7, [r3, #0]
  40045c:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40045e:	631f      	str	r7, [r3, #48]	; 0x30
  400460:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400462:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4005e0 <ssd1306_init+0x1dc>
  400466:	2300      	movs	r3, #0
  400468:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40046c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400470:	4640      	mov	r0, r8
  400472:	4c4e      	ldr	r4, [pc, #312]	; (4005ac <ssd1306_init+0x1a8>)
  400474:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400476:	2300      	movs	r3, #0
  400478:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40047c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400480:	4640      	mov	r0, r8
  400482:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400484:	2300      	movs	r3, #0
  400486:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40048a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40048e:	4640      	mov	r0, r8
  400490:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400492:	2300      	movs	r3, #0
  400494:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400498:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40049c:	4640      	mov	r0, r8
  40049e:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4004a0:	2300      	movs	r3, #0
  4004a2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4004a6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004aa:	4640      	mov	r0, r8
  4004ac:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4004ae:	2300      	movs	r3, #0
  4004b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4004b4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004b8:	4640      	mov	r0, r8
  4004ba:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4004bc:	4c3c      	ldr	r4, [pc, #240]	; (4005b0 <ssd1306_init+0x1ac>)
  4004be:	f04f 0902 	mov.w	r9, #2
  4004c2:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4004c6:	f04f 0880 	mov.w	r8, #128	; 0x80
  4004ca:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4004ce:	6863      	ldr	r3, [r4, #4]
  4004d0:	f043 0301 	orr.w	r3, r3, #1
  4004d4:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4004d6:	463a      	mov	r2, r7
  4004d8:	2101      	movs	r1, #1
  4004da:	4620      	mov	r0, r4
  4004dc:	4b35      	ldr	r3, [pc, #212]	; (4005b4 <ssd1306_init+0x1b0>)
  4004de:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4004e0:	2200      	movs	r2, #0
  4004e2:	2101      	movs	r1, #1
  4004e4:	4620      	mov	r0, r4
  4004e6:	4b34      	ldr	r3, [pc, #208]	; (4005b8 <ssd1306_init+0x1b4>)
  4004e8:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4004ea:	2200      	movs	r2, #0
  4004ec:	2101      	movs	r1, #1
  4004ee:	4620      	mov	r0, r4
  4004f0:	4b32      	ldr	r3, [pc, #200]	; (4005bc <ssd1306_init+0x1b8>)
  4004f2:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4004f4:	6863      	ldr	r3, [r4, #4]
  4004f6:	f023 0302 	bic.w	r3, r3, #2
  4004fa:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4004fc:	2200      	movs	r2, #0
  4004fe:	2101      	movs	r1, #1
  400500:	4620      	mov	r0, r4
  400502:	4b2f      	ldr	r3, [pc, #188]	; (4005c0 <ssd1306_init+0x1bc>)
  400504:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400506:	6863      	ldr	r3, [r4, #4]
  400508:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40050c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40050e:	6863      	ldr	r3, [r4, #4]
  400510:	f043 0310 	orr.w	r3, r3, #16
  400514:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  400516:	492b      	ldr	r1, [pc, #172]	; (4005c4 <ssd1306_init+0x1c0>)
  400518:	482b      	ldr	r0, [pc, #172]	; (4005c8 <ssd1306_init+0x1c4>)
  40051a:	4b2c      	ldr	r3, [pc, #176]	; (4005cc <ssd1306_init+0x1c8>)
  40051c:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40051e:	b2c2      	uxtb	r2, r0
  400520:	2101      	movs	r1, #1
  400522:	4620      	mov	r0, r4
  400524:	4b2a      	ldr	r3, [pc, #168]	; (4005d0 <ssd1306_init+0x1cc>)
  400526:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400528:	4620      	mov	r0, r4
  40052a:	4b2a      	ldr	r3, [pc, #168]	; (4005d4 <ssd1306_init+0x1d0>)
  40052c:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40052e:	2301      	movs	r3, #1
  400530:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400532:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400534:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400538:	4c27      	ldr	r4, [pc, #156]	; (4005d8 <ssd1306_init+0x1d4>)
  40053a:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40053c:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  40053e:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400542:	47a0      	blx	r4
  400544:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400546:	20a8      	movs	r0, #168	; 0xa8
  400548:	4c24      	ldr	r4, [pc, #144]	; (4005dc <ssd1306_init+0x1d8>)
  40054a:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  40054c:	201f      	movs	r0, #31
  40054e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400550:	20d3      	movs	r0, #211	; 0xd3
  400552:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400554:	2000      	movs	r0, #0
  400556:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400558:	2040      	movs	r0, #64	; 0x40
  40055a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40055c:	20a1      	movs	r0, #161	; 0xa1
  40055e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400560:	20c8      	movs	r0, #200	; 0xc8
  400562:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400564:	20da      	movs	r0, #218	; 0xda
  400566:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400568:	4648      	mov	r0, r9
  40056a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40056c:	2081      	movs	r0, #129	; 0x81
  40056e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400570:	208f      	movs	r0, #143	; 0x8f
  400572:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400574:	20a4      	movs	r0, #164	; 0xa4
  400576:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400578:	20a6      	movs	r0, #166	; 0xa6
  40057a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  40057c:	20d5      	movs	r0, #213	; 0xd5
  40057e:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400580:	4640      	mov	r0, r8
  400582:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400584:	208d      	movs	r0, #141	; 0x8d
  400586:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400588:	2014      	movs	r0, #20
  40058a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  40058c:	20db      	movs	r0, #219	; 0xdb
  40058e:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400590:	2040      	movs	r0, #64	; 0x40
  400592:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400594:	20d9      	movs	r0, #217	; 0xd9
  400596:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400598:	20f1      	movs	r0, #241	; 0xf1
  40059a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  40059c:	20af      	movs	r0, #175	; 0xaf
  40059e:	47a0      	blx	r4
  4005a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005a4:	400e1200 	.word	0x400e1200
  4005a8:	400e1000 	.word	0x400e1000
  4005ac:	004008cd 	.word	0x004008cd
  4005b0:	40008000 	.word	0x40008000
  4005b4:	0040025f 	.word	0x0040025f
  4005b8:	00400223 	.word	0x00400223
  4005bc:	00400241 	.word	0x00400241
  4005c0:	004002a5 	.word	0x004002a5
  4005c4:	08f0d180 	.word	0x08f0d180
  4005c8:	000f4240 	.word	0x000f4240
  4005cc:	004002b9 	.word	0x004002b9
  4005d0:	004002cf 	.word	0x004002cf
  4005d4:	004001ad 	.word	0x004001ad
  4005d8:	20400001 	.word	0x20400001
  4005dc:	004003c5 	.word	0x004003c5
  4005e0:	400e1400 	.word	0x400e1400

004005e4 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4005e4:	b538      	push	{r3, r4, r5, lr}
  4005e6:	4605      	mov	r5, r0
  4005e8:	2208      	movs	r2, #8
  4005ea:	4b09      	ldr	r3, [pc, #36]	; (400610 <ssd1306_write_data+0x2c>)
  4005ec:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4005ee:	4c09      	ldr	r4, [pc, #36]	; (400614 <ssd1306_write_data+0x30>)
  4005f0:	2101      	movs	r1, #1
  4005f2:	4620      	mov	r0, r4
  4005f4:	4b08      	ldr	r3, [pc, #32]	; (400618 <ssd1306_write_data+0x34>)
  4005f6:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4005f8:	2301      	movs	r3, #1
  4005fa:	461a      	mov	r2, r3
  4005fc:	4629      	mov	r1, r5
  4005fe:	4620      	mov	r0, r4
  400600:	4c06      	ldr	r4, [pc, #24]	; (40061c <ssd1306_write_data+0x38>)
  400602:	47a0      	blx	r4
	delay_us(10);
  400604:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400608:	4b05      	ldr	r3, [pc, #20]	; (400620 <ssd1306_write_data+0x3c>)
  40060a:	4798      	blx	r3
  40060c:	bd38      	pop	{r3, r4, r5, pc}
  40060e:	bf00      	nop
  400610:	400e1000 	.word	0x400e1000
  400614:	40008000 	.word	0x40008000
  400618:	004001d9 	.word	0x004001d9
  40061c:	004001ef 	.word	0x004001ef
  400620:	20400001 	.word	0x20400001

00400624 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400624:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400626:	4810      	ldr	r0, [pc, #64]	; (400668 <sysclk_init+0x44>)
  400628:	4b10      	ldr	r3, [pc, #64]	; (40066c <sysclk_init+0x48>)
  40062a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40062c:	213e      	movs	r1, #62	; 0x3e
  40062e:	2000      	movs	r0, #0
  400630:	4b0f      	ldr	r3, [pc, #60]	; (400670 <sysclk_init+0x4c>)
  400632:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400634:	4c0f      	ldr	r4, [pc, #60]	; (400674 <sysclk_init+0x50>)
  400636:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400638:	2800      	cmp	r0, #0
  40063a:	d0fc      	beq.n	400636 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40063c:	4b0e      	ldr	r3, [pc, #56]	; (400678 <sysclk_init+0x54>)
  40063e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400640:	4a0e      	ldr	r2, [pc, #56]	; (40067c <sysclk_init+0x58>)
  400642:	4b0f      	ldr	r3, [pc, #60]	; (400680 <sysclk_init+0x5c>)
  400644:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400646:	4c0f      	ldr	r4, [pc, #60]	; (400684 <sysclk_init+0x60>)
  400648:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40064a:	2800      	cmp	r0, #0
  40064c:	d0fc      	beq.n	400648 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40064e:	2002      	movs	r0, #2
  400650:	4b0d      	ldr	r3, [pc, #52]	; (400688 <sysclk_init+0x64>)
  400652:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400654:	2000      	movs	r0, #0
  400656:	4b0d      	ldr	r3, [pc, #52]	; (40068c <sysclk_init+0x68>)
  400658:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40065a:	4b0d      	ldr	r3, [pc, #52]	; (400690 <sysclk_init+0x6c>)
  40065c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40065e:	4802      	ldr	r0, [pc, #8]	; (400668 <sysclk_init+0x44>)
  400660:	4b02      	ldr	r3, [pc, #8]	; (40066c <sysclk_init+0x48>)
  400662:	4798      	blx	r3
  400664:	bd10      	pop	{r4, pc}
  400666:	bf00      	nop
  400668:	11e1a300 	.word	0x11e1a300
  40066c:	00400e0d 	.word	0x00400e0d
  400670:	00400b5d 	.word	0x00400b5d
  400674:	00400bb1 	.word	0x00400bb1
  400678:	00400bc1 	.word	0x00400bc1
  40067c:	20183f01 	.word	0x20183f01
  400680:	400e0600 	.word	0x400e0600
  400684:	00400bd1 	.word	0x00400bd1
  400688:	00400ac1 	.word	0x00400ac1
  40068c:	00400af9 	.word	0x00400af9
  400690:	00400d01 	.word	0x00400d01

00400694 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400696:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40069a:	4b48      	ldr	r3, [pc, #288]	; (4007bc <board_init+0x128>)
  40069c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40069e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006a2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4006a6:	4b46      	ldr	r3, [pc, #280]	; (4007c0 <board_init+0x12c>)
  4006a8:	2200      	movs	r2, #0
  4006aa:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4006ae:	695a      	ldr	r2, [r3, #20]
  4006b0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4006b4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4006b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006ba:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4006be:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4006c2:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4006c6:	f007 0007 	and.w	r0, r7, #7
  4006ca:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4006cc:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4006d0:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4006d4:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4006d8:	f3bf 8f4f 	dsb	sy
  4006dc:	f04f 34ff 	mov.w	r4, #4294967295
  4006e0:	fa04 fc00 	lsl.w	ip, r4, r0
  4006e4:	fa06 f000 	lsl.w	r0, r6, r0
  4006e8:	fa04 f40e 	lsl.w	r4, r4, lr
  4006ec:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4006f0:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4006f2:	463a      	mov	r2, r7
  4006f4:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4006f6:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4006fa:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4006fe:	3a01      	subs	r2, #1
  400700:	4423      	add	r3, r4
  400702:	f1b2 3fff 	cmp.w	r2, #4294967295
  400706:	d1f6      	bne.n	4006f6 <board_init+0x62>
        } while(sets--);
  400708:	3e01      	subs	r6, #1
  40070a:	4460      	add	r0, ip
  40070c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400710:	d1ef      	bne.n	4006f2 <board_init+0x5e>
  400712:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400716:	4b2a      	ldr	r3, [pc, #168]	; (4007c0 <board_init+0x12c>)
  400718:	695a      	ldr	r2, [r3, #20]
  40071a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40071e:	615a      	str	r2, [r3, #20]
  400720:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400724:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400728:	4a26      	ldr	r2, [pc, #152]	; (4007c4 <board_init+0x130>)
  40072a:	4927      	ldr	r1, [pc, #156]	; (4007c8 <board_init+0x134>)
  40072c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40072e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400732:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400734:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400738:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40073c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400740:	f022 0201 	bic.w	r2, r2, #1
  400744:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400748:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40074c:	f022 0201 	bic.w	r2, r2, #1
  400750:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400754:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400758:	f3bf 8f6f 	isb	sy
  40075c:	200a      	movs	r0, #10
  40075e:	4c1b      	ldr	r4, [pc, #108]	; (4007cc <board_init+0x138>)
  400760:	47a0      	blx	r4
  400762:	200b      	movs	r0, #11
  400764:	47a0      	blx	r4
  400766:	200c      	movs	r0, #12
  400768:	47a0      	blx	r4
  40076a:	2010      	movs	r0, #16
  40076c:	47a0      	blx	r4
  40076e:	2011      	movs	r0, #17
  400770:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400772:	4b17      	ldr	r3, [pc, #92]	; (4007d0 <board_init+0x13c>)
  400774:	f44f 7280 	mov.w	r2, #256	; 0x100
  400778:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40077a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40077e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400780:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400784:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400788:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40078a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40078e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400790:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400794:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400796:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400798:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  40079c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40079e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4007a2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007a4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4007a6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4007aa:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4007ac:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4007b0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4007b4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  4007b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4007ba:	bf00      	nop
  4007bc:	400e1850 	.word	0x400e1850
  4007c0:	e000ed00 	.word	0xe000ed00
  4007c4:	400e0c00 	.word	0x400e0c00
  4007c8:	5a00080c 	.word	0x5a00080c
  4007cc:	00400be1 	.word	0x00400be1
  4007d0:	400e1200 	.word	0x400e1200

004007d4 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4007d4:	6301      	str	r1, [r0, #48]	; 0x30
  4007d6:	4770      	bx	lr

004007d8 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4007d8:	6341      	str	r1, [r0, #52]	; 0x34
  4007da:	4770      	bx	lr

004007dc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4007dc:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4007de:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4007e2:	d03a      	beq.n	40085a <pio_set_peripheral+0x7e>
  4007e4:	d813      	bhi.n	40080e <pio_set_peripheral+0x32>
  4007e6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4007ea:	d025      	beq.n	400838 <pio_set_peripheral+0x5c>
  4007ec:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4007f0:	d10a      	bne.n	400808 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4007f2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4007f4:	4313      	orrs	r3, r2
  4007f6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4007f8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4007fa:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4007fc:	400b      	ands	r3, r1
  4007fe:	ea23 0302 	bic.w	r3, r3, r2
  400802:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400804:	6042      	str	r2, [r0, #4]
  400806:	4770      	bx	lr
	switch (ul_type) {
  400808:	2900      	cmp	r1, #0
  40080a:	d1fb      	bne.n	400804 <pio_set_peripheral+0x28>
  40080c:	4770      	bx	lr
  40080e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400812:	d021      	beq.n	400858 <pio_set_peripheral+0x7c>
  400814:	d809      	bhi.n	40082a <pio_set_peripheral+0x4e>
  400816:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40081a:	d1f3      	bne.n	400804 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40081c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40081e:	4313      	orrs	r3, r2
  400820:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400822:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400824:	4313      	orrs	r3, r2
  400826:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400828:	e7ec      	b.n	400804 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40082a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40082e:	d013      	beq.n	400858 <pio_set_peripheral+0x7c>
  400830:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400834:	d010      	beq.n	400858 <pio_set_peripheral+0x7c>
  400836:	e7e5      	b.n	400804 <pio_set_peripheral+0x28>
{
  400838:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40083a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40083c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40083e:	43d3      	mvns	r3, r2
  400840:	4021      	ands	r1, r4
  400842:	461c      	mov	r4, r3
  400844:	4019      	ands	r1, r3
  400846:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400848:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40084a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40084c:	400b      	ands	r3, r1
  40084e:	4023      	ands	r3, r4
  400850:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400852:	6042      	str	r2, [r0, #4]
}
  400854:	f85d 4b04 	ldr.w	r4, [sp], #4
  400858:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40085a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40085c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40085e:	400b      	ands	r3, r1
  400860:	ea23 0302 	bic.w	r3, r3, r2
  400864:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400866:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400868:	4313      	orrs	r3, r2
  40086a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40086c:	e7ca      	b.n	400804 <pio_set_peripheral+0x28>

0040086e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40086e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400870:	f012 0f01 	tst.w	r2, #1
  400874:	d10d      	bne.n	400892 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400876:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400878:	f012 0f0a 	tst.w	r2, #10
  40087c:	d00b      	beq.n	400896 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  40087e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400880:	f012 0f02 	tst.w	r2, #2
  400884:	d109      	bne.n	40089a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400886:	f012 0f08 	tst.w	r2, #8
  40088a:	d008      	beq.n	40089e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40088c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400890:	e005      	b.n	40089e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400892:	6641      	str	r1, [r0, #100]	; 0x64
  400894:	e7f0      	b.n	400878 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400896:	6241      	str	r1, [r0, #36]	; 0x24
  400898:	e7f2      	b.n	400880 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40089a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40089e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4008a0:	6001      	str	r1, [r0, #0]
  4008a2:	4770      	bx	lr

004008a4 <pio_set_output>:
{
  4008a4:	b410      	push	{r4}
  4008a6:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4008a8:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4008aa:	b94c      	cbnz	r4, 4008c0 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4008ac:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4008ae:	b14b      	cbz	r3, 4008c4 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4008b0:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4008b2:	b94a      	cbnz	r2, 4008c8 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4008b4:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4008b6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4008b8:	6001      	str	r1, [r0, #0]
}
  4008ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008be:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4008c0:	6641      	str	r1, [r0, #100]	; 0x64
  4008c2:	e7f4      	b.n	4008ae <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4008c4:	6541      	str	r1, [r0, #84]	; 0x54
  4008c6:	e7f4      	b.n	4008b2 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4008c8:	6301      	str	r1, [r0, #48]	; 0x30
  4008ca:	e7f4      	b.n	4008b6 <pio_set_output+0x12>

004008cc <pio_configure>:
{
  4008cc:	b570      	push	{r4, r5, r6, lr}
  4008ce:	b082      	sub	sp, #8
  4008d0:	4605      	mov	r5, r0
  4008d2:	4616      	mov	r6, r2
  4008d4:	461c      	mov	r4, r3
	switch (ul_type) {
  4008d6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4008da:	d014      	beq.n	400906 <pio_configure+0x3a>
  4008dc:	d90a      	bls.n	4008f4 <pio_configure+0x28>
  4008de:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4008e2:	d024      	beq.n	40092e <pio_configure+0x62>
  4008e4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4008e8:	d021      	beq.n	40092e <pio_configure+0x62>
  4008ea:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4008ee:	d017      	beq.n	400920 <pio_configure+0x54>
		return 0;
  4008f0:	2000      	movs	r0, #0
  4008f2:	e01a      	b.n	40092a <pio_configure+0x5e>
	switch (ul_type) {
  4008f4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4008f8:	d005      	beq.n	400906 <pio_configure+0x3a>
  4008fa:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4008fe:	d002      	beq.n	400906 <pio_configure+0x3a>
  400900:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400904:	d1f4      	bne.n	4008f0 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400906:	4632      	mov	r2, r6
  400908:	4628      	mov	r0, r5
  40090a:	4b11      	ldr	r3, [pc, #68]	; (400950 <pio_configure+0x84>)
  40090c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40090e:	f014 0f01 	tst.w	r4, #1
  400912:	d102      	bne.n	40091a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400914:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400916:	2001      	movs	r0, #1
  400918:	e007      	b.n	40092a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  40091a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  40091c:	2001      	movs	r0, #1
  40091e:	e004      	b.n	40092a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400920:	461a      	mov	r2, r3
  400922:	4631      	mov	r1, r6
  400924:	4b0b      	ldr	r3, [pc, #44]	; (400954 <pio_configure+0x88>)
  400926:	4798      	blx	r3
	return 1;
  400928:	2001      	movs	r0, #1
}
  40092a:	b002      	add	sp, #8
  40092c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40092e:	f004 0301 	and.w	r3, r4, #1
  400932:	9300      	str	r3, [sp, #0]
  400934:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400938:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40093c:	bf14      	ite	ne
  40093e:	2200      	movne	r2, #0
  400940:	2201      	moveq	r2, #1
  400942:	4631      	mov	r1, r6
  400944:	4628      	mov	r0, r5
  400946:	4c04      	ldr	r4, [pc, #16]	; (400958 <pio_configure+0x8c>)
  400948:	47a0      	blx	r4
	return 1;
  40094a:	2001      	movs	r0, #1
		break;
  40094c:	e7ed      	b.n	40092a <pio_configure+0x5e>
  40094e:	bf00      	nop
  400950:	004007dd 	.word	0x004007dd
  400954:	0040086f 	.word	0x0040086f
  400958:	004008a5 	.word	0x004008a5

0040095c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  40095c:	f012 0f10 	tst.w	r2, #16
  400960:	d012      	beq.n	400988 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400962:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400966:	f012 0f20 	tst.w	r2, #32
  40096a:	d007      	beq.n	40097c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  40096c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400970:	f012 0f40 	tst.w	r2, #64	; 0x40
  400974:	d005      	beq.n	400982 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400976:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40097a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40097c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400980:	e7f6      	b.n	400970 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400982:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400986:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400988:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40098c:	4770      	bx	lr

0040098e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40098e:	6401      	str	r1, [r0, #64]	; 0x40
  400990:	4770      	bx	lr

00400992 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400992:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400994:	4770      	bx	lr

00400996 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400996:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400998:	4770      	bx	lr
	...

0040099c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40099c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009a0:	4604      	mov	r4, r0
  4009a2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4009a4:	4b0e      	ldr	r3, [pc, #56]	; (4009e0 <pio_handler_process+0x44>)
  4009a6:	4798      	blx	r3
  4009a8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4009aa:	4620      	mov	r0, r4
  4009ac:	4b0d      	ldr	r3, [pc, #52]	; (4009e4 <pio_handler_process+0x48>)
  4009ae:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4009b0:	4005      	ands	r5, r0
  4009b2:	d013      	beq.n	4009dc <pio_handler_process+0x40>
  4009b4:	4c0c      	ldr	r4, [pc, #48]	; (4009e8 <pio_handler_process+0x4c>)
  4009b6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4009ba:	e003      	b.n	4009c4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009bc:	42b4      	cmp	r4, r6
  4009be:	d00d      	beq.n	4009dc <pio_handler_process+0x40>
  4009c0:	3410      	adds	r4, #16
		while (status != 0) {
  4009c2:	b15d      	cbz	r5, 4009dc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4009c4:	6820      	ldr	r0, [r4, #0]
  4009c6:	4540      	cmp	r0, r8
  4009c8:	d1f8      	bne.n	4009bc <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4009ca:	6861      	ldr	r1, [r4, #4]
  4009cc:	4229      	tst	r1, r5
  4009ce:	d0f5      	beq.n	4009bc <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4009d0:	68e3      	ldr	r3, [r4, #12]
  4009d2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4009d4:	6863      	ldr	r3, [r4, #4]
  4009d6:	ea25 0503 	bic.w	r5, r5, r3
  4009da:	e7ef      	b.n	4009bc <pio_handler_process+0x20>
  4009dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009e0:	00400993 	.word	0x00400993
  4009e4:	00400997 	.word	0x00400997
  4009e8:	20400a8c 	.word	0x20400a8c

004009ec <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009ee:	4c18      	ldr	r4, [pc, #96]	; (400a50 <pio_handler_set+0x64>)
  4009f0:	6826      	ldr	r6, [r4, #0]
  4009f2:	2e06      	cmp	r6, #6
  4009f4:	d82a      	bhi.n	400a4c <pio_handler_set+0x60>
  4009f6:	f04f 0c00 	mov.w	ip, #0
  4009fa:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4009fc:	4f15      	ldr	r7, [pc, #84]	; (400a54 <pio_handler_set+0x68>)
  4009fe:	e004      	b.n	400a0a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a00:	3401      	adds	r4, #1
  400a02:	b2e4      	uxtb	r4, r4
  400a04:	46a4      	mov	ip, r4
  400a06:	42a6      	cmp	r6, r4
  400a08:	d309      	bcc.n	400a1e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400a0a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a0c:	0125      	lsls	r5, r4, #4
  400a0e:	597d      	ldr	r5, [r7, r5]
  400a10:	428d      	cmp	r5, r1
  400a12:	d1f5      	bne.n	400a00 <pio_handler_set+0x14>
  400a14:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400a18:	686d      	ldr	r5, [r5, #4]
  400a1a:	4295      	cmp	r5, r2
  400a1c:	d1f0      	bne.n	400a00 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a1e:	4d0d      	ldr	r5, [pc, #52]	; (400a54 <pio_handler_set+0x68>)
  400a20:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400a24:	eb05 040e 	add.w	r4, r5, lr
  400a28:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400a2c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400a2e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400a30:	9906      	ldr	r1, [sp, #24]
  400a32:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a34:	3601      	adds	r6, #1
  400a36:	4566      	cmp	r6, ip
  400a38:	d005      	beq.n	400a46 <pio_handler_set+0x5a>
  400a3a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a3c:	461a      	mov	r2, r3
  400a3e:	4b06      	ldr	r3, [pc, #24]	; (400a58 <pio_handler_set+0x6c>)
  400a40:	4798      	blx	r3

	return 0;
  400a42:	2000      	movs	r0, #0
  400a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400a46:	4902      	ldr	r1, [pc, #8]	; (400a50 <pio_handler_set+0x64>)
  400a48:	600e      	str	r6, [r1, #0]
  400a4a:	e7f6      	b.n	400a3a <pio_handler_set+0x4e>
		return 1;
  400a4c:	2001      	movs	r0, #1
}
  400a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a50:	20400afc 	.word	0x20400afc
  400a54:	20400a8c 	.word	0x20400a8c
  400a58:	0040095d 	.word	0x0040095d

00400a5c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400a5e:	210a      	movs	r1, #10
  400a60:	4801      	ldr	r0, [pc, #4]	; (400a68 <PIOA_Handler+0xc>)
  400a62:	4b02      	ldr	r3, [pc, #8]	; (400a6c <PIOA_Handler+0x10>)
  400a64:	4798      	blx	r3
  400a66:	bd08      	pop	{r3, pc}
  400a68:	400e0e00 	.word	0x400e0e00
  400a6c:	0040099d 	.word	0x0040099d

00400a70 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a70:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400a72:	210b      	movs	r1, #11
  400a74:	4801      	ldr	r0, [pc, #4]	; (400a7c <PIOB_Handler+0xc>)
  400a76:	4b02      	ldr	r3, [pc, #8]	; (400a80 <PIOB_Handler+0x10>)
  400a78:	4798      	blx	r3
  400a7a:	bd08      	pop	{r3, pc}
  400a7c:	400e1000 	.word	0x400e1000
  400a80:	0040099d 	.word	0x0040099d

00400a84 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a84:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400a86:	210c      	movs	r1, #12
  400a88:	4801      	ldr	r0, [pc, #4]	; (400a90 <PIOC_Handler+0xc>)
  400a8a:	4b02      	ldr	r3, [pc, #8]	; (400a94 <PIOC_Handler+0x10>)
  400a8c:	4798      	blx	r3
  400a8e:	bd08      	pop	{r3, pc}
  400a90:	400e1200 	.word	0x400e1200
  400a94:	0040099d 	.word	0x0040099d

00400a98 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a98:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400a9a:	2110      	movs	r1, #16
  400a9c:	4801      	ldr	r0, [pc, #4]	; (400aa4 <PIOD_Handler+0xc>)
  400a9e:	4b02      	ldr	r3, [pc, #8]	; (400aa8 <PIOD_Handler+0x10>)
  400aa0:	4798      	blx	r3
  400aa2:	bd08      	pop	{r3, pc}
  400aa4:	400e1400 	.word	0x400e1400
  400aa8:	0040099d 	.word	0x0040099d

00400aac <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400aac:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400aae:	2111      	movs	r1, #17
  400ab0:	4801      	ldr	r0, [pc, #4]	; (400ab8 <PIOE_Handler+0xc>)
  400ab2:	4b02      	ldr	r3, [pc, #8]	; (400abc <PIOE_Handler+0x10>)
  400ab4:	4798      	blx	r3
  400ab6:	bd08      	pop	{r3, pc}
  400ab8:	400e1600 	.word	0x400e1600
  400abc:	0040099d 	.word	0x0040099d

00400ac0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400ac0:	2803      	cmp	r0, #3
  400ac2:	d011      	beq.n	400ae8 <pmc_mck_set_division+0x28>
  400ac4:	2804      	cmp	r0, #4
  400ac6:	d012      	beq.n	400aee <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400ac8:	2802      	cmp	r0, #2
  400aca:	bf0c      	ite	eq
  400acc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400ad0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400ad2:	4a08      	ldr	r2, [pc, #32]	; (400af4 <pmc_mck_set_division+0x34>)
  400ad4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400ada:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400adc:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ade:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ae0:	f013 0f08 	tst.w	r3, #8
  400ae4:	d0fb      	beq.n	400ade <pmc_mck_set_division+0x1e>
}
  400ae6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ae8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400aec:	e7f1      	b.n	400ad2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400aee:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400af2:	e7ee      	b.n	400ad2 <pmc_mck_set_division+0x12>
  400af4:	400e0600 	.word	0x400e0600

00400af8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400af8:	4a17      	ldr	r2, [pc, #92]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400afa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400afc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b00:	4318      	orrs	r0, r3
  400b02:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b04:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b06:	f013 0f08 	tst.w	r3, #8
  400b0a:	d10a      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x2a>
  400b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b10:	4911      	ldr	r1, [pc, #68]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400b12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b14:	f012 0f08 	tst.w	r2, #8
  400b18:	d103      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b1a:	3b01      	subs	r3, #1
  400b1c:	d1f9      	bne.n	400b12 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400b1e:	2001      	movs	r0, #1
  400b20:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b22:	4a0d      	ldr	r2, [pc, #52]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400b24:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b26:	f023 0303 	bic.w	r3, r3, #3
  400b2a:	f043 0302 	orr.w	r3, r3, #2
  400b2e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b30:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b32:	f013 0f08 	tst.w	r3, #8
  400b36:	d10a      	bne.n	400b4e <pmc_switch_mck_to_pllack+0x56>
  400b38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b3c:	4906      	ldr	r1, [pc, #24]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400b3e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b40:	f012 0f08 	tst.w	r2, #8
  400b44:	d105      	bne.n	400b52 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b46:	3b01      	subs	r3, #1
  400b48:	d1f9      	bne.n	400b3e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400b4a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400b4c:	4770      	bx	lr
	return 0;
  400b4e:	2000      	movs	r0, #0
  400b50:	4770      	bx	lr
  400b52:	2000      	movs	r0, #0
  400b54:	4770      	bx	lr
  400b56:	bf00      	nop
  400b58:	400e0600 	.word	0x400e0600

00400b5c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400b5c:	b9a0      	cbnz	r0, 400b88 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b5e:	480e      	ldr	r0, [pc, #56]	; (400b98 <pmc_switch_mainck_to_xtal+0x3c>)
  400b60:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400b62:	0209      	lsls	r1, r1, #8
  400b64:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b66:	4a0d      	ldr	r2, [pc, #52]	; (400b9c <pmc_switch_mainck_to_xtal+0x40>)
  400b68:	401a      	ands	r2, r3
  400b6a:	4b0d      	ldr	r3, [pc, #52]	; (400ba0 <pmc_switch_mainck_to_xtal+0x44>)
  400b6c:	4313      	orrs	r3, r2
  400b6e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b70:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b72:	4602      	mov	r2, r0
  400b74:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b76:	f013 0f01 	tst.w	r3, #1
  400b7a:	d0fb      	beq.n	400b74 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b7c:	4a06      	ldr	r2, [pc, #24]	; (400b98 <pmc_switch_mainck_to_xtal+0x3c>)
  400b7e:	6a11      	ldr	r1, [r2, #32]
  400b80:	4b08      	ldr	r3, [pc, #32]	; (400ba4 <pmc_switch_mainck_to_xtal+0x48>)
  400b82:	430b      	orrs	r3, r1
  400b84:	6213      	str	r3, [r2, #32]
  400b86:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b88:	4903      	ldr	r1, [pc, #12]	; (400b98 <pmc_switch_mainck_to_xtal+0x3c>)
  400b8a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400b8c:	4a06      	ldr	r2, [pc, #24]	; (400ba8 <pmc_switch_mainck_to_xtal+0x4c>)
  400b8e:	401a      	ands	r2, r3
  400b90:	4b06      	ldr	r3, [pc, #24]	; (400bac <pmc_switch_mainck_to_xtal+0x50>)
  400b92:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b94:	620b      	str	r3, [r1, #32]
  400b96:	4770      	bx	lr
  400b98:	400e0600 	.word	0x400e0600
  400b9c:	ffc8fffc 	.word	0xffc8fffc
  400ba0:	00370001 	.word	0x00370001
  400ba4:	01370000 	.word	0x01370000
  400ba8:	fec8fffc 	.word	0xfec8fffc
  400bac:	01370002 	.word	0x01370002

00400bb0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400bb0:	4b02      	ldr	r3, [pc, #8]	; (400bbc <pmc_osc_is_ready_mainck+0xc>)
  400bb2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400bb4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400bb8:	4770      	bx	lr
  400bba:	bf00      	nop
  400bbc:	400e0600 	.word	0x400e0600

00400bc0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400bc0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400bc4:	4b01      	ldr	r3, [pc, #4]	; (400bcc <pmc_disable_pllack+0xc>)
  400bc6:	629a      	str	r2, [r3, #40]	; 0x28
  400bc8:	4770      	bx	lr
  400bca:	bf00      	nop
  400bcc:	400e0600 	.word	0x400e0600

00400bd0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400bd0:	4b02      	ldr	r3, [pc, #8]	; (400bdc <pmc_is_locked_pllack+0xc>)
  400bd2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400bd4:	f000 0002 	and.w	r0, r0, #2
  400bd8:	4770      	bx	lr
  400bda:	bf00      	nop
  400bdc:	400e0600 	.word	0x400e0600

00400be0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400be0:	283f      	cmp	r0, #63	; 0x3f
  400be2:	d81e      	bhi.n	400c22 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400be4:	281f      	cmp	r0, #31
  400be6:	d80c      	bhi.n	400c02 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400be8:	4b11      	ldr	r3, [pc, #68]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400bea:	699a      	ldr	r2, [r3, #24]
  400bec:	2301      	movs	r3, #1
  400bee:	4083      	lsls	r3, r0
  400bf0:	4393      	bics	r3, r2
  400bf2:	d018      	beq.n	400c26 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400bf4:	2301      	movs	r3, #1
  400bf6:	fa03 f000 	lsl.w	r0, r3, r0
  400bfa:	4b0d      	ldr	r3, [pc, #52]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400bfc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400bfe:	2000      	movs	r0, #0
  400c00:	4770      	bx	lr
		ul_id -= 32;
  400c02:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c04:	4b0a      	ldr	r3, [pc, #40]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400c06:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c0a:	2301      	movs	r3, #1
  400c0c:	4083      	lsls	r3, r0
  400c0e:	4393      	bics	r3, r2
  400c10:	d00b      	beq.n	400c2a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c12:	2301      	movs	r3, #1
  400c14:	fa03 f000 	lsl.w	r0, r3, r0
  400c18:	4b05      	ldr	r3, [pc, #20]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400c1a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400c1e:	2000      	movs	r0, #0
  400c20:	4770      	bx	lr
		return 1;
  400c22:	2001      	movs	r0, #1
  400c24:	4770      	bx	lr
	return 0;
  400c26:	2000      	movs	r0, #0
  400c28:	4770      	bx	lr
  400c2a:	2000      	movs	r0, #0
}
  400c2c:	4770      	bx	lr
  400c2e:	bf00      	nop
  400c30:	400e0600 	.word	0x400e0600

00400c34 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400c34:	e7fe      	b.n	400c34 <Dummy_Handler>
	...

00400c38 <Reset_Handler>:
{
  400c38:	b500      	push	{lr}
  400c3a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400c3c:	4b25      	ldr	r3, [pc, #148]	; (400cd4 <Reset_Handler+0x9c>)
  400c3e:	4a26      	ldr	r2, [pc, #152]	; (400cd8 <Reset_Handler+0xa0>)
  400c40:	429a      	cmp	r2, r3
  400c42:	d010      	beq.n	400c66 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400c44:	4b25      	ldr	r3, [pc, #148]	; (400cdc <Reset_Handler+0xa4>)
  400c46:	4a23      	ldr	r2, [pc, #140]	; (400cd4 <Reset_Handler+0x9c>)
  400c48:	429a      	cmp	r2, r3
  400c4a:	d20c      	bcs.n	400c66 <Reset_Handler+0x2e>
  400c4c:	3b01      	subs	r3, #1
  400c4e:	1a9b      	subs	r3, r3, r2
  400c50:	f023 0303 	bic.w	r3, r3, #3
  400c54:	3304      	adds	r3, #4
  400c56:	4413      	add	r3, r2
  400c58:	491f      	ldr	r1, [pc, #124]	; (400cd8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400c5a:	f851 0b04 	ldr.w	r0, [r1], #4
  400c5e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400c62:	429a      	cmp	r2, r3
  400c64:	d1f9      	bne.n	400c5a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400c66:	4b1e      	ldr	r3, [pc, #120]	; (400ce0 <Reset_Handler+0xa8>)
  400c68:	4a1e      	ldr	r2, [pc, #120]	; (400ce4 <Reset_Handler+0xac>)
  400c6a:	429a      	cmp	r2, r3
  400c6c:	d20a      	bcs.n	400c84 <Reset_Handler+0x4c>
  400c6e:	3b01      	subs	r3, #1
  400c70:	1a9b      	subs	r3, r3, r2
  400c72:	f023 0303 	bic.w	r3, r3, #3
  400c76:	3304      	adds	r3, #4
  400c78:	4413      	add	r3, r2
                *pDest++ = 0;
  400c7a:	2100      	movs	r1, #0
  400c7c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400c80:	4293      	cmp	r3, r2
  400c82:	d1fb      	bne.n	400c7c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400c84:	4a18      	ldr	r2, [pc, #96]	; (400ce8 <Reset_Handler+0xb0>)
  400c86:	4b19      	ldr	r3, [pc, #100]	; (400cec <Reset_Handler+0xb4>)
  400c88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400c8c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400c8e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400c92:	fab3 f383 	clz	r3, r3
  400c96:	095b      	lsrs	r3, r3, #5
  400c98:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400c9a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400c9c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400ca0:	2200      	movs	r2, #0
  400ca2:	4b13      	ldr	r3, [pc, #76]	; (400cf0 <Reset_Handler+0xb8>)
  400ca4:	701a      	strb	r2, [r3, #0]
	return flags;
  400ca6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400ca8:	4a12      	ldr	r2, [pc, #72]	; (400cf4 <Reset_Handler+0xbc>)
  400caa:	6813      	ldr	r3, [r2, #0]
  400cac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400cb0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400cb2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400cb6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400cba:	b129      	cbz	r1, 400cc8 <Reset_Handler+0x90>
		cpu_irq_enable();
  400cbc:	2201      	movs	r2, #1
  400cbe:	4b0c      	ldr	r3, [pc, #48]	; (400cf0 <Reset_Handler+0xb8>)
  400cc0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400cc2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400cc6:	b662      	cpsie	i
        __libc_init_array();
  400cc8:	4b0b      	ldr	r3, [pc, #44]	; (400cf8 <Reset_Handler+0xc0>)
  400cca:	4798      	blx	r3
        main();
  400ccc:	4b0b      	ldr	r3, [pc, #44]	; (400cfc <Reset_Handler+0xc4>)
  400cce:	4798      	blx	r3
  400cd0:	e7fe      	b.n	400cd0 <Reset_Handler+0x98>
  400cd2:	bf00      	nop
  400cd4:	20400000 	.word	0x20400000
  400cd8:	00401654 	.word	0x00401654
  400cdc:	2040086c 	.word	0x2040086c
  400ce0:	20400b28 	.word	0x20400b28
  400ce4:	2040086c 	.word	0x2040086c
  400ce8:	e000ed00 	.word	0xe000ed00
  400cec:	00400000 	.word	0x00400000
  400cf0:	2040000a 	.word	0x2040000a
  400cf4:	e000ed88 	.word	0xe000ed88
  400cf8:	004014b5 	.word	0x004014b5
  400cfc:	004010f9 	.word	0x004010f9

00400d00 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400d00:	4b3b      	ldr	r3, [pc, #236]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d04:	f003 0303 	and.w	r3, r3, #3
  400d08:	2b01      	cmp	r3, #1
  400d0a:	d01d      	beq.n	400d48 <SystemCoreClockUpdate+0x48>
  400d0c:	b183      	cbz	r3, 400d30 <SystemCoreClockUpdate+0x30>
  400d0e:	2b02      	cmp	r3, #2
  400d10:	d036      	beq.n	400d80 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400d12:	4b37      	ldr	r3, [pc, #220]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d16:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d1a:	2b70      	cmp	r3, #112	; 0x70
  400d1c:	d05f      	beq.n	400dde <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d1e:	4b34      	ldr	r3, [pc, #208]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400d22:	4934      	ldr	r1, [pc, #208]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d24:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400d28:	680b      	ldr	r3, [r1, #0]
  400d2a:	40d3      	lsrs	r3, r2
  400d2c:	600b      	str	r3, [r1, #0]
  400d2e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400d30:	4b31      	ldr	r3, [pc, #196]	; (400df8 <SystemCoreClockUpdate+0xf8>)
  400d32:	695b      	ldr	r3, [r3, #20]
  400d34:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400d38:	bf14      	ite	ne
  400d3a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400d3e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400d42:	4b2c      	ldr	r3, [pc, #176]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d44:	601a      	str	r2, [r3, #0]
  400d46:	e7e4      	b.n	400d12 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d48:	4b29      	ldr	r3, [pc, #164]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d4a:	6a1b      	ldr	r3, [r3, #32]
  400d4c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d50:	d003      	beq.n	400d5a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400d52:	4a2a      	ldr	r2, [pc, #168]	; (400dfc <SystemCoreClockUpdate+0xfc>)
  400d54:	4b27      	ldr	r3, [pc, #156]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d56:	601a      	str	r2, [r3, #0]
  400d58:	e7db      	b.n	400d12 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d5a:	4a29      	ldr	r2, [pc, #164]	; (400e00 <SystemCoreClockUpdate+0x100>)
  400d5c:	4b25      	ldr	r3, [pc, #148]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d5e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400d60:	4b23      	ldr	r3, [pc, #140]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d62:	6a1b      	ldr	r3, [r3, #32]
  400d64:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d68:	2b10      	cmp	r3, #16
  400d6a:	d005      	beq.n	400d78 <SystemCoreClockUpdate+0x78>
  400d6c:	2b20      	cmp	r3, #32
  400d6e:	d1d0      	bne.n	400d12 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400d70:	4a22      	ldr	r2, [pc, #136]	; (400dfc <SystemCoreClockUpdate+0xfc>)
  400d72:	4b20      	ldr	r3, [pc, #128]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d74:	601a      	str	r2, [r3, #0]
          break;
  400d76:	e7cc      	b.n	400d12 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400d78:	4a22      	ldr	r2, [pc, #136]	; (400e04 <SystemCoreClockUpdate+0x104>)
  400d7a:	4b1e      	ldr	r3, [pc, #120]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d7c:	601a      	str	r2, [r3, #0]
          break;
  400d7e:	e7c8      	b.n	400d12 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d80:	4b1b      	ldr	r3, [pc, #108]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d82:	6a1b      	ldr	r3, [r3, #32]
  400d84:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d88:	d016      	beq.n	400db8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400d8a:	4a1c      	ldr	r2, [pc, #112]	; (400dfc <SystemCoreClockUpdate+0xfc>)
  400d8c:	4b19      	ldr	r3, [pc, #100]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d8e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400d90:	4b17      	ldr	r3, [pc, #92]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d94:	f003 0303 	and.w	r3, r3, #3
  400d98:	2b02      	cmp	r3, #2
  400d9a:	d1ba      	bne.n	400d12 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400d9c:	4a14      	ldr	r2, [pc, #80]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d9e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400da0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400da2:	4814      	ldr	r0, [pc, #80]	; (400df4 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400da4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400da8:	6803      	ldr	r3, [r0, #0]
  400daa:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400dae:	b2d2      	uxtb	r2, r2
  400db0:	fbb3 f3f2 	udiv	r3, r3, r2
  400db4:	6003      	str	r3, [r0, #0]
  400db6:	e7ac      	b.n	400d12 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400db8:	4a11      	ldr	r2, [pc, #68]	; (400e00 <SystemCoreClockUpdate+0x100>)
  400dba:	4b0e      	ldr	r3, [pc, #56]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400dbc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400dbe:	4b0c      	ldr	r3, [pc, #48]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400dc0:	6a1b      	ldr	r3, [r3, #32]
  400dc2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400dc6:	2b10      	cmp	r3, #16
  400dc8:	d005      	beq.n	400dd6 <SystemCoreClockUpdate+0xd6>
  400dca:	2b20      	cmp	r3, #32
  400dcc:	d1e0      	bne.n	400d90 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400dce:	4a0b      	ldr	r2, [pc, #44]	; (400dfc <SystemCoreClockUpdate+0xfc>)
  400dd0:	4b08      	ldr	r3, [pc, #32]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400dd2:	601a      	str	r2, [r3, #0]
          break;
  400dd4:	e7dc      	b.n	400d90 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400dd6:	4a0b      	ldr	r2, [pc, #44]	; (400e04 <SystemCoreClockUpdate+0x104>)
  400dd8:	4b06      	ldr	r3, [pc, #24]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400dda:	601a      	str	r2, [r3, #0]
          break;
  400ddc:	e7d8      	b.n	400d90 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400dde:	4a05      	ldr	r2, [pc, #20]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400de0:	6813      	ldr	r3, [r2, #0]
  400de2:	4909      	ldr	r1, [pc, #36]	; (400e08 <SystemCoreClockUpdate+0x108>)
  400de4:	fba1 1303 	umull	r1, r3, r1, r3
  400de8:	085b      	lsrs	r3, r3, #1
  400dea:	6013      	str	r3, [r2, #0]
  400dec:	4770      	bx	lr
  400dee:	bf00      	nop
  400df0:	400e0600 	.word	0x400e0600
  400df4:	2040000c 	.word	0x2040000c
  400df8:	400e1810 	.word	0x400e1810
  400dfc:	00b71b00 	.word	0x00b71b00
  400e00:	003d0900 	.word	0x003d0900
  400e04:	007a1200 	.word	0x007a1200
  400e08:	aaaaaaab 	.word	0xaaaaaaab

00400e0c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400e0c:	4b16      	ldr	r3, [pc, #88]	; (400e68 <system_init_flash+0x5c>)
  400e0e:	4298      	cmp	r0, r3
  400e10:	d913      	bls.n	400e3a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400e12:	4b16      	ldr	r3, [pc, #88]	; (400e6c <system_init_flash+0x60>)
  400e14:	4298      	cmp	r0, r3
  400e16:	d915      	bls.n	400e44 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400e18:	4b15      	ldr	r3, [pc, #84]	; (400e70 <system_init_flash+0x64>)
  400e1a:	4298      	cmp	r0, r3
  400e1c:	d916      	bls.n	400e4c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400e1e:	4b15      	ldr	r3, [pc, #84]	; (400e74 <system_init_flash+0x68>)
  400e20:	4298      	cmp	r0, r3
  400e22:	d917      	bls.n	400e54 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400e24:	4b14      	ldr	r3, [pc, #80]	; (400e78 <system_init_flash+0x6c>)
  400e26:	4298      	cmp	r0, r3
  400e28:	d918      	bls.n	400e5c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400e2a:	4b14      	ldr	r3, [pc, #80]	; (400e7c <system_init_flash+0x70>)
  400e2c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400e2e:	bf94      	ite	ls
  400e30:	4a13      	ldrls	r2, [pc, #76]	; (400e80 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400e32:	4a14      	ldrhi	r2, [pc, #80]	; (400e84 <system_init_flash+0x78>)
  400e34:	4b14      	ldr	r3, [pc, #80]	; (400e88 <system_init_flash+0x7c>)
  400e36:	601a      	str	r2, [r3, #0]
  400e38:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e3a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e3e:	4b12      	ldr	r3, [pc, #72]	; (400e88 <system_init_flash+0x7c>)
  400e40:	601a      	str	r2, [r3, #0]
  400e42:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e44:	4a11      	ldr	r2, [pc, #68]	; (400e8c <system_init_flash+0x80>)
  400e46:	4b10      	ldr	r3, [pc, #64]	; (400e88 <system_init_flash+0x7c>)
  400e48:	601a      	str	r2, [r3, #0]
  400e4a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400e4c:	4a10      	ldr	r2, [pc, #64]	; (400e90 <system_init_flash+0x84>)
  400e4e:	4b0e      	ldr	r3, [pc, #56]	; (400e88 <system_init_flash+0x7c>)
  400e50:	601a      	str	r2, [r3, #0]
  400e52:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400e54:	4a0f      	ldr	r2, [pc, #60]	; (400e94 <system_init_flash+0x88>)
  400e56:	4b0c      	ldr	r3, [pc, #48]	; (400e88 <system_init_flash+0x7c>)
  400e58:	601a      	str	r2, [r3, #0]
  400e5a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400e5c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400e60:	4b09      	ldr	r3, [pc, #36]	; (400e88 <system_init_flash+0x7c>)
  400e62:	601a      	str	r2, [r3, #0]
  400e64:	4770      	bx	lr
  400e66:	bf00      	nop
  400e68:	015ef3bf 	.word	0x015ef3bf
  400e6c:	02bde77f 	.word	0x02bde77f
  400e70:	041cdb3f 	.word	0x041cdb3f
  400e74:	057bceff 	.word	0x057bceff
  400e78:	06dac2bf 	.word	0x06dac2bf
  400e7c:	0839b67f 	.word	0x0839b67f
  400e80:	04000500 	.word	0x04000500
  400e84:	04000600 	.word	0x04000600
  400e88:	400e0c00 	.word	0x400e0c00
  400e8c:	04000100 	.word	0x04000100
  400e90:	04000200 	.word	0x04000200
  400e94:	04000300 	.word	0x04000300

00400e98 <but1_callBack>:

/************************************************************************/
/* CallBack / Handler													*/
/************************************************************************/
void but1_callBack(void){
	flag_but_1 = 1;
  400e98:	2201      	movs	r2, #1
  400e9a:	4b01      	ldr	r3, [pc, #4]	; (400ea0 <but1_callBack+0x8>)
  400e9c:	701a      	strb	r2, [r3, #0]
  400e9e:	4770      	bx	lr
  400ea0:	20400b00 	.word	0x20400b00

00400ea4 <but2_callBack>:
}

void but2_callBack(void) {
	flag_but_2 = 1;
  400ea4:	2201      	movs	r2, #1
  400ea6:	4b01      	ldr	r3, [pc, #4]	; (400eac <but2_callBack+0x8>)
  400ea8:	701a      	strb	r2, [r3, #0]
  400eaa:	4770      	bx	lr
  400eac:	20400b01 	.word	0x20400b01

00400eb0 <init>:

/************************************************************************/
/* Functions                                                            */
/************************************************************************/
// Funo de inicializao do uC
void init(void) {
  400eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  400eb2:	b083      	sub	sp, #12
	// Inicia OLED
	gfx_mono_ssd1306_init();
  400eb4:	4b29      	ldr	r3, [pc, #164]	; (400f5c <init+0xac>)
  400eb6:	4798      	blx	r3
		
	// Ativa os perifricos que sero usados
	pmc_enable_periph_clk(LED1_PIO_ID);
  400eb8:	200a      	movs	r0, #10
  400eba:	4c29      	ldr	r4, [pc, #164]	; (400f60 <init+0xb0>)
  400ebc:	47a0      	blx	r4
	pmc_enable_periph_clk(LED2_PIO_ID);
  400ebe:	200c      	movs	r0, #12
  400ec0:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT1_PIO_ID);
  400ec2:	2010      	movs	r0, #16
  400ec4:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT2_PIO_ID);
  400ec6:	200c      	movs	r0, #12
  400ec8:	47a0      	blx	r4
	pmc_enable_periph_clk(WOODY_PIO_ID);
  400eca:	200a      	movs	r0, #10
  400ecc:	47a0      	blx	r4
	
	// Inicia os perifricos de saida
	pio_set_output(LED1_PIO, LED1_PIO_IDX_MASK, 1, 0, 0);
  400ece:	4f25      	ldr	r7, [pc, #148]	; (400f64 <init+0xb4>)
  400ed0:	2400      	movs	r4, #0
  400ed2:	9400      	str	r4, [sp, #0]
  400ed4:	4623      	mov	r3, r4
  400ed6:	2201      	movs	r2, #1
  400ed8:	4611      	mov	r1, r2
  400eda:	4638      	mov	r0, r7
  400edc:	4e22      	ldr	r6, [pc, #136]	; (400f68 <init+0xb8>)
  400ede:	47b0      	blx	r6
	pio_set_output(LED2_PIO, LED2_PIO_IDX_MASK, 1, 0, 0);
  400ee0:	4d22      	ldr	r5, [pc, #136]	; (400f6c <init+0xbc>)
  400ee2:	9400      	str	r4, [sp, #0]
  400ee4:	4623      	mov	r3, r4
  400ee6:	2201      	movs	r2, #1
  400ee8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400eec:	4628      	mov	r0, r5
  400eee:	47b0      	blx	r6
	pio_set_output(WOODY_PIO, WOODY_PIO_IDX_MASK, 1, 0, 0);
  400ef0:	9400      	str	r4, [sp, #0]
  400ef2:	4623      	mov	r3, r4
  400ef4:	2201      	movs	r2, #1
  400ef6:	2110      	movs	r1, #16
  400ef8:	4638      	mov	r0, r7
  400efa:	47b0      	blx	r6
	
	// Inicia os perifricos de entrada
	pio_set_input(BUT1_PIO, BUT1_PIO_IDX_MASK, PIO_DEFAULT);
  400efc:	4e1c      	ldr	r6, [pc, #112]	; (400f70 <init+0xc0>)
  400efe:	4622      	mov	r2, r4
  400f00:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f04:	4630      	mov	r0, r6
  400f06:	4f1b      	ldr	r7, [pc, #108]	; (400f74 <init+0xc4>)
  400f08:	47b8      	blx	r7
	pio_set_input(BUT2_PIO, BUT2_PIO_IDX_MASK, PIO_DEFAULT);
  400f0a:	4622      	mov	r2, r4
  400f0c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400f10:	4628      	mov	r0, r5
  400f12:	47b8      	blx	r7
	
	// Inicia os Callbacks
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_RISE_EDGE, but1_callBack);
  400f14:	4b18      	ldr	r3, [pc, #96]	; (400f78 <init+0xc8>)
  400f16:	9300      	str	r3, [sp, #0]
  400f18:	2370      	movs	r3, #112	; 0x70
  400f1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400f1e:	2110      	movs	r1, #16
  400f20:	4630      	mov	r0, r6
  400f22:	4c16      	ldr	r4, [pc, #88]	; (400f7c <init+0xcc>)
  400f24:	47a0      	blx	r4
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID, BUT2_PIO_IDX_MASK, PIO_IT_RISE_EDGE, but2_callBack);
  400f26:	4b16      	ldr	r3, [pc, #88]	; (400f80 <init+0xd0>)
  400f28:	9300      	str	r3, [sp, #0]
  400f2a:	2370      	movs	r3, #112	; 0x70
  400f2c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400f30:	210c      	movs	r1, #12
  400f32:	4628      	mov	r0, r5
  400f34:	47a0      	blx	r4
	
	// Ativa interrupo
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  400f36:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f3a:	4630      	mov	r0, r6
  400f3c:	4c11      	ldr	r4, [pc, #68]	; (400f84 <init+0xd4>)
  400f3e:	47a0      	blx	r4
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  400f40:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400f44:	4628      	mov	r0, r5
  400f46:	47a0      	blx	r4
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400f48:	4b0f      	ldr	r3, [pc, #60]	; (400f88 <init+0xd8>)
  400f4a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400f4e:	601a      	str	r2, [r3, #0]
  400f50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400f54:	601a      	str	r2, [r3, #0]
	
	// Configura NVIC
	NVIC_EnableIRQ(BUT1_PIO_ID);
	NVIC_EnableIRQ(BUT2_PIO_ID);
}
  400f56:	b003      	add	sp, #12
  400f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400f5a:	bf00      	nop
  400f5c:	00400375 	.word	0x00400375
  400f60:	00400be1 	.word	0x00400be1
  400f64:	400e0e00 	.word	0x400e0e00
  400f68:	004008a5 	.word	0x004008a5
  400f6c:	400e1200 	.word	0x400e1200
  400f70:	400e1400 	.word	0x400e1400
  400f74:	0040086f 	.word	0x0040086f
  400f78:	00400e99 	.word	0x00400e99
  400f7c:	004009ed 	.word	0x004009ed
  400f80:	00400ea5 	.word	0x00400ea5
  400f84:	0040098f 	.word	0x0040098f
  400f88:	e000e100 	.word	0xe000e100

00400f8c <monofony>:


void monofony(Music music) {
  400f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f90:	b089      	sub	sp, #36	; 0x24
  400f92:	ab08      	add	r3, sp, #32
  400f94:	e903 0007 	stmdb	r3, {r0, r1, r2}
  400f98:	9b07      	ldr	r3, [sp, #28]
  400f9a:	461a      	mov	r2, r3
  400f9c:	9304      	str	r3, [sp, #16]
  400f9e:	9b05      	ldr	r3, [sp, #20]
	for (int note = 0; note < music.size; note++){
  400fa0:	2a00      	cmp	r2, #0
  400fa2:	f340 808e 	ble.w	4010c2 <monofony+0x136>
  400fa6:	3b04      	subs	r3, #4
  400fa8:	9303      	str	r3, [sp, #12]
  400faa:	2300      	movs	r3, #0
  400fac:	9302      	str	r3, [sp, #8]
				}
			}
		}
		
		for(int i = 0; i < cycles; i++){
			pio_set(WOODY_PIO, WOODY_PIO_IDX_MASK);
  400fae:	f8df a144 	ldr.w	sl, [pc, #324]	; 4010f4 <monofony+0x168>
  400fb2:	e04d      	b.n	401050 <monofony+0xc4>
			flag_but_1 = 0;
  400fb4:	2200      	movs	r2, #0
  400fb6:	4b44      	ldr	r3, [pc, #272]	; (4010c8 <monofony+0x13c>)
  400fb8:	701a      	strb	r2, [r3, #0]
			delay_ms(100);
  400fba:	4844      	ldr	r0, [pc, #272]	; (4010cc <monofony+0x140>)
  400fbc:	4b44      	ldr	r3, [pc, #272]	; (4010d0 <monofony+0x144>)
  400fbe:	4798      	blx	r3
				if (flag_but_1) {
  400fc0:	4a41      	ldr	r2, [pc, #260]	; (4010c8 <monofony+0x13c>)
  400fc2:	7813      	ldrb	r3, [r2, #0]
  400fc4:	2b00      	cmp	r3, #0
  400fc6:	d0fc      	beq.n	400fc2 <monofony+0x36>
					flag_but_1 = 0;
  400fc8:	2200      	movs	r2, #0
  400fca:	4b3f      	ldr	r3, [pc, #252]	; (4010c8 <monofony+0x13c>)
  400fcc:	701a      	strb	r2, [r3, #0]
					break;
  400fce:	e05a      	b.n	401086 <monofony+0xfa>
			pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
			delay_us(delay);
  400fd0:	2033      	movs	r0, #51	; 0x33
  400fd2:	4f3f      	ldr	r7, [pc, #252]	; (4010d0 <monofony+0x144>)
  400fd4:	47b8      	blx	r7
			pio_clear(WOODY_PIO, WOODY_PIO_IDX_MASK);
  400fd6:	2110      	movs	r1, #16
  400fd8:	4650      	mov	r0, sl
  400fda:	47a8      	blx	r5
			pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  400fdc:	2101      	movs	r1, #1
  400fde:	4650      	mov	r0, sl
  400fe0:	47b0      	blx	r6
			delay_us(delay);
  400fe2:	2033      	movs	r0, #51	; 0x33
  400fe4:	47b8      	blx	r7
		for(int i = 0; i < cycles; i++){
  400fe6:	3401      	adds	r4, #1
  400fe8:	45a0      	cmp	r8, r4
  400fea:	d014      	beq.n	401016 <monofony+0x8a>
			pio_set(WOODY_PIO, WOODY_PIO_IDX_MASK);
  400fec:	2110      	movs	r1, #16
  400fee:	4650      	mov	r0, sl
  400ff0:	47b0      	blx	r6
			pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  400ff2:	2101      	movs	r1, #1
  400ff4:	4650      	mov	r0, sl
  400ff6:	47a8      	blx	r5
			delay_us(delay);
  400ff8:	f1b9 0f00 	cmp.w	r9, #0
  400ffc:	d0e8      	beq.n	400fd0 <monofony+0x44>
  400ffe:	9801      	ldr	r0, [sp, #4]
  401000:	4f33      	ldr	r7, [pc, #204]	; (4010d0 <monofony+0x144>)
  401002:	47b8      	blx	r7
			pio_clear(WOODY_PIO, WOODY_PIO_IDX_MASK);
  401004:	2110      	movs	r1, #16
  401006:	4650      	mov	r0, sl
  401008:	47a8      	blx	r5
			pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  40100a:	2101      	movs	r1, #1
  40100c:	4650      	mov	r0, sl
  40100e:	47b0      	blx	r6
			delay_us(delay);
  401010:	9801      	ldr	r0, [sp, #4]
  401012:	47b8      	blx	r7
  401014:	e7e7      	b.n	400fe6 <monofony+0x5a>
		}
		delay_ms(duration);
  401016:	f1bb 0f00 	cmp.w	fp, #0
  40101a:	d04e      	beq.n	4010ba <monofony+0x12e>
  40101c:	465a      	mov	r2, fp
  40101e:	17d3      	asrs	r3, r2, #31
  401020:	492c      	ldr	r1, [pc, #176]	; (4010d4 <monofony+0x148>)
  401022:	fbab 0101 	umull	r0, r1, fp, r1
  401026:	4c2b      	ldr	r4, [pc, #172]	; (4010d4 <monofony+0x148>)
  401028:	fb04 1103 	mla	r1, r4, r3, r1
  40102c:	f241 722c 	movw	r2, #5932	; 0x172c
  401030:	2300      	movs	r3, #0
  401032:	f241 742b 	movw	r4, #5931	; 0x172b
  401036:	2500      	movs	r5, #0
  401038:	1900      	adds	r0, r0, r4
  40103a:	4169      	adcs	r1, r5
  40103c:	4c26      	ldr	r4, [pc, #152]	; (4010d8 <monofony+0x14c>)
  40103e:	47a0      	blx	r4
  401040:	4b23      	ldr	r3, [pc, #140]	; (4010d0 <monofony+0x144>)
  401042:	4798      	blx	r3
	for (int note = 0; note < music.size; note++){
  401044:	9b02      	ldr	r3, [sp, #8]
  401046:	3301      	adds	r3, #1
  401048:	9302      	str	r3, [sp, #8]
  40104a:	9a04      	ldr	r2, [sp, #16]
  40104c:	429a      	cmp	r2, r3
  40104e:	d038      	beq.n	4010c2 <monofony+0x136>
		long delay = 1000000/music.mel[note]/2;
  401050:	9a03      	ldr	r2, [sp, #12]
  401052:	f852 3f04 	ldr.w	r3, [r2, #4]!
  401056:	9203      	str	r2, [sp, #12]
  401058:	4a20      	ldr	r2, [pc, #128]	; (4010dc <monofony+0x150>)
  40105a:	fb92 f9f3 	sdiv	r9, r2, r3
		int duration = 1000/music.t[note];
  40105e:	9a06      	ldr	r2, [sp, #24]
  401060:	9902      	ldr	r1, [sp, #8]
  401062:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  401066:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
  40106a:	fb9b fbf0 	sdiv	fp, fp, r0
		long cycles = music.mel[note]*duration/1000;
  40106e:	fb0b f303 	mul.w	r3, fp, r3
  401072:	4a1b      	ldr	r2, [pc, #108]	; (4010e0 <monofony+0x154>)
  401074:	fb82 2703 	smull	r2, r7, r2, r3
  401078:	17db      	asrs	r3, r3, #31
  40107a:	ebc3 17a7 	rsb	r7, r3, r7, asr #6
		if (flag_but_1){
  40107e:	4b12      	ldr	r3, [pc, #72]	; (4010c8 <monofony+0x13c>)
  401080:	781b      	ldrb	r3, [r3, #0]
  401082:	2b00      	cmp	r3, #0
  401084:	d196      	bne.n	400fb4 <monofony+0x28>
		for(int i = 0; i < cycles; i++){
  401086:	2f00      	cmp	r7, #0
  401088:	ddc5      	ble.n	401016 <monofony+0x8a>
			delay_us(delay);
  40108a:	4b12      	ldr	r3, [pc, #72]	; (4010d4 <monofony+0x148>)
  40108c:	fba9 0103 	umull	r0, r1, r9, r3
  401090:	464a      	mov	r2, r9
  401092:	17d3      	asrs	r3, r2, #31
  401094:	4c0f      	ldr	r4, [pc, #60]	; (4010d4 <monofony+0x148>)
  401096:	fb04 1103 	mla	r1, r4, r3, r1
  40109a:	4a12      	ldr	r2, [pc, #72]	; (4010e4 <monofony+0x158>)
  40109c:	2300      	movs	r3, #0
  40109e:	4c12      	ldr	r4, [pc, #72]	; (4010e8 <monofony+0x15c>)
  4010a0:	2500      	movs	r5, #0
  4010a2:	1824      	adds	r4, r4, r0
  4010a4:	414d      	adcs	r5, r1
  4010a6:	4620      	mov	r0, r4
  4010a8:	4629      	mov	r1, r5
  4010aa:	4c0b      	ldr	r4, [pc, #44]	; (4010d8 <monofony+0x14c>)
  4010ac:	47a0      	blx	r4
  4010ae:	9001      	str	r0, [sp, #4]
  4010b0:	2400      	movs	r4, #0
			pio_set(WOODY_PIO, WOODY_PIO_IDX_MASK);
  4010b2:	4e0e      	ldr	r6, [pc, #56]	; (4010ec <monofony+0x160>)
			pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  4010b4:	4d0e      	ldr	r5, [pc, #56]	; (4010f0 <monofony+0x164>)
  4010b6:	46b8      	mov	r8, r7
  4010b8:	e798      	b.n	400fec <monofony+0x60>
		delay_ms(duration);
  4010ba:	2033      	movs	r0, #51	; 0x33
  4010bc:	4b04      	ldr	r3, [pc, #16]	; (4010d0 <monofony+0x144>)
  4010be:	4798      	blx	r3
  4010c0:	e7c0      	b.n	401044 <monofony+0xb8>
	}
}
  4010c2:	b009      	add	sp, #36	; 0x24
  4010c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4010c8:	20400b00 	.word	0x20400b00
  4010cc:	004d2b25 	.word	0x004d2b25
  4010d0:	20400001 	.word	0x20400001
  4010d4:	11e1a300 	.word	0x11e1a300
  4010d8:	004011a5 	.word	0x004011a5
  4010dc:	0007a120 	.word	0x0007a120
  4010e0:	10624dd3 	.word	0x10624dd3
  4010e4:	005a83e0 	.word	0x005a83e0
  4010e8:	005a83df 	.word	0x005a83df
  4010ec:	004007d5 	.word	0x004007d5
  4010f0:	004007d9 	.word	0x004007d9
  4010f4:	400e0e00 	.word	0x400e0e00

004010f8 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void) {
  4010f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4010fa:	b087      	sub	sp, #28
	init();
  4010fc:	4b1c      	ldr	r3, [pc, #112]	; (401170 <main+0x78>)
  4010fe:	4798      	blx	r3
	// Inicia o Board
	board_init();
  401100:	4b1c      	ldr	r3, [pc, #112]	; (401174 <main+0x7c>)
  401102:	4798      	blx	r3
	// Inicia o Clock do sistema
	sysclk_init();
  401104:	4b1c      	ldr	r3, [pc, #112]	; (401178 <main+0x80>)
  401106:	4798      	blx	r3
	// Desativa o WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  401108:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40110c:	4b1b      	ldr	r3, [pc, #108]	; (40117c <main+0x84>)
  40110e:	605a      	str	r2, [r3, #4]
	
	// Declarao das variveis de cada msica
	Music mario, underworld;
	
	mario.mel = &mario_melody;
  401110:	4b1b      	ldr	r3, [pc, #108]	; (401180 <main+0x88>)
  401112:	9303      	str	r3, [sp, #12]
	mario.t = &mario_tempo;
  401114:	4b1b      	ldr	r3, [pc, #108]	; (401184 <main+0x8c>)
  401116:	9304      	str	r3, [sp, #16]
	mario.size = sizeof(mario_melody)/sizeof(int);
  401118:	234e      	movs	r3, #78	; 0x4e
  40111a:	9305      	str	r3, [sp, #20]
	
	underworld.mel = &underworld_melody;
  40111c:	4b1a      	ldr	r3, [pc, #104]	; (401188 <main+0x90>)
  40111e:	9300      	str	r3, [sp, #0]
	underworld.t = &underworld_tempo;
  401120:	4b1a      	ldr	r3, [pc, #104]	; (40118c <main+0x94>)
  401122:	9301      	str	r3, [sp, #4]
	underworld.size = sizeof(underworld_melody)/sizeof(int);
  401124:	2338      	movs	r3, #56	; 0x38
  401126:	9302      	str	r3, [sp, #8]

	int music = 0;
  401128:	2400      	movs	r4, #0

	while (1) {
		if (flag_but_2){
  40112a:	4d19      	ldr	r5, [pc, #100]	; (401190 <main+0x98>)
		if (music == 0) {
			pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
			monofony(underworld);
		}
		if (music == 1) {
			pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  40112c:	4e19      	ldr	r6, [pc, #100]	; (401194 <main+0x9c>)
  40112e:	4f1a      	ldr	r7, [pc, #104]	; (401198 <main+0xa0>)
  401130:	e008      	b.n	401144 <main+0x4c>
			pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  401132:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401136:	4630      	mov	r0, r6
  401138:	4b18      	ldr	r3, [pc, #96]	; (40119c <main+0xa4>)
  40113a:	4798      	blx	r3
			monofony(underworld);
  40113c:	e89d 0007 	ldmia.w	sp, {r0, r1, r2}
  401140:	4b17      	ldr	r3, [pc, #92]	; (4011a0 <main+0xa8>)
  401142:	4798      	blx	r3
		if (flag_but_2){
  401144:	782b      	ldrb	r3, [r5, #0]
  401146:	b12b      	cbz	r3, 401154 <main+0x5c>
			if (music < 1){
  401148:	2c00      	cmp	r4, #0
				music++;
  40114a:	bfd4      	ite	le
  40114c:	3401      	addle	r4, #1
				music = 0;
  40114e:	2400      	movgt	r4, #0
			flag_but_2 = 0;
  401150:	2300      	movs	r3, #0
  401152:	702b      	strb	r3, [r5, #0]
		if (music == 0) {
  401154:	2c00      	cmp	r4, #0
  401156:	d0ec      	beq.n	401132 <main+0x3a>
		if (music == 1) {
  401158:	2c01      	cmp	r4, #1
  40115a:	d1f3      	bne.n	401144 <main+0x4c>
			pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  40115c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401160:	4630      	mov	r0, r6
  401162:	47b8      	blx	r7
			monofony(mario);
  401164:	ab06      	add	r3, sp, #24
  401166:	e913 0007 	ldmdb	r3, {r0, r1, r2}
  40116a:	4b0d      	ldr	r3, [pc, #52]	; (4011a0 <main+0xa8>)
  40116c:	4798      	blx	r3
  40116e:	e7e9      	b.n	401144 <main+0x4c>
  401170:	00400eb1 	.word	0x00400eb1
  401174:	00400695 	.word	0x00400695
  401178:	00400625 	.word	0x00400625
  40117c:	400e1850 	.word	0x400e1850
  401180:	20400010 	.word	0x20400010
  401184:	20400148 	.word	0x20400148
  401188:	20400280 	.word	0x20400280
  40118c:	20400360 	.word	0x20400360
  401190:	20400b01 	.word	0x20400b01
  401194:	400e1200 	.word	0x400e1200
  401198:	004007d9 	.word	0x004007d9
  40119c:	004007d5 	.word	0x004007d5
  4011a0:	00400f8d 	.word	0x00400f8d

004011a4 <__aeabi_uldivmod>:
  4011a4:	b953      	cbnz	r3, 4011bc <__aeabi_uldivmod+0x18>
  4011a6:	b94a      	cbnz	r2, 4011bc <__aeabi_uldivmod+0x18>
  4011a8:	2900      	cmp	r1, #0
  4011aa:	bf08      	it	eq
  4011ac:	2800      	cmpeq	r0, #0
  4011ae:	bf1c      	itt	ne
  4011b0:	f04f 31ff 	movne.w	r1, #4294967295
  4011b4:	f04f 30ff 	movne.w	r0, #4294967295
  4011b8:	f000 b97a 	b.w	4014b0 <__aeabi_idiv0>
  4011bc:	f1ad 0c08 	sub.w	ip, sp, #8
  4011c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4011c4:	f000 f806 	bl	4011d4 <__udivmoddi4>
  4011c8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4011cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4011d0:	b004      	add	sp, #16
  4011d2:	4770      	bx	lr

004011d4 <__udivmoddi4>:
  4011d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4011d8:	468c      	mov	ip, r1
  4011da:	460d      	mov	r5, r1
  4011dc:	4604      	mov	r4, r0
  4011de:	9e08      	ldr	r6, [sp, #32]
  4011e0:	2b00      	cmp	r3, #0
  4011e2:	d151      	bne.n	401288 <__udivmoddi4+0xb4>
  4011e4:	428a      	cmp	r2, r1
  4011e6:	4617      	mov	r7, r2
  4011e8:	d96d      	bls.n	4012c6 <__udivmoddi4+0xf2>
  4011ea:	fab2 fe82 	clz	lr, r2
  4011ee:	f1be 0f00 	cmp.w	lr, #0
  4011f2:	d00b      	beq.n	40120c <__udivmoddi4+0x38>
  4011f4:	f1ce 0c20 	rsb	ip, lr, #32
  4011f8:	fa01 f50e 	lsl.w	r5, r1, lr
  4011fc:	fa20 fc0c 	lsr.w	ip, r0, ip
  401200:	fa02 f70e 	lsl.w	r7, r2, lr
  401204:	ea4c 0c05 	orr.w	ip, ip, r5
  401208:	fa00 f40e 	lsl.w	r4, r0, lr
  40120c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401210:	0c25      	lsrs	r5, r4, #16
  401212:	fbbc f8fa 	udiv	r8, ip, sl
  401216:	fa1f f987 	uxth.w	r9, r7
  40121a:	fb0a cc18 	mls	ip, sl, r8, ip
  40121e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401222:	fb08 f309 	mul.w	r3, r8, r9
  401226:	42ab      	cmp	r3, r5
  401228:	d90a      	bls.n	401240 <__udivmoddi4+0x6c>
  40122a:	19ed      	adds	r5, r5, r7
  40122c:	f108 32ff 	add.w	r2, r8, #4294967295
  401230:	f080 8123 	bcs.w	40147a <__udivmoddi4+0x2a6>
  401234:	42ab      	cmp	r3, r5
  401236:	f240 8120 	bls.w	40147a <__udivmoddi4+0x2a6>
  40123a:	f1a8 0802 	sub.w	r8, r8, #2
  40123e:	443d      	add	r5, r7
  401240:	1aed      	subs	r5, r5, r3
  401242:	b2a4      	uxth	r4, r4
  401244:	fbb5 f0fa 	udiv	r0, r5, sl
  401248:	fb0a 5510 	mls	r5, sl, r0, r5
  40124c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401250:	fb00 f909 	mul.w	r9, r0, r9
  401254:	45a1      	cmp	r9, r4
  401256:	d909      	bls.n	40126c <__udivmoddi4+0x98>
  401258:	19e4      	adds	r4, r4, r7
  40125a:	f100 33ff 	add.w	r3, r0, #4294967295
  40125e:	f080 810a 	bcs.w	401476 <__udivmoddi4+0x2a2>
  401262:	45a1      	cmp	r9, r4
  401264:	f240 8107 	bls.w	401476 <__udivmoddi4+0x2a2>
  401268:	3802      	subs	r0, #2
  40126a:	443c      	add	r4, r7
  40126c:	eba4 0409 	sub.w	r4, r4, r9
  401270:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401274:	2100      	movs	r1, #0
  401276:	2e00      	cmp	r6, #0
  401278:	d061      	beq.n	40133e <__udivmoddi4+0x16a>
  40127a:	fa24 f40e 	lsr.w	r4, r4, lr
  40127e:	2300      	movs	r3, #0
  401280:	6034      	str	r4, [r6, #0]
  401282:	6073      	str	r3, [r6, #4]
  401284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401288:	428b      	cmp	r3, r1
  40128a:	d907      	bls.n	40129c <__udivmoddi4+0xc8>
  40128c:	2e00      	cmp	r6, #0
  40128e:	d054      	beq.n	40133a <__udivmoddi4+0x166>
  401290:	2100      	movs	r1, #0
  401292:	e886 0021 	stmia.w	r6, {r0, r5}
  401296:	4608      	mov	r0, r1
  401298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40129c:	fab3 f183 	clz	r1, r3
  4012a0:	2900      	cmp	r1, #0
  4012a2:	f040 808e 	bne.w	4013c2 <__udivmoddi4+0x1ee>
  4012a6:	42ab      	cmp	r3, r5
  4012a8:	d302      	bcc.n	4012b0 <__udivmoddi4+0xdc>
  4012aa:	4282      	cmp	r2, r0
  4012ac:	f200 80fa 	bhi.w	4014a4 <__udivmoddi4+0x2d0>
  4012b0:	1a84      	subs	r4, r0, r2
  4012b2:	eb65 0503 	sbc.w	r5, r5, r3
  4012b6:	2001      	movs	r0, #1
  4012b8:	46ac      	mov	ip, r5
  4012ba:	2e00      	cmp	r6, #0
  4012bc:	d03f      	beq.n	40133e <__udivmoddi4+0x16a>
  4012be:	e886 1010 	stmia.w	r6, {r4, ip}
  4012c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4012c6:	b912      	cbnz	r2, 4012ce <__udivmoddi4+0xfa>
  4012c8:	2701      	movs	r7, #1
  4012ca:	fbb7 f7f2 	udiv	r7, r7, r2
  4012ce:	fab7 fe87 	clz	lr, r7
  4012d2:	f1be 0f00 	cmp.w	lr, #0
  4012d6:	d134      	bne.n	401342 <__udivmoddi4+0x16e>
  4012d8:	1beb      	subs	r3, r5, r7
  4012da:	0c3a      	lsrs	r2, r7, #16
  4012dc:	fa1f fc87 	uxth.w	ip, r7
  4012e0:	2101      	movs	r1, #1
  4012e2:	fbb3 f8f2 	udiv	r8, r3, r2
  4012e6:	0c25      	lsrs	r5, r4, #16
  4012e8:	fb02 3318 	mls	r3, r2, r8, r3
  4012ec:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4012f0:	fb0c f308 	mul.w	r3, ip, r8
  4012f4:	42ab      	cmp	r3, r5
  4012f6:	d907      	bls.n	401308 <__udivmoddi4+0x134>
  4012f8:	19ed      	adds	r5, r5, r7
  4012fa:	f108 30ff 	add.w	r0, r8, #4294967295
  4012fe:	d202      	bcs.n	401306 <__udivmoddi4+0x132>
  401300:	42ab      	cmp	r3, r5
  401302:	f200 80d1 	bhi.w	4014a8 <__udivmoddi4+0x2d4>
  401306:	4680      	mov	r8, r0
  401308:	1aed      	subs	r5, r5, r3
  40130a:	b2a3      	uxth	r3, r4
  40130c:	fbb5 f0f2 	udiv	r0, r5, r2
  401310:	fb02 5510 	mls	r5, r2, r0, r5
  401314:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401318:	fb0c fc00 	mul.w	ip, ip, r0
  40131c:	45a4      	cmp	ip, r4
  40131e:	d907      	bls.n	401330 <__udivmoddi4+0x15c>
  401320:	19e4      	adds	r4, r4, r7
  401322:	f100 33ff 	add.w	r3, r0, #4294967295
  401326:	d202      	bcs.n	40132e <__udivmoddi4+0x15a>
  401328:	45a4      	cmp	ip, r4
  40132a:	f200 80b8 	bhi.w	40149e <__udivmoddi4+0x2ca>
  40132e:	4618      	mov	r0, r3
  401330:	eba4 040c 	sub.w	r4, r4, ip
  401334:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401338:	e79d      	b.n	401276 <__udivmoddi4+0xa2>
  40133a:	4631      	mov	r1, r6
  40133c:	4630      	mov	r0, r6
  40133e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401342:	f1ce 0420 	rsb	r4, lr, #32
  401346:	fa05 f30e 	lsl.w	r3, r5, lr
  40134a:	fa07 f70e 	lsl.w	r7, r7, lr
  40134e:	fa20 f804 	lsr.w	r8, r0, r4
  401352:	0c3a      	lsrs	r2, r7, #16
  401354:	fa25 f404 	lsr.w	r4, r5, r4
  401358:	ea48 0803 	orr.w	r8, r8, r3
  40135c:	fbb4 f1f2 	udiv	r1, r4, r2
  401360:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401364:	fb02 4411 	mls	r4, r2, r1, r4
  401368:	fa1f fc87 	uxth.w	ip, r7
  40136c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401370:	fb01 f30c 	mul.w	r3, r1, ip
  401374:	42ab      	cmp	r3, r5
  401376:	fa00 f40e 	lsl.w	r4, r0, lr
  40137a:	d909      	bls.n	401390 <__udivmoddi4+0x1bc>
  40137c:	19ed      	adds	r5, r5, r7
  40137e:	f101 30ff 	add.w	r0, r1, #4294967295
  401382:	f080 808a 	bcs.w	40149a <__udivmoddi4+0x2c6>
  401386:	42ab      	cmp	r3, r5
  401388:	f240 8087 	bls.w	40149a <__udivmoddi4+0x2c6>
  40138c:	3902      	subs	r1, #2
  40138e:	443d      	add	r5, r7
  401390:	1aeb      	subs	r3, r5, r3
  401392:	fa1f f588 	uxth.w	r5, r8
  401396:	fbb3 f0f2 	udiv	r0, r3, r2
  40139a:	fb02 3310 	mls	r3, r2, r0, r3
  40139e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4013a2:	fb00 f30c 	mul.w	r3, r0, ip
  4013a6:	42ab      	cmp	r3, r5
  4013a8:	d907      	bls.n	4013ba <__udivmoddi4+0x1e6>
  4013aa:	19ed      	adds	r5, r5, r7
  4013ac:	f100 38ff 	add.w	r8, r0, #4294967295
  4013b0:	d26f      	bcs.n	401492 <__udivmoddi4+0x2be>
  4013b2:	42ab      	cmp	r3, r5
  4013b4:	d96d      	bls.n	401492 <__udivmoddi4+0x2be>
  4013b6:	3802      	subs	r0, #2
  4013b8:	443d      	add	r5, r7
  4013ba:	1aeb      	subs	r3, r5, r3
  4013bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4013c0:	e78f      	b.n	4012e2 <__udivmoddi4+0x10e>
  4013c2:	f1c1 0720 	rsb	r7, r1, #32
  4013c6:	fa22 f807 	lsr.w	r8, r2, r7
  4013ca:	408b      	lsls	r3, r1
  4013cc:	fa05 f401 	lsl.w	r4, r5, r1
  4013d0:	ea48 0303 	orr.w	r3, r8, r3
  4013d4:	fa20 fe07 	lsr.w	lr, r0, r7
  4013d8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4013dc:	40fd      	lsrs	r5, r7
  4013de:	ea4e 0e04 	orr.w	lr, lr, r4
  4013e2:	fbb5 f9fc 	udiv	r9, r5, ip
  4013e6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4013ea:	fb0c 5519 	mls	r5, ip, r9, r5
  4013ee:	fa1f f883 	uxth.w	r8, r3
  4013f2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4013f6:	fb09 f408 	mul.w	r4, r9, r8
  4013fa:	42ac      	cmp	r4, r5
  4013fc:	fa02 f201 	lsl.w	r2, r2, r1
  401400:	fa00 fa01 	lsl.w	sl, r0, r1
  401404:	d908      	bls.n	401418 <__udivmoddi4+0x244>
  401406:	18ed      	adds	r5, r5, r3
  401408:	f109 30ff 	add.w	r0, r9, #4294967295
  40140c:	d243      	bcs.n	401496 <__udivmoddi4+0x2c2>
  40140e:	42ac      	cmp	r4, r5
  401410:	d941      	bls.n	401496 <__udivmoddi4+0x2c2>
  401412:	f1a9 0902 	sub.w	r9, r9, #2
  401416:	441d      	add	r5, r3
  401418:	1b2d      	subs	r5, r5, r4
  40141a:	fa1f fe8e 	uxth.w	lr, lr
  40141e:	fbb5 f0fc 	udiv	r0, r5, ip
  401422:	fb0c 5510 	mls	r5, ip, r0, r5
  401426:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40142a:	fb00 f808 	mul.w	r8, r0, r8
  40142e:	45a0      	cmp	r8, r4
  401430:	d907      	bls.n	401442 <__udivmoddi4+0x26e>
  401432:	18e4      	adds	r4, r4, r3
  401434:	f100 35ff 	add.w	r5, r0, #4294967295
  401438:	d229      	bcs.n	40148e <__udivmoddi4+0x2ba>
  40143a:	45a0      	cmp	r8, r4
  40143c:	d927      	bls.n	40148e <__udivmoddi4+0x2ba>
  40143e:	3802      	subs	r0, #2
  401440:	441c      	add	r4, r3
  401442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401446:	eba4 0408 	sub.w	r4, r4, r8
  40144a:	fba0 8902 	umull	r8, r9, r0, r2
  40144e:	454c      	cmp	r4, r9
  401450:	46c6      	mov	lr, r8
  401452:	464d      	mov	r5, r9
  401454:	d315      	bcc.n	401482 <__udivmoddi4+0x2ae>
  401456:	d012      	beq.n	40147e <__udivmoddi4+0x2aa>
  401458:	b156      	cbz	r6, 401470 <__udivmoddi4+0x29c>
  40145a:	ebba 030e 	subs.w	r3, sl, lr
  40145e:	eb64 0405 	sbc.w	r4, r4, r5
  401462:	fa04 f707 	lsl.w	r7, r4, r7
  401466:	40cb      	lsrs	r3, r1
  401468:	431f      	orrs	r7, r3
  40146a:	40cc      	lsrs	r4, r1
  40146c:	6037      	str	r7, [r6, #0]
  40146e:	6074      	str	r4, [r6, #4]
  401470:	2100      	movs	r1, #0
  401472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401476:	4618      	mov	r0, r3
  401478:	e6f8      	b.n	40126c <__udivmoddi4+0x98>
  40147a:	4690      	mov	r8, r2
  40147c:	e6e0      	b.n	401240 <__udivmoddi4+0x6c>
  40147e:	45c2      	cmp	sl, r8
  401480:	d2ea      	bcs.n	401458 <__udivmoddi4+0x284>
  401482:	ebb8 0e02 	subs.w	lr, r8, r2
  401486:	eb69 0503 	sbc.w	r5, r9, r3
  40148a:	3801      	subs	r0, #1
  40148c:	e7e4      	b.n	401458 <__udivmoddi4+0x284>
  40148e:	4628      	mov	r0, r5
  401490:	e7d7      	b.n	401442 <__udivmoddi4+0x26e>
  401492:	4640      	mov	r0, r8
  401494:	e791      	b.n	4013ba <__udivmoddi4+0x1e6>
  401496:	4681      	mov	r9, r0
  401498:	e7be      	b.n	401418 <__udivmoddi4+0x244>
  40149a:	4601      	mov	r1, r0
  40149c:	e778      	b.n	401390 <__udivmoddi4+0x1bc>
  40149e:	3802      	subs	r0, #2
  4014a0:	443c      	add	r4, r7
  4014a2:	e745      	b.n	401330 <__udivmoddi4+0x15c>
  4014a4:	4608      	mov	r0, r1
  4014a6:	e708      	b.n	4012ba <__udivmoddi4+0xe6>
  4014a8:	f1a8 0802 	sub.w	r8, r8, #2
  4014ac:	443d      	add	r5, r7
  4014ae:	e72b      	b.n	401308 <__udivmoddi4+0x134>

004014b0 <__aeabi_idiv0>:
  4014b0:	4770      	bx	lr
  4014b2:	bf00      	nop

004014b4 <__libc_init_array>:
  4014b4:	b570      	push	{r4, r5, r6, lr}
  4014b6:	4e0f      	ldr	r6, [pc, #60]	; (4014f4 <__libc_init_array+0x40>)
  4014b8:	4d0f      	ldr	r5, [pc, #60]	; (4014f8 <__libc_init_array+0x44>)
  4014ba:	1b76      	subs	r6, r6, r5
  4014bc:	10b6      	asrs	r6, r6, #2
  4014be:	bf18      	it	ne
  4014c0:	2400      	movne	r4, #0
  4014c2:	d005      	beq.n	4014d0 <__libc_init_array+0x1c>
  4014c4:	3401      	adds	r4, #1
  4014c6:	f855 3b04 	ldr.w	r3, [r5], #4
  4014ca:	4798      	blx	r3
  4014cc:	42a6      	cmp	r6, r4
  4014ce:	d1f9      	bne.n	4014c4 <__libc_init_array+0x10>
  4014d0:	4e0a      	ldr	r6, [pc, #40]	; (4014fc <__libc_init_array+0x48>)
  4014d2:	4d0b      	ldr	r5, [pc, #44]	; (401500 <__libc_init_array+0x4c>)
  4014d4:	1b76      	subs	r6, r6, r5
  4014d6:	f000 f8a7 	bl	401628 <_init>
  4014da:	10b6      	asrs	r6, r6, #2
  4014dc:	bf18      	it	ne
  4014de:	2400      	movne	r4, #0
  4014e0:	d006      	beq.n	4014f0 <__libc_init_array+0x3c>
  4014e2:	3401      	adds	r4, #1
  4014e4:	f855 3b04 	ldr.w	r3, [r5], #4
  4014e8:	4798      	blx	r3
  4014ea:	42a6      	cmp	r6, r4
  4014ec:	d1f9      	bne.n	4014e2 <__libc_init_array+0x2e>
  4014ee:	bd70      	pop	{r4, r5, r6, pc}
  4014f0:	bd70      	pop	{r4, r5, r6, pc}
  4014f2:	bf00      	nop
  4014f4:	00401634 	.word	0x00401634
  4014f8:	00401634 	.word	0x00401634
  4014fc:	0040163c 	.word	0x0040163c
  401500:	00401634 	.word	0x00401634

00401504 <register_fini>:
  401504:	4b02      	ldr	r3, [pc, #8]	; (401510 <register_fini+0xc>)
  401506:	b113      	cbz	r3, 40150e <register_fini+0xa>
  401508:	4802      	ldr	r0, [pc, #8]	; (401514 <register_fini+0x10>)
  40150a:	f000 b805 	b.w	401518 <atexit>
  40150e:	4770      	bx	lr
  401510:	00000000 	.word	0x00000000
  401514:	00401525 	.word	0x00401525

00401518 <atexit>:
  401518:	2300      	movs	r3, #0
  40151a:	4601      	mov	r1, r0
  40151c:	461a      	mov	r2, r3
  40151e:	4618      	mov	r0, r3
  401520:	f000 b81e 	b.w	401560 <__register_exitproc>

00401524 <__libc_fini_array>:
  401524:	b538      	push	{r3, r4, r5, lr}
  401526:	4c0a      	ldr	r4, [pc, #40]	; (401550 <__libc_fini_array+0x2c>)
  401528:	4d0a      	ldr	r5, [pc, #40]	; (401554 <__libc_fini_array+0x30>)
  40152a:	1b64      	subs	r4, r4, r5
  40152c:	10a4      	asrs	r4, r4, #2
  40152e:	d00a      	beq.n	401546 <__libc_fini_array+0x22>
  401530:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401534:	3b01      	subs	r3, #1
  401536:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40153a:	3c01      	subs	r4, #1
  40153c:	f855 3904 	ldr.w	r3, [r5], #-4
  401540:	4798      	blx	r3
  401542:	2c00      	cmp	r4, #0
  401544:	d1f9      	bne.n	40153a <__libc_fini_array+0x16>
  401546:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40154a:	f000 b877 	b.w	40163c <_fini>
  40154e:	bf00      	nop
  401550:	0040164c 	.word	0x0040164c
  401554:	00401648 	.word	0x00401648

00401558 <__retarget_lock_acquire_recursive>:
  401558:	4770      	bx	lr
  40155a:	bf00      	nop

0040155c <__retarget_lock_release_recursive>:
  40155c:	4770      	bx	lr
  40155e:	bf00      	nop

00401560 <__register_exitproc>:
  401560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401564:	4d2c      	ldr	r5, [pc, #176]	; (401618 <__register_exitproc+0xb8>)
  401566:	4606      	mov	r6, r0
  401568:	6828      	ldr	r0, [r5, #0]
  40156a:	4698      	mov	r8, r3
  40156c:	460f      	mov	r7, r1
  40156e:	4691      	mov	r9, r2
  401570:	f7ff fff2 	bl	401558 <__retarget_lock_acquire_recursive>
  401574:	4b29      	ldr	r3, [pc, #164]	; (40161c <__register_exitproc+0xbc>)
  401576:	681c      	ldr	r4, [r3, #0]
  401578:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40157c:	2b00      	cmp	r3, #0
  40157e:	d03e      	beq.n	4015fe <__register_exitproc+0x9e>
  401580:	685a      	ldr	r2, [r3, #4]
  401582:	2a1f      	cmp	r2, #31
  401584:	dc1c      	bgt.n	4015c0 <__register_exitproc+0x60>
  401586:	f102 0e01 	add.w	lr, r2, #1
  40158a:	b176      	cbz	r6, 4015aa <__register_exitproc+0x4a>
  40158c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401590:	2401      	movs	r4, #1
  401592:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401596:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40159a:	4094      	lsls	r4, r2
  40159c:	4320      	orrs	r0, r4
  40159e:	2e02      	cmp	r6, #2
  4015a0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4015a4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4015a8:	d023      	beq.n	4015f2 <__register_exitproc+0x92>
  4015aa:	3202      	adds	r2, #2
  4015ac:	f8c3 e004 	str.w	lr, [r3, #4]
  4015b0:	6828      	ldr	r0, [r5, #0]
  4015b2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4015b6:	f7ff ffd1 	bl	40155c <__retarget_lock_release_recursive>
  4015ba:	2000      	movs	r0, #0
  4015bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4015c0:	4b17      	ldr	r3, [pc, #92]	; (401620 <__register_exitproc+0xc0>)
  4015c2:	b30b      	cbz	r3, 401608 <__register_exitproc+0xa8>
  4015c4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4015c8:	f3af 8000 	nop.w
  4015cc:	4603      	mov	r3, r0
  4015ce:	b1d8      	cbz	r0, 401608 <__register_exitproc+0xa8>
  4015d0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4015d4:	6002      	str	r2, [r0, #0]
  4015d6:	2100      	movs	r1, #0
  4015d8:	6041      	str	r1, [r0, #4]
  4015da:	460a      	mov	r2, r1
  4015dc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4015e0:	f04f 0e01 	mov.w	lr, #1
  4015e4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4015e8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4015ec:	2e00      	cmp	r6, #0
  4015ee:	d0dc      	beq.n	4015aa <__register_exitproc+0x4a>
  4015f0:	e7cc      	b.n	40158c <__register_exitproc+0x2c>
  4015f2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4015f6:	430c      	orrs	r4, r1
  4015f8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4015fc:	e7d5      	b.n	4015aa <__register_exitproc+0x4a>
  4015fe:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401602:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401606:	e7bb      	b.n	401580 <__register_exitproc+0x20>
  401608:	6828      	ldr	r0, [r5, #0]
  40160a:	f7ff ffa7 	bl	40155c <__retarget_lock_release_recursive>
  40160e:	f04f 30ff 	mov.w	r0, #4294967295
  401612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401616:	bf00      	nop
  401618:	20400868 	.word	0x20400868
  40161c:	00401624 	.word	0x00401624
  401620:	00000000 	.word	0x00000000

00401624 <_global_impure_ptr>:
  401624:	20400440                                @.@ 

00401628 <_init>:
  401628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40162a:	bf00      	nop
  40162c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40162e:	bc08      	pop	{r3}
  401630:	469e      	mov	lr, r3
  401632:	4770      	bx	lr

00401634 <__init_array_start>:
  401634:	00401505 	.word	0x00401505

00401638 <__frame_dummy_init_array_entry>:
  401638:	00400165                                e.@.

0040163c <_fini>:
  40163c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40163e:	bf00      	nop
  401640:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401642:	bc08      	pop	{r3}
  401644:	469e      	mov	lr, r3
  401646:	4770      	bx	lr

00401648 <__fini_array_start>:
  401648:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <mario_melody>:
20400010:	0a4d 0000 0a4d 0000 0000 0000 0a4d 0000     M...M.......M...
20400020:	0000 0000 082d 0000 0a4d 0000 0000 0000     ....-...M.......
20400030:	0c40 0000 0000 0000 0000 0000 0000 0000     @...............
20400040:	0620 0000 0000 0000 0000 0000 0000 0000      ...............
20400050:	082d 0000 0000 0000 0000 0000 0620 0000     -........... ...
	...
20400068:	0527 0000 0000 0000 0000 0000 06e0 0000     '...............
20400078:	0000 0000 07b8 0000 0000 0000 0749 0000     ............I...
20400088:	06e0 0000 0000 0000 0620 0000 0a4d 0000     ........ ...M...
20400098:	0c40 0000 0dc0 0000 0000 0000 0aea 0000     @...............
204000a8:	0c40 0000 0000 0000 0a4d 0000 0000 0000     @.......M.......
204000b8:	082d 0000 092d 0000 07b8 0000 0000 0000     -...-...........
204000c8:	0000 0000 082d 0000 0000 0000 0000 0000     ....-...........
204000d8:	0620 0000 0000 0000 0000 0000 0527 0000      ...........'...
	...
204000f0:	06e0 0000 0000 0000 07b8 0000 0000 0000     ................
20400100:	0749 0000 06e0 0000 0000 0000 0620 0000     I........... ...
20400110:	0a4d 0000 0c40 0000 0dc0 0000 0000 0000     M...@...........
20400120:	0aea 0000 0c40 0000 0000 0000 0a4d 0000     ....@.......M...
20400130:	0000 0000 082d 0000 092d 0000 07b8 0000     ....-...-.......
	...

20400148 <mario_tempo>:
20400148:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400158:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400168:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400178:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400188:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400198:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001a8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001b8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001c8:	0009 0000 0009 0000 0009 0000 000c 0000     ................
204001d8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001e8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001f8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400208:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400218:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400228:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400238:	000c 0000 000c 0000 000c 0000 0009 0000     ................
20400248:	0009 0000 0009 0000 000c 0000 000c 0000     ................
20400258:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400268:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400278:	000c 0000 000c 0000                         ........

20400280 <underworld_melody>:
20400280:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
20400290:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
204002a0:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
204002b0:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
204002c0:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
204002d0:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
204002e0:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
204002f0:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
20400300:	0137 0000 0115 0000 0126 0000 0115 0000     7.......&.......
20400310:	0137 0000 0137 0000 00d0 0000 00c4 0000     7...7...........
20400320:	0115 0000 0106 0000 0172 0000 015d 0000     ........r...]...
20400330:	00a5 0000 01d2 0000 01b8 0000 019f 0000     ................
20400340:	0137 0000 00f7 0000 00e9 0000 00dc 0000     7...............
20400350:	00d0 0000 0000 0000 0000 0000 0000 0000     ................

20400360 <underworld_tempo>:
20400360:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400370:	000c 0000 000c 0000 0006 0000 0003 0000     ................
20400380:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400390:	000c 0000 000c 0000 0006 0000 0003 0000     ................
204003a0:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204003b0:	000c 0000 000c 0000 0006 0000 0003 0000     ................
204003c0:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204003d0:	000c 0000 000c 0000 0006 0000 0006 0000     ................
204003e0:	0012 0000 0012 0000 0012 0000 0006 0000     ................
204003f0:	0006 0000 0006 0000 0006 0000 0006 0000     ................
20400400:	0006 0000 0012 0000 0012 0000 0012 0000     ................
20400410:	0012 0000 0012 0000 0012 0000 000a 0000     ................
20400420:	000a 0000 000a 0000 000a 0000 000a 0000     ................
20400430:	000a 0000 0003 0000 0003 0000 0003 0000     ................

20400440 <impure_data>:
20400440:	0000 0000 072c 2040 0794 2040 07fc 2040     ....,.@ ..@ ..@ 
	...
204004e8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204004f8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400868 <__atexit_recursive_mutex>:
20400868:	0b04 2040                                   ..@ 
