###############################################################################
#
# IAR ELF Linker V8.30.1.114/W32 for ARM                  25/Apr/2019  15:24:57
# Copyright 2007-2018 IAR Systems AB.
#
#    Output file  =  
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Exe\YH-RT1052.out
#    Map file     =  
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\List\YH-RT1052.map
#    Command line =  
#        -f C:\Users\zhuzh\AppData\Local\Temp\EW869A.tmp
#        (D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\board.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\clock_config.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fire_imxrt1052_sdram_ini_dcd.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fire_imxrt1052_spiflash_config.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_assert.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_clock.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_common.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_csi.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_csi_camera_adapter.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_debug_console.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_flexspi.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_flexspi_nor_boot.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_gpio.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_io.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_log.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_lpspi.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_lpuart.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_notifier.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_pit.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_sbrk.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_sccb.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_shell.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\fsl_str.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\main.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\MT9V032.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\peripherals.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\Pig_PIT.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\Pig_SPI.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\Pig_UART.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\pin_mux.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\startup_MIMXRT1052_ram_vector.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\system_MIMXRT1052.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj\TFTDriver.o
#        --redirect _Printf=_PrintfSmallNoMb --redirect _Scanf=_ScanfSmallNoMb
#        --no_out_extension -o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Exe\YH-RT1052.out
#        --map
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\List\YH-RT1052.map
#        --config
#        "D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\MIMXRT1052xxxxx_nor_itcm_txt_ram
#        .icf" --semihosting --entry __iar_program_start --vfe --text_out
#        locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = DLMalloc
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The advanced heap was selected because the application calls memory
allocation functions outside of system library functions, and there
are calls to deallocation functions in the application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at 0x6000'2000 { ro section .intvec };
"A1":  place at 0x0 { section .intvec_RAM };
"A2":  place at 0x6000'0000 { section .boot_hdr.conf };
"A3":  place at 0x6000'1000 { section .boot_hdr.ivt };
"A4":  place at 0x6000'1020 { ro section .boot_hdr.boot_data };
"A5":  place at 0x6000'1030 { ro section .boot_hdr.dcd_data };
"P1":  place in [from 0x6000'2000 to 0x6000'23ff] |
                [from 0x6000'2400 to 0x63ff'ffff] { ro };
define block RW { first rw, section m_usb_dma_init_data };
"P2":  place in [from 0x0 to 0x3ff] |
                [from 0x400 to 0x1'ffff] { block RW };
define block ZI
   with alignment = 32 { first zi, section m_usb_dma_noninit_data };
"P3":  place in [from 0x2000'0000 to 0x2001'fbff] { block ZI };
define block CSTACK with size = 1K, alignment = 8 { };
"P5":  place in [from 0x2001'fc00 to 0x2001'ffff] { block CSTACK };
define block NCACHE_VAR
   with size = 2M, alignment = 1M {
      section NonCacheable, section NonCacheable.init };
"P6":  place in [from 0x81e0'0000 to 0x81ff'ffff] { block NCACHE_VAR };
initialize by copy { ro, rw, section .textrw }
   except {
      ro section .intvec, ro object system_MIMXRT1052.o,
      ro object startup_MIMXRT1052.o, section .boot_hdr.conf,
      section .boot_hdr.ivt, section .boot_hdr.boot_data,
      section .boot_hdr.dcd_data };
keep {
   section .boot_hdr.conf, section .boot_hdr.ivt, section .boot_hdr.boot_data,
   section .boot_hdr.dcd_data };

No sections matched the following patterns:

  section NonCacheable.init       in block NCACHE_VAR
  section m_usb_dma_init_data     in block RW
  section m_usb_dma_noninit_data  in block ZI


  Section                Kind         Address      Size  Object
  -------                ----         -------      ----  ------
"A1":                                             0x400
  section .intvec_RAM-1                   0x0     0x400  <Init block>
    .intvec_RAM          inited           0x0     0x400  startup_MIMXRT1052_ram_vector.o [1]
                                      - 0x400     0x400

"P2":                                            0x55de
  RW                                    0x400    0x55de  <Block>
    RW-1                                0x400    0x55de  <Init block>
      .text              inited         0x400     0x990  pow64.o [3]
      .rodata            inited         0xd90      0x18  clock_config.o [1]
      .rodata            inited         0xda8      0x64  clock_config.o [1]
      .rodata            inited         0xe0c       0xc  clock_config.o [1]
      .rodata            inited         0xe18       0x4  clock_config.o [1]
      .rodata            inited         0xe1c       0xc  clock_config.o [1]
      .rodata            inited         0xe28      0x2c  fsl_assert.o [1]
      .rodata            inited         0xe54      0x10  fsl_clock.o [1]
      .rodata            inited         0xe64      0x64  fsl_clock.o [1]
      .rodata            inited         0xec8      0x10  fsl_clock.o [1]
      .rodata            inited         0xed8       0xc  fsl_csi.o [1]
      .rodata            inited         0xee4      0x64  fsl_csi.o [1]
      .rodata            inited         0xf48      0x3c  fsl_csi.o [1]
      .rodata            inited         0xf84      0x64  fsl_csi.o [1]
      .rodata            inited         0xfe8       0x8  fsl_csi.o [1]
      .rodata            inited         0xff0       0x8  fsl_csi.o [1]
      .rodata            inited         0xff8      0x1c  fsl_csi_camera_adapter.o [1]
      .rodata            inited        0x1014      0x10  fsl_debug_console.o [1]
      .rodata            inited        0x1024      0x70  fsl_debug_console.o [1]
      .rodata            inited        0x1094      0x68  fsl_flexspi.o [1]
      .rodata            inited        0x10fc       0x8  fsl_flexspi.o [1]
      .rodata            inited        0x1104       0xc  fsl_gpio.o [1]
      .rodata            inited        0x1110      0x64  fsl_gpio.o [1]
      .rodata            inited        0x1174      0x3c  fsl_gpio.o [1]
      .rodata            inited        0x11b0      0x64  fsl_gpio.o [1]
      .rodata            inited        0x1214       0xc  fsl_gpio.o [1]
      .rodata            inited        0x1220      0x18  fsl_gpio.o [1]
      .rodata            inited        0x1238       0xc  fsl_gpio.o [1]
      .rodata            inited        0x1244       0x8  fsl_io.o [1]
      .rodata            inited        0x124c      0x68  fsl_io.o [1]
      .rodata            inited        0x12b4       0xc  fsl_log.o [1]
      .rodata            inited        0x12c0      0x68  fsl_log.o [1]
      .rodata            inited        0x1328      0x64  fsl_lpspi.o [1]
      .rodata            inited        0x138c      0x14  fsl_lpspi.o [1]
      .rodata            inited        0x13a0      0x14  fsl_lpspi.o [1]
      .rodata            inited        0x13b4      0x14  fsl_lpspi.o [1]
      .rodata            inited        0x13c8      0x14  fsl_lpspi.o [1]
      .rodata            inited        0x13dc       0xc  fsl_lpuart.o [1]
      .rodata            inited        0x13e8      0x64  fsl_lpuart.o [1]
      .rodata            inited        0x144c      0x40  fsl_lpuart.o [1]
      .rodata            inited        0x148c      0x68  fsl_lpuart.o [1]
      .rodata            inited        0x14f4       0x8  fsl_lpuart.o [1]
      .rodata            inited        0x14fc       0x8  fsl_lpuart.o [1]
      .rodata            inited        0x1504      0x18  fsl_lpuart.o [1]
      .rodata            inited        0x151c      0x20  fsl_lpuart.o [1]
      .rodata            inited        0x153c      0x20  fsl_lpuart.o [1]
      .rodata            inited        0x155c      0x24  fsl_lpuart.o [1]
      .rodata            inited        0x1580      0x14  fsl_lpuart.o [1]
      .rodata            inited        0x1594      0x2c  main.o [1]
      .rodata            inited        0x15c0      0x1c  main.o [1]
      .rodata            inited        0x15dc      0x1c  main.o [1]
      .rodata            inited        0x15f8      0x1c  main.o [1]
      .rodata            inited        0x1614      0x1c  main.o [1]
      .rodata            inited        0x1630      0x1c  main.o [1]
      .rodata            inited        0x164c      0x1c  main.o [1]
      .rodata            inited        0x1668      0x1c  main.o [1]
      .rodata            inited        0x1684      0x1c  main.o [1]
      .rodata            inited        0x16a0      0x18  MT9V032.o [1]
      .rodata            inited        0x16b8       0xc  pin_mux.o [1]
      .rodata            inited        0x16c4      0x64  pin_mux.o [1]
      .rodata            inited        0x1728       0x4  pin_mux.o [1]
      .rodata            inited        0x172c       0x4  pin_mux.o [1]
      .rodata            inited        0x1730       0xc  TFTDriver.o [1]
      .rodata            inited        0x173c      0x64  TFTDriver.o [1]
      .text              inited        0x17a0     0x2d4  board.o [1]
      .text              inited        0x1a74     0x7d4  clock_config.o [1]
      .text              inited        0x2248      0x18  fsl_assert.o [1]
      .text              inited        0x2260     0x5e8  fsl_clock.o [1]
      .text              inited        0x2848     0x5e8  fsl_csi.o [1]
      .text              inited        0x2e30     0x126  fsl_csi_camera_adapter.o [1]
      .text              inited        0x2f58      0xa4  fsl_debug_console.o [1]
      .text              inited        0x2ffc     0x22c  fsl_flexspi.o [1]
      .text              inited        0x3228     0x198  fsl_gpio.o [1]
      .text              inited        0x33c0      0xb4  fsl_io.o [1]
      .text              inited        0x3474      0x60  fsl_log.o [1]
      .text              inited        0x34d4      0xf0  fsl_lpspi.o [1]
      .text              inited        0x35c4     0x4e8  fsl_lpuart.o [1]
      .text              inited        0x3aac     0x888  fsl_str.o [1]
      .text              inited        0x4334     0x150  main.o [1]
      .text              inited        0x4484     0x294  MT9V032.o [1]
      .text              inited        0x4718       0x4  peripherals.o [1]
      .text              inited        0x471c      0x84  Pig_PIT.o [1]
      .text              inited        0x47a0     0x1a0  pin_mux.o [1]
      .text              inited        0x4940       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4948       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4950       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4958       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4960       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4968       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4970       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4978       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4980       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4988       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4990       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4998       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49a0       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49a8       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49b0       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49b8       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49c0       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49c8       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49d0       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49d8       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49e0       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49e8       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49f0       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x49f8       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a00       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a08       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a10       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a18       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a20       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a28       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a30       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a38       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a40       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a48       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a50       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a58       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a60       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a68       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a70       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a78       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a80       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a88       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a90       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4a98       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4aa0       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4aa8       0x8  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x4ab0     0x59c  TFTDriver.o [1]
      .text              inited        0x504c     0x274  I64DivMod.o [4]
      .text              inited        0x52c0      0x3a  ABImemset48.o [4]
      .text              inited        0x52fc       0x6  ABImemclr4.o [4]
      .text              inited        0x5304      0x5c  DblToS64.o [3]
      .text              inited        0x5360      0x52  S64ToDbl.o [3]
      .text              inited        0x53b4      0x9e  modf.o [3]
      .text              inited        0x5454      0x36  strlen.o [4]
      .text              inited        0x548c       0x2  I64DivZer.o [4]
      .text              inited        0x5490     0x36c  iar_Exp64.o [3]
      .text              inited        0x57fc      0x7c  frexp.o [3]
      .text              inited        0x5878      0xf0  ldexp.o [3]
      Veneer             inited        0x5968       0x8  - Linker created -
      .text              inited        0x5970       0xa  cexit.o [4]
      .data              inited        0x597c       0x4  MT9V032.o [1]
      .data              inited        0x5980       0xc  MT9V032.o [1]
      .data              inited        0x598c      0x18  MT9V032.o [1]
      .data              inited        0x59a4      0x10  MT9V032.o [1]
      .data              inited        0x59b4       0x8  MT9V032.o [1]
      .data              inited        0x59bc       0x4  system_MIMXRT1052.o [1]
      .data              inited        0x59c0       0x4  TFTDriver.o [1]
      .rodata            inited        0x59c4       0x2  fsl_csi.o [1]
      .rodata            inited        0x59c6       0x2  fsl_csi.o [1]
      .text              inited        0x59c8       0x2  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x59ca       0x2  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x59cc       0x2  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x59ce       0x2  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x59d0       0x2  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x59d2       0x2  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x59d4       0x2  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x59d6       0x2  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x59d8       0x2  startup_MIMXRT1052_ram_vector.o [1]
      .text              inited        0x59da       0x4  exit.o [2]
                                     - 0x59de    0x55de

"P3":                                              0x90
  ZI                              0x2000'0000      0x90  <Block>
    .bss                 zero     0x2000'0000       0x4  fsl_clock.o [1]
    .bss                 zero     0x2000'0004       0x4  fsl_clock.o [1]
    .bss                 zero     0x2000'0008       0x4  fsl_csi.o [1]
    .bss                 zero     0x2000'000c       0x4  fsl_csi.o [1]
    .bss                 zero     0x2000'0010       0x4  fsl_flexspi.o [1]
    .bss                 zero     0x2000'0014       0x8  fsl_io.o [1]
    .bss                 zero     0x2000'001c      0x14  fsl_lpspi.o [1]
    .bss                 zero     0x2000'0030       0x4  fsl_lpspi.o [1]
    .bss                 zero     0x2000'0034       0x4  fsl_lpspi.o [1]
    .bss                 zero     0x2000'0038      0x24  fsl_lpuart.o [1]
    .bss                 zero     0x2000'005c       0x4  fsl_lpuart.o [1]
    .bss                 zero     0x2000'0060       0x4  main.o [1]
    .bss                 zero     0x2000'0064      0x2c  MT9V032.o [1]
                                - 0x2000'0090      0x90

"P5":                                             0x400
  CSTACK                          0x2001'fc00     0x400  <Block>
    CSTACK               uninit   0x2001'fc00     0x400  <Block tail>
                                - 0x2002'0000     0x400

"A2":                                             0x200
  .boot_hdr.conf         const    0x6000'0000     0x200  fire_imxrt1052_spiflash_config.o [1]
                                - 0x6000'0200     0x200

"A3":                                              0x20
  .boot_hdr.ivt          const    0x6000'1000      0x20  fsl_flexspi_nor_boot.o [1]
                                - 0x6000'1020      0x20

"A4":                                              0x10
  .boot_hdr.boot_data    const    0x6000'1020      0x10  fsl_flexspi_nor_boot.o [1]
                                - 0x6000'1030      0x10

"A5":                                             0x430
  .boot_hdr.dcd_data     const    0x6000'1030     0x430  fire_imxrt1052_sdram_ini_dcd.o [1]
                                - 0x6000'1460     0x430

"A0":                                              0x40
  .intvec                ro code  0x6000'2000      0x40  startup_MIMXRT1052_ram_vector.o [1]
                                - 0x6000'2040      0x40

"P1", part 1 of 2:                                  0x0
  .rodata                const    0x6000'2040       0x0  zero_init3.o [4]
  .rodata                const    0x6000'2040       0x0  lz77_init.o [4]

"P1", part 2 of 2:                               0x40c4
  .text                  ro code  0x6000'2400     0x1f6  lz77_init.o [4]
  .text                  ro code  0x6000'25f6       0x6  abort.o [2]
  .text                  ro code  0x6000'25fc      0x14  exit.o [5]
  .text                  ro code  0x6000'2610     0x12e  system_MIMXRT1052.o [1]
  .text                  ro code  0x6000'273e      0x3a  zero_init3.o [4]
  .text                  ro code  0x6000'2778      0x28  startup_MIMXRT1052_ram_vector.o [1]
  .text                  ro code  0x6000'27a0      0x28  data_init.o [4]
  .text                  ro code  0x6000'27c8      0x22  fpinit_M.o [3]
  .iar.init_table        const    0x6000'27ec      0x50  - Linker created -
  Veneer                 ro code  0x6000'283c       0x8  - Linker created -
  Veneer                 ro code  0x6000'2844       0x8  - Linker created -
  .text                  ro code  0x6000'284c      0x1e  cmain.o [4]
  .text                  ro code  0x6000'286a       0x4  low_level_init.o [2]
  .text                  ro code  0x6000'2870       0xc  startup_MIMXRT1052_ram_vector.o [1]
  .text                  ro code  0x6000'287c       0xc  cstartup_M.o [4]
  .text                  ro code  0x6000'2888       0x4  startup_MIMXRT1052_ram_vector.o [1]
  Initializer bytes      const    0x6000'288c    0x3b62  <for RW-1>
  Initializer bytes      const    0x6000'63ee      0xd6  <for section .intvec_RAM-1>
                                - 0x6000'64c4    0x40c4

"P6":                                          0x200000
  NCACHE_VAR                      0x81e0'0000  0x200000  <Block>
    NonCacheable         zero     0x81e0'0000   0x16080  MT9V032.o [1]
    NCACHE_VAR           uninit   0x81e1'6080  0x1e9f80  <Block tail>
                                - 0x8200'0000  0x200000

Unused ranges:

         From           To        Size
         ----           --        ----
       0x59de     0x1'ffff    0x1'a622
  0x2000'0090  0x2001'fbff    0x1'fb70
  0x6000'2040  0x6000'23ff       0x3c0
  0x6000'64c4  0x63ff'ffff  0x3ff'9b3c


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    2 destination ranges, total size 0x16110:
          0x2000'0000     0x90
          0x81e0'0000  0x16080

Copy/lz77 (__iar_lz77_init3)
    1 source range, total size 0xd6 (20% of destination):
          0x6000'63ee     0xd6
    1 destination range, total size 0x400:
                  0x0    0x400

Copy/lz77 (__iar_lz77_init3)
    1 source range, total size 0x3b62 (69% of destination):
          0x6000'288c   0x3b62
    1 destination range, total size 0x55de:
                0x400   0x55de



*******************************************************************************
*** MODULE SUMMARY
***

    Module                            ro code  rw code  ro data    rw data
    ------                            -------  -------  -------    -------
command line/config:
    ----------------------------------------------------------------------
    Total:

D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj: [1]
    MT9V032.o                                      660      519     90 372
    Pig_PIT.o                                      132       91
    TFTDriver.o                                  1 436    1 074        116
    board.o                                        724      501
    clock_config.o                               2 004    1 492        152
    fire_imxrt1052_sdram_ini_dcd.o                        1 072
    fire_imxrt1052_spiflash_config.o                        512
    fsl_assert.o                                    24       46         44
    fsl_clock.o                                  1 512    1 137        140
    fsl_csi.o                                    1 512    1 246        300
    fsl_csi_camera_adapter.o                       294      224         28
    fsl_debug_console.o                            164      203        128
    fsl_flexspi.o                                  556      462        116
    fsl_flexspi_nor_boot.o                                   48
    fsl_gpio.o                                     408      503        320
    fsl_io.o                                       180      203        120
    fsl_log.o                                       96      146        116
    fsl_lpspi.o                                    240      290        208
    fsl_lpuart.o                                 1 256    1 174        480
    fsl_str.o                                    2 184    1 510
    main.o                                         336      417        272
    peripherals.o                                    4        3
    pin_mux.o                                      416      371        120
    startup_MIMXRT1052_ram_vector.o       120    1 410      481
    system_MIMXRT1052.o                   302                 3          4
    ----------------------------------------------------------------------
    Total:                                422   15 548   13 728     93 036

dl7M_tln.a: [2]
    abort.o                                 6
    exit.o                                           4        3
    low_level_init.o                        4
    ----------------------------------------------------------------------
    Total:                                 10        4        3

m7M_tlv.a: [3]
    DblToS64.o                                      92       65
    S64ToDbl.o                                      82       57
    fpinit_M.o                             34
    frexp.o                                        124       86
    iar_Exp64.o                                    876      607
    ldexp.o                                        240      166
    modf.o                                         158      110
    pow64.o                                      2 448    1 692
    ----------------------------------------------------------------------
    Total:                                 34    4 020    2 783

rt7M_tl.a: [4]
    ABImemclr4.o                                     6        5
    ABImemset48.o                                   58       41
    I64DivMod.o                                    628      434
    I64DivZer.o                                      2        3
    cexit.o                                         10        7
    cmain.o                                30
    cstartup_M.o                           12
    data_init.o                            40
    lz77_init.o                           502
    strlen.o                                        54       39
    zero_init3.o                           58
    ----------------------------------------------------------------------
    Total:                                642      758      529

shb_l.a: [5]
    exit.o                                 20
    ----------------------------------------------------------------------
    Total:                                 20

    Gaps                                    2       14        2          2
    Linker created                         16        8       85  2 007 936
--------------------------------------------------------------------------
    Grand Total:                        1 146   20 352   17 130  2 100 974


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address     Size  Type      Object
-----                       -------     ----  ----      ------
.iar.init_table$$Base   0x6000'27ec            --   Gb  - Linker created -
.iar.init_table$$Limit  0x6000'283c            --   Gb  - Linker created -
?main                   0x6000'284d           Code  Gb  cmain.o [4]
ARM_MPU_Disable              0x17bd     0x1e  Code  Lc  board.o [1]
ARM_MPU_Enable               0x17a1     0x1c  Code  Lc  board.o [1]
BOARD_BootClockRUN           0x1c3d    0x4cc  Code  Gb  clock_config.o [1]
BOARD_ConfigMPU              0x1983     0x74  Code  Gb  board.o [1]
BOARD_DebugConsoleSrcFreq
                             0x1931     0x3a  Code  Gb  board.o [1]
BOARD_InitBootPeripherals
                             0x471b      0x2  Code  Gb  peripherals.o [1]
BOARD_InitDebugConsole       0x196b     0x18  Code  Gb  board.o [1]
BOARD_InitPeripherals        0x4719      0x2  Code  Gb  peripherals.o [1]
BOARD_InitPins               0x47fd     0xce  Code  Gb  pin_mux.o [1]
CAMERA_DEVICE_Init           0x4509      0x6  Code  Lc  MT9V032.o [1]
CAMERA_DEVICE_Start          0x450f      0x6  Code  Lc  MT9V032.o [1]
CAMERA_RECEIVER_GetFullBuffer
                             0x4335      0x6  Code  Lc  main.o [1]
CAMERA_RECEIVER_Init         0x44f3      0xa  Code  Lc  MT9V032.o [1]
CAMERA_RECEIVER_Start        0x44fd      0x6  Code  Lc  MT9V032.o [1]
CAMERA_RECEIVER_SubmitEmptyBuffer
                             0x4503      0x6  Code  Lc  MT9V032.o [1]
CLOCK_ControlGate            0x1b45     0x40  Code  Lc  clock_config.o [1]
CLOCK_ControlGate            0x2861     0x40  Code  Lc  fsl_csi.o [1]
CLOCK_ControlGate            0x3229     0x3a  Code  Lc  fsl_gpio.o [1]
CLOCK_ControlGate            0x35c5     0x40  Code  Lc  fsl_lpuart.o [1]
CLOCK_ControlGate            0x47a1     0x3a  Code  Lc  pin_mux.o [1]
CLOCK_ControlGate            0x4ab1     0x40  Code  Lc  TFTDriver.o [1]
CLOCK_DeinitAudioPll         0x2529      0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitEnetPll          0x2541      0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitUsb2Pll          0x251f      0xa  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitVideoPll         0x2535      0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DisableClock           0x1b85      0x4  Code  Lc  clock_config.o [1]
CLOCK_DisableClock           0x28a5      0x4  Code  Lc  fsl_csi.o [1]
CLOCK_EnableClock            0x28a1      0x4  Code  Lc  fsl_csi.o [1]
CLOCK_EnableClock            0x3263      0x4  Code  Lc  fsl_gpio.o [1]
CLOCK_EnableClock            0x3605      0x4  Code  Lc  fsl_lpuart.o [1]
CLOCK_EnableClock            0x47db      0x4  Code  Lc  pin_mux.o [1]
CLOCK_EnableClock            0x4af1      0x4  Code  Lc  TFTDriver.o [1]
CLOCK_GetDiv                 0x18f5     0x2a  Code  Lc  board.o [1]
CLOCK_GetFreq                0x23c5    0x12a  Code  Gb  fsl_clock.o [1]
CLOCK_GetMux                 0x18cb     0x2a  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x191f     0x12  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x2287     0x18  Code  Lc  fsl_clock.o [1]
CLOCK_GetPeriphClkFreq       0x22bb     0xa0  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllBypassRefClk
                             0x229f     0x16  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllFreq             0x254d    0x184  Code  Gb  fsl_clock.o [1]
CLOCK_GetPllFreq::enetRefClkFreq
                              0xec8     0x10  Data  Lc  fsl_clock.o [1]
CLOCK_GetRtcFreq             0x22b5      0x6  Code  Lc  fsl_clock.o [1]
CLOCK_GetSysPfdFreq          0x26fd     0x58  Code  Gb  fsl_clock.o [1]
CLOCK_GetUsb1PfdFreq         0x2755     0x58  Code  Gb  fsl_clock.o [1]
CLOCK_InitArmPll             0x24ef     0x18  Code  Gb  fsl_clock.o [1]
CLOCK_InitExternalClk        0x235b     0x44  Code  Gb  fsl_clock.o [1]
CLOCK_InitRcOsc24M           0x23b7      0xe  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPfd             0x26d1     0x2c  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPll             0x2507     0x18  Code  Gb  fsl_clock.o [1]
CLOCK_IsPllBypassed          0x2261     0x10  Code  Lc  fsl_clock.o [1]
CLOCK_IsPllEnabled           0x2271     0x16  Code  Lc  fsl_clock.o [1]
CLOCK_SetDiv                 0x1add     0x68  Code  Lc  clock_config.o [1]
CLOCK_SetMux                 0x1a75     0x68  Code  Lc  clock_config.o [1]
CLOCK_SetPllBypass           0x1b89     0x34  Code  Lc  clock_config.o [1]
CLOCK_SetRtcXtalFreq         0x1bc5      0x8  Code  Lc  clock_config.o [1]
CLOCK_SetXtalFreq            0x1bbd      0x8  Code  Lc  clock_config.o [1]
CLOCK_SwitchOsc              0x239f     0x18  Code  Gb  fsl_clock.o [1]
CSI_ADAPTER_Callback         0x2f2d     0x20  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_Deinit           0x2ef1      0xe  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_GetFullBuffer
                             0x2f1f      0xc  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_Init             0x2e31     0xc0  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_InitExt          0x2f4d      0xa  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_Start            0x2eff      0xa  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_Stop             0x2f09      0xa  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_SubmitEmptyBuffer
                             0x2f13      0xc  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ClearFifo                0x2af7     0x2e  Code  Gb  fsl_csi.o [1]
CSI_Deinit                   0x2a45     0x1c  Code  Gb  fsl_csi.o [1]
CSI_DisableInterrupts        0x2b91     0x24  Code  Gb  fsl_csi.o [1]
CSI_EnableFifoDmaRequest
                             0x2b45     0x2a  Code  Gb  fsl_csi.o [1]
CSI_EnableInterrupts         0x2b6f     0x22  Code  Gb  fsl_csi.o [1]
CSI_GetDefaultConfig         0x2aa9     0x42  Code  Gb  fsl_csi.o [1]
CSI_GetInstance              0x28e5     0x2e  Code  Lc  fsl_csi.o [1]
CSI_Init                     0x295b     0xea  Code  Gb  fsl_csi.o [1]
CSI_ReflashFifoDma           0x2b25     0x20  Code  Gb  fsl_csi.o [1]
CSI_Reset                    0x2a61     0x48  Code  Gb  fsl_csi.o [1]
CSI_SetRxBufferAddr          0x2aeb      0xc  Code  Gb  fsl_csi.o [1]
CSI_Start                    0x28c1     0x16  Code  Lc  fsl_csi.o [1]
CSI_Stop                     0x28d7      0xe  Code  Lc  fsl_csi.o [1]
CSI_TransferCreateHandle
                             0x2bb5     0x4e  Code  Gb  fsl_csi.o [1]
CSI_TransferGetEmptyBufferCount
                             0x292b      0x8  Code  Lc  fsl_csi.o [1]
CSI_TransferGetFullBuffer
                             0x2d1d     0x32  Code  Gb  fsl_csi.o [1]
CSI_TransferGetQueueDelta
                             0x2913      0xe  Code  Lc  fsl_csi.o [1]
CSI_TransferHandleIRQ        0x2d51     0xa4  Code  Gb  fsl_csi.o [1]
CSI_TransferIncreaseQueueIdx
                             0x2921      0xa  Code  Lc  fsl_csi.o [1]
CSI_TransferLoadBufferToDevice
                             0x2933     0x28  Code  Lc  fsl_csi.o [1]
CSI_TransferStart            0x2c03     0x6e  Code  Gb  fsl_csi.o [1]
CSI_TransferStop             0x2c71     0x38  Code  Gb  fsl_csi.o [1]
CSI_TransferSubmitEmptyBuffer
                             0x2ca9     0x74  Code  Gb  fsl_csi.o [1]
CSTACK$$Base            0x2001'fc00            --   Gb  - Linker created -
CSTACK$$Limit           0x2002'0000            --   Gb  - Linker created -
ConvertFloatRadixNumToString
                             0x3b91    0x186  Code  Lc  fsl_str.o [1]
ConvertRadixNumToString
                             0x3aad     0xe4  Code  Lc  fsl_str.o [1]
DbgConsole_Init              0x2f59     0x2e  Code  Gb  fsl_debug_console.o [1]
DbgConsole_Printf            0x2f91     0x2e  Code  Gb  fsl_debug_console.o [1]
DbgConsole_RelocateLog       0x2fc1     0x3c  Code  Lc  fsl_debug_console.o [1]
EnableIRQ                    0x28a9     0x18  Code  Lc  fsl_csi.o [1]
FLEXSPI_CheckAndClearError
                             0x300f     0x62  Code  Gb  fsl_flexspi.o [1]
FLEXSPI_ClearInterruptStatusFlags
                             0x3007      0x8  Code  Lc  fsl_flexspi.o [1]
FLEXSPI_DisableInterrupts
                             0x2ffd      0xa  Code  Lc  fsl_flexspi.o [1]
FLEXSPI_DriverIRQHandler
                             0x320d      0x8  Code  Gb  fsl_flexspi.o [1]
FLEXSPI_TransferAbort        0x3075     0x28  Code  Gb  fsl_flexspi.o [1]
FLEXSPI_TransferHandleIRQ
                             0x309d    0x170  Code  Gb  fsl_flexspi.o [1]
GPIO_GetInstance             0x3269     0x2c  Code  Lc  fsl_gpio.o [1]
GPIO_Output_Config           0x59c0      0x4  Data  Gb  TFTDriver.o [1]
GPIO_PinInit                 0x3295     0x52  Code  Gb  fsl_gpio.o [1]
GPIO_PinSetInterruptConfig
                             0x3341     0x80  Code  Gb  fsl_gpio.o [1]
GPIO_PinWrite                0x32e7     0x3a  Code  Gb  fsl_gpio.o [1]
GPIO_SetPinInterruptConfig
                             0x3267      0x2  Code  Lc  fsl_gpio.o [1]
IOMUXC_EnableMode            0x1bcd     0x1a  Code  Lc  clock_config.o [1]
IOMUXC_MQSConfig             0x1c1f     0x1c  Code  Lc  clock_config.o [1]
IOMUXC_SetPinConfig          0x4b11      0xc  Code  Lc  TFTDriver.o [1]
IOMUXC_SetPinMux             0x44d7     0x1c  Code  Lc  MT9V032.o [1]
IOMUXC_SetPinMux             0x47df     0x1c  Code  Lc  pin_mux.o [1]
IOMUXC_SetPinMux             0x4af5     0x1c  Code  Lc  TFTDriver.o [1]
IOMUXC_SetSaiMClkClockSource
                             0x1be7     0x38  Code  Lc  clock_config.o [1]
IO_Init                      0x33ed     0x52  Code  Gb  fsl_io.o [1]
IO_Transfer                  0x343f     0x2a  Code  Gb  fsl_io.o [1]
InStream_Read           0x6000'2415     0x28  Code  Lc  lz77_init.o [4]
InStream_StepRegion     0x6000'2401     0x14  Code  Lc  lz77_init.o [4]
LOG_Init                     0x3475     0x1a  Code  Gb  fsl_log.o [1]
LOG_Pop                      0x34b1     0x1a  Code  Gb  fsl_log.o [1]
LOG_Push                     0x348f     0x22  Code  Gb  fsl_log.o [1]
LPSPI1_DriverIRQHandler
                             0x3503     0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI2_DriverIRQHandler
                             0x3527     0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI3_DriverIRQHandler
                             0x354b     0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI4_DriverIRQHandler
                             0x356f     0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI_CommonIRQHandler       0x34dd     0x26  Code  Lc  fsl_lpspi.o [1]
LPSPI_IsMaster               0x34d5      0x8  Code  Lc  fsl_lpspi.o [1]
LPUART1_DriverIRQHandler
                             0x39f1      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART2_DriverIRQHandler
                             0x39fd      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART3_DriverIRQHandler
                             0x3a11      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART4_DriverIRQHandler
                             0x3a29      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART5_DriverIRQHandler
                             0x3a39      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART6_DriverIRQHandler
                             0x3a45      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART7_DriverIRQHandler
                             0x3a51      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART8_DriverIRQHandler
                             0x3a61      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART_ClearStatusFlags
                             0x38b3     0x38  Code  Gb  fsl_lpuart.o [1]
LPUART_EnableRx              0x33d7     0x16  Code  Lc  fsl_io.o [1]
LPUART_EnableTx              0x33c1     0x16  Code  Lc  fsl_io.o [1]
LPUART_GetDefaultConfig
                             0x3863     0x40  Code  Gb  fsl_lpuart.o [1]
LPUART_GetInstance           0x361b     0x32  Code  Gb  fsl_lpuart.o [1]
LPUART_GetStatusFlags        0x38a3     0x10  Code  Gb  fsl_lpuart.o [1]
LPUART_Init                  0x364d    0x216  Code  Gb  fsl_lpuart.o [1]
LPUART_ReadBlocking          0x3923     0xb8  Code  Gb  fsl_lpuart.o [1]
LPUART_SoftwareReset         0x3609     0x12  Code  Lc  fsl_lpuart.o [1]
LPUART_WriteBlocking         0x38eb     0x38  Code  Gb  fsl_lpuart.o [1]
MT9V032Init                  0x4617     0x5e  Code  Gb  MT9V032.o [1]
MT9V032PinInit               0x4515     0xe0  Code  Gb  MT9V032.o [1]
MT9V032Resource              0x59a4     0x10  Data  Lc  MT9V032.o [1]
MT9V032_Control              0x4609      0x4  Code  Gb  MT9V032.o [1]
MT9V032_Deinit               0x45f9     0x10  Code  Gb  MT9V032.o [1]
MT9V032_Init                 0x45f5      0x4  Code  Gb  MT9V032.o [1]
MT9V032_InitExt              0x4615      0x2  Code  Gb  MT9V032.o [1]
MT9V032_Start                0x460d      0x4  Code  Gb  MT9V032.o [1]
MT9V032_Stop                 0x4611      0x4  Code  Gb  MT9V032.o [1]
MT9V032_ops                  0x16a0     0x18  Data  Gb  MT9V032.o [1]
NCACHE_VAR$$Base        0x81e0'0000            --   Gb  - Linker created -
NCACHE_VAR$$Limit       0x8200'0000            --   Gb  - Linker created -
OutStream_Write         0x6000'243d     0x42  Code  Lc  lz77_init.o [4]
PIT0Inter                    0x443d     0x16  Code  Gb  main.o [1]
PIT_ClearStatusFlags         0x472b      0xa  Code  Lc  Pig_PIT.o [1]
PIT_GetStatusFlags           0x471d      0xe  Code  Lc  Pig_PIT.o [1]
PIT_IRQHandler               0x4735     0x64  Code  Gb  Pig_PIT.o [1]
RW$$Base                      0x400            --   Gb  - Linker created -
RW$$Limit                    0x59de            --   Gb  - Linker created -
Region$$Table$$Base     0x6000'27ec            --   Gb  - Linker created -
Region$$Table$$Limit    0x6000'283c            --   Gb  - Linker created -
SCB_DisableDCache            0x1879     0x52  Code  Lc  board.o [1]
SCB_DisableDCache            0x4485     0x52  Code  Lc  MT9V032.o [1]
SCB_DisableICache            0x1805     0x22  Code  Lc  board.o [1]
SCB_EnableDCache             0x1827     0x52  Code  Lc  board.o [1]
SCB_EnableDCache        0x6000'263b     0x52  Code  Lc  system_MIMXRT1052.o [1]
SCB_EnableICache             0x17db     0x2a  Code  Lc  board.o [1]
SCB_EnableICache        0x6000'2611     0x2a  Code  Lc  system_MIMXRT1052.o [1]
StrFormatPrintf              0x3d21    0x612  Code  Gb  fsl_str.o [1]
SystemCoreClock              0x59bc      0x4  Data  Gb  system_MIMXRT1052.o [1]
SystemInit              0x6000'268d     0x7a  Code  Gb  system_MIMXRT1052.o [1]
TFTSPI_Addr_Rst              0x4f9f     0x46  Code  Gb  TFTDriver.o [1]
TFTSPI_CLS                   0x4fe5     0x24  Code  Gb  TFTDriver.o [1]
TFTSPI_Init                  0x4b39    0x2fe  Code  Gb  TFTDriver.o [1]
TFTSPI_Set_Pos               0x4f51     0x4e  Code  Gb  TFTDriver.o [1]
TFTSPI_Write_Byte            0x4ea1     0x5e  Code  Gb  TFTDriver.o [1]
TFTSPI_Write_Cmd             0x4e4f     0x52  Code  Gb  TFTDriver.o [1]
TFTSPI_Write_Word            0x4eff     0x52  Code  Gb  TFTDriver.o [1]
ZI$$Base                0x2000'0000            --   Gb  - Linker created -
ZI$$Limit               0x2000'0090            --   Gb  - Linker created -
__NVIC_EnableIRQ             0x2849     0x18  Code  Lc  fsl_csi.o [1]
__RAM_VECTOR_TABLE_SIZE {Abs}
                                0x0           Data  Gb  <internal module>
__VECTOR_RAM {Abs}              0x0           Data  Gb  <internal module>
__VECTOR_TABLE {Abs}    0x6000'2000           Data  Gb  <internal module>
__Vectors               0x6000'2000            --   Gb  startup_MIMXRT1052_ram_vector.o [1]
__Vectors_End           0x6000'2040           Data  Gb  startup_MIMXRT1052_ram_vector.o [1]
__Vectors_RAM                   0x0            --   Gb  startup_MIMXRT1052_ram_vector.o [1]
__Vectors_RAM_End             0x400           Data  Gb  startup_MIMXRT1052_ram_vector.o [1]
__Vectors_RAM_Size {Abs}
                              0x400            --   Gb  startup_MIMXRT1052_ram_vector.o [1]
__Vectors_Size {Abs}           0x40            --   Gb  startup_MIMXRT1052_ram_vector.o [1]
__aeabi_assert               0x2249     0x18  Code  Gb  fsl_assert.o [1]
__aeabi_d2lz                 0x5305           Code  Gb  DblToS64.o [3]
__aeabi_l2d                  0x5361           Code  Gb  S64ToDbl.o [3]
__aeabi_ldiv0                0x548d           Code  Gb  I64DivZer.o [4]
__aeabi_ldivmod              0x504d           Code  Gb  I64DivMod.o [4]
__aeabi_memclr4              0x52fd           Code  Gb  ABImemclr4.o [4]
__aeabi_memset4              0x52c1           Code  Gb  ABImemset48.o [4]
__aeabi_memset8              0x52c1           Code  Gb  ABImemset48.o [4]
__aeabi_uldivmod             0x5091           Code  Gb  I64DivMod.o [4]
__cmain                 0x6000'284d           Code  Gb  cmain.o [4]
__exit                  0x6000'25fd     0x14  Code  Gb  exit.o [5]
__iar_Exp64                  0x5491    0x36c  Code  Gb  iar_Exp64.o [3]
__iar_Memset4_word           0x52c9           Code  Gb  ABImemset48.o [4]
__iar_Memset8_word           0x52c9           Code  Gb  ABImemset48.o [4]
__iar_Pow64                   0x401    0x4e0  Code  Lc  pow64.o [3]
__iar_data_init3        0x6000'27a1     0x28  Code  Gb  data_init.o [4]
__iar_frexp                  0x5815           Code  Gb  frexp.o [3]
__iar_frexp64                0x57fd           Code  Gb  frexp.o [3]
__iar_frexpl                 0x5815           Code  Gb  frexp.o [3]
__iar_init_vfp          0x6000'27c9           Code  Gb  fpinit_M.o [3]
__iar_ldexp64                0x5879           Code  Gb  ldexp.o [3]
__iar_lz77_init3        0x6000'247f    0x178  Code  Gb  lz77_init.o [4]
__iar_modf                   0x53c5           Code  Gb  modf.o [3]
__iar_modf64                 0x53b5           Code  Gb  modf.o [3]
__iar_modfl                  0x53c5           Code  Gb  modf.o [3]
__iar_pow64                   0x969      0x4  Code  Gb  pow64.o [3]
__iar_pow_medium              0x969      0x4  Code  Gb  pow64.o [3]
__iar_pow_medium64            0x969      0x4  Code  Gb  pow64.o [3]
__iar_pow_mediuml             0x969      0x4  Code  Gb  pow64.o [3]
__iar_program_start     0x6000'287d           Code  Gb  cstartup_M.o [4]
__iar_scalbln64              0x5879           Code  Gb  ldexp.o [3]
__iar_scalbn64               0x5879           Code  Gb  ldexp.o [3]
__iar_zero_init3        0x6000'273f     0x3a  Code  Gb  zero_init3.o [4]
__low_level_init        0x6000'286b      0x4  Code  Gb  low_level_init.o [2]
__vector_table          0x6000'2000           Data  Gb  startup_MIMXRT1052_ram_vector.o [1]
__vector_table_0x1c     0x6000'201c           Data  Gb  startup_MIMXRT1052_ram_vector.o [1]
__vector_table_RAM              0x0           Data  Gb  startup_MIMXRT1052_ram_vector.o [1]
__vector_table_RAM_0x1c
                               0x1c           Data  Gb  startup_MIMXRT1052_ram_vector.o [1]
_call_main              0x6000'2859           Code  Gb  cmain.o [4]
_exit                        0x5971           Code  Gb  cexit.o [4]
_main                   0x6000'2867           Code  Gb  cmain.o [4]
abort                   0x6000'25f7      0x6  Code  Gb  abort.o [2]
armPllConfig_BOARD_BootClockRUN
                              0xe18      0x4  Data  Gb  clock_config.o [1]
boot_data               0x6000'1020     0x10  Data  Gb  fsl_flexspi_nor_boot.o [1]
cameraConfig                 0x598c     0x18  Data  Gb  MT9V032.o [1]
cameraDevice                 0x59b4      0x8  Data  Gb  MT9V032.o [1]
cameraReceiver               0x5980      0xc  Data  Gb  MT9V032.o [1]
count_1s                0x2000'0060      0x4  Data  Gb  main.o [1]
csiFrameBuf             0x81e0'0000  0x16080  Data  Gb  MT9V032.o [1]
csiPrivateData          0x2000'0064     0x2c  Data  Lc  MT9V032.o [1]
csiResource                  0x597c      0x4  Data  Lc  MT9V032.o [1]
csi_ops                       0xff8     0x1c  Data  Gb  fsl_csi_camera_adapter.o [1]
dcd_data                0x6000'1030    0x430  Data  Gb  fire_imxrt1052_sdram_ini_dcd.o [1]
delayms                      0x4b1d     0x1c  Code  Gb  TFTDriver.o [1]
exit                         0x59db      0x4  Code  Gb  exit.o [2]
frexp                        0x57fd           Code  Gb  frexp.o [3]
frexpl                       0x57fd           Code  Gb  frexp.o [3]
g_rtcXtalFreq           0x2000'0004      0x4  Data  Gb  fsl_clock.o [1]
g_xtalFreq              0x2000'0000      0x4  Data  Gb  fsl_clock.o [1]
image_vector_table      0x6000'1000     0x20  Data  Gb  fsl_flexspi_nor_boot.o [1]
ldexp                        0x5879           Code  Gb  ldexp.o [3]
ldexpl                       0x5879           Code  Gb  ldexp.o [3]
lnbias                        0x970    0x420  Data  Lc  pow64.o [3]
m_boot_hdr_conf_start {Abs}
                        0x6000'0000           Data  Gb  <internal module>
main                         0x433b    0x102  Code  Gb  main.o [1]
modf                         0x53b5           Code  Gb  modf.o [3]
modfl                        0x53b5           Code  Gb  modf.o [3]
pow                           0x969      0x4  Code  Gb  pow64.o [3]
powl                          0x969      0x4  Code  Gb  pow64.o [3]
s_csiClocks                  0x59c4      0x2  Data  Lc  fsl_csi.o [1]
s_csiHandle             0x2000'0008      0x4  Data  Lc  fsl_csi.o [1]
s_csiIRQ                     0x59c6      0x2  Data  Lc  fsl_csi.o [1]
s_csiIsr                0x2000'000c      0x4  Data  Lc  fsl_csi.o [1]
s_debugConsoleIO        0x2000'0014      0x8  Data  Lc  fsl_io.o [1]
s_flexspiHandle         0x2000'0010      0x4  Data  Lc  fsl_flexspi.o [1]
s_gpioBases                  0x1220     0x18  Data  Lc  fsl_gpio.o [1]
s_gpioClock                  0x1238      0xc  Data  Lc  fsl_gpio.o [1]
s_lpspiHandle           0x2000'001c     0x14  Data  Lc  fsl_lpspi.o [1]
s_lpspiMasterIsr        0x2000'0030      0x4  Data  Lc  fsl_lpspi.o [1]
s_lpspiSlaveIsr         0x2000'0034      0x4  Data  Lc  fsl_lpspi.o [1]
s_lpuartBases                0x155c     0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartClock                0x1580     0x14  Data  Lc  fsl_lpuart.o [1]
s_lpuartHandle          0x2000'0038     0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartIsr             0x2000'005c      0x4  Data  Lc  fsl_lpuart.o [1]
scalbln                      0x5879           Code  Gb  ldexp.o [3]
scalblnl                     0x5879           Code  Gb  ldexp.o [3]
scalbn                       0x5879           Code  Gb  ldexp.o [3]
scalbnl                      0x5879           Code  Gb  ldexp.o [3]
spiflash_config         0x6000'0000    0x200  Data  Gb  fire_imxrt1052_spiflash_config.o [1]
strlen                       0x5455           Code  Gb  strlen.o [4]
sysPllConfig_BOARD_BootClockRUN
                              0xe1c      0xc  Data  Gb  clock_config.o [1]
tft18delay_1us               0x4e39     0x16  Code  Gb  TFTDriver.o [1]


[1] = D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\nor_itcm_txt_ram\Obj
[2] = dl7M_tln.a
[3] = m7M_tlv.a
[4] = rt7M_tl.a
[5] = shb_l.a

      1 146 bytes of readonly  code memory
     20 352 bytes of readwrite code memory
     17 130 bytes of readonly  data memory
  2 100 974 bytes of readwrite data memory

Errors: none
Warnings: none
