$comment
	File created using the following command:
		vcd file Aula_Enderecamento.msim.vcd -direction
$end
$date
	Sun May 02 11:38:06 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module calculadora_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 KEY [3] $end
$var wire 1 1 KEY [2] $end
$var wire 1 2 KEY [1] $end
$var wire 1 3 KEY [0] $end
$var wire 1 4 LEDR [9] $end
$var wire 1 5 LEDR [8] $end
$var wire 1 6 LEDR [7] $end
$var wire 1 7 LEDR [6] $end
$var wire 1 8 LEDR [5] $end
$var wire 1 9 LEDR [4] $end
$var wire 1 : LEDR [3] $end
$var wire 1 ; LEDR [2] $end
$var wire 1 < LEDR [1] $end
$var wire 1 = LEDR [0] $end
$var wire 1 > PC [7] $end
$var wire 1 ? PC [6] $end
$var wire 1 @ PC [5] $end
$var wire 1 A PC [4] $end
$var wire 1 B PC [3] $end
$var wire 1 C PC [2] $end
$var wire 1 D PC [1] $end
$var wire 1 E PC [0] $end
$var wire 1 F SW [9] $end
$var wire 1 G SW [8] $end
$var wire 1 H SW [7] $end
$var wire 1 I SW [6] $end
$var wire 1 J SW [5] $end
$var wire 1 K SW [4] $end
$var wire 1 L SW [3] $end
$var wire 1 M SW [2] $end
$var wire 1 N SW [1] $end
$var wire 1 O SW [0] $end

$scope module i1 $end
$var wire 1 P gnd $end
$var wire 1 Q vcc $end
$var wire 1 R unknown $end
$var wire 1 S devoe $end
$var wire 1 T devclrn $end
$var wire 1 U devpor $end
$var wire 1 V ww_devoe $end
$var wire 1 W ww_devclrn $end
$var wire 1 X ww_devpor $end
$var wire 1 Y ww_CLOCK_50 $end
$var wire 1 Z ww_KEY [3] $end
$var wire 1 [ ww_KEY [2] $end
$var wire 1 \ ww_KEY [1] $end
$var wire 1 ] ww_KEY [0] $end
$var wire 1 ^ ww_SW [9] $end
$var wire 1 _ ww_SW [8] $end
$var wire 1 ` ww_SW [7] $end
$var wire 1 a ww_SW [6] $end
$var wire 1 b ww_SW [5] $end
$var wire 1 c ww_SW [4] $end
$var wire 1 d ww_SW [3] $end
$var wire 1 e ww_SW [2] $end
$var wire 1 f ww_SW [1] $end
$var wire 1 g ww_SW [0] $end
$var wire 1 h ww_PC [7] $end
$var wire 1 i ww_PC [6] $end
$var wire 1 j ww_PC [5] $end
$var wire 1 k ww_PC [4] $end
$var wire 1 l ww_PC [3] $end
$var wire 1 m ww_PC [2] $end
$var wire 1 n ww_PC [1] $end
$var wire 1 o ww_PC [0] $end
$var wire 1 p ww_LEDR [9] $end
$var wire 1 q ww_LEDR [8] $end
$var wire 1 r ww_LEDR [7] $end
$var wire 1 s ww_LEDR [6] $end
$var wire 1 t ww_LEDR [5] $end
$var wire 1 u ww_LEDR [4] $end
$var wire 1 v ww_LEDR [3] $end
$var wire 1 w ww_LEDR [2] $end
$var wire 1 x ww_LEDR [1] $end
$var wire 1 y ww_LEDR [0] $end
$var wire 1 z ww_HEX0 [6] $end
$var wire 1 { ww_HEX0 [5] $end
$var wire 1 | ww_HEX0 [4] $end
$var wire 1 } ww_HEX0 [3] $end
$var wire 1 ~ ww_HEX0 [2] $end
$var wire 1 !! ww_HEX0 [1] $end
$var wire 1 "! ww_HEX0 [0] $end
$var wire 1 #! ww_HEX1 [6] $end
$var wire 1 $! ww_HEX1 [5] $end
$var wire 1 %! ww_HEX1 [4] $end
$var wire 1 &! ww_HEX1 [3] $end
$var wire 1 '! ww_HEX1 [2] $end
$var wire 1 (! ww_HEX1 [1] $end
$var wire 1 )! ww_HEX1 [0] $end
$var wire 1 *! \KEY[0]~input_o\ $end
$var wire 1 +! \KEY[1]~input_o\ $end
$var wire 1 ,! \KEY[2]~input_o\ $end
$var wire 1 -! \KEY[3]~input_o\ $end
$var wire 1 .! \CLOCK_50~input_o\ $end
$var wire 1 /! \Processador|incremento|Add0~1_sumout\ $end
$var wire 1 0! \~GND~combout\ $end
$var wire 1 1! \Processador|incremento|Add0~2\ $end
$var wire 1 2! \Processador|incremento|Add0~5_sumout\ $end
$var wire 1 3! \Processador|incremento|Add0~6\ $end
$var wire 1 4! \Processador|incremento|Add0~9_sumout\ $end
$var wire 1 5! \Processador|incremento|Add0~10\ $end
$var wire 1 6! \Processador|incremento|Add0~13_sumout\ $end
$var wire 1 7! \Processador|incremento|Add0~14\ $end
$var wire 1 8! \Processador|incremento|Add0~17_sumout\ $end
$var wire 1 9! \Processador|incremento|Add0~18\ $end
$var wire 1 :! \Processador|incremento|Add0~21_sumout\ $end
$var wire 1 ;! \Processador|incremento|Add0~22\ $end
$var wire 1 <! \Processador|incremento|Add0~25_sumout\ $end
$var wire 1 =! \Processador|ROM|memROM~3_combout\ $end
$var wire 1 >! \Processador|incremento|Add0~26\ $end
$var wire 1 ?! \Processador|incremento|Add0~29_sumout\ $end
$var wire 1 @! \Processador|ROM|memROM~4_combout\ $end
$var wire 1 A! \Processador|ROM|memROM~0_combout\ $end
$var wire 1 B! \Processador|ROM|memROM~2_combout\ $end
$var wire 1 C! \Processador|ROM|memROM~1_combout\ $end
$var wire 1 D! \SW[0]~input_o\ $end
$var wire 1 E! \SW[1]~input_o\ $end
$var wire 1 F! \SW[2]~input_o\ $end
$var wire 1 G! \SW[3]~input_o\ $end
$var wire 1 H! \SW[4]~input_o\ $end
$var wire 1 I! \SW[5]~input_o\ $end
$var wire 1 J! \SW[6]~input_o\ $end
$var wire 1 K! \SW[7]~input_o\ $end
$var wire 1 L! \SW[8]~input_o\ $end
$var wire 1 M! \SW[9]~input_o\ $end
$var wire 1 N! \Processador|ROM|memROM~5_combout\ $end
$var wire 1 O! \Processador|ULA|Add0~34_cout\ $end
$var wire 1 P! \Processador|ULA|Add0~1_sumout\ $end
$var wire 1 Q! \Processador|Banco_Registradores|registrador~12_q\ $end
$var wire 1 R! \Decoder|Equal0~0_combout\ $end
$var wire 1 S! \Processador|ULA|Add0~2\ $end
$var wire 1 T! \Processador|ULA|Add0~13_sumout\ $end
$var wire 1 U! \Processador|Banco_Registradores|registrador~13_q\ $end
$var wire 1 V! \Processador|ULA|Add0~14\ $end
$var wire 1 W! \Processador|ULA|Add0~9_sumout\ $end
$var wire 1 X! \Processador|Banco_Registradores|registrador~14_q\ $end
$var wire 1 Y! \Processador|ULA|Add0~10\ $end
$var wire 1 Z! \Processador|ULA|Add0~5_sumout\ $end
$var wire 1 [! \Processador|Banco_Registradores|registrador~15_q\ $end
$var wire 1 \! \disp0_1|disp0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ]! \disp0_1|disp0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ^! \disp0_1|disp0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 _! \disp0_1|disp0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 `! \disp0_1|disp0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 a! \disp0_1|disp0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 b! \disp0_1|disp0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 c! \Processador|ULA|Add0~6\ $end
$var wire 1 d! \Processador|ULA|Add0~17_sumout\ $end
$var wire 1 e! \Processador|Banco_Registradores|registrador~16_q\ $end
$var wire 1 f! \Processador|ULA|Add0~18\ $end
$var wire 1 g! \Processador|ULA|Add0~29_sumout\ $end
$var wire 1 h! \Processador|Banco_Registradores|registrador~17_q\ $end
$var wire 1 i! \Processador|ULA|Add0~30\ $end
$var wire 1 j! \Processador|ULA|Add0~25_sumout\ $end
$var wire 1 k! \Processador|Banco_Registradores|registrador~18_q\ $end
$var wire 1 l! \Processador|ULA|Add0~26\ $end
$var wire 1 m! \Processador|ULA|Add0~21_sumout\ $end
$var wire 1 n! \Processador|Banco_Registradores|registrador~19_q\ $end
$var wire 1 o! \disp0_1|disp1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 p! \disp0_1|disp1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 q! \disp0_1|disp1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 r! \disp0_1|disp1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 s! \disp0_1|disp1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 t! \disp0_1|disp1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 u! \disp0_1|disp1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 v! \Processador|PC|DOUT\ [7] $end
$var wire 1 w! \Processador|PC|DOUT\ [6] $end
$var wire 1 x! \Processador|PC|DOUT\ [5] $end
$var wire 1 y! \Processador|PC|DOUT\ [4] $end
$var wire 1 z! \Processador|PC|DOUT\ [3] $end
$var wire 1 {! \Processador|PC|DOUT\ [2] $end
$var wire 1 |! \Processador|PC|DOUT\ [1] $end
$var wire 1 }! \Processador|PC|DOUT\ [0] $end
$var wire 1 ~! \disp0_1|reg|DOUT\ [7] $end
$var wire 1 !" \disp0_1|reg|DOUT\ [6] $end
$var wire 1 "" \disp0_1|reg|DOUT\ [5] $end
$var wire 1 #" \disp0_1|reg|DOUT\ [4] $end
$var wire 1 $" \disp0_1|reg|DOUT\ [3] $end
$var wire 1 %" \disp0_1|reg|DOUT\ [2] $end
$var wire 1 &" \disp0_1|reg|DOUT\ [1] $end
$var wire 1 '" \disp0_1|reg|DOUT\ [0] $end
$var wire 1 (" \ALT_INV_SW[7]~input_o\ $end
$var wire 1 )" \ALT_INV_SW[6]~input_o\ $end
$var wire 1 *" \ALT_INV_SW[5]~input_o\ $end
$var wire 1 +" \ALT_INV_SW[4]~input_o\ $end
$var wire 1 ," \ALT_INV_SW[3]~input_o\ $end
$var wire 1 -" \ALT_INV_SW[2]~input_o\ $end
$var wire 1 ." \ALT_INV_SW[1]~input_o\ $end
$var wire 1 /" \ALT_INV_SW[0]~input_o\ $end
$var wire 1 0" \Decoder|ALT_INV_Equal0~0_combout\ $end
$var wire 1 1" \Processador|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 2" \Processador|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 3" \Processador|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 4" \Processador|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 5" \Processador|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 6" \disp0_1|reg|ALT_INV_DOUT\ [7] $end
$var wire 1 7" \disp0_1|reg|ALT_INV_DOUT\ [6] $end
$var wire 1 8" \disp0_1|reg|ALT_INV_DOUT\ [5] $end
$var wire 1 9" \disp0_1|reg|ALT_INV_DOUT\ [4] $end
$var wire 1 :" \disp0_1|reg|ALT_INV_DOUT\ [3] $end
$var wire 1 ;" \disp0_1|reg|ALT_INV_DOUT\ [2] $end
$var wire 1 <" \disp0_1|reg|ALT_INV_DOUT\ [1] $end
$var wire 1 =" \disp0_1|reg|ALT_INV_DOUT\ [0] $end
$var wire 1 >" \Processador|Banco_Registradores|ALT_INV_registrador~17_q\ $end
$var wire 1 ?" \Processador|Banco_Registradores|ALT_INV_registrador~18_q\ $end
$var wire 1 @" \Processador|Banco_Registradores|ALT_INV_registrador~19_q\ $end
$var wire 1 A" \Processador|Banco_Registradores|ALT_INV_registrador~16_q\ $end
$var wire 1 B" \Processador|Banco_Registradores|ALT_INV_registrador~13_q\ $end
$var wire 1 C" \Processador|Banco_Registradores|ALT_INV_registrador~14_q\ $end
$var wire 1 D" \Processador|Banco_Registradores|ALT_INV_registrador~15_q\ $end
$var wire 1 E" \Processador|Banco_Registradores|ALT_INV_registrador~12_q\ $end
$var wire 1 F" \Processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 G" \Processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 H" \Processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 I" \Processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 J" \Processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 K" \Processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 L" \Processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 M" \Processador|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0P
1Q
xR
1S
1T
1U
1V
1W
1X
0Y
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
1R!
1S!
0T!
0U!
1V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
1c!
0d!
0e!
1f!
0g!
0h!
1i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
00"
11"
12"
03"
14"
05"
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
00
01
02
03
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
1z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
16"
17"
18"
19"
1:"
1;"
1<"
1="
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
$end
#20000
1!
1Y
1.!
1}!
0M"
0/!
11!
0=!
1@!
02"
13"
1o
12!
1E
#40000
0!
0Y
0.!
#60000
1!
1Y
1.!
1|!
0}!
1M"
0L"
02!
13!
1B!
0R!
1/!
01!
0@!
12"
10"
04"
0o
1n
12!
03!
14!
0E
1D
04!
#80000
0!
1O
0Y
1g
1D!
0.!
0/"
1y
1=
#100000
1!
1Y
1.!
1}!
0M"
0/!
11!
1N!
01"
1o
02!
13!
0O!
1P!
0S!
1W!
0Y!
1Z!
0c!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
1E
14!
0m!
0j!
0g!
0d!
0Z!
1T!
0V!
0P!
0W!
#120000
0!
0Y
0.!
#140000
1!
1Y
1.!
1{!
0|!
0}!
1U!
0B"
1M"
1L"
0K"
04!
15!
12!
03!
0B!
1/!
01!
1C!
0N!
0T!
1V!
11"
14"
0o
0n
1m
1W!
02!
14!
05!
16!
1O!
1P!
0W!
1Y!
1Z!
1d!
1g!
1j!
1m!
0E
0D
1C
06!
0Z!
1c!
0P!
1S!
1T!
0d!
1f!
0g!
1i!
0j!
1l!
0m!
#160000
0!
0O
1N
0Y
0g
1f
1E!
0D!
0.!
1/"
0."
0y
1x
0=
1<
#180000
1!
1Y
1.!
0{!
1K"
04!
1=!
0C!
1R!
00"
03"
0m
0T!
0C
#200000
0!
0Y
0.!
#220000
1!
1Y
1.!
1}!
0M"
0/!
11!
0=!
1@!
02"
13"
1o
12!
1E
#240000
0!
1O
0Y
1g
1D!
0.!
0/"
1P!
0S!
1y
1T!
0V!
1=
1W!
0Y!
1Z!
0c!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
#260000
1!
1Y
1.!
1|!
0}!
1&"
0<"
1M"
0L"
02!
13!
1B!
0R!
1/!
01!
0@!
1^!
1a!
0b!
12"
10"
04"
0o
1n
12!
03!
14!
0T!
1V!
0P!
1S!
0E
1D
04!
0z
1{
1~
1T!
0W!
1Y!
1&
1#
0"
0Z!
1c!
0d!
1f!
0g!
1i!
0j!
1l!
0m!
#280000
0!
0Y
0.!
#300000
1!
1Y
1.!
1}!
0M"
0/!
11!
1N!
01"
1o
02!
13!
0O!
1P!
0S!
1W!
0Y!
1Z!
0c!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
1E
14!
0m!
0j!
0g!
0d!
0Z!
0T!
0P!
#320000
0!
0O
0N
1M
0Y
0g
0f
1e
1F!
0E!
0D!
0.!
1/"
1."
0-"
0y
0x
1w
0=
0<
1;
#340000
1!
1Y
1.!
1{!
0|!
0}!
0U!
1X!
0C"
1B"
1M"
1L"
0K"
04!
15!
12!
03!
0B!
1/!
01!
1C!
0N!
1T!
0V!
0W!
1Y!
11"
14"
0o
0n
1m
1Z!
1W!
0Y!
02!
14!
05!
16!
1O!
1P!
0W!
1Y!
0Z!
1c!
1d!
1g!
1j!
1m!
0E
0D
1C
06!
1Z!
0c!
0d!
1f!
0Z!
1c!
0P!
1S!
1d!
0f!
0T!
1V!
0d!
1f!
0g!
1i!
1g!
0i!
0j!
1l!
0g!
1i!
1W!
1j!
0l!
0j!
1l!
0m!
1m!
0m!
#360000
0!
0Y
0.!
#380000
1!
1Y
1.!
0{!
1K"
04!
1=!
0C!
1R!
00"
03"
0m
0W!
0C
#400000
0!
1O
0Y
1g
1D!
0.!
0/"
1P!
0S!
1y
1T!
0V!
1=
1W!
0Y!
1Z!
0c!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
#420000
1!
1Y
1.!
1}!
0M"
0/!
11!
0=!
1@!
02"
13"
1o
12!
0W!
1Y!
1E
0Z!
1c!
0d!
1f!
0g!
1i!
0j!
1l!
0m!
#440000
0!
0Y
0.!
#460000
1!
1Y
1.!
1|!
0}!
1%"
0&"
1<"
0;"
1M"
0L"
02!
13!
1B!
0R!
1/!
01!
0@!
1\!
0^!
1_!
1`!
0a!
12"
10"
04"
0o
1n
12!
03!
14!
0P!
1S!
0E
1D
04!
0{
1|
1}
0~
1"!
0T!
1V!
1(
0&
1%
1$
0#
1W!
#480000
0!
0O
1N
0Y
0g
1f
1E!
0D!
0.!
1/"
0."
0y
1x
0=
1<
#500000
1!
1Y
1.!
1}!
0M"
0/!
11!
1N!
01"
1o
02!
13!
0O!
1P!
0S!
0W!
1Z!
0c!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
1E
14!
0m!
0j!
0g!
0d!
1T!
0V!
0P!
1W!
0Y!
0Z!
#520000
0!
0Y
0.!
#540000
1!
1Y
1.!
1{!
0|!
0}!
1U!
0B"
1M"
1L"
0K"
04!
15!
12!
03!
0B!
1/!
01!
1C!
0N!
0T!
1V!
11"
14"
0o
0n
1m
0W!
1Y!
02!
14!
05!
16!
1O!
1P!
1W!
1Z!
1d!
1g!
1j!
1m!
0E
0D
1C
06!
0Z!
1c!
0P!
1S!
0d!
1f!
1T!
0g!
1i!
0j!
1l!
0m!
#560000
0!
1O
0Y
1g
1D!
0.!
0/"
1y
1=
#580000
1!
1Y
1.!
0{!
1K"
04!
1=!
0C!
1R!
00"
03"
0m
1P!
0S!
0W!
0T!
0C
1T!
0V!
1W!
0Y!
1Z!
0c!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
#600000
0!
0Y
0.!
#620000
1!
1Y
1.!
1}!
0M"
0/!
11!
0=!
1@!
02"
13"
1o
12!
0W!
1Y!
1E
0Z!
1c!
0d!
1f!
0g!
1i!
0j!
1l!
0m!
#640000
0!
0O
0N
0M
1L
0Y
0g
0f
0e
1d
1G!
0F!
0E!
0D!
0.!
1/"
1."
1-"
0,"
0T!
1V!
0P!
1S!
0y
0x
0w
1v
1T!
1W!
0=
0<
0;
1:
#660000
1!
1Y
1.!
1|!
0}!
1&"
0<"
1M"
0L"
02!
13!
1B!
0R!
1/!
01!
0@!
0\!
1]!
0_!
0`!
12"
10"
04"
0o
1n
12!
03!
14!
0E
1D
04!
0|
0}
1!!
0"!
0(
1'
0%
0$
#680000
0!
0Y
0.!
#700000
1!
1Y
1.!
1}!
0M"
0/!
11!
1N!
01"
1o
02!
13!
0O!
1P!
0S!
0W!
1Z!
0c!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
1E
14!
0m!
0j!
0g!
0d!
0T!
0P!
#720000
0!
1O
0Y
1g
1D!
0.!
0/"
1y
1=
#740000
1!
1Y
1.!
1{!
0|!
0}!
0U!
0X!
1[!
0D"
1C"
1B"
1M"
1L"
0K"
04!
15!
12!
03!
0B!
1/!
01!
1C!
0N!
1T!
0V!
1W!
0Y!
0Z!
1c!
11"
14"
0o
0n
1m
1d!
1Z!
0c!
0W!
02!
14!
05!
16!
1O!
1P!
1W!
0Z!
1c!
0d!
1f!
1g!
1j!
1m!
0E
0D
1C
06!
1d!
0f!
0g!
1i!
0d!
1f!
0P!
1S!
1g!
0i!
0T!
1V!
0g!
1i!
0j!
1l!
1j!
0l!
0m!
0j!
1l!
0W!
1Y!
1m!
1Z!
0m!
#760000
0!
0Y
0.!
#780000
1!
1Y
1.!
0{!
1K"
04!
1=!
0C!
1R!
00"
03"
0m
1P!
0S!
0Z!
0C
1T!
0V!
1W!
0Y!
1Z!
0c!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
#800000
0!
0O
1N
0Y
0g
1f
1E!
0D!
0.!
1/"
0."
0T!
0P!
1S!
0y
1x
1T!
0=
1<
#820000
1!
1Y
1.!
1}!
0M"
0/!
11!
0=!
1@!
02"
13"
1o
12!
0Z!
1c!
1E
0d!
1f!
0g!
1i!
0j!
1l!
0m!
#840000
0!
0Y
0.!
#860000
1!
1Y
1.!
1|!
0}!
1$"
0%"
0&"
1<"
1;"
0:"
1M"
0L"
02!
13!
1B!
0R!
1/!
01!
0@!
0]!
12"
10"
04"
0o
1n
12!
03!
14!
0T!
1V!
0E
1D
04!
0!!
0W!
1Y!
0'
1Z!
#880000
0!
1O
0Y
1g
1D!
0.!
0/"
1y
1=
#900000
1!
1Y
1.!
1}!
0M"
0/!
11!
1N!
01"
1o
02!
13!
0O!
1P!
0S!
1W!
0Y!
0Z!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
1E
14!
0m!
0j!
0g!
1Z!
0c!
1T!
0V!
0P!
0W!
0d!
#920000
0!
0Y
0.!
#940000
1!
1Y
1.!
1{!
0|!
0}!
1U!
0B"
1M"
1L"
0K"
04!
15!
12!
03!
0B!
1/!
01!
1C!
0N!
0T!
1V!
11"
14"
0o
0n
1m
1W!
02!
14!
05!
16!
1O!
1P!
0W!
1Y!
0Z!
1c!
1d!
1g!
1j!
1m!
0E
0D
1C
06!
0d!
1f!
1Z!
0P!
1S!
1T!
0g!
1i!
0j!
1l!
0m!
#960000
0!
0O
0N
1M
0Y
0g
0f
1e
1F!
0E!
0D!
0.!
1/"
1."
0-"
0y
0x
1w
0=
0<
1;
#980000
1!
1Y
1.!
0{!
1K"
04!
1=!
0C!
1R!
00"
03"
0m
1W!
0Y!
0Z!
0C
1Z!
0c!
1d!
0f!
1g!
0i!
1j!
0l!
1m!
#1000000
