## =====================================================================================================================
##   MIT License
##
##   Copyright (c) 2026 Timothee Charrier
##
##   Permission is hereby granted, free of charge, to any person obtaining a copy
##   of this software and associated documentation files (the "Software"), to deal
##   in the Software without restriction, including without limitation the rights
##   to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
##   copies of the Software, and to permit persons to whom the Software is
##   furnished to do so, subject to the following conditions:
##
##   The above copyright notice and this permission notice shall be included in all
##   copies or substantial portions of the Software.
##
##   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
##   IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
##   FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
##   AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
##   LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
##   OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
##   SOFTWARE.
## =====================================================================================================================
##  @project uart
##  @file    vhdl_ls.toml
##  @version 1.0
##  @brief   This file is used to configure the VHDL Language Server (vhdl_ls). It specifies the libraries and files to
##           be included in the VHDL project.
##  @author  Timothee Charrier
##  @date    17/10/2025
## =====================================================================================================================

preferred_case = "lower"

# ----------------------------------------------------------------------------------------------------------------------
# Open-logic: https://github.com/open-logic (in work library)
# ----------------------------------------------------------------------------------------------------------------------

[libraries.olo]
files = [
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_pkg_attribute.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/intf/vhdl/olo_intf_sync.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_pl_stage.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_pkg_array.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_pkg_math.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_tdm_mux.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_strobe_gen.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/intf/vhdl/olo_intf_debounce.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_strobe_div.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_reset_gen.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_pkg_string.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_ram_tdp.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_ram_sp.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_ram_sdp.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_pkg_logic.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/intf/vhdl/olo_intf_uart.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/intf/vhdl/olo_intf_spi_slave.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/intf/vhdl/olo_intf_spi_master.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/intf/vhdl/olo_intf_i2c_master.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_wconv_xn2n.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_wconv_n2xn.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_wconv_n2m.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_rate_limit.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_prbs.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_fifo_sync.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_flowctrl_handler.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_fifo_packet.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_dyn_sft.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_delay_cfg.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_delay.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_decode_firstbit.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_crc.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_crc_check.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_crc_append.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_bits.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_reset.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_fifo_async.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_xn2n.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_n2xn.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_pulse.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_simple.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/intf/vhdl/olo_intf_clk_meas.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_status.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cc_handshake.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_cam.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_arb_prio.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_arb_rr.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/base/vhdl/olo_base_arb_wrr.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/axi/vhdl/olo_axi_pl_stage.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/axi/vhdl/olo_axi_pkg_protocol.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/axi/vhdl/olo_axi_master_simple.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/axi/vhdl/olo_axi_master_full.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/axi/vhdl/olo_axi_lite_slave.vhd',
    '/home/tim/projects/uart/cores/open-logic/3rdParty/en_cl_fix/hdl/en_cl_fix_private_pkg.vhd',
    '/home/tim/projects/uart/cores/open-logic/3rdParty/en_cl_fix/hdl/en_cl_fix_pkg.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_pkg.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_to_real.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_sim_stimuli.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_sim_from_real.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_sim_checker.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_private_optional_reg.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_saturate.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_round.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_resize.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_sub.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_neg.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_mult.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_limit.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_from_real.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_compare.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_addsub.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_add.vhd',
    '/home/tim/projects/uart/cores/open-logic/src/fix/vhdl/olo_fix_abs.vhd',
    '/home/tim/projects/uart/cores/open-logic/3rdParty/en_cl_fix/hdl/en_cl_fix_saturate.vhd',
    '/home/tim/projects/uart/cores/open-logic/3rdParty/en_cl_fix/hdl/en_cl_fix_round.vhd',
    '/home/tim/projects/uart/cores/open-logic/3rdParty/en_cl_fix/hdl/en_cl_fix_resize.vhd',
]
is_third_party = true

[libraries.olo_tb]
files = [
    '/home/tim/projects/uart/cores/open-logic/test/tb/olo_test_pkg_axi.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/tb/olo_test_fix_stimuli_vc.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/tb/olo_test_fix_checker_vc.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/tb/olo_test_axi_slave_vc.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/tb/olo_test_axi_master_vc.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/tb/olo_test_activity_pkg.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/tb/olo_test_spi_slave_vc.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/tb/olo_test_spi_master_vc.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/tb/olo_test_i2c_vc.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/intf/olo_intf_sync/olo_intf_sync_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/intf/olo_intf_debounce/olo_intf_debounce_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/intf/olo_intf_clk_meas/olo_intf_clk_meas_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_pkg/olo_fix_pkg_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_reset_gen/olo_base_reset_gen_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_ram_tdp/olo_base_ram_tdp_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_ram_sp/olo_base_ram_sp_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_ram_sdp/olo_base_ram_sdp_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_pkg_string/olo_base_pkg_string_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_pkg_math/olo_base_pkg_math_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_pkg_logic/olo_base_pkg_logic_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_pkg_array/olo_base_pkg_array_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_fifo_sync/olo_base_fifo_sync_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_fifo_async/olo_base_fifo_async_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_cc_status/olo_base_cc_status_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_cc_reset/olo_base_cc_reset_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_cc_pulse/olo_base_cc_pulse_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_cc_bits/olo_base_cc_bits_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_arb_rr/olo_base_arb_rr_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_arb_prio/olo_base_arb_prio_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/intf/olo_intf_spi_slave/olo_intf_spi_slave_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/intf/olo_intf_spi_master/olo_intf_spi_master_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/intf/olo_intf_spi_master/olo_intf_spi_master_fixsize_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/intf/olo_intf_i2c_master/olo_intf_i2c_master_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_vc/olo_fix_vc_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_to_real/olo_fix_to_real_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_sub/olo_fix_sub_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_sim_stimuli/olo_fix_sim_stimuli_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_sim_checker/olo_fix_sim_checker_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_saturate/olo_fix_saturate_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_round/olo_fix_round_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_resize/olo_fix_resize_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_neg/olo_fix_neg_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_mult/olo_fix_mult_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_limit/olo_fix_limit_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_from_real/olo_fix_from_real_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_compare/olo_fix_compare_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_addsub/olo_fix_addsub_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_add/olo_fix_add_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/fix/olo_fix_abs/olo_fix_abs_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_strobe_gen/olo_base_strobe_gen_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_strobe_div/olo_base_strobe_div_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_strobe_div/olo_base_strobe_div_fixratio_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_strobe_div/olo_base_strobe_div_backpressonly_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_flowctrl_handler/olo_base_flowctrl_handler_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_fifo_packet/olo_base_fifo_packet_hs_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/axi/olo_axi_pl_stage/olo_axi_pl_stage_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/axi/olo_axi_lite_slave/olo_axi_lite_slave_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_prbs/olo_base_prbs4_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_cc_simple/olo_base_cc_simple_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/intf/olo_intf_uart/olo_intf_uart_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/intf/olo_intf_uart/olo_intf_uart_clkdrift_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_wconv_xn2n/olo_base_wconv_xn2n_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_wconv_n2xn/olo_base_wconv_n2xn_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_wconv_n2m/olo_base_wconv_n2m_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_wconv_n2m/olo_base_wconv_n2m_be_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_wconv_n2m/olo_base_wconv_n2m_78_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_tdm_mux/olo_base_tdm_mux_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_rate_limit/olo_base_rate_limit_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_pl_stage/olo_base_pl_stage_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_fifo_packet/olo_base_fifo_packet_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_dyn_sft/olo_base_dyn_sft_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_delay_cfg/olo_base_delay_cfg_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_delay/olo_base_delay_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_decode_firstbit/olo_decode_firstbit_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_crc_check/olo_base_crc_check_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_crc_check/olo_base_crc_append_check_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_crc_append/olo_base_crc_append_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_crc/olo_base_crc_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_crc/olo_base_crc_initval_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_crc/olo_base_crc_be_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_cc_xn2n/olo_base_cc_xn2n_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_cc_n2xn/olo_base_cc_n2xn_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_cc_handshake/olo_base_cc_handshake_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_cam/olo_base_cam_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/base/olo_base_arb_wrr/olo_base_arb_wrr_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/axi/olo_axi_master_simple/olo_axi_master_simple_tb.vhd',
    '/home/tim/projects/uart/cores/open-logic/test/axi/olo_axi_master_full/olo_axi_master_full_tb.vhd',
]
is_third_party = true

# ----------------------------------------------------------------------------------------------------------------------
# Vunit: https://github.com/VUnit/vunit
# ----------------------------------------------------------------------------------------------------------------------

[libraries.vunit_lib]
files = [
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/event_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/codec_builder-2008p.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/event_private_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/event_common_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/queue_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/queue_pkg-2008p.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/types.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/codec-2008p.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/string_ptr_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/queue_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/integer_vector_ptr_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/codec.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/string_ptr_pkg-body-2002p.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/integer_vector_ptr_pool_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/data_types_context.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/data_types_private_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/integer_array_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/dict_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/codec_builder.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/integer_vector_ptr_pkg-body-2002p.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/queue_pool_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/id_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/dict_pkg-2008p.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/dict_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/string_ptr_pool_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/byte_vector_ptr_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/integer_array_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/api/external_string_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/data_types/src/api/external_integer_vector_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/location_pkg-body-2008m.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/common_log_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/location_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/logger_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/file_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/log_handler_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/print_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/log_levels_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/log_levels_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/print_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/ansi_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/common_log_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/logging/src/log_handler_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/vunit_run_context.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/vunit_context.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/core/src/core_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/core/src/stop_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/check/src/checker_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/check/src/check-2008p.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/check/src/check_api.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/check/src/check.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/check/src/checker_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/check/src/check_api-2008p.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/dictionary/src/dictionary.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/run/src/runner_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/run/src/run_types.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/run/src/run.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/run/src/run_api.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/path/src/path.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com_deprecated.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com_common.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com_api.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com_string.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com_messenger.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com_debug_codec_builder.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com_context.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com_types.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/com/src/com_support.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_slave_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/wishbone_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/sync_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/uart_master.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/wishbone_slave.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/bus2memory.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_stream_master.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/vc_context.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/avalon_source.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_stream_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/stream_slave_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/sync_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/stream_master_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_stream_slave.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/avalon_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/signal_checker_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/avalon_stream_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/memory_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_stream_monitor.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/avalon_master.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/ram_master.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/uart_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/std_logic_checker.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/avalon_slave.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/wishbone_master.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_statistics_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_stream_private_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_write_slave.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/uart_slave.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/stream_slave_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_lite_master_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/bus_master_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_lite_master.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_slave_private_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/memory_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/vc_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_stream_protocol_checker.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/avalon_sink.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/axi_read_slave.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/stream_master_pkg-body.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/bus_master_pkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/verification_components/src/memory_utils_pkg.vhd",
]
is_third_party = true

[libraries.osvvm]
files = [
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/OsvvmTypesPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/ReportPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/SortListPkg_int.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/OsvvmContext.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/OsvvmScriptSettingsPkg_default.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/TextUtilPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/RandomProcedurePkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/ScoreboardPkg_int.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/AlertLogPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/TranscriptPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/ResizePkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/VendorCovApiPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/ResolutionPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/MemorySupportPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/MemoryGenericPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/MemoryPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/OsvvmGlobalPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/NameStorePkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/TbUtilPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/RandomBasePkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/OsvvmScriptSettingsPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/RandomPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/ScoreboardPkg_slv.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/MessageListPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/ScoreboardGenericPkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/CoveragePkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/MessagePkg.vhd",
    ".venv/lib/python3.12/site-packages/vunit/vhdl/osvvm/NamePkg.vhd",
]
is_third_party = true

[libraries.unisim]
files = ["/tools/Xilinx/2025.1/Vivado/data/vhdl/src/unisims/unisim_VCOMP.vhd"]
is_third_party = true

[libraries.unifast]
files = ["/tools/Xilinx/2025.1/Vivado/data/vhdl/src/unifast/primitive/*.vhd"]
is_third_party = true

# ----------------------------------------------------------------------------------------------------------------------
# Custom libraries
# ----------------------------------------------------------------------------------------------------------------------

[libraries.lib_rtl]
files = ["sources/**/*.vhd"]

[libraries.lib_bench]
files = ["bench/**/*.vhd"]

[libraries.lib_cores]
files = ["cores/pll/clk_wiz_0_sim_netlist.vhd"]

[lint]
unnecessary_work_library = false
