Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 24 08:41:06 2023
| Host         : LAPTOP-BQSK3RO4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_dac_controlller_control_sets_placed.rpt
| Design       : test_dac_controlller
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |              17 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------+------------------+------------------+----------------+
|      Clock Signal     |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+--------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG        | U_DAC/DIN0         |                  |                1 |              1 |
|  U_DAC/ce_reg_i_2_n_0 |                    |                  |                1 |              1 |
|  CLK_IBUF_BUFG        | U_DAC/SYNC_i_1_n_0 |                  |                1 |              2 |
|  CLK_IBUF_BUFG        |                    | RST_IBUF         |                3 |              5 |
|  CLK_IBUF_BUFG        | U_DAC/ce           | RST_IBUF         |                1 |              5 |
|  CLK_IBUF_BUFG        | LOAD               | RST_IBUF         |                4 |             12 |
+-----------------------+--------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 5      |                     2 |
| 12     |                     1 |
+--------+-----------------------+


