#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7feebad29230 .scope module, "id_ex" "id_ex" 2 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ctlwb_out"
    .port_info 1 /INPUT 3 "ctlm_out"
    .port_info 2 /INPUT 4 "ctlex_out"
    .port_info 3 /INPUT 32 "npc"
    .port_info 4 /INPUT 32 "readdat1"
    .port_info 5 /INPUT 32 "readdat2"
    .port_info 6 /INPUT 32 "signext_out"
    .port_info 7 /INPUT 5 "instr_2016"
    .port_info 8 /INPUT 5 "instr_1511"
    .port_info 9 /OUTPUT 2 "wb_ctlout"
    .port_info 10 /OUTPUT 3 "m_ctlout"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 1 "alusrc"
    .port_info 13 /OUTPUT 2 "aluop"
    .port_info 14 /OUTPUT 32 "npcout"
    .port_info 15 /OUTPUT 32 "rdata1out"
    .port_info 16 /OUTPUT 32 "rdata2out"
    .port_info 17 /OUTPUT 32 "s_extendout"
    .port_info 18 /OUTPUT 5 "instrout_2016"
    .port_info 19 /OUTPUT 5 "instrout_1511"
v0x7feebad07080_0 .var "aluop", 1 0;
v0x7feebad40650_0 .var "alusrc", 0 0;
o0x106393068 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7feebad406f0_0 .net "ctlex_out", 3 0, o0x106393068;  0 drivers
o0x106393098 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7feebad40790_0 .net "ctlm_out", 2 0, o0x106393098;  0 drivers
o0x1063930c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7feebad40840_0 .net "ctlwb_out", 1 0, o0x1063930c8;  0 drivers
o0x1063930f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7feebad40930_0 .net "instr_1511", 4 0, o0x1063930f8;  0 drivers
o0x106393128 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7feebad409e0_0 .net "instr_2016", 4 0, o0x106393128;  0 drivers
v0x7feebad40a90_0 .var "instrout_1511", 4 0;
v0x7feebad40b40_0 .var "instrout_2016", 4 0;
v0x7feebad40c50_0 .var "m_ctlout", 2 0;
o0x1063931e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7feebad40d00_0 .net "npc", 31 0, o0x1063931e8;  0 drivers
v0x7feebad40db0_0 .var "npcout", 31 0;
v0x7feebad40e60_0 .var "rdata1out", 31 0;
v0x7feebad40f10_0 .var "rdata2out", 31 0;
o0x1063932a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7feebad40fc0_0 .net "readdat1", 31 0, o0x1063932a8;  0 drivers
o0x1063932d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7feebad41070_0 .net "readdat2", 31 0, o0x1063932d8;  0 drivers
v0x7feebad41120_0 .var "regdst", 0 0;
v0x7feebad412b0_0 .var "s_extendout", 31 0;
o0x106393368 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7feebad41340_0 .net "signext_out", 31 0, o0x106393368;  0 drivers
v0x7feebad413e0_0 .var "wb_ctlout", 1 0;
E_0x7feebad33ce0/0 .event edge, v0x7feebad40840_0, v0x7feebad40790_0, v0x7feebad406f0_0, v0x7feebad40d00_0;
E_0x7feebad33ce0/1 .event edge, v0x7feebad40fc0_0, v0x7feebad41070_0, v0x7feebad41340_0, v0x7feebad409e0_0;
E_0x7feebad33ce0/2 .event edge, v0x7feebad40930_0;
E_0x7feebad33ce0 .event/or E_0x7feebad33ce0/0, E_0x7feebad33ce0/1, E_0x7feebad33ce0/2;
S_0x7feebad226b0 .scope module, "pipeline" "pipeline" 3 9;
 .timescale -9 -12;
v0x7feebad4fb70_0 .net "EX_MEM_NPC", 31 0, v0x7feebad44070_0;  1 drivers
v0x7feebad4fca0_0 .net "EX_MEM_PCSrc", 0 0, L_0x7feebad527b0;  1 drivers
v0x7feebad4fdb0_0 .net "IF_ID_instr", 31 0, v0x7feebad4b4c0_0;  1 drivers
v0x7feebad4fe40_0 .net "IF_ID_npc", 31 0, v0x7feebad4b650_0;  1 drivers
v0x7feebad4ff50_0 .net "MEM_WB_memtoreg", 0 0, v0x7feebad4e180_0;  1 drivers
v0x7feebad50060_0 .net "MEM_WB_rd", 4 0, v0x7feebad4e0a0_0;  1 drivers
v0x7feebad50170_0 .net "MEM_WB_regwrite", 0 0, v0x7feebad4e390_0;  1 drivers
v0x7feebad50280_0 .net "WB_mux_writedata", 31 0, L_0x7feebad52820;  1 drivers
v0x7feebad50390_0 .net "alu_result", 31 0, v0x7feebad441c0_0;  1 drivers
v0x7feebad504a0_0 .net "aluop", 1 0, v0x7feebad477b0_0;  1 drivers
v0x7feebad505b0_0 .net "alusrc", 0 0, v0x7feebad47880_0;  1 drivers
v0x7feebad506c0_0 .net "branch", 0 0, v0x7feebad44400_0;  1 drivers
v0x7feebad507d0_0 .net "five_bit_muxout", 4 0, v0x7feebad445e0_0;  1 drivers
v0x7feebad508e0_0 .net "instrout_1511", 4 0, v0x7feebad47cb0_0;  1 drivers
v0x7feebad509f0_0 .net "instrout_2016", 4 0, v0x7feebad47d90_0;  1 drivers
v0x7feebad50b00_0 .net "m_ctlout", 2 0, v0x7feebad47ea0_0;  1 drivers
v0x7feebad50c10_0 .net "mem_alu_result", 31 0, v0x7feebad4e000_0;  1 drivers
v0x7feebad50da0_0 .net "memread", 0 0, v0x7feebad44710_0;  1 drivers
v0x7feebad50eb0_0 .net "memwrite", 0 0, v0x7feebad447b0_0;  1 drivers
v0x7feebad50fc0_0 .net "npcout", 31 0, v0x7feebad48000_0;  1 drivers
v0x7feebad510d0_0 .net "rdata1out", 31 0, v0x7feebad480e0_0;  1 drivers
v0x7feebad511e0_0 .net "rdata2out", 31 0, v0x7feebad481b0_0;  1 drivers
v0x7feebad51270_0 .net "rdata2out_pipe", 31 0, v0x7feebad44910_0;  1 drivers
v0x7feebad51380_0 .net "read_data", 31 0, v0x7feebad4e250_0;  1 drivers
v0x7feebad51490_0 .net "regdst", 0 0, v0x7feebad48380_0;  1 drivers
v0x7feebad515a0_0 .net "s_extendout", 31 0, v0x7feebad48550_0;  1 drivers
v0x7feebad51630_0 .net "wb_ctlout", 1 0, v0x7feebad48670_0;  1 drivers
v0x7feebad51740_0 .net "wb_ctlout_pipe", 1 0, v0x7feebad44a30_0;  1 drivers
v0x7feebad51850_0 .net "zero", 0 0, v0x7feebad44ad0_0;  1 drivers
S_0x7feebad41670 .scope module, "execute3" "execute" 3 56, 4 10 0, S_0x7feebad226b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "wb_ctl"
    .port_info 1 /INPUT 3 "m_ctl"
    .port_info 2 /INPUT 1 "regdst"
    .port_info 3 /INPUT 1 "alusrc"
    .port_info 4 /INPUT 2 "aluop"
    .port_info 5 /INPUT 32 "npcout"
    .port_info 6 /INPUT 32 "rdata1"
    .port_info 7 /INPUT 32 "rdata2"
    .port_info 8 /INPUT 32 "s_extendout"
    .port_info 9 /INPUT 5 "instrout_2016"
    .port_info 10 /INPUT 5 "instrout_1511"
    .port_info 11 /OUTPUT 2 "wb_ctlout"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "memread"
    .port_info 14 /OUTPUT 1 "memwrite"
    .port_info 15 /OUTPUT 32 "EX_MEM_NPC"
    .port_info 16 /OUTPUT 1 "zero"
    .port_info 17 /OUTPUT 32 "alu_result"
    .port_info 18 /OUTPUT 32 "rdata2out"
    .port_info 19 /OUTPUT 32 "add_result"
    .port_info 20 /OUTPUT 5 "five_bit_muxout"
o0x106394478 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7feebad451d0_0 .net "EX_MEM_NPC", 31 0, o0x106394478;  0 drivers
v0x7feebad45290_0 .net "add_result", 31 0, v0x7feebad44070_0;  alias, 1 drivers
v0x7feebad45330_0 .net "adder_out", 31 0, L_0x7feebad52140;  1 drivers
v0x7feebad45420_0 .net "alu_result", 31 0, v0x7feebad441c0_0;  alias, 1 drivers
v0x7feebad454b0_0 .net "aluop", 1 0, v0x7feebad477b0_0;  alias, 1 drivers
v0x7feebad45580_0 .net "aluout", 31 0, v0x7feebad42ac0_0;  1 drivers
v0x7feebad45650_0 .net "alusrc", 0 0, v0x7feebad47880_0;  alias, 1 drivers
v0x7feebad456e0_0 .net "aluzero", 0 0, L_0x7feebad524d0;  1 drivers
v0x7feebad457b0_0 .net "b", 31 0, L_0x7feebad521e0;  1 drivers
v0x7feebad458c0_0 .net "branch", 0 0, v0x7feebad44400_0;  alias, 1 drivers
v0x7feebad45950_0 .net "control", 2 0, v0x7feebad435c0_0;  1 drivers
v0x7feebad45a20_0 .net "five_bit_muxout", 4 0, v0x7feebad445e0_0;  alias, 1 drivers
v0x7feebad45ab0_0 .net "instrout_1511", 4 0, v0x7feebad47cb0_0;  alias, 1 drivers
v0x7feebad45b60_0 .net "instrout_2016", 4 0, v0x7feebad47d90_0;  alias, 1 drivers
v0x7feebad45c10_0 .net "m_ctl", 2 0, v0x7feebad47ea0_0;  alias, 1 drivers
v0x7feebad45cc0_0 .net "memread", 0 0, v0x7feebad44710_0;  alias, 1 drivers
v0x7feebad45d70_0 .net "memwrite", 0 0, v0x7feebad447b0_0;  alias, 1 drivers
v0x7feebad45f20_0 .net "muxout", 4 0, L_0x7feebad52710;  1 drivers
v0x7feebad45fb0_0 .net "npcout", 31 0, v0x7feebad48000_0;  alias, 1 drivers
v0x7feebad46040_0 .net "rdata1", 31 0, v0x7feebad480e0_0;  alias, 1 drivers
v0x7feebad460d0_0 .net "rdata2", 31 0, v0x7feebad481b0_0;  alias, 1 drivers
v0x7feebad461a0_0 .net "rdata2out", 31 0, v0x7feebad44910_0;  alias, 1 drivers
v0x7feebad46230_0 .net "regdst", 0 0, v0x7feebad48380_0;  alias, 1 drivers
v0x7feebad462c0_0 .net "s_extendout", 31 0, v0x7feebad48550_0;  alias, 1 drivers
v0x7feebad46390_0 .net "wb_ctl", 1 0, v0x7feebad48670_0;  alias, 1 drivers
v0x7feebad46420_0 .net "wb_ctlout", 1 0, v0x7feebad44a30_0;  alias, 1 drivers
v0x7feebad464d0_0 .net "zero", 0 0, v0x7feebad44ad0_0;  alias, 1 drivers
L_0x7feebad52570 .part v0x7feebad48550_0, 0, 6;
S_0x7feebad41a80 .scope module, "adder1" "adder" 4 33, 5 10 0, S_0x7feebad41670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "add_in1"
    .port_info 1 /INPUT 32 "add_in2"
    .port_info 2 /OUTPUT 32 "add_out"
v0x7feebad41ca0_0 .net "add_in1", 31 0, v0x7feebad48000_0;  alias, 1 drivers
v0x7feebad41d50_0 .net "add_in2", 31 0, v0x7feebad48550_0;  alias, 1 drivers
v0x7feebad1aab0_0 .net "add_out", 31 0, L_0x7feebad52140;  alias, 1 drivers
L_0x7feebad52140 .arith/sum 32, v0x7feebad48000_0, v0x7feebad48550_0;
S_0x7feebad41e70 .scope module, "alu1" "alu" 4 48, 6 10 0, S_0x7feebad41670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
P_0x7feebad42030 .param/l "ALUadd" 0 6 18, C4<010>;
P_0x7feebad42070 .param/l "ALUand" 0 6 20, C4<000>;
P_0x7feebad420b0 .param/l "ALUor" 0 6 21, C4<001>;
P_0x7feebad420f0 .param/l "ALUslt" 0 6 22, C4<111>;
P_0x7feebad42130 .param/l "ALUsub" 0 6 19, C4<110>;
L_0x7feebad523c0 .functor XOR 1, L_0x7feebad52280, L_0x7feebad52320, C4<0>, C4<0>;
v0x7feebad423e0_0 .net *"_s1", 0 0, L_0x7feebad52280;  1 drivers
L_0x1063c4098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7feebad424a0_0 .net/2u *"_s10", 0 0, L_0x1063c4098;  1 drivers
L_0x1063c40e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feebad42550_0 .net/2u *"_s12", 0 0, L_0x1063c40e0;  1 drivers
v0x7feebad42610_0 .net *"_s3", 0 0, L_0x7feebad52320;  1 drivers
L_0x1063c4050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feebad426c0_0 .net/2u *"_s6", 31 0, L_0x1063c4050;  1 drivers
v0x7feebad427b0_0 .net *"_s8", 0 0, L_0x7feebad52430;  1 drivers
v0x7feebad42850_0 .net "a", 31 0, v0x7feebad480e0_0;  alias, 1 drivers
v0x7feebad42900_0 .net "b", 31 0, L_0x7feebad521e0;  alias, 1 drivers
v0x7feebad429b0_0 .net "control", 2 0, v0x7feebad435c0_0;  alias, 1 drivers
v0x7feebad42ac0_0 .var "result", 31 0;
v0x7feebad42b70_0 .net "sign_mismatch", 0 0, L_0x7feebad523c0;  1 drivers
v0x7feebad42c10_0 .net "zero", 0 0, L_0x7feebad524d0;  alias, 1 drivers
E_0x7feebad42390 .event edge, v0x7feebad429b0_0, v0x7feebad42850_0, v0x7feebad42900_0, v0x7feebad42b70_0;
L_0x7feebad52280 .part v0x7feebad480e0_0, 31, 1;
L_0x7feebad52320 .part L_0x7feebad521e0, 31, 1;
L_0x7feebad52430 .cmp/eq 32, v0x7feebad42ac0_0, L_0x1063c4050;
L_0x7feebad524d0 .functor MUXZ 1, L_0x1063c40e0, L_0x1063c4098, L_0x7feebad52430, C4<>;
S_0x7feebad42d30 .scope module, "alu_control1" "alu_control" 4 57, 7 10 0, S_0x7feebad41670;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "select"
P_0x7feebb806200 .param/l "ALUadd" 0 7 30, C4<010>;
P_0x7feebb806240 .param/l "ALUand" 0 7 32, C4<000>;
P_0x7feebb806280 .param/l "ALUor" 0 7 33, C4<001>;
P_0x7feebb8062c0 .param/l "ALUslt" 0 7 34, C4<111>;
P_0x7feebb806300 .param/l "ALUsub" 0 7 31, C4<110>;
P_0x7feebb806340 .param/l "ALUx" 0 7 37, C4<011>;
P_0x7feebb806380 .param/l "Itype" 0 7 26, C4<01>;
P_0x7feebb8063c0 .param/l "Radd" 0 7 19, C4<100000>;
P_0x7feebb806400 .param/l "Rand" 0 7 21, C4<100100>;
P_0x7feebb806440 .param/l "Ror" 0 7 22, C4<100101>;
P_0x7feebb806480 .param/l "Rslt" 0 7 23, C4<101010>;
P_0x7feebb8064c0 .param/l "Rsub" 0 7 20, C4<100010>;
P_0x7feebb806500 .param/l "Rtype" 0 7 17, C4<10>;
P_0x7feebb806540 .param/l "lwsw" 0 7 25, C4<00>;
P_0x7feebb806580 .param/l "unknown" 0 7 36, C4<11>;
P_0x7feebb8065c0 .param/l "xis" 0 7 27, C4<xxxxxx>;
v0x7feebad43450_0 .net "aluop", 1 0, v0x7feebad477b0_0;  alias, 1 drivers
v0x7feebad43510_0 .net "funct", 5 0, L_0x7feebad52570;  1 drivers
v0x7feebad435c0_0 .var "select", 2 0;
E_0x7feebad433f0 .event edge, v0x7feebad43450_0, v0x7feebad43510_0, v0x7feebad429b0_0;
S_0x7feebad436d0 .scope module, "bottom_mux1" "bottom_mux" 4 64, 8 9 0, S_0x7feebad41670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "y"
    .port_info 1 /INPUT 5 "a"
    .port_info 2 /INPUT 5 "b"
    .port_info 3 /INPUT 1 "sel"
v0x7feebad438e0_0 .net "a", 4 0, v0x7feebad47cb0_0;  alias, 1 drivers
v0x7feebad439a0_0 .net "b", 4 0, v0x7feebad47d90_0;  alias, 1 drivers
v0x7feebad43a50_0 .net "sel", 0 0, v0x7feebad48380_0;  alias, 1 drivers
v0x7feebad43b00_0 .net "y", 4 0, L_0x7feebad52710;  alias, 1 drivers
L_0x7feebad52710 .functor MUXZ 5, v0x7feebad47d90_0, v0x7feebad47cb0_0, v0x7feebad48380_0, C4<>;
S_0x7feebad43c10 .scope module, "ex_mem1" "ex_mem" 4 72, 9 10 0, S_0x7feebad41670;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ctlwb_out"
    .port_info 1 /INPUT 3 "ctlm_out"
    .port_info 2 /INPUT 32 "adder_out"
    .port_info 3 /INPUT 1 "aluzero"
    .port_info 4 /INPUT 32 "aluout"
    .port_info 5 /INPUT 32 "readdat2"
    .port_info 6 /INPUT 5 "muxout"
    .port_info 7 /OUTPUT 2 "wb_ctlout"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "memread"
    .port_info 10 /OUTPUT 1 "memwrite"
    .port_info 11 /OUTPUT 32 "add_result"
    .port_info 12 /OUTPUT 1 "zero"
    .port_info 13 /OUTPUT 32 "alu_result"
    .port_info 14 /OUTPUT 32 "rdata2out"
    .port_info 15 /OUTPUT 5 "five_bit_muxout"
v0x7feebad44070_0 .var "add_result", 31 0;
v0x7feebad44120_0 .net "adder_out", 31 0, L_0x7feebad52140;  alias, 1 drivers
v0x7feebad441c0_0 .var "alu_result", 31 0;
v0x7feebad44270_0 .net "aluout", 31 0, v0x7feebad42ac0_0;  alias, 1 drivers
v0x7feebad44330_0 .net "aluzero", 0 0, L_0x7feebad524d0;  alias, 1 drivers
v0x7feebad44400_0 .var "branch", 0 0;
v0x7feebad44490_0 .net "ctlm_out", 2 0, v0x7feebad47ea0_0;  alias, 1 drivers
v0x7feebad44530_0 .net "ctlwb_out", 1 0, v0x7feebad48670_0;  alias, 1 drivers
v0x7feebad445e0_0 .var "five_bit_muxout", 4 0;
v0x7feebad44710_0 .var "memread", 0 0;
v0x7feebad447b0_0 .var "memwrite", 0 0;
v0x7feebad44850_0 .net "muxout", 4 0, L_0x7feebad52710;  alias, 1 drivers
v0x7feebad44910_0 .var "rdata2out", 31 0;
v0x7feebad449a0_0 .net "readdat2", 31 0, v0x7feebad481b0_0;  alias, 1 drivers
v0x7feebad44a30_0 .var "wb_ctlout", 1 0;
v0x7feebad44ad0_0 .var "zero", 0 0;
E_0x7feebad44000/0 .event edge, v0x7feebad44530_0, v0x7feebad44490_0, v0x7feebad1aab0_0, v0x7feebad42c10_0;
E_0x7feebad44000/1 .event edge, v0x7feebad42ac0_0, v0x7feebad449a0_0, v0x7feebad43b00_0;
E_0x7feebad44000 .event/or E_0x7feebad44000/0, E_0x7feebad44000/1;
S_0x7feebad44cf0 .scope module, "mux2" "mux" 4 40, 10 9 0, S_0x7feebad41670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "s0"
    .port_info 1 /INPUT 32 "s1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "npc"
v0x7feebad44f20_0 .net "npc", 31 0, L_0x7feebad521e0;  alias, 1 drivers
v0x7feebad44ff0_0 .net "s0", 31 0, v0x7feebad48550_0;  alias, 1 drivers
v0x7feebad45080_0 .net "s1", 31 0, v0x7feebad481b0_0;  alias, 1 drivers
v0x7feebad45110_0 .net "select", 0 0, v0x7feebad47880_0;  alias, 1 drivers
L_0x7feebad521e0 .functor MUXZ 32, v0x7feebad481b0_0, v0x7feebad48550_0, v0x7feebad47880_0, C4<>;
S_0x7feebad46750 .scope module, "idecode2" "idecode" 3 32, 11 9 0, S_0x7feebad226b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IF_ID_instrout"
    .port_info 1 /INPUT 32 "IF_ID_npcout"
    .port_info 2 /INPUT 5 "MEM_WB_rd"
    .port_info 3 /INPUT 1 "MEM_WB_regwrite"
    .port_info 4 /INPUT 32 "WB_mux_writedata"
    .port_info 5 /OUTPUT 2 "wb_ctlout"
    .port_info 6 /OUTPUT 3 "m_ctlout"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "alusrc"
    .port_info 9 /OUTPUT 2 "aluop"
    .port_info 10 /OUTPUT 32 "npcout"
    .port_info 11 /OUTPUT 32 "rdata1out"
    .port_info 12 /OUTPUT 32 "rdata2out"
    .port_info 13 /OUTPUT 32 "s_extendout"
    .port_info 14 /OUTPUT 5 "instrout_2016"
    .port_info 15 /OUTPUT 5 "instrout_1511"
v0x7feebad499e0_0 .net "IF_ID_instrout", 31 0, v0x7feebad4b4c0_0;  alias, 1 drivers
v0x7feebad49a90_0 .net "IF_ID_npcout", 31 0, v0x7feebad4b650_0;  alias, 1 drivers
v0x7feebad49b50_0 .net "MEM_WB_rd", 4 0, v0x7feebad4e0a0_0;  alias, 1 drivers
v0x7feebad49c20_0 .net "MEM_WB_regwrite", 0 0, v0x7feebad4e390_0;  alias, 1 drivers
v0x7feebad49cd0_0 .net "WB_mux_writedata", 31 0, L_0x7feebad52820;  alias, 1 drivers
v0x7feebad49da0_0 .net "aluop", 1 0, v0x7feebad477b0_0;  alias, 1 drivers
v0x7feebad49e30_0 .net "alusrc", 0 0, v0x7feebad47880_0;  alias, 1 drivers
v0x7feebad49ec0_0 .net "ctlex_out", 3 0, v0x7feebad46fb0_0;  1 drivers
v0x7feebad49f90_0 .net "ctlm_out", 2 0, v0x7feebad47070_0;  1 drivers
v0x7feebad4a0a0_0 .net "ctlwb_out", 1 0, v0x7feebad47120_0;  1 drivers
v0x7feebad4a170_0 .net "instrout_1511", 4 0, v0x7feebad47cb0_0;  alias, 1 drivers
v0x7feebad4a200_0 .net "instrout_2016", 4 0, v0x7feebad47d90_0;  alias, 1 drivers
v0x7feebad4a290_0 .net "m_ctlout", 2 0, v0x7feebad47ea0_0;  alias, 1 drivers
v0x7feebad4a320_0 .net "npcout", 31 0, v0x7feebad48000_0;  alias, 1 drivers
v0x7feebad4a3c0_0 .net "rdata1out", 31 0, v0x7feebad480e0_0;  alias, 1 drivers
v0x7feebad4a460_0 .net "rdata2out", 31 0, v0x7feebad481b0_0;  alias, 1 drivers
v0x7feebad4a580_0 .net "readdat1", 31 0, v0x7feebad48c30_0;  1 drivers
v0x7feebad4a710_0 .net "readdat2", 31 0, v0x7feebad48ce0_0;  1 drivers
v0x7feebad4a7a0_0 .net "regdst", 0 0, v0x7feebad48380_0;  alias, 1 drivers
v0x7feebad4a830_0 .net "s_extendout", 31 0, v0x7feebad48550_0;  alias, 1 drivers
v0x7feebad4a940_0 .net "signext_out", 31 0, v0x7feebad49880_0;  1 drivers
v0x7feebad4a9d0_0 .net "wb_ctlout", 1 0, v0x7feebad48670_0;  alias, 1 drivers
L_0x7feebad51c00 .part v0x7feebad4b4c0_0, 26, 6;
L_0x7feebad51d20 .part v0x7feebad4b4c0_0, 21, 5;
L_0x7feebad51dc0 .part v0x7feebad4b4c0_0, 16, 5;
L_0x7feebad51e60 .part v0x7feebad4b4c0_0, 0, 16;
L_0x7feebad51f00 .part v0x7feebad4b4c0_0, 16, 5;
L_0x7feebad520a0 .part v0x7feebad4b4c0_0, 11, 5;
S_0x7feebad46a90 .scope module, "control2" "control" 11 30, 12 9 0, S_0x7feebad46750;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 4 "EX"
    .port_info 2 /OUTPUT 3 "M"
    .port_info 3 /OUTPUT 2 "WB"
P_0x7feebad46c40 .param/l "BEQ" 0 12 19, C4<000100>;
P_0x7feebad46c80 .param/l "LW" 0 12 17, C4<100011>;
P_0x7feebad46cc0 .param/l "NOP" 0 12 20, C4<100000>;
P_0x7feebad46d00 .param/l "RTYPE" 0 12 16, C4<000000>;
P_0x7feebad46d40 .param/l "SW" 0 12 18, C4<101011>;
v0x7feebad46fb0_0 .var "EX", 3 0;
v0x7feebad47070_0 .var "M", 2 0;
v0x7feebad47120_0 .var "WB", 1 0;
v0x7feebad471e0_0 .net "opcode", 5 0, L_0x7feebad51c00;  1 drivers
E_0x7feebad46f60 .event edge, v0x7feebad471e0_0;
S_0x7feebad472f0 .scope module, "decode_latch2" "decode_latch" 11 55, 13 9 0, S_0x7feebad46750;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ctlwb_out"
    .port_info 1 /INPUT 3 "ctlm_out"
    .port_info 2 /INPUT 4 "ctlex_out"
    .port_info 3 /INPUT 32 "npc"
    .port_info 4 /INPUT 32 "readdat1"
    .port_info 5 /INPUT 32 "readdat2"
    .port_info 6 /INPUT 32 "signext_out"
    .port_info 7 /INPUT 5 "instr_2016"
    .port_info 8 /INPUT 5 "instr_1511"
    .port_info 9 /OUTPUT 2 "wb_ctlout"
    .port_info 10 /OUTPUT 3 "m_ctlout"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 1 "alusrc"
    .port_info 13 /OUTPUT 2 "aluop"
    .port_info 14 /OUTPUT 32 "npcout"
    .port_info 15 /OUTPUT 32 "rdata1out"
    .port_info 16 /OUTPUT 32 "rdata2out"
    .port_info 17 /OUTPUT 32 "s_extendout"
    .port_info 18 /OUTPUT 5 "instrout_2016"
    .port_info 19 /OUTPUT 5 "instrout_1511"
v0x7feebad477b0_0 .var "aluop", 1 0;
v0x7feebad47880_0 .var "alusrc", 0 0;
v0x7feebad47960_0 .net "ctlex_out", 3 0, v0x7feebad46fb0_0;  alias, 1 drivers
v0x7feebad479f0_0 .net "ctlm_out", 2 0, v0x7feebad47070_0;  alias, 1 drivers
v0x7feebad47aa0_0 .net "ctlwb_out", 1 0, v0x7feebad47120_0;  alias, 1 drivers
v0x7feebad47b70_0 .net "instr_1511", 4 0, L_0x7feebad520a0;  1 drivers
v0x7feebad47c00_0 .net "instr_2016", 4 0, L_0x7feebad51f00;  1 drivers
v0x7feebad47cb0_0 .var "instrout_1511", 4 0;
v0x7feebad47d90_0 .var "instrout_2016", 4 0;
v0x7feebad47ea0_0 .var "m_ctlout", 2 0;
v0x7feebad47f70_0 .net "npc", 31 0, v0x7feebad4b650_0;  alias, 1 drivers
v0x7feebad48000_0 .var "npcout", 31 0;
v0x7feebad480e0_0 .var "rdata1out", 31 0;
v0x7feebad481b0_0 .var "rdata2out", 31 0;
v0x7feebad48240_0 .net "readdat1", 31 0, v0x7feebad48c30_0;  alias, 1 drivers
v0x7feebad482d0_0 .net "readdat2", 31 0, v0x7feebad48ce0_0;  alias, 1 drivers
v0x7feebad48380_0 .var "regdst", 0 0;
v0x7feebad48550_0 .var "s_extendout", 31 0;
v0x7feebad485e0_0 .net "signext_out", 31 0, v0x7feebad49880_0;  alias, 1 drivers
v0x7feebad48670_0 .var "wb_ctlout", 1 0;
E_0x7feebad47730/0 .event edge, v0x7feebad47120_0, v0x7feebad47070_0, v0x7feebad46fb0_0, v0x7feebad47f70_0;
E_0x7feebad47730/1 .event edge, v0x7feebad48240_0, v0x7feebad482d0_0, v0x7feebad485e0_0, v0x7feebad47c00_0;
E_0x7feebad47730/2 .event edge, v0x7feebad47b70_0;
E_0x7feebad47730 .event/or E_0x7feebad47730/0, E_0x7feebad47730/1, E_0x7feebad47730/2;
S_0x7feebad488a0 .scope module, "register2" "register" 11 38, 14 10 0, S_0x7feebad46750;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs"
    .port_info 1 /INPUT 5 "rt"
    .port_info 2 /INPUT 5 "rd"
    .port_info 3 /INPUT 32 "writedata"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /OUTPUT 32 "A"
    .port_info 6 /OUTPUT 32 "B"
v0x7feebad48c30_0 .var "A", 31 0;
v0x7feebad48ce0_0 .var "B", 31 0;
v0x7feebad48d90 .array "REG", 31 0, 31 0;
v0x7feebad49120_0 .var/i "i", 31 0;
v0x7feebad491d0_0 .net "rd", 4 0, v0x7feebad4e0a0_0;  alias, 1 drivers
v0x7feebad492c0_0 .net "regwrite", 0 0, v0x7feebad4e390_0;  alias, 1 drivers
v0x7feebad49360_0 .net "rs", 4 0, L_0x7feebad51d20;  1 drivers
v0x7feebad49410_0 .net "rt", 4 0, L_0x7feebad51dc0;  1 drivers
v0x7feebad494c0_0 .net "writedata", 31 0, L_0x7feebad52820;  alias, 1 drivers
v0x7feebad48d90_0 .array/port v0x7feebad48d90, 0;
v0x7feebad48d90_1 .array/port v0x7feebad48d90, 1;
v0x7feebad48d90_2 .array/port v0x7feebad48d90, 2;
E_0x7feebad474f0/0 .event edge, v0x7feebad49360_0, v0x7feebad48d90_0, v0x7feebad48d90_1, v0x7feebad48d90_2;
v0x7feebad48d90_3 .array/port v0x7feebad48d90, 3;
v0x7feebad48d90_4 .array/port v0x7feebad48d90, 4;
v0x7feebad48d90_5 .array/port v0x7feebad48d90, 5;
v0x7feebad48d90_6 .array/port v0x7feebad48d90, 6;
E_0x7feebad474f0/1 .event edge, v0x7feebad48d90_3, v0x7feebad48d90_4, v0x7feebad48d90_5, v0x7feebad48d90_6;
v0x7feebad48d90_7 .array/port v0x7feebad48d90, 7;
v0x7feebad48d90_8 .array/port v0x7feebad48d90, 8;
v0x7feebad48d90_9 .array/port v0x7feebad48d90, 9;
v0x7feebad48d90_10 .array/port v0x7feebad48d90, 10;
E_0x7feebad474f0/2 .event edge, v0x7feebad48d90_7, v0x7feebad48d90_8, v0x7feebad48d90_9, v0x7feebad48d90_10;
v0x7feebad48d90_11 .array/port v0x7feebad48d90, 11;
v0x7feebad48d90_12 .array/port v0x7feebad48d90, 12;
v0x7feebad48d90_13 .array/port v0x7feebad48d90, 13;
v0x7feebad48d90_14 .array/port v0x7feebad48d90, 14;
E_0x7feebad474f0/3 .event edge, v0x7feebad48d90_11, v0x7feebad48d90_12, v0x7feebad48d90_13, v0x7feebad48d90_14;
v0x7feebad48d90_15 .array/port v0x7feebad48d90, 15;
v0x7feebad48d90_16 .array/port v0x7feebad48d90, 16;
v0x7feebad48d90_17 .array/port v0x7feebad48d90, 17;
v0x7feebad48d90_18 .array/port v0x7feebad48d90, 18;
E_0x7feebad474f0/4 .event edge, v0x7feebad48d90_15, v0x7feebad48d90_16, v0x7feebad48d90_17, v0x7feebad48d90_18;
v0x7feebad48d90_19 .array/port v0x7feebad48d90, 19;
v0x7feebad48d90_20 .array/port v0x7feebad48d90, 20;
v0x7feebad48d90_21 .array/port v0x7feebad48d90, 21;
v0x7feebad48d90_22 .array/port v0x7feebad48d90, 22;
E_0x7feebad474f0/5 .event edge, v0x7feebad48d90_19, v0x7feebad48d90_20, v0x7feebad48d90_21, v0x7feebad48d90_22;
v0x7feebad48d90_23 .array/port v0x7feebad48d90, 23;
v0x7feebad48d90_24 .array/port v0x7feebad48d90, 24;
v0x7feebad48d90_25 .array/port v0x7feebad48d90, 25;
v0x7feebad48d90_26 .array/port v0x7feebad48d90, 26;
E_0x7feebad474f0/6 .event edge, v0x7feebad48d90_23, v0x7feebad48d90_24, v0x7feebad48d90_25, v0x7feebad48d90_26;
v0x7feebad48d90_27 .array/port v0x7feebad48d90, 27;
v0x7feebad48d90_28 .array/port v0x7feebad48d90, 28;
v0x7feebad48d90_29 .array/port v0x7feebad48d90, 29;
v0x7feebad48d90_30 .array/port v0x7feebad48d90, 30;
E_0x7feebad474f0/7 .event edge, v0x7feebad48d90_27, v0x7feebad48d90_28, v0x7feebad48d90_29, v0x7feebad48d90_30;
v0x7feebad48d90_31 .array/port v0x7feebad48d90, 31;
E_0x7feebad474f0/8 .event edge, v0x7feebad48d90_31, v0x7feebad49410_0, v0x7feebad491d0_0, v0x7feebad492c0_0;
E_0x7feebad474f0/9 .event edge, v0x7feebad494c0_0;
E_0x7feebad474f0 .event/or E_0x7feebad474f0/0, E_0x7feebad474f0/1, E_0x7feebad474f0/2, E_0x7feebad474f0/3, E_0x7feebad474f0/4, E_0x7feebad474f0/5, E_0x7feebad474f0/6, E_0x7feebad474f0/7, E_0x7feebad474f0/8, E_0x7feebad474f0/9;
S_0x7feebad49640 .scope module, "s_extend2" "s_extend" 11 49, 15 9 0, S_0x7feebad46750;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "nextend"
    .port_info 1 /OUTPUT 32 "extend"
v0x7feebad49880_0 .var "extend", 31 0;
v0x7feebad49950_0 .net "nextend", 15 0, L_0x7feebad51e60;  1 drivers
E_0x7feebad49830 .event edge, v0x7feebad49950_0;
S_0x7feebad4ab90 .scope module, "ifetch1" "ifetch" 3 16, 16 9 0, S_0x7feebad226b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "IF_ID_instr"
    .port_info 1 /OUTPUT 32 "IF_ID_npc"
    .port_info 2 /INPUT 1 "EX_MEM_PCSrc"
    .port_info 3 /INPUT 32 "EX_MEM_NPC"
v0x7feebad4c530_0 .net "EX_MEM_NPC", 31 0, v0x7feebad44070_0;  alias, 1 drivers
v0x7feebad4c5d0_0 .net "EX_MEM_PCSrc", 0 0, L_0x7feebad527b0;  alias, 1 drivers
v0x7feebad4c690_0 .net "IF_ID_instr", 31 0, v0x7feebad4b4c0_0;  alias, 1 drivers
v0x7feebad4c780_0 .net "IF_ID_npc", 31 0, v0x7feebad4b650_0;  alias, 1 drivers
v0x7feebad4c810_0 .net "PC", 31 0, v0x7feebad4c3a0_0;  1 drivers
v0x7feebad4c8e0_0 .net "dataout", 31 0, v0x7feebad4baf0_0;  1 drivers
v0x7feebad4c9b0_0 .net "npc", 31 0, L_0x7feebad51a80;  1 drivers
v0x7feebad4ca40_0 .net "npc_mux", 31 0, L_0x7feebad51960;  1 drivers
S_0x7feebad4ad40 .scope module, "add1" "add" 16 36, 17 9 0, S_0x7feebad4ab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /OUTPUT 32 "pc_out"
L_0x1063c4008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7feebad4af30_0 .net/2u *"_s0", 31 0, L_0x1063c4008;  1 drivers
v0x7feebad4aff0_0 .net "pc_in", 31 0, v0x7feebad4c3a0_0;  alias, 1 drivers
v0x7feebad4b0a0_0 .net "pc_out", 31 0, L_0x7feebad51a80;  alias, 1 drivers
L_0x7feebad51a80 .arith/sum 32, v0x7feebad4c3a0_0, L_0x1063c4008;
S_0x7feebad4b190 .scope module, "fetch_latch1" "fetch_latch" 16 31, 18 9 0, S_0x7feebad4ab90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "instrout"
    .port_info 1 /OUTPUT 32 "npcout"
    .port_info 2 /INPUT 32 "instr"
    .port_info 3 /INPUT 32 "npc"
v0x7feebad4b400_0 .net "instr", 31 0, v0x7feebad4baf0_0;  alias, 1 drivers
v0x7feebad4b4c0_0 .var "instrout", 31 0;
v0x7feebad4b580_0 .net "npc", 31 0, L_0x7feebad51a80;  alias, 1 drivers
v0x7feebad4b650_0 .var "npcout", 31 0;
E_0x7feebad4b3c0 .event edge, v0x7feebad4b400_0, v0x7feebad4b0a0_0;
S_0x7feebad4b750 .scope module, "mem1" "mem" 16 28, 19 9 0, S_0x7feebad4ab90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "addr"
v0x7feebad4b980 .array "MEM", 127 0, 31 0;
v0x7feebad4ba30_0 .net "addr", 31 0, v0x7feebad4c3a0_0;  alias, 1 drivers
v0x7feebad4baf0_0 .var "data", 31 0;
E_0x7feebad4b930 .event edge, v0x7feebad4aff0_0;
S_0x7feebad4bbd0 .scope module, "mux1" "mux" 16 20, 10 9 0, S_0x7feebad4ab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "s0"
    .port_info 1 /INPUT 32 "s1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "npc"
v0x7feebad4be00_0 .net "npc", 31 0, L_0x7feebad51960;  alias, 1 drivers
v0x7feebad4beb0_0 .net "s0", 31 0, v0x7feebad44070_0;  alias, 1 drivers
v0x7feebad4bf90_0 .net "s1", 31 0, L_0x7feebad51a80;  alias, 1 drivers
v0x7feebad4c060_0 .net "select", 0 0, L_0x7feebad527b0;  alias, 1 drivers
L_0x7feebad51960 .functor MUXZ 32, L_0x7feebad51a80, v0x7feebad44070_0, L_0x7feebad527b0, C4<>;
S_0x7feebad4c140 .scope module, "pc_mod1" "pc_mod" 16 25, 20 9 0, S_0x7feebad4ab90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "npc"
v0x7feebad4c3a0_0 .var "PC", 31 0;
v0x7feebad4c490_0 .net "npc", 31 0, L_0x7feebad51960;  alias, 1 drivers
E_0x7feebad4c360 .event edge, v0x7feebad4be00_0;
S_0x7feebad4cb20 .scope module, "memory4" "memory" 3 81, 21 9 0, S_0x7feebad226b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "wb_ctlout"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "memread"
    .port_info 3 /INPUT 1 "memwrite"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /INPUT 32 "alu_result"
    .port_info 6 /INPUT 32 "rdata2out"
    .port_info 7 /INPUT 5 "five_bit_muxout"
    .port_info 8 /OUTPUT 1 "MEM_PCSrc"
    .port_info 9 /OUTPUT 1 "MEM_WB_regwrite"
    .port_info 10 /OUTPUT 1 "MEM_WB_memtoreg"
    .port_info 11 /OUTPUT 32 "read_data"
    .port_info 12 /OUTPUT 32 "mem_alu_result"
    .port_info 13 /OUTPUT 5 "mem_write_reg"
v0x7feebad4e630_0 .net "MEM_PCSrc", 0 0, L_0x7feebad527b0;  alias, 1 drivers
v0x7feebad4e6c0_0 .net "MEM_WB_memtoreg", 0 0, v0x7feebad4e180_0;  alias, 1 drivers
v0x7feebad4e750_0 .net "MEM_WB_regwrite", 0 0, v0x7feebad4e390_0;  alias, 1 drivers
v0x7feebad4e7e0_0 .net "alu_result", 31 0, v0x7feebad441c0_0;  alias, 1 drivers
v0x7feebad4e8f0_0 .net "branch", 0 0, v0x7feebad44400_0;  alias, 1 drivers
v0x7feebad4e980_0 .net "five_bit_muxout", 4 0, v0x7feebad445e0_0;  alias, 1 drivers
v0x7feebad4ea10_0 .net "mem_alu_result", 31 0, v0x7feebad4e000_0;  alias, 1 drivers
v0x7feebad4eaa0_0 .net "mem_write_reg", 4 0, v0x7feebad4e0a0_0;  alias, 1 drivers
v0x7feebad4eb30_0 .net "memread", 0 0, v0x7feebad44710_0;  alias, 1 drivers
v0x7feebad4ec40_0 .net "memwrite", 0 0, v0x7feebad447b0_0;  alias, 1 drivers
v0x7feebad4ecd0_0 .net "rdata2out", 31 0, v0x7feebad44910_0;  alias, 1 drivers
v0x7feebad4ed60_0 .net "read_data", 31 0, v0x7feebad4e250_0;  alias, 1 drivers
v0x7feebad4ee20_0 .net "read_data_in", 31 0, v0x7feebad4d9c0_0;  1 drivers
v0x7feebad4eeb0_0 .net "wb_ctlout", 1 0, v0x7feebad44a30_0;  alias, 1 drivers
v0x7feebad4ef50_0 .net "zero", 0 0, v0x7feebad44ad0_0;  alias, 1 drivers
S_0x7feebad4ce90 .scope module, "AND_4" "AND" 21 27, 22 10 0, S_0x7feebad4cb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "membranch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "PCSrc"
L_0x7feebad527b0 .functor AND 1, v0x7feebad44400_0, v0x7feebad44ad0_0, C4<1>, C4<1>;
v0x7feebad4d0a0_0 .net "PCSrc", 0 0, L_0x7feebad527b0;  alias, 1 drivers
v0x7feebad4d180_0 .net "membranch", 0 0, v0x7feebad44400_0;  alias, 1 drivers
v0x7feebad4d260_0 .net "zero", 0 0, v0x7feebad44ad0_0;  alias, 1 drivers
S_0x7feebad4d330 .scope module, "data_memory4" "data_memory" 21 32, 23 10 0, S_0x7feebad4cb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 1 "memwrite"
    .port_info 3 /INPUT 1 "memread"
    .port_info 4 /OUTPUT 32 "read_data"
v0x7feebad4d5c0 .array "DMEM", 255 0, 31 0;
v0x7feebad4d660_0 .net "addr", 31 0, v0x7feebad441c0_0;  alias, 1 drivers
v0x7feebad4d740_0 .var/i "i", 31 0;
v0x7feebad4d7e0_0 .net "memread", 0 0, v0x7feebad44710_0;  alias, 1 drivers
v0x7feebad4d8b0_0 .net "memwrite", 0 0, v0x7feebad447b0_0;  alias, 1 drivers
v0x7feebad4d9c0_0 .var "read_data", 31 0;
v0x7feebad4da50_0 .net "write_data", 31 0, v0x7feebad44910_0;  alias, 1 drivers
E_0x7feebad4d590 .event edge, v0x7feebad441c0_0;
S_0x7feebad4db70 .scope module, "mem_wb4" "mem_wb" 21 39, 24 10 0, S_0x7feebad4cb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "control_wb_in"
    .port_info 1 /INPUT 32 "read_data_in"
    .port_info 2 /INPUT 32 "alu_result_in"
    .port_info 3 /INPUT 5 "write_reg_in"
    .port_info 4 /OUTPUT 1 "regwrite"
    .port_info 5 /OUTPUT 1 "memtoreg"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "mem_alu_result"
    .port_info 8 /OUTPUT 5 "mem_write_reg"
v0x7feebad4de70_0 .net "alu_result_in", 31 0, v0x7feebad441c0_0;  alias, 1 drivers
v0x7feebad4df20_0 .net "control_wb_in", 1 0, v0x7feebad44a30_0;  alias, 1 drivers
v0x7feebad4e000_0 .var "mem_alu_result", 31 0;
v0x7feebad4e0a0_0 .var "mem_write_reg", 4 0;
v0x7feebad4e180_0 .var "memtoreg", 0 0;
v0x7feebad4e250_0 .var "read_data", 31 0;
v0x7feebad4e2f0_0 .net "read_data_in", 31 0, v0x7feebad4d9c0_0;  alias, 1 drivers
v0x7feebad4e390_0 .var "regwrite", 0 0;
v0x7feebad4e460_0 .net "write_reg_in", 4 0, v0x7feebad445e0_0;  alias, 1 drivers
E_0x7feebad4d4e0 .event edge, v0x7feebad44a30_0, v0x7feebad4d9c0_0, v0x7feebad441c0_0, v0x7feebad445e0_0;
S_0x7feebad4f130 .scope module, "writeback5" "writeback" 3 98, 25 9 0, S_0x7feebad226b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MEM_WB_memtoreg"
    .port_info 1 /INPUT 32 "read_data"
    .port_info 2 /INPUT 32 "mem_alu_result"
    .port_info 3 /OUTPUT 32 "WB_mux_writedata"
v0x7feebad4f8a0_0 .net "MEM_WB_memtoreg", 0 0, v0x7feebad4e180_0;  alias, 1 drivers
v0x7feebad4f940_0 .net "WB_mux_writedata", 31 0, L_0x7feebad52820;  alias, 1 drivers
v0x7feebad4f9e0_0 .net "mem_alu_result", 31 0, v0x7feebad4e000_0;  alias, 1 drivers
v0x7feebad4fa70_0 .net "read_data", 31 0, v0x7feebad4e250_0;  alias, 1 drivers
S_0x7feebad4f320 .scope module, "mux3" "mux" 25 16, 10 9 0, S_0x7feebad4f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "s0"
    .port_info 1 /INPUT 32 "s1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "npc"
v0x7feebad4f530_0 .net "npc", 31 0, L_0x7feebad52820;  alias, 1 drivers
v0x7feebad4f620_0 .net "s0", 31 0, v0x7feebad4e250_0;  alias, 1 drivers
v0x7feebad4f700_0 .net "s1", 31 0, v0x7feebad4e000_0;  alias, 1 drivers
v0x7feebad4f7d0_0 .net "select", 0 0, v0x7feebad4e180_0;  alias, 1 drivers
L_0x7feebad52820 .functor MUXZ 32, v0x7feebad4e000_0, v0x7feebad4e250_0, v0x7feebad4e180_0, C4<>;
    .scope S_0x7feebad29230;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feebad413e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feebad40c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad41120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feebad07080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad40650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad40db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad40e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad40f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad412b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feebad40b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feebad40a90_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7feebad29230;
T_1 ;
    %wait E_0x7feebad33ce0;
    %delay 1000, 0;
    %load/vec4 v0x7feebad40840_0;
    %assign/vec4 v0x7feebad413e0_0, 0;
    %load/vec4 v0x7feebad40790_0;
    %assign/vec4 v0x7feebad40c50_0, 0;
    %load/vec4 v0x7feebad406f0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7feebad41120_0, 0;
    %load/vec4 v0x7feebad406f0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7feebad07080_0, 0;
    %load/vec4 v0x7feebad406f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7feebad40650_0, 0;
    %load/vec4 v0x7feebad40d00_0;
    %assign/vec4 v0x7feebad40db0_0, 0;
    %load/vec4 v0x7feebad40fc0_0;
    %assign/vec4 v0x7feebad40e60_0, 0;
    %load/vec4 v0x7feebad41070_0;
    %assign/vec4 v0x7feebad40f10_0, 0;
    %load/vec4 v0x7feebad41340_0;
    %assign/vec4 v0x7feebad412b0_0, 0;
    %load/vec4 v0x7feebad409e0_0;
    %assign/vec4 v0x7feebad40b40_0, 0;
    %load/vec4 v0x7feebad40930_0;
    %assign/vec4 v0x7feebad40a90_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7feebad4c140;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad4c3a0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7feebad4c140;
T_3 ;
    %wait E_0x7feebad4c360;
    %delay 1000, 0;
    %load/vec4 v0x7feebad4c490_0;
    %assign/vec4 v0x7feebad4c3a0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7feebad4b750;
T_4 ;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2349072385, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 4128, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2103328, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 276889614, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 276824079, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 6295584, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 8462370, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 268500980, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 268435464, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 268435459, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2886008834, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4b980, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x7feebad4b750;
T_5 ;
    %wait E_0x7feebad4b930;
    %ix/getv 4, v0x7feebad4ba30_0;
    %load/vec4a v0x7feebad4b980, 4;
    %assign/vec4 v0x7feebad4baf0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7feebad4b190;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad4b4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad4b650_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7feebad4b190;
T_7 ;
    %wait E_0x7feebad4b3c0;
    %delay 1000, 0;
    %load/vec4 v0x7feebad4b400_0;
    %assign/vec4 v0x7feebad4b4c0_0, 0;
    %load/vec4 v0x7feebad4b580_0;
    %assign/vec4 v0x7feebad4b650_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7feebad4ab90;
T_8 ;
    %vpi_call 16 40 "$display", "Time\011 PC\011 npc\011 dataout of MEM\011 IF_ID_instr\011 IF_ID_npc" {0 0 0};
    %vpi_call 16 41 "$monitor", "%0d\011 %0d\011 %0d\011 %h\011 %h\011 %0d", $time, v0x7feebad4c810_0, v0x7feebad4c9b0_0, v0x7feebad4c8e0_0, v0x7feebad4c690_0, v0x7feebad4c780_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 16 42 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7feebad46a90;
T_9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7feebad46fb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feebad47070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feebad47120_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7feebad46a90;
T_10 ;
    %wait E_0x7feebad46f60;
    %load/vec4 v0x7feebad471e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %vpi_call 12 74 "$display", "Opcode not recognized." {0 0 0};
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7feebad46fb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feebad47070_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7feebad47120_0, 0;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7feebad46fb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7feebad47070_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7feebad47120_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 8, 4;
    %assign/vec4 v0x7feebad46fb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7feebad47070_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x7feebad47120_0, 0;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 2, 8, 4;
    %assign/vec4 v0x7feebad46fb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7feebad47070_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x7feebad47120_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7feebad46fb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feebad47070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feebad47120_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7feebad488a0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad48c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad48ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feebad49120_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7feebad49120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7feebad49120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad48d90, 0, 4;
    %load/vec4 v0x7feebad49120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feebad49120_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 14 36 "$display", "From Register Memory:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feebad49120_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x7feebad49120_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 14 38 "$display", "\011REG[%0d] = %0d", v0x7feebad49120_0, &A<v0x7feebad48d90, v0x7feebad49120_0 > {0 0 0};
    %load/vec4 v0x7feebad49120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feebad49120_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 14 41 "$display", "\011..." {0 0 0};
    %vpi_call 14 42 "$display", "\011REG[%0d] = %0d", 32'sb00000000000000000000000000011111, &A<v0x7feebad48d90, 31> {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7feebad488a0;
T_12 ;
    %wait E_0x7feebad474f0;
    %load/vec4 v0x7feebad49360_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7feebad48d90, 4;
    %assign/vec4 v0x7feebad48c30_0, 0;
    %load/vec4 v0x7feebad49410_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7feebad48d90, 4;
    %assign/vec4 v0x7feebad48ce0_0, 0;
    %load/vec4 v0x7feebad491d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7feebad492c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7feebad494c0_0;
    %load/vec4 v0x7feebad491d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad48d90, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7feebad49640;
T_13 ;
    %wait E_0x7feebad49830;
    %load/vec4 v0x7feebad49950_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7feebad49950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7feebad49880_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7feebad472f0;
T_14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feebad48670_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feebad47ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad48380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feebad477b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad47880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad48000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad480e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad481b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad48550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feebad47d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feebad47cb0_0, 0;
    %end;
    .thread T_14;
    .scope S_0x7feebad472f0;
T_15 ;
    %wait E_0x7feebad47730;
    %delay 1000, 0;
    %load/vec4 v0x7feebad47aa0_0;
    %assign/vec4 v0x7feebad48670_0, 0;
    %load/vec4 v0x7feebad479f0_0;
    %assign/vec4 v0x7feebad47ea0_0, 0;
    %load/vec4 v0x7feebad47960_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7feebad48380_0, 0;
    %load/vec4 v0x7feebad47960_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7feebad477b0_0, 0;
    %load/vec4 v0x7feebad47960_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7feebad47880_0, 0;
    %load/vec4 v0x7feebad47f70_0;
    %assign/vec4 v0x7feebad48000_0, 0;
    %load/vec4 v0x7feebad48240_0;
    %assign/vec4 v0x7feebad480e0_0, 0;
    %load/vec4 v0x7feebad482d0_0;
    %assign/vec4 v0x7feebad481b0_0, 0;
    %load/vec4 v0x7feebad485e0_0;
    %assign/vec4 v0x7feebad48550_0, 0;
    %load/vec4 v0x7feebad47c00_0;
    %assign/vec4 v0x7feebad47d90_0, 0;
    %load/vec4 v0x7feebad47b70_0;
    %assign/vec4 v0x7feebad47cb0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7feebad41e70;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad42ac0_0, 0;
    %end;
    .thread T_16;
    .scope S_0x7feebad41e70;
T_17 ;
    %wait E_0x7feebad42390;
    %load/vec4 v0x7feebad429b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7feebad42ac0_0, 0, 32;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v0x7feebad42850_0;
    %load/vec4 v0x7feebad42900_0;
    %add;
    %store/vec4 v0x7feebad42ac0_0, 0, 32;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v0x7feebad42850_0;
    %load/vec4 v0x7feebad42900_0;
    %sub;
    %store/vec4 v0x7feebad42ac0_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x7feebad42850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7feebad42900_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %pad/u 32;
    %store/vec4 v0x7feebad42ac0_0, 0, 32;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x7feebad42850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7feebad42900_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 32;
    %store/vec4 v0x7feebad42ac0_0, 0, 32;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x7feebad42850_0;
    %load/vec4 v0x7feebad42900_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.7, 8;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7feebad42b70_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_17.8, 8;
T_17.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7feebad42b70_0;
    %pad/u 32;
    %add;
    %jmp/0 T_17.8, 8;
 ; End of false expr.
    %blend;
T_17.8;
    %store/vec4 v0x7feebad42ac0_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7feebad42d30;
T_18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %end;
    .thread T_18;
    .scope S_0x7feebad42d30;
T_19 ;
    %wait E_0x7feebad433f0;
    %load/vec4 v0x7feebad43450_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7feebad43510_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %jmp T_19.8;
T_19.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %jmp T_19.8;
T_19.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %jmp T_19.8;
T_19.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %jmp T_19.8;
T_19.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %jmp T_19.8;
T_19.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7feebad43450_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_19.9, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %jmp T_19.10;
T_19.9 ;
    %load/vec4 v0x7feebad43450_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_19.11, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %jmp T_19.12;
T_19.11 ;
    %load/vec4 v0x7feebad43450_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_19.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7feebad435c0_0, 0;
    %jmp T_19.14;
T_19.13 ;
    %load/vec4 v0x7feebad435c0_0;
    %assign/vec4 v0x7feebad435c0_0, 0;
T_19.14 ;
T_19.12 ;
T_19.10 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7feebad43c10;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feebad44a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad44400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad44710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad447b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad44070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad44ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad441c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad44910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feebad445e0_0, 0;
    %end;
    .thread T_20;
    .scope S_0x7feebad43c10;
T_21 ;
    %wait E_0x7feebad44000;
    %delay 1000, 0;
    %load/vec4 v0x7feebad44530_0;
    %assign/vec4 v0x7feebad44a30_0, 0;
    %load/vec4 v0x7feebad44490_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x7feebad44400_0, 0;
    %load/vec4 v0x7feebad44490_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7feebad44710_0, 0;
    %load/vec4 v0x7feebad44490_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7feebad447b0_0, 0;
    %load/vec4 v0x7feebad44120_0;
    %assign/vec4 v0x7feebad44070_0, 0;
    %load/vec4 v0x7feebad44330_0;
    %assign/vec4 v0x7feebad44ad0_0, 0;
    %load/vec4 v0x7feebad44270_0;
    %assign/vec4 v0x7feebad441c0_0, 0;
    %load/vec4 v0x7feebad449a0_0;
    %assign/vec4 v0x7feebad44910_0, 0;
    %load/vec4 v0x7feebad44850_0;
    %assign/vec4 v0x7feebad445e0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7feebad4d330;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad4d9c0_0, 0;
    %vpi_call 23 27 "$readmemb", "data.txt", v0x7feebad4d5c0 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x7feebad4d740_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x7feebad4d740_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %load/vec4 v0x7feebad4d740_0;
    %ix/getv/s 4, v0x7feebad4d740_0;
    %store/vec4a v0x7feebad4d5c0, 4, 0;
    %load/vec4 v0x7feebad4d740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feebad4d740_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %vpi_call 23 34 "$display", "From Data Memory (data.txt):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feebad4d740_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7feebad4d740_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_22.3, 5;
    %vpi_call 23 36 "$display", "\011DMEM[%0d] = %0h", v0x7feebad4d740_0, &A<v0x7feebad4d5c0, v0x7feebad4d740_0 > {0 0 0};
    %load/vec4 v0x7feebad4d740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feebad4d740_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %vpi_call 23 39 "$display", "From Data Memory (initial):" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x7feebad4d740_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x7feebad4d740_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_22.5, 5;
    %vpi_call 23 41 "$display", "\011DMEM[%0d] = %0d", v0x7feebad4d740_0, &A<v0x7feebad4d5c0, v0x7feebad4d740_0 > {0 0 0};
    %load/vec4 v0x7feebad4d740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feebad4d740_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %vpi_call 23 44 "$display", "\011..." {0 0 0};
    %vpi_call 23 45 "$display", "\011DMEM[%0d] = %0d", 32'sb00000000000000000000000011111111, &A<v0x7feebad4d5c0, 255> {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x7feebad4d330;
T_23 ;
    %wait E_0x7feebad4d590;
    %load/vec4 v0x7feebad4d7e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feebad4d8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %ix/getv 4, v0x7feebad4d660_0;
    %load/vec4a v0x7feebad4d5c0, 4;
    %assign/vec4 v0x7feebad4d9c0_0, 0;
T_23.0 ;
    %load/vec4 v0x7feebad4d8b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feebad4d8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x7feebad4da50_0;
    %ix/getv 3, v0x7feebad4d660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feebad4d5c0, 0, 4;
T_23.2 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7feebad4db70;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad4e390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feebad4e180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad4e250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feebad4e000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feebad4e0a0_0, 0;
    %end;
    .thread T_24;
    .scope S_0x7feebad4db70;
T_25 ;
    %wait E_0x7feebad4d4e0;
    %delay 1000, 0;
    %load/vec4 v0x7feebad4df20_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7feebad4e390_0, 0;
    %load/vec4 v0x7feebad4df20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7feebad4e180_0, 0;
    %load/vec4 v0x7feebad4e2f0_0;
    %assign/vec4 v0x7feebad4e250_0, 0;
    %load/vec4 v0x7feebad4de70_0;
    %assign/vec4 v0x7feebad4e000_0, 0;
    %load/vec4 v0x7feebad4e460_0;
    %assign/vec4 v0x7feebad4e0a0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "id_ex.v";
    "pipeline.v";
    "execute.v";
    "adder.v";
    "alu.v";
    "alu_control.v";
    "bottom_mux.v";
    "ex_mem.v";
    "mux.v";
    "idecode.v";
    "control.v";
    "decode_latch.v";
    "register.v";
    "s_extend.v";
    "ifetch.v";
    "add.v";
    "fetch_latch.v";
    "mem.v";
    "pc_mod.v";
    "memory.v";
    "AND.v";
    "data_memory.v";
    "mem_wb.v";
    "writeback.v";
