FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_INTEL_PT_H
#define _ASM_X86_INTEL_PT_H

#define PT_CPUID_LEAVES		2
#define PT_CPUID_REGS_NUM	4 /* number of registers (eax, ebx, ecx, edx) */

enum pt_capabilities {
	PT_CAP_max_subleaf = 0,
	PT_CAP_cr3_filtering,
	PT_CAP_psb_cyc,
	PT_CAP_ip_filtering,
	PT_CAP_mtc,
	PT_CAP_ptwrite,
	PT_CAP_power_event_trace,
	PT_CAP_topa_output,
	PT_CAP_topa_multiple_entries,
	PT_CAP_single_range_output,
	PT_CAP_output_subsys,
	PT_CAP_payloads_lip,
	PT_CAP_num_address_ranges,
	PT_CAP_mtc_periods,
	PT_CAP_cycle_thresholds,
	PT_CAP_psb_periods,
};

#if defined(CONFIG_PERF_EVENTS) && defined(CONFIG_CPU_SUP_INTEL)
/* bench 15196.3.0 b24cea025856 */
/* bench 15196.3.1 cf4c478d11b3 */
/* bench 15196.3.2 9a42bf9f68af */
/* bench 15196.3.3 a56419432225 */
/* bench 15196.3.4 b7d06d4d62e2 */
/* bench 15196.3.5 e03633df630e */
/* bench 15196.3.6 84186661ebae */
/* bench 15196.3.7 11b142092e3f */
/* bench 15196.3.8 179a5b34c0e1 */
/* bench 15196.3.9 af40857f05ff */
/* bench 15196.3.10 f557bedc88fe */
/* bench 15196.3.11 c81d496ed1a3 */
/* bench 15196.3.12 17b435123360 */
/* bench 15196.3.13 d66421232b71 */
extern int is_intel_pt_event(struct perf_event *event);
#else
static inline void cpu_emergency_stop_pt(void) {}
static inline u32 intel_pt_validate_hw_cap(enum pt_capabilities cap) { return 0; }
static inline u32 intel_pt_validate_cap(u32 *caps, enum pt_capabilities capability) { return 0; }
static inline int is_intel_pt_event(struct perf_event *event) { return 0; }
#endif

#endif /* _ASM_X86_INTEL_PT_H */
