--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min low pulse limit / (low pulse / period)))
  Period: 14.999ns
  Low pulse: 7.500ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min high pulse limit / (high pulse / period)))
  Period: 14.999ns
  High pulse: 7.500ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.779ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" 
TS_sys_clk_pin         * 0.375 HIGH 50%;

 1815167 paths analyzed, 10167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.035ns.
--------------------------------------------------------------------------------

Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA (SLICE_X2Y55.AX), 127770 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA (RAM)
  Requirement:          39.999ns
  Data Path Delay:      25.881ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y29.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
    SLICE_X22Y53.C1      net (fanout=49)       4.455   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data<21>
    SLICE_X22Y53.C       Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X12Y45.B6      net (fanout=2)        1.549   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X12Y45.B       Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X8Y54.D5       net (fanout=11)       1.501   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X8Y54.D        Tilo                  0.333   mips_multi_cycle_0/N41
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X8Y51.CX       net (fanout=2)        0.975   mips_multi_cycle_0/N41
    SLICE_X8Y51.CMUX     Tcxc                  0.267   mips_multi_cycle_0/N40
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X18Y47.CX      net (fanout=2)        1.838   mips_multi_cycle_0/N78
    SLICE_X18Y47.CMUX    Tcxc                  0.255   mips_multi_cycle_0/N69
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X20Y48.C3      net (fanout=4)        0.852   mips_multi_cycle_0/N95
    SLICE_X20Y48.CMUX    Tilo                  0.591   mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y56.D2      net (fanout=4)        2.737   mips_multi_cycle_0/N123
    SLICE_X14Y56.CMUX    Topdc                 0.644   mips_multi_cycle_0/N238
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X16Y59.C3      net (fanout=4)        1.113   mips_multi_cycle_0/N160
    SLICE_X16Y59.CMUX    Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<20>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3
    SLICE_X4Y58.CX       net (fanout=2)        1.843   mips_multi_cycle_0/N201
    SLICE_X4Y58.CMUX     Tcxc                  0.267   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X4Y58.A1       net (fanout=1)        1.039   mips_multi_cycle_0/N246
    SLICE_X4Y58.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110
    SLICE_X2Y55.AX       net (fanout=2)        1.102   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data<0>
    SLICE_X2Y55.CLK      Tds                  -0.061   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<5>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     25.881ns (6.877ns logic, 19.004ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA (RAM)
  Requirement:          39.999ns
  Data Path Delay:      25.878ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y29.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
    SLICE_X22Y53.C1      net (fanout=49)       4.455   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data<21>
    SLICE_X22Y53.C       Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X12Y45.B6      net (fanout=2)        1.549   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X12Y45.B       Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X8Y51.B5       net (fanout=11)       1.442   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X8Y51.B        Tilo                  0.333   mips_multi_cycle_0/N40
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X8Y51.D1       net (fanout=3)        0.729   mips_multi_cycle_0/N40
    SLICE_X8Y51.CMUX     Topdc                 0.569   mips_multi_cycle_0/N40
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X18Y47.CX      net (fanout=2)        1.838   mips_multi_cycle_0/N78
    SLICE_X18Y47.CMUX    Tcxc                  0.255   mips_multi_cycle_0/N69
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X20Y48.C3      net (fanout=4)        0.852   mips_multi_cycle_0/N95
    SLICE_X20Y48.CMUX    Tilo                  0.591   mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y56.D2      net (fanout=4)        2.737   mips_multi_cycle_0/N123
    SLICE_X14Y56.CMUX    Topdc                 0.644   mips_multi_cycle_0/N238
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X16Y59.C3      net (fanout=4)        1.113   mips_multi_cycle_0/N160
    SLICE_X16Y59.CMUX    Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<20>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3
    SLICE_X4Y58.CX       net (fanout=2)        1.843   mips_multi_cycle_0/N201
    SLICE_X4Y58.CMUX     Tcxc                  0.267   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X4Y58.A1       net (fanout=1)        1.039   mips_multi_cycle_0/N246
    SLICE_X4Y58.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110
    SLICE_X2Y55.AX       net (fanout=2)        1.102   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data<0>
    SLICE_X2Y55.CLK      Tds                  -0.061   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<5>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     25.878ns (7.179ns logic, 18.699ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA (RAM)
  Requirement:          39.999ns
  Data Path Delay:      25.872ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y29.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
    SLICE_X22Y53.C1      net (fanout=49)       4.455   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data<21>
    SLICE_X22Y53.CMUX    Tilo                  0.458   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC
    SLICE_X14Y48.C2      net (fanout=1)        1.929   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<28>
    SLICE_X14Y48.C       Tilo                  0.374   mips_multi_cycle_0/N52
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS211
    SLICE_X12Y45.A2      net (fanout=20)       1.595   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<28>
    SLICE_X12Y45.A       Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_SW0
    SLICE_X14Y47.B6      net (fanout=1)        0.657   mips_multi_cycle_0/N255
    SLICE_X14Y47.B       Tilo                  0.373   mips_multi_cycle_0/N77
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y47.D1      net (fanout=4)        0.779   mips_multi_cycle_0/N77
    SLICE_X14Y47.CMUX    Topdc                 0.644   mips_multi_cycle_0/N77
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X20Y48.CX      net (fanout=2)        1.450   mips_multi_cycle_0/N96
    SLICE_X20Y48.CMUX    Tcxc                  0.267   mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y56.D2      net (fanout=4)        2.737   mips_multi_cycle_0/N123
    SLICE_X14Y56.CMUX    Topdc                 0.644   mips_multi_cycle_0/N238
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X16Y59.C3      net (fanout=4)        1.113   mips_multi_cycle_0/N160
    SLICE_X16Y59.CMUX    Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<20>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3
    SLICE_X4Y58.CX       net (fanout=2)        1.843   mips_multi_cycle_0/N201
    SLICE_X4Y58.CMUX     Tcxc                  0.267   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X4Y58.A1       net (fanout=1)        1.039   mips_multi_cycle_0/N246
    SLICE_X4Y58.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110
    SLICE_X2Y55.AX       net (fanout=2)        1.102   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data<0>
    SLICE_X2Y55.CLK      Tds                  -0.061   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<5>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     25.872ns (7.173ns logic, 18.699ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA (SLICE_X6Y55.AX), 127770 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA (RAM)
  Requirement:          39.999ns
  Data Path Delay:      25.768ns (Levels of Logic = 10)
  Clock Path Skew:      -0.031ns (0.322 - 0.353)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y29.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
    SLICE_X22Y53.C1      net (fanout=49)       4.455   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data<21>
    SLICE_X22Y53.C       Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X12Y45.B6      net (fanout=2)        1.549   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X12Y45.B       Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X8Y54.D5       net (fanout=11)       1.501   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X8Y54.D        Tilo                  0.333   mips_multi_cycle_0/N41
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X8Y51.CX       net (fanout=2)        0.975   mips_multi_cycle_0/N41
    SLICE_X8Y51.CMUX     Tcxc                  0.267   mips_multi_cycle_0/N40
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X18Y47.CX      net (fanout=2)        1.838   mips_multi_cycle_0/N78
    SLICE_X18Y47.CMUX    Tcxc                  0.255   mips_multi_cycle_0/N69
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X20Y48.C3      net (fanout=4)        0.852   mips_multi_cycle_0/N95
    SLICE_X20Y48.CMUX    Tilo                  0.591   mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y56.D2      net (fanout=4)        2.737   mips_multi_cycle_0/N123
    SLICE_X14Y56.CMUX    Topdc                 0.644   mips_multi_cycle_0/N238
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X16Y59.C3      net (fanout=4)        1.113   mips_multi_cycle_0/N160
    SLICE_X16Y59.CMUX    Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<20>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3
    SLICE_X4Y58.CX       net (fanout=2)        1.843   mips_multi_cycle_0/N201
    SLICE_X4Y58.CMUX     Tcxc                  0.267   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X4Y58.A1       net (fanout=1)        1.039   mips_multi_cycle_0/N246
    SLICE_X4Y58.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110
    SLICE_X6Y55.AX       net (fanout=2)        0.989   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data<0>
    SLICE_X6Y55.CLK      Tds                  -0.061   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<5>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     25.768ns (6.877ns logic, 18.891ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA (RAM)
  Requirement:          39.999ns
  Data Path Delay:      25.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.031ns (0.322 - 0.353)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y29.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
    SLICE_X22Y53.C1      net (fanout=49)       4.455   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data<21>
    SLICE_X22Y53.C       Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X12Y45.B6      net (fanout=2)        1.549   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X12Y45.B       Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X8Y51.B5       net (fanout=11)       1.442   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X8Y51.B        Tilo                  0.333   mips_multi_cycle_0/N40
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X8Y51.D1       net (fanout=3)        0.729   mips_multi_cycle_0/N40
    SLICE_X8Y51.CMUX     Topdc                 0.569   mips_multi_cycle_0/N40
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X18Y47.CX      net (fanout=2)        1.838   mips_multi_cycle_0/N78
    SLICE_X18Y47.CMUX    Tcxc                  0.255   mips_multi_cycle_0/N69
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X20Y48.C3      net (fanout=4)        0.852   mips_multi_cycle_0/N95
    SLICE_X20Y48.CMUX    Tilo                  0.591   mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y56.D2      net (fanout=4)        2.737   mips_multi_cycle_0/N123
    SLICE_X14Y56.CMUX    Topdc                 0.644   mips_multi_cycle_0/N238
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X16Y59.C3      net (fanout=4)        1.113   mips_multi_cycle_0/N160
    SLICE_X16Y59.CMUX    Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<20>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3
    SLICE_X4Y58.CX       net (fanout=2)        1.843   mips_multi_cycle_0/N201
    SLICE_X4Y58.CMUX     Tcxc                  0.267   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X4Y58.A1       net (fanout=1)        1.039   mips_multi_cycle_0/N246
    SLICE_X4Y58.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110
    SLICE_X6Y55.AX       net (fanout=2)        0.989   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data<0>
    SLICE_X6Y55.CLK      Tds                  -0.061   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<5>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     25.765ns (7.179ns logic, 18.586ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA (RAM)
  Requirement:          39.999ns
  Data Path Delay:      25.759ns (Levels of Logic = 10)
  Clock Path Skew:      -0.031ns (0.322 - 0.353)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y29.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
    SLICE_X22Y53.C1      net (fanout=49)       4.455   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data<21>
    SLICE_X22Y53.CMUX    Tilo                  0.458   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC
    SLICE_X14Y48.C2      net (fanout=1)        1.929   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<28>
    SLICE_X14Y48.C       Tilo                  0.374   mips_multi_cycle_0/N52
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS211
    SLICE_X12Y45.A2      net (fanout=20)       1.595   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<28>
    SLICE_X12Y45.A       Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_SW0
    SLICE_X14Y47.B6      net (fanout=1)        0.657   mips_multi_cycle_0/N255
    SLICE_X14Y47.B       Tilo                  0.373   mips_multi_cycle_0/N77
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y47.D1      net (fanout=4)        0.779   mips_multi_cycle_0/N77
    SLICE_X14Y47.CMUX    Topdc                 0.644   mips_multi_cycle_0/N77
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1
    SLICE_X20Y48.CX      net (fanout=2)        1.450   mips_multi_cycle_0/N96
    SLICE_X20Y48.CMUX    Tcxc                  0.267   mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0
    SLICE_X14Y56.D2      net (fanout=4)        2.737   mips_multi_cycle_0/N123
    SLICE_X14Y56.CMUX    Topdc                 0.644   mips_multi_cycle_0/N238
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X16Y59.C3      net (fanout=4)        1.113   mips_multi_cycle_0/N160
    SLICE_X16Y59.CMUX    Tilo                  0.591   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<20>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3
    SLICE_X4Y58.CX       net (fanout=2)        1.843   mips_multi_cycle_0/N201
    SLICE_X4Y58.CMUX     Tcxc                  0.267   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X4Y58.A1       net (fanout=1)        1.039   mips_multi_cycle_0/N246
    SLICE_X4Y58.A        Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data<14>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110
    SLICE_X6Y55.AX       net (fanout=2)        0.989   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data<0>
    SLICE_X6Y55.CLK      Tds                  -0.061   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<5>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     25.759ns (7.173ns logic, 18.586ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1 (SLICE_X18Y53.CI), 124390 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1 (RAM)
  Requirement:          39.999ns
  Data Path Delay:      25.214ns (Levels of Logic = 10)
  Clock Path Skew:      -0.070ns (0.410 - 0.480)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y29.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
    SLICE_X22Y53.C1      net (fanout=49)       4.455   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data<21>
    SLICE_X22Y53.C       Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X12Y45.B6      net (fanout=2)        1.549   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X12Y45.B       Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X10Y53.D5      net (fanout=11)       1.412   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X10Y53.CMUX    Topdc                 0.644   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/slv_reg2<31>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0
    SLICE_X14Y53.D3      net (fanout=4)        0.871   mips_multi_cycle_0/N54
    SLICE_X14Y53.CMUX    Topdc                 0.644   mips_multi_cycle_0/N50
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X18Y52.D3      net (fanout=4)        1.373   mips_multi_cycle_0/N80
    SLICE_X18Y52.CMUX    Topdc                 0.644   mips_multi_cycle_0/N101
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X30Y52.C4      net (fanout=4)        1.479   mips_multi_cycle_0/N101
    SLICE_X30Y52.CMUX    Tilo                  0.608   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_18_o_command[0]_equal_18_o
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3
    SLICE_X28Y57.CX      net (fanout=2)        1.679   mips_multi_cycle_0/N127
    SLICE_X28Y57.CMUX    Tcxc                  0.267   mips_multi_cycle_0/N170
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6
    SLICE_X26Y59.C4      net (fanout=4)        1.002   mips_multi_cycle_0/N170
    SLICE_X26Y59.CMUX    Tilo                  0.608   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6
    SLICE_X22Y59.C3      net (fanout=4)        0.888   mips_multi_cycle_0/N209
    SLICE_X22Y59.CMUX    Tilo                  0.608   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<17>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7
    SLICE_X22Y59.A1      net (fanout=1)        1.075   mips_multi_cycle_0/N253
    SLICE_X22Y59.A       Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<17>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data222
    SLICE_X18Y53.CI      net (fanout=2)        1.196   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data<29>
    SLICE_X18Y53.CLK     Tds                   0.182   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                     25.214ns (8.235ns logic, 16.979ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1 (RAM)
  Requirement:          39.999ns
  Data Path Delay:      25.204ns (Levels of Logic = 10)
  Clock Path Skew:      -0.070ns (0.410 - 0.480)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y29.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
    SLICE_X22Y53.C1      net (fanout=49)       4.455   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data<21>
    SLICE_X22Y53.C       Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X12Y45.B6      net (fanout=2)        1.549   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X12Y45.B       Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X10Y53.D5      net (fanout=11)       1.412   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X10Y53.CMUX    Topdc                 0.644   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/slv_reg2<31>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0
    SLICE_X14Y53.D3      net (fanout=4)        0.871   mips_multi_cycle_0/N54
    SLICE_X14Y53.CMUX    Topdc                 0.644   mips_multi_cycle_0/N50
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X18Y52.C3      net (fanout=4)        1.399   mips_multi_cycle_0/N80
    SLICE_X18Y52.CMUX    Tilo                  0.608   mips_multi_cycle_0/N101
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X30Y52.C4      net (fanout=4)        1.479   mips_multi_cycle_0/N101
    SLICE_X30Y52.CMUX    Tilo                  0.608   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_18_o_command[0]_equal_18_o
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3
    SLICE_X28Y57.CX      net (fanout=2)        1.679   mips_multi_cycle_0/N127
    SLICE_X28Y57.CMUX    Tcxc                  0.267   mips_multi_cycle_0/N170
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6
    SLICE_X26Y59.C4      net (fanout=4)        1.002   mips_multi_cycle_0/N170
    SLICE_X26Y59.CMUX    Tilo                  0.608   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6
    SLICE_X22Y59.C3      net (fanout=4)        0.888   mips_multi_cycle_0/N209
    SLICE_X22Y59.CMUX    Tilo                  0.608   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<17>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7
    SLICE_X22Y59.A1      net (fanout=1)        1.075   mips_multi_cycle_0/N253
    SLICE_X22Y59.A       Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<17>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data222
    SLICE_X18Y53.CI      net (fanout=2)        1.196   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data<29>
    SLICE_X18Y53.CLK     Tds                   0.182   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                     25.204ns (8.199ns logic, 17.005ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM (RAM)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1 (RAM)
  Requirement:          39.999ns
  Data Path Delay:      25.204ns (Levels of Logic = 10)
  Clock Path Skew:      -0.070ns (0.410 - 0.480)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM to mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y29.DOBDO5   Trcko_DOB             2.950   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM
    SLICE_X22Y53.C1      net (fanout=49)       4.455   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data<21>
    SLICE_X22Y53.C       Tilo                  0.374   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1
    SLICE_X12Y45.B6      net (fanout=2)        1.549   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT<29>
    SLICE_X12Y45.B       Tilo                  0.333   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221
    SLICE_X10Y53.D5      net (fanout=11)       1.412   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<29>
    SLICE_X10Y53.CMUX    Topdc                 0.644   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/slv_reg2<31>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0
    SLICE_X14Y53.C3      net (fanout=4)        0.897   mips_multi_cycle_0/N54
    SLICE_X14Y53.CMUX    Tilo                  0.608   mips_multi_cycle_0/N50
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X18Y52.D3      net (fanout=4)        1.373   mips_multi_cycle_0/N80
    SLICE_X18Y52.CMUX    Topdc                 0.644   mips_multi_cycle_0/N101
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2
    SLICE_X30Y52.C4      net (fanout=4)        1.479   mips_multi_cycle_0/N101
    SLICE_X30Y52.CMUX    Tilo                  0.608   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_18_o_command[0]_equal_18_o
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3
    SLICE_X28Y57.CX      net (fanout=2)        1.679   mips_multi_cycle_0/N127
    SLICE_X28Y57.CMUX    Tcxc                  0.267   mips_multi_cycle_0/N170
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6
    SLICE_X26Y59.C4      net (fanout=4)        1.002   mips_multi_cycle_0/N170
    SLICE_X26Y59.CMUX    Tilo                  0.608   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6
    SLICE_X22Y59.C3      net (fanout=4)        0.888   mips_multi_cycle_0/N209
    SLICE_X22Y59.CMUX    Tilo                  0.608   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<17>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7_G
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7
    SLICE_X22Y59.A1      net (fanout=1)        1.075   mips_multi_cycle_0/N253
    SLICE_X22Y59.A       Tilo                  0.373   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs<17>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data222
    SLICE_X18Y53.CI      net (fanout=2)        1.196   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data<29>
    SLICE_X18Y53.CLK     Tds                   0.182   mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT<29>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                     25.204ns (8.199ns logic, 17.005ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        * 0.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i (SLICE_X6Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i (FF)
  Destination:          mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i to mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.198   mb_plb_Sl_addrAck<2>
                                                       mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i
    SLICE_X6Y44.CE       net (fanout=9)        0.144   mb_plb_Sl_addrAck<2>
    SLICE_X6Y44.CLK      Tckce       (-Th)     0.092   mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i
                                                       mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.106ns logic, 0.144ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (SLICE_X14Y46.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 (FF)
  Destination:          USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 to USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.AQ      Tcko                  0.198   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X14Y46.AI      net (fanout=2)        0.029   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X14Y46.CLK     Tdh         (-Th)    -0.030   USB_UART/USB_UART/UARTLITE_CORE_I/rx_Data<6>
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.228ns logic, 0.029ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

Paths for end point mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I (SLICE_X26Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I (FF)
  Destination:          mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         clk_25_0000MHz rising at 0.000ns
  Destination Clock:    clk_25_0000MHz rising at 39.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.AQ      Tcko                  0.198   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
    SLICE_X26Y48.CE      net (fanout=4)        0.169   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I
    SLICE_X26Y48.CLK     Tckce       (-Th)     0.108   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr<3>
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.090ns logic, 0.169ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.154ns (period - min period limit)
  Period: 39.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_25_0000MHz
--------------------------------------------------------------------------------
Slack: 36.154ns (period - min period limit)
  Period: 39.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: clk_25_0000MHz
--------------------------------------------------------------------------------
Slack: 36.154ns (period - min period limit)
  Period: 39.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_25_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|      9.763ns|            0|            0|            0|      1815167|
| TS_clock_generator_0_clock_gen|     40.000ns|     26.035ns|          N/A|            0|            0|      1815167|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   26.035|         |         |         |
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1815167 paths, 0 nets, and 13287 connections

Design statistics:
   Minimum period:  26.035ns{1}   (Maximum frequency:  38.410MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 03 16:52:36 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



