# ğŸ’» x86 Instruction Set & Addressing Modes

---

## ğŸ”„ Instruction Cycle Recap

Every CPU instruction goes through three steps:
1. **Fetch** â€“ Get instruction from memory
2. **Decode** â€“ Understand what to do
3. **Execute** â€“ Perform the action

---

## ğŸ§  Instruction Categories

|Category|Purpose|
|---|---|
|**Data Transfer**|Move data (register â†” memory, etc.)|
|**ALU Operations**|Arithmetic and logical operations|
|**Stack Operations**|Push/Pop (indirect data transfers)|
|**Control Transfer**|Call, return (subroutines), jumps|

---

## ğŸ› ï¸ Data Transfer Instructions

### âœ… Syntax (Intel):

```
MOV destination, source
```

- Moves data **from source to destination**
- **Source is unaltered**
- **Direction is right â†’ left**

### ğŸ§ª Examples:

#### ğŸ”¹ Register to Register

```
MOV AX, BX    ; AX â† BX
```

#### ğŸ”¹ Immediate to Register

```
MOV AX, 0x40  ; AX â† 0x0040 (immediate data)
```

- **Immediate addressing**: data is part of instruction

#### ğŸ”¹ Memory to Register (Direct Addressing)

```
MOV [1320h], AX   ; Memory[1320h] â† AX
```

#### ğŸ”¹ Register Indirect Addressing

```
MOV AX, [BX]      ; AX â† Memory[BX]
```

- `BX` holds an address
- Requires a segment (typically `DS`)

---

## ğŸ§® Data Size Keywords

|Keyword|Size|Meaning|
|---|---|---|
|`BYTE PTR`|8-bit|Byte-sized|
|`WORD PTR`|16-bit|Word-sized|
|`DWORD PTR`|32-bit|Double-word-sized|

Example:

```
MOV EAX, DWORD PTR [BX] ; EAX â† 32 bits at address in BX 
MOV BX, WORD PTR [CX]   ; BX â† 16 bits at address in CX
```

---

## ğŸ“¦ Addressing Modes Summary

|Mode|Example|Description|
|---|---|---|
|**Register Direct**|`MOV AX, BX`|Register-to-register transfer|
|**Immediate**|`MOV AX, 0x1234`|Constant to register|
|**Direct Addressing**|`MOV AX, [1320h]`|Memory location to/from register|
|**Register Indirect**|`MOV AX, [BX]`|Address is held in a register|
|**Register Indirect + Offset**|`MOV AX, [BX + 4]`|Address = BX + 4|
|**Scaled Index** (advanced)|`MOV EAX, [EBX + ECX*4 + 8]`|Complex memory access (beyond scope)|

---

## ğŸ§® ALU Instructions (Arithmetic & Logic Unit)

### â• ADD

```
ADD AX, BX     ; AX â† AX + BX
```

### â– SUB

```
SUB AX, BX     ; AX â† AX - BX
```

### âœ–ï¸ MUL (Unsigned Multiply)

```
MOV AX, 0x4500 MUL BX         ; AX Ã— BX â†’ DX:AX
```

- **Implicit operand**: AX
- Result spans **DX:AX**

### ğŸ§® Bitwise Logic

|Operation|Syntax|Meaning|
|---|---|---|
|AND|`AND AX, BX`|AX â† AX & BX|
|OR|`OR AX, BX`|AX â† AX \| BX|
|XOR|`XOR AX, BX`|AX â† AX ^ BX|
|NOT|`NOT AX`|AX â† ~AX|

#### Clear a Register (Fast)

```
XOR AX, AX     ; AX â† 0 (sets Zero Flag)
```

---

## ğŸš© Flag Register Behavior

ALU operations **update flags**:

|Flag|Set When...|
|---|---|
|**ZF** (Zero)|Result is zero|
|**CF** (Carry)|Carry out from MSB|
|**SF** (Sign)|Result is negative (MSB = 1)|
|**OF** (Overflow)|Signed overflow occurred|

Example:

```
AND AX, AX ; If AX was zero â†’ ZF = 1
```

---

## ğŸ“Œ Notes on Segment:Offset Addressing

- Memory addresses in x86 are calculated using:
```
Physical Address = Segment Ã— 16 + Offset
```
- Example:
```
MOV AX, [DS:CX]  ; DS = segment, CX = offset
```

---

## ğŸ§  Summary

- Assembly provides **fine control** over memory and CPU
- **Data transfer** and **ALU instructions** are the most common
- Addressing modes determine how operands are fetched
- Flags enable **conditional branching**

---

## ğŸ“š Addressing Modes for This Course

You only need to master:

1. **Register Direct**
2. **Immediate**
3. **Direct**
4. **Register Indirect**
5. **Register Indirect + Offset**

(Scaled addressing is out of scope)