// Seed: 872083269
module module_0 (
    input  supply0 id_0,
    output uwire   id_1,
    output supply1 id_2
);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2,
    output tri id_3,
    output tri0 id_4,
    input wire id_5
    , id_15,
    input tri0 id_6,
    output wire id_7,
    input tri0 id_8,
    output logic id_9,
    input wor id_10,
    input wand id_11,
    output wire id_12,
    input tri1 id_13
);
  initial begin : LABEL_0
    if (-1) id_9 = id_5;
    else begin : LABEL_1
      id_9 = 'd0;
    end
  end
  module_0 modCall_1 (
      id_8,
      id_3,
      id_4
  );
endmodule
