<?xml version="1.0"?>
<!--Created by Custom Compiler (TM), build , on Thu Apr 21 17:39:45 2022-->
<file-format version="2.0" name="netlisting-timestamps">
<module timestamp="7924" contextID="switched: project_backup sram_array_16r_8c schematic vl: hspice hspiceD schematic spice veriloga sl: hspice hspiceD" viewSearchList="hspice hspiceD schematic spice veriloga" viewStopList="hspice hspiceD" isSubcircuit="1">
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters timestamp="2"/>
<lib_parameters timestamp="1"/>
<LineageParams/>
<ParentParams/>
<Terms timestamp="7787"/>
<PortOrder><![CDATA[BL<0>BL<1>BL<2>BL<3>BL<4>BL<5>BL<6>BL<7>BLb<0>BLb<1>BLb<2>BLb<3>BLb<4>BLb<5>BLb<6>BLb<7>WL<0>WL<1>WL<2>WL<3>WL<4>WL<5>WL<6>WL<7>WL<8>WL<9>WL<10>WL<11>WL<12>WL<13>WL<14>WL<15>]]></PortOrder>
<ShortOptions timestamp="3580584169"/>
</module>
</file-format>
