/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  wire [3:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire [3:0] celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [31:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [23:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge out_data[128], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 16'h0000;
    else _00_ <= in_data[55:40];
  assign celloutsig_1_0z = in_data[156:153] % { 1'h1, in_data[105:103] };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z[2:0], celloutsig_1_0z[3:1], in_data[96] };
  assign celloutsig_1_2z = in_data[178:176] % { 1'h1, in_data[190:189] };
  assign celloutsig_1_4z = celloutsig_1_0z[2:0] % { 1'h1, celloutsig_1_0z[1], in_data[96] };
  assign celloutsig_1_7z = { in_data[136:117], celloutsig_1_6z } % { 1'h1, in_data[130:108] };
  assign celloutsig_1_9z = celloutsig_1_3z % { 1'h1, celloutsig_1_7z[18:14] };
  assign celloutsig_0_3z = ~ { _00_[12:3], celloutsig_0_2z };
  assign celloutsig_1_3z = ~ celloutsig_1_1z[5:0];
  assign celloutsig_1_5z = ~ in_data[159:128];
  assign celloutsig_1_6z = ~ { celloutsig_1_5z[3], celloutsig_1_4z };
  assign celloutsig_1_19z = ~ celloutsig_1_10z[2:0];
  assign celloutsig_0_2z = ~ _00_[4:1];
  always_latch
    if (!clkin_data[32]) celloutsig_1_10z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_10z = celloutsig_1_9z[5:1];
  assign { out_data[140:135], out_data[147:144], out_data[130:128], out_data[143:141] } = ~ { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign { out_data[134:131], out_data[98:96], out_data[35:32], out_data[13:0] } = { out_data[147:144], celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
