Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sat Feb 26 18:14:21 2022
| Host             : EJ86 running 64-bit major release  (build 9200)
| Command          : report_power -file simpleAPU_power_routed.rpt -pb simpleAPU_power_summary_routed.pb -rpx simpleAPU_power_routed.rpx
| Design           : simpleAPU
| Device           : xcvu9p-flga2104-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 200.953 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 177.522                           |
| Device Static (W)        | 23.431                            |
| Effective TJA (C/W)      | 0.5                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     1.194 |      890 |       --- |             --- |
|   LUT as Logic |     0.998 |      215 |   1182240 |            0.02 |
|   Register     |     0.128 |      449 |   2364480 |            0.02 |
|   CARRY8       |     0.068 |       16 |    147780 |            0.01 |
|   BUFG         |    <0.001 |        1 |       240 |            0.42 |
|   Others       |     0.000 |       18 |       --- |             --- |
| Signals        |     5.746 |      874 |       --- |             --- |
| I/O            |   170.582 |      279 |       832 |           33.53 |
| Static Power   |    23.431 |          |           |                 |
| Total          |   200.953 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |    30.405 |       8.165 |     22.240 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     8.937 |       8.134 |      0.802 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.427 |       0.000 |      0.427 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     1.721 |       0.000 |      1.721 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |    20.068 |      19.879 |      0.188 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |    71.048 |      71.047 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| simpleAPU                  |   177.522 |
|   Mem_addr                 |     0.063 |
|   calc                     |     3.516 |
|   clk_IBUF_inst            |     0.006 |
|   rd_EvTID_ready_IBUF_inst |     0.037 |
|   rd_data_IBUF[0]_inst     |     0.007 |
|   rd_data_IBUF[100]_inst   |     0.018 |
|   rd_data_IBUF[101]_inst   |     0.018 |
|   rd_data_IBUF[102]_inst   |     0.019 |
|   rd_data_IBUF[103]_inst   |     0.018 |
|   rd_data_IBUF[104]_inst   |     0.019 |
|   rd_data_IBUF[105]_inst   |     0.017 |
|   rd_data_IBUF[106]_inst   |     0.018 |
|   rd_data_IBUF[107]_inst   |     0.018 |
|   rd_data_IBUF[108]_inst   |     0.018 |
|   rd_data_IBUF[109]_inst   |     0.018 |
|   rd_data_IBUF[10]_inst    |     0.012 |
|   rd_data_IBUF[110]_inst   |     0.018 |
|   rd_data_IBUF[111]_inst   |     0.018 |
|   rd_data_IBUF[112]_inst   |     0.018 |
|   rd_data_IBUF[113]_inst   |     0.018 |
|   rd_data_IBUF[114]_inst   |     0.018 |
|   rd_data_IBUF[115]_inst   |     0.018 |
|   rd_data_IBUF[116]_inst   |     0.020 |
|   rd_data_IBUF[117]_inst   |     0.020 |
|   rd_data_IBUF[118]_inst   |     0.019 |
|   rd_data_IBUF[119]_inst   |     0.019 |
|   rd_data_IBUF[11]_inst    |     0.011 |
|   rd_data_IBUF[120]_inst   |     0.019 |
|   rd_data_IBUF[121]_inst   |     0.020 |
|   rd_data_IBUF[122]_inst   |     0.019 |
|   rd_data_IBUF[123]_inst   |     0.019 |
|   rd_data_IBUF[124]_inst   |     0.016 |
|   rd_data_IBUF[125]_inst   |     0.017 |
|   rd_data_IBUF[126]_inst   |     0.018 |
|   rd_data_IBUF[127]_inst   |     0.019 |
|   rd_data_IBUF[12]_inst    |     0.011 |
|   rd_data_IBUF[13]_inst    |     0.012 |
|   rd_data_IBUF[14]_inst    |     0.011 |
|   rd_data_IBUF[15]_inst    |     0.011 |
|   rd_data_IBUF[16]_inst    |     0.011 |
|   rd_data_IBUF[17]_inst    |     0.010 |
|   rd_data_IBUF[18]_inst    |     0.011 |
|   rd_data_IBUF[19]_inst    |     0.011 |
|   rd_data_IBUF[1]_inst     |     0.006 |
|   rd_data_IBUF[20]_inst    |     0.011 |
|   rd_data_IBUF[21]_inst    |     0.010 |
|   rd_data_IBUF[22]_inst    |     0.010 |
|   rd_data_IBUF[23]_inst    |     0.010 |
|   rd_data_IBUF[24]_inst    |     0.010 |
|   rd_data_IBUF[25]_inst    |     0.010 |
|   rd_data_IBUF[26]_inst    |     0.011 |
|   rd_data_IBUF[27]_inst    |     0.011 |
|   rd_data_IBUF[28]_inst    |     0.011 |
|   rd_data_IBUF[29]_inst    |     0.011 |
|   rd_data_IBUF[2]_inst     |     0.007 |
|   rd_data_IBUF[30]_inst    |     0.011 |
|   rd_data_IBUF[31]_inst    |     0.011 |
|   rd_data_IBUF[32]_inst    |     0.011 |
|   rd_data_IBUF[33]_inst    |     0.011 |
|   rd_data_IBUF[34]_inst    |     0.011 |
|   rd_data_IBUF[35]_inst    |     0.011 |
|   rd_data_IBUF[36]_inst    |     0.011 |
|   rd_data_IBUF[37]_inst    |     0.011 |
|   rd_data_IBUF[38]_inst    |     0.011 |
|   rd_data_IBUF[39]_inst    |     0.011 |
|   rd_data_IBUF[3]_inst     |     0.007 |
|   rd_data_IBUF[40]_inst    |     0.013 |
|   rd_data_IBUF[41]_inst    |     0.012 |
|   rd_data_IBUF[42]_inst    |     0.012 |
|   rd_data_IBUF[43]_inst    |     0.011 |
|   rd_data_IBUF[44]_inst    |     0.012 |
|   rd_data_IBUF[45]_inst    |     0.012 |
|   rd_data_IBUF[46]_inst    |     0.012 |
|   rd_data_IBUF[47]_inst    |     0.012 |
|   rd_data_IBUF[48]_inst    |     0.014 |
|   rd_data_IBUF[49]_inst    |     0.014 |
|   rd_data_IBUF[4]_inst     |     0.007 |
|   rd_data_IBUF[50]_inst    |     0.012 |
|   rd_data_IBUF[51]_inst    |     0.012 |
|   rd_data_IBUF[52]_inst    |     0.013 |
|   rd_data_IBUF[53]_inst    |     0.012 |
|   rd_data_IBUF[54]_inst    |     0.013 |
|   rd_data_IBUF[55]_inst    |     0.013 |
|   rd_data_IBUF[56]_inst    |     0.013 |
|   rd_data_IBUF[57]_inst    |     0.014 |
|   rd_data_IBUF[58]_inst    |     0.013 |
|   rd_data_IBUF[59]_inst    |     0.013 |
|   rd_data_IBUF[5]_inst     |     0.007 |
|   rd_data_IBUF[60]_inst    |     0.013 |
|   rd_data_IBUF[61]_inst    |     0.013 |
|   rd_data_IBUF[62]_inst    |     0.014 |
|   rd_data_IBUF[63]_inst    |     0.014 |
|   rd_data_IBUF[64]_inst    |     0.014 |
|   rd_data_IBUF[65]_inst    |     0.015 |
|   rd_data_IBUF[66]_inst    |     0.014 |
|   rd_data_IBUF[67]_inst    |     0.014 |
|   rd_data_IBUF[68]_inst    |     0.014 |
|   rd_data_IBUF[69]_inst    |     0.016 |
|   rd_data_IBUF[6]_inst     |     0.007 |
|   rd_data_IBUF[70]_inst    |     0.014 |
|   rd_data_IBUF[71]_inst    |     0.014 |
|   rd_data_IBUF[72]_inst    |     0.010 |
|   rd_data_IBUF[73]_inst    |     0.011 |
|   rd_data_IBUF[74]_inst    |     0.013 |
|   rd_data_IBUF[75]_inst    |     0.014 |
|   rd_data_IBUF[76]_inst    |     0.015 |
|   rd_data_IBUF[77]_inst    |     0.014 |
|   rd_data_IBUF[78]_inst    |     0.014 |
|   rd_data_IBUF[79]_inst    |     0.014 |
|   rd_data_IBUF[7]_inst     |     0.007 |
|   rd_data_IBUF[80]_inst    |     0.015 |
|   rd_data_IBUF[81]_inst    |     0.015 |
|   rd_data_IBUF[82]_inst    |     0.015 |
|   rd_data_IBUF[83]_inst    |     0.015 |
|   rd_data_IBUF[84]_inst    |     0.015 |
|   rd_data_IBUF[85]_inst    |     0.015 |
|   rd_data_IBUF[86]_inst    |     0.015 |
|   rd_data_IBUF[87]_inst    |     0.015 |
|   rd_data_IBUF[88]_inst    |     0.015 |
|   rd_data_IBUF[89]_inst    |     0.015 |
|   rd_data_IBUF[8]_inst     |     0.012 |
|   rd_data_IBUF[90]_inst    |     0.015 |
|   rd_data_IBUF[91]_inst    |     0.016 |
|   rd_data_IBUF[92]_inst    |     0.016 |
|   rd_data_IBUF[93]_inst    |     0.016 |
|   rd_data_IBUF[94]_inst    |     0.017 |
|   rd_data_IBUF[95]_inst    |     0.017 |
|   rd_data_IBUF[96]_inst    |     0.016 |
|   rd_data_IBUF[97]_inst    |     0.017 |
|   rd_data_IBUF[98]_inst    |     0.016 |
|   rd_data_IBUF[99]_inst    |     0.017 |
|   rd_data_IBUF[9]_inst     |     0.011 |
|   rdone                    |     0.008 |
|   rdone1                   |     0.263 |
|   register1                |     0.638 |
|   register2                |     0.284 |
|   register3                |     1.071 |
|   reset_IBUF_inst          |     0.004 |
|   toppointer               |     0.002 |
|   write_enable             |     0.003 |
|     genblk1[0].regis       |     0.001 |
+----------------------------+-----------+


