// Seed: 1702072458
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output tri1 id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd14
) (
    output wor  id_0,
    output tri0 _id_1
);
  logic [id_1 : -1 'b0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd92
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output logic [7:0] id_2;
  input wire _id_1;
  wire [-1 : id_1] id_4;
  assign id_2[id_1] = id_1;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
