// Seed: 3522234525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_16 = id_15;
  end
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8
    , id_13,
    output wand id_9,
    input supply1 id_10,
    input wand id_11
);
  wire id_14;
  always id_0 = 1;
  if (1'b0) wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_13,
      id_15,
      id_16,
      id_13,
      id_15,
      id_14,
      id_14,
      id_13,
      id_15,
      id_13,
      id_14,
      id_14,
      id_13,
      id_15,
      id_14,
      id_15,
      id_14
  );
endmodule
