#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015231237da0 .scope module, "MA_WB_reg_tb" "MA_WB_reg_tb" 2 6;
 .timescale -9 -10;
v00000152312568a0_0 .var "ALU_RESULT", 31 0;
v00000152312ae560_0 .var "CLK", 0 0;
v00000152312ae420_0 .var "DATA_OUT", 31 0;
v00000152312ae240_0 .var "DEST_REG", 4 0;
v00000152312adb60_0 .net "OUT_ALU_RESULT", 31 0, v000001523123f630_0;  1 drivers
v00000152312ad8e0_0 .net "OUT_DATA_OUT", 31 0, v0000015231212b50_0;  1 drivers
v00000152312ae4c0_0 .net "OUT_DEST_REG", 4 0, v0000015231212bf0_0;  1 drivers
v00000152312adc00_0 .net "OUT_PC_PLUS_4", 31 0, v0000015231212c90_0;  1 drivers
v00000152312adca0_0 .net "OUT_REG_WRITE_ENABLE", 0 0, v0000015231212d30_0;  1 drivers
v00000152312adf20_0 .net "OUT_REG_WRITE_SEL", 1 0, v0000015231212dd0_0;  1 drivers
v00000152312adde0_0 .var "PC_PLUS_4", 31 0;
v00000152312ae2e0_0 .var "REG_WRITE_ENABLE", 0 0;
v00000152312ae380_0 .var "REG_WRITE_SEL", 1 0;
v00000152312ae600_0 .var "RESET", 0 0;
S_0000015231258d30 .scope module, "ma_wb_reg_t" "MA_WB_reg" 2 26, 3 9 0, S_0000015231237da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "DATA_OUT";
    .port_info 4 /INPUT 2 "REG_WRITE_SEL";
    .port_info 5 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 6 /INPUT 1 "CLK";
    .port_info 7 /INPUT 1 "RESET";
    .port_info 8 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 9 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 10 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 11 /OUTPUT 32 "OUT_DATA_OUT";
    .port_info 12 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 13 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v000001523123f3b0_0 .net "ALU_RESULT", 31 0, v00000152312568a0_0;  1 drivers
v000001523123f450_0 .net "CLK", 0 0, v00000152312ae560_0;  1 drivers
v000001523123f4f0_0 .net "DATA_OUT", 31 0, v00000152312ae420_0;  1 drivers
v000001523123f590_0 .net "DEST_REG", 4 0, v00000152312ae240_0;  1 drivers
v000001523123f630_0 .var "OUT_ALU_RESULT", 31 0;
v0000015231212b50_0 .var "OUT_DATA_OUT", 31 0;
v0000015231212bf0_0 .var "OUT_DEST_REG", 4 0;
v0000015231212c90_0 .var "OUT_PC_PLUS_4", 31 0;
v0000015231212d30_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v0000015231212dd0_0 .var "OUT_REG_WRITE_SEL", 1 0;
v0000015231212e70_0 .net "PC_PLUS_4", 31 0, v00000152312adde0_0;  1 drivers
v0000015231212f10_0 .net "REG_WRITE_ENABLE", 0 0, v00000152312ae2e0_0;  1 drivers
v0000015231256760_0 .net "REG_WRITE_SEL", 1 0, v00000152312ae380_0;  1 drivers
v0000015231256800_0 .net "RESET", 0 0, v00000152312ae600_0;  1 drivers
E_0000015231242130 .event posedge, v0000015231256800_0, v000001523123f450_0;
    .scope S_0000015231258d30;
T_0 ;
    %wait E_0000015231242130;
    %load/vec4 v0000015231256800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001523123f630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000015231212bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015231212c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015231212b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015231212dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015231212d30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001523123f3b0_0;
    %assign/vec4 v000001523123f630_0, 0;
    %load/vec4 v000001523123f590_0;
    %assign/vec4 v0000015231212bf0_0, 0;
    %load/vec4 v0000015231212e70_0;
    %assign/vec4 v0000015231212c90_0, 0;
    %load/vec4 v000001523123f4f0_0;
    %assign/vec4 v0000015231212b50_0, 0;
    %load/vec4 v0000015231256760_0;
    %assign/vec4 v0000015231212dd0_0, 0;
    %load/vec4 v0000015231212f10_0;
    %assign/vec4 v0000015231212d30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015231237da0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152312ae560_0, 0, 1;
T_1.0 ;
    %delay 40, 0;
    %load/vec4 v00000152312ae560_0;
    %inv;
    %store/vec4 v00000152312ae560_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000015231237da0;
T_2 ;
    %vpi_call 2 53 "$dumpfile", "MA_WB_reg_tb.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000015231237da0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000152312568a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000152312ae240_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000152312adde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000152312ae420_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000152312ae380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152312ae2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152312ae600_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152312ae600_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000152312568a0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000152312ae240_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000152312adde0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000152312ae420_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000152312ae380_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152312ae2e0_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 83 "$display", "Time: %0t | ALU_RESULT: %h | DEST_REG: %d | PC_PLUS_4: %h | DATA_OUT: %h | REG_WRITE_SEL: %b | REG_WRITE_ENABLE: %b | OUT_ALU_RESULT: %h | OUT_DEST_REG: %d | OUT_PC_PLUS_4: %h | OUT_DATA_OUT: %h | OUT_REG_WRITE_SEL: %b | OUT_REG_WRITE_ENABLE: %b", $time, v00000152312568a0_0, v00000152312ae240_0, v00000152312adde0_0, v00000152312ae420_0, v00000152312ae380_0, v00000152312ae2e0_0, v00000152312adb60_0, v00000152312ae4c0_0, v00000152312adc00_0, v00000152312ad8e0_0, v00000152312adf20_0, v00000152312adca0_0 {0 0 0};
    %load/vec4 v00000152312adb60_0;
    %load/vec4 v00000152312568a0_0;
    %cmp/ne;
    %jmp/1 T_2.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312ae4c0_0;
    %load/vec4 v00000152312ae240_0;
    %cmp/ne;
    %flag_or 6, 8;
T_2.6;
    %jmp/1 T_2.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312adc00_0;
    %load/vec4 v00000152312adde0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_2.5;
    %jmp/1 T_2.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312ad8e0_0;
    %load/vec4 v00000152312ae420_0;
    %cmp/ne;
    %flag_or 6, 8;
T_2.4;
    %jmp/1 T_2.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312adf20_0;
    %load/vec4 v00000152312ae380_0;
    %cmp/ne;
    %flag_or 6, 8;
T_2.3;
    %jmp/1 T_2.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312adca0_0;
    %load/vec4 v00000152312ae2e0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_2.2;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 86 "$display", "Test case 1 failed!" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 88 "$display", "Test case 1 passed!" {0 0 0};
T_2.1 ;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000152312ae600_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000152312ae600_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 101 "$display", "Time: %0t | ALU_RESULT: %h | DEST_REG: %d | PC_PLUS_4: %h | DATA_OUT: %h | REG_WRITE_SEL: %b | REG_WRITE_ENABLE: %b | OUT_ALU_RESULT: %h | OUT_DEST_REG: %d | OUT_PC_PLUS_4: %h | OUT_DATA_OUT: %h | OUT_REG_WRITE_SEL: %b | OUT_REG_WRITE_ENABLE: %b", $time, v00000152312568a0_0, v00000152312ae240_0, v00000152312adde0_0, v00000152312ae420_0, v00000152312ae380_0, v00000152312ae2e0_0, v00000152312adb60_0, v00000152312ae4c0_0, v00000152312adc00_0, v00000152312ad8e0_0, v00000152312adf20_0, v00000152312adca0_0 {0 0 0};
    %load/vec4 v00000152312adb60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_2.13, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312ae4c0_0;
    %cmpi/ne 0, 0, 5;
    %flag_or 6, 8;
T_2.13;
    %jmp/1 T_2.12, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312adc00_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_2.12;
    %jmp/1 T_2.11, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312ad8e0_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_2.11;
    %jmp/1 T_2.10, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312adf20_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
T_2.10;
    %jmp/1 T_2.9, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000152312adca0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_2.9;
    %jmp/0xz  T_2.7, 6;
    %vpi_call 2 104 "$display", "Test case 2 failed!" {0 0 0};
    %jmp T_2.8;
T_2.7 ;
    %vpi_call 2 106 "$display", "Test case 2 passed!" {0 0 0};
T_2.8 ;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MA_WB_reg_tb.v";
    "./MA_WB_reg.v";
