Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2017/Vivado/2017.3/bin/unwrapped/lnx64.o/xelab -wto 40fdc0be19a045ce96933dfe089bb2f1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lfsr_axi_tb_behav xil_defaultlib.lfsr_axi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_v1_0_S00_AXI_default
Compiling module xil_defaultlib.LFSR_v1_0
Compiling module xil_defaultlib.lfsr_axi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_axi_tb_behav
