// Seed: 2410129075
`define pp_2 0
module module_0 (
    output logic id_0,
    input id_1
);
  logic id_2;
  logic id_3 = 1;
  logic id_4;
  logic id_5;
  logic id_6;
  type_12(
      id_0, 1'b0
  );
  assign id_0 = 1;
endmodule
