#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Apr 24 20:10:14 2016
# Process ID: 31727
# Log file: /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper.vdi
# Journal file: /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source metastable_ro_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 674 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc] for cell 'metastable_ro_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc] for cell 'metastable_ro_i/processing_system7_0/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_board.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_board.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_board.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_board.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_fine_delay_ctrl_0/metastable_ro_fine_delay_ctrl_0_board.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_fine_delay_ctrl_0/metastable_ro_fine_delay_ctrl_0_board.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_fine_delay_ctrl_0/metastable_ro_fine_delay_ctrl_0.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_fine_delay_ctrl_0/metastable_ro_fine_delay_ctrl_0.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_1/metastable_ro_axi_gpio_0_1_board.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_1/metastable_ro_axi_gpio_0_1_board.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_1/metastable_ro_axi_gpio_0_1.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_1/metastable_ro_axi_gpio_0_1.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'metastable_ro_i/ila_0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'metastable_ro_i/ila_0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 472 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 440 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1192.172 ; gain = 335.980 ; free physical = 538 ; free virtual = 10472
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -511 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1198.184 ; gain = 4.996 ; free physical = 536 ; free virtual = 10470
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/srihari/Hardware_securiy/Ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1667.684 ; gain = 0.000 ; free physical = 1048 ; free virtual = 10105
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1666dd91a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1667.684 ; gain = 15.000 ; free physical = 1048 ; free virtual = 10105
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10b120282

Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 1670.684 ; gain = 18.000 ; free physical = 1043 ; free virtual = 10102

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 127 inverter(s) to 127 load pin(s).
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 784 cells.
Phase 3 Constant Propagation | Checksum: 141410eef

Time (s): cpu = 00:01:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1670.684 ; gain = 18.000 ; free physical = 1040 ; free virtual = 10099

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1359 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 851 unconnected cells.
Phase 4 Sweep | Checksum: 20fa64aad

Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 1670.684 ; gain = 18.000 ; free physical = 1040 ; free virtual = 10099
Ending Logic Optimization Task | Checksum: 20fa64aad

Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 1670.684 ; gain = 18.000 ; free physical = 1040 ; free virtual = 10099
Implement Debug Cores | Checksum: 10b120282
Logic Optimization | Checksum: 18fc90643

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: e66e0bd4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1678.691 ; gain = 0.000 ; free physical = 998 ; free virtual = 10065
Ending Power Optimization Task | Checksum: e66e0bd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1678.691 ; gain = 8.008 ; free physical = 997 ; free virtual = 10064
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 1678.691 ; gain = 486.520 ; free physical = 997 ; free virtual = 10065
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1694.699 ; gain = 0.000 ; free physical = 996 ; free virtual = 10065
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -511 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: c25ea6bf

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1694.715 ; gain = 0.000 ; free physical = 979 ; free virtual = 10055

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1694.715 ; gain = 0.000 ; free physical = 981 ; free virtual = 10054
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1694.715 ; gain = 0.000 ; free physical = 981 ; free virtual = 10054

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c9feb04f

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:01 . Memory (MB): peak = 1694.715 ; gain = 0.000 ; free physical = 981 ; free virtual = 10054
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c9feb04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 935 ; free virtual = 10021

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c9feb04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 935 ; free virtual = 10021

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 618bea64

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 935 ; free virtual = 10021
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d6e01652

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 935 ; free virtual = 10021

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 15cd7f607

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 930 ; free virtual = 10020
Phase 2.1.2.1 Place Init Design | Checksum: f816d63e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 918 ; free virtual = 10011
Phase 2.1.2 Build Placer Netlist Model | Checksum: f816d63e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 918 ; free virtual = 10011

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: f816d63e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 918 ; free virtual = 10011
Phase 2.1.3 Constrain Clocks/Macros | Checksum: f816d63e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 918 ; free virtual = 10011
Phase 2.1 Placer Initialization Core | Checksum: f816d63e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 918 ; free virtual = 10011
Phase 2 Placer Initialization | Checksum: f816d63e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1745.711 ; gain = 50.996 ; free physical = 918 ; free virtual = 10011

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 19af10af7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 911 ; free virtual = 10007

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 19af10af7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 911 ; free virtual = 10007

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a095d072

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 908 ; free virtual = 10004

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 16b6aca8f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 907 ; free virtual = 10003

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 16b6aca8f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 907 ; free virtual = 10004

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 2202bb001

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 915 ; free virtual = 10004

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1f373f095

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 926 ; free virtual = 10015

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1568e5e69

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 851 ; free virtual = 9947
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1568e5e69

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 851 ; free virtual = 9947

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1568e5e69

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 852 ; free virtual = 9948

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1568e5e69

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 851 ; free virtual = 9947
Phase 4.6 Small Shape Detail Placement | Checksum: 1568e5e69

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 851 ; free virtual = 9947

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1568e5e69

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 850 ; free virtual = 9946
Phase 4 Detail Placement | Checksum: 1568e5e69

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 849 ; free virtual = 9946

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 138f509b5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 849 ; free virtual = 9946

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 138f509b5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 848 ; free virtual = 9945

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.231. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 124f20490

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 846 ; free virtual = 9946
Phase 5.2.2 Post Placement Optimization | Checksum: 124f20490

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 846 ; free virtual = 9947
Phase 5.2 Post Commit Optimization | Checksum: 124f20490

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 845 ; free virtual = 9946

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 124f20490

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 845 ; free virtual = 9946

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 124f20490

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 844 ; free virtual = 9945

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 124f20490

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 844 ; free virtual = 9945
Phase 5.5 Placer Reporting | Checksum: 124f20490

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 845 ; free virtual = 9946

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: ec8bf63c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 846 ; free virtual = 9947
Phase 5 Post Placement Optimization and Clean-Up | Checksum: ec8bf63c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 846 ; free virtual = 9947
Ending Placer Task | Checksum: 6fef8bf2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.727 ; gain = 83.012 ; free physical = 846 ; free virtual = 9947
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 1777.727 ; gain = 83.023 ; free physical = 846 ; free virtual = 9947
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1777.727 ; gain = 0.000 ; free physical = 828 ; free virtual = 9945
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1777.727 ; gain = 0.000 ; free physical = 843 ; free virtual = 9950
report_utilization: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1777.727 ; gain = 0.000 ; free physical = 868 ; free virtual = 9966
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1777.727 ; gain = 0.000 ; free physical = 866 ; free virtual = 9964
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -511 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13b495343

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1865.398 ; gain = 87.672 ; free physical = 748 ; free virtual = 9856

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13b495343

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1869.398 ; gain = 91.672 ; free physical = 746 ; free virtual = 9855

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13b495343

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1883.398 ; gain = 105.672 ; free physical = 732 ; free virtual = 9842
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ab464b2f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 709 ; free virtual = 9819
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.41   | TNS=0      | WHS=-0.463 | THS=-256   |

Phase 2 Router Initialization | Checksum: 18a42c002

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 708 ; free virtual = 9820

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1aff8231f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 708 ; free virtual = 9820

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 879
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15142a02b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 818 ; free virtual = 9956
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.09   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12b30f038

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 818 ; free virtual = 9956
Phase 4 Rip-up And Reroute | Checksum: 12b30f038

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 818 ; free virtual = 9956

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1a74d31d9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 812 ; free virtual = 9956
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.2    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1a74d31d9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 812 ; free virtual = 9956

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1a74d31d9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 812 ; free virtual = 9956

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1a4d606e9

Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 821 ; free virtual = 9965
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.2    | TNS=0      | WHS=-0.541 | THS=-1.03  |

Phase 7 Post Hold Fix | Checksum: 246d554bd

Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 821 ; free virtual = 9965

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.67086 %
  Global Horizontal Routing Utilization  = 1.85624 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1eda2285c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 821 ; free virtual = 9965

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1eda2285c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 811 ; free virtual = 9965

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 16c96ed99

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 808 ; free virtual = 9963

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 16c96ed99

Time (s): cpu = 00:01:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 820 ; free virtual = 9965
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.2    | TNS=0      | WHS=-0.541 | THS=-1.03  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 16c96ed99

Time (s): cpu = 00:01:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 820 ; free virtual = 9965
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 820 ; free virtual = 9965
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1908.453 ; gain = 130.727 ; free physical = 820 ; free virtual = 9965
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1908.453 ; gain = 0.000 ; free physical = 808 ; free virtual = 9969
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 20:14:02 2016...
