{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618092379903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618092379906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 16:06:19 2021 " "Processing started: Sat Apr 10 16:06:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618092379906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092379906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSPModem -c modem_testbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSPModem -c modem_testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092379906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618092380132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618092380132 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "key_emulator.qsys " "Elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092388892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:06:32 Progress: Loading DSPModem/key_emulator.qsys " "2021.04.10.16:06:32 Progress: Loading DSPModem/key_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092392250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:06:32 Progress: Reading input file " "2021.04.10.16:06:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092392549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:06:32 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.04.10.16:06:32 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092392585 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092392780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:06:32 Progress: Parameterizing module in_system_sources_probes_0 " "2021.04.10.16:06:32 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092392780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:06:32 Progress: Building connections " "2021.04.10.16:06:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092392782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:06:32 Progress: Parameterizing connections " "2021.04.10.16:06:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092392783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:06:32 Progress: Validating " "2021.04.10.16:06:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092392803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.16:06:33 Progress: Done reading input file " "2021.04.10.16:06:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092393365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH " "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092394204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092394369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files " "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092394373 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "key_emulator.qsys " "Finished elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092395038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KeyCCT.v 1 1 " "Found 1 design units, including 1 entities, in source file KeyCCT.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyCCT " "Found entity 1: KeyCCT" {  } { { "KeyCCT.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/KeyCCT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 upsampler " "Found entity 1: upsampler" {  } { { "upsampler.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/upsampler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/slicer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reference_measure.v 1 1 " "Found 1 design units, including 1 entities, in source file reference_measure.v" { { "Info" "ISGN_ENTITY_NAME" "1 reference_measure " "Found entity 1: reference_measure" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps_filter_practical.v 1 1 " "Found 1 design units, including 1 entities, in source file ps_filter_practical.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps_filter_practical " "Found entity 1: ps_filter_practical" {  } { { "ps_filter_practical.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/ps_filter_practical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modem_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modem_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 modem_testbench " "Found entity 1: modem_testbench" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matched_filter_grm011.v 2 2 " "Found 2 design units, including 2 entities, in source file matched_filter_grm011.v" { { "Info" "ISGN_ENTITY_NAME" "1 shared_multiplier " "Found entity 1: shared_multiplier" {  } { { "matched_filter_grm011.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/matched_filter_grm011.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395130 ""} { "Info" "ISGN_ENTITY_NAME" "2 matched_filter_grm011 " "Found entity 2: matched_filter_grm011" {  } { { "matched_filter_grm011.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/matched_filter_grm011.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_short.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_short.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_short " "Found entity 1: lfsr_short" {  } { { "lfsr_short.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/lfsr_short.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper " "Found entity 1: mapper" {  } { { "mapper.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_rom_awgn.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_rom_awgn.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_rom_awgn " "Found entity 1: dual_port_rom_awgn" {  } { { "dual_port_rom_awgn.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/dual_port_rom_awgn.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 downsampler " "Found entity 1: downsampler" {  } { { "downsampler.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/downsampler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_enable_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_enable_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_enable_gen " "Found entity 1: clk_enable_gen" {  } { { "clk_enable_gen.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/clk_enable_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel.v 1 1 " "Found 1 design units, including 1 entities, in source file channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "channel.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/channel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "awgn_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file awgn_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 awgn_generator " "Found entity 1: awgn_generator" {  } { { "awgn_generator.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/awgn_generator.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/key_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/key_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_emulator " "Found entity 1: key_emulator" {  } { { "db/ip/key_emulator/key_emulator.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/key_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618092395205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092395205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modem_testbench " "Elaborating entity \"modem_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618092395314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW modem_testbench.v(95) " "Verilog HDL or VHDL warning at modem_testbench.v(95): object \"SW\" assigned a value but never read" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618092395315 "|modem_testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY modem_testbench.v(96) " "Verilog HDL or VHDL warning at modem_testbench.v(96): object \"KEY\" assigned a value but never read" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618092395315 "|modem_testbench"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDG 0 modem_testbench.v(8) " "Net \"LEDG\" at modem_testbench.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR 0 modem_testbench.v(9) " "Net \"LEDR\" at modem_testbench.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_DA modem_testbench.v(13) " "Output port \"DAC_DA\" at modem_testbench.v(13) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_DB modem_testbench.v(14) " "Output port \"DAC_DB\" at modem_testbench.v(14) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CLK_A modem_testbench.v(15) " "Output port \"ADC_CLK_A\" at modem_testbench.v(15) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CLK_B modem_testbench.v(16) " "Output port \"ADC_CLK_B\" at modem_testbench.v(16) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_OEB_A modem_testbench.v(17) " "Output port \"ADC_OEB_A\" at modem_testbench.v(17) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_OEB_B modem_testbench.v(18) " "Output port \"ADC_OEB_B\" at modem_testbench.v(18) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_CLK_A modem_testbench.v(19) " "Output port \"DAC_CLK_A\" at modem_testbench.v(19) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_CLK_B modem_testbench.v(20) " "Output port \"DAC_CLK_B\" at modem_testbench.v(20) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395317 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_MODE modem_testbench.v(21) " "Output port \"DAC_MODE\" at modem_testbench.v(21) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395318 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_WRT_A modem_testbench.v(22) " "Output port \"DAC_WRT_A\" at modem_testbench.v(22) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395318 "|modem_testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_WRT_B modem_testbench.v(24) " "Output port \"DAC_WRT_B\" at modem_testbench.v(24) has no driver" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618092395318 "|modem_testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_enable_gen clk_enable_gen:clk_gen " "Elaborating entity \"clk_enable_gen\" for hierarchy \"clk_enable_gen:clk_gen\"" {  } { { "modem_testbench.v" "clk_gen" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092395337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsr_i " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsr_i\"" {  } { { "modem_testbench.v" "lfsr_i" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092395351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:tx_sys " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:tx_sys\"" {  } { { "modem_testbench.v" "tx_sys" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092395384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps_filter_practical transmitter:tx_sys\|ps_filter_practical:tx_filt_i " "Elaborating entity \"ps_filter_practical\" for hierarchy \"transmitter:tx_sys\|ps_filter_practical:tx_filt_i\"" {  } { { "transmitter.v" "tx_filt_i" { Text "/home/grm011/engr-ece/School/DSPModem/transmitter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092395406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ps_filter_practical.v(94) " "Verilog HDL assignment warning at ps_filter_practical.v(94): truncated value with size 4 to match size of target (3)" {  } { { "ps_filter_practical.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/ps_filter_practical.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092395418 "|modem_testbench|transmitter:tx_sys|ps_filter_practical:tx_filt_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upsampler transmitter:tx_sys\|upsampler:upsamp_i " "Elaborating entity \"upsampler\" for hierarchy \"transmitter:tx_sys\|upsampler:upsamp_i\"" {  } { { "transmitter.v" "upsamp_i" { Text "/home/grm011/engr-ece/School/DSPModem/transmitter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092395873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel channel:ch_sys " "Elaborating entity \"channel\" for hierarchy \"channel:ch_sys\"" {  } { { "modem_testbench.v" "ch_sys" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092395919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 channel.v(24) " "Verilog HDL assignment warning at channel.v(24): truncated value with size 32 to match size of target (18)" {  } { { "channel.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/channel.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092395920 "|modem_testbench|channel:ch_sys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "awgn_generator channel:ch_sys\|awgn_generator:noise_gen " "Elaborating entity \"awgn_generator\" for hierarchy \"channel:ch_sys\|awgn_generator:noise_gen\"" {  } { { "channel.v" "noise_gen" { Text "/home/grm011/engr-ece/School/DSPModem/channel.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092395934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_rom_awgn channel:ch_sys\|awgn_generator:noise_gen\|dual_port_rom_awgn:awgn_rom_inst_1 " "Elaborating entity \"dual_port_rom_awgn\" for hierarchy \"channel:ch_sys\|awgn_generator:noise_gen\|dual_port_rom_awgn:awgn_rom_inst_1\"" {  } { { "awgn_generator.v" "awgn_rom_inst_1" { Text "/home/grm011/engr-ece/School/DSPModem/awgn_generator.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092396030 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 dual_port_rom_awgn.v(14) " "Net \"rom.data_a\" at dual_port_rom_awgn.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "dual_port_rom_awgn.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/dual_port_rom_awgn.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092396213 "|modem_testbench|channel:ch_sys|awgn_generator:noise_gen|dual_port_rom_awgn:awgn_rom_inst_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 dual_port_rom_awgn.v(14) " "Net \"rom.waddr_a\" at dual_port_rom_awgn.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "dual_port_rom_awgn.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/dual_port_rom_awgn.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092396213 "|modem_testbench|channel:ch_sys|awgn_generator:noise_gen|dual_port_rom_awgn:awgn_rom_inst_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 dual_port_rom_awgn.v(14) " "Net \"rom.we_a\" at dual_port_rom_awgn.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "dual_port_rom_awgn.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/dual_port_rom_awgn.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618092396214 "|modem_testbench|channel:ch_sys|awgn_generator:noise_gen|dual_port_rom_awgn:awgn_rom_inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:rx_sys " "Elaborating entity \"receiver\" for hierarchy \"receiver:rx_sys\"" {  } { { "modem_testbench.v" "rx_sys" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092396234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsampler receiver:rx_sys\|downsampler:downsampler_i " "Elaborating entity \"downsampler\" for hierarchy \"receiver:rx_sys\|downsampler:downsampler_i\"" {  } { { "receiver.v" "downsampler_i" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092396256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matched_filter_grm011 receiver:rx_sys\|matched_filter_grm011:matched_filt_i " "Elaborating entity \"matched_filter_grm011\" for hierarchy \"receiver:rx_sys\|matched_filter_grm011:matched_filt_i\"" {  } { { "receiver.v" "matched_filt_i" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092396442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer receiver:rx_sys\|slicer:slicer_i " "Elaborating entity \"slicer\" for hierarchy \"receiver:rx_sys\|slicer:slicer_i\"" {  } { { "receiver.v" "slicer_i" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092397153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reference_measure receiver:rx_sys\|reference_measure:ref_lev " "Elaborating entity \"reference_measure\" for hierarchy \"receiver:rx_sys\|reference_measure:ref_lev\"" {  } { { "receiver.v" "ref_lev" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092397168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 reference_measure.v(28) " "Verilog HDL assignment warning at reference_measure.v(28): truncated value with size 16 to match size of target (1)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092397169 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 34 reference_measure.v(54) " "Verilog HDL assignment warning at reference_measure.v(54): truncated value with size 36 to match size of target (34)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092397169 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 34 reference_measure.v(56) " "Verilog HDL assignment warning at reference_measure.v(56): truncated value with size 36 to match size of target (34)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092397170 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 34 reference_measure.v(61) " "Verilog HDL assignment warning at reference_measure.v(61): truncated value with size 36 to match size of target (34)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092397170 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 34 reference_measure.v(63) " "Verilog HDL assignment warning at reference_measure.v(63): truncated value with size 36 to match size of target (34)" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618092397171 "|modem_testbench|receiver:rx_sys|reference_measure:ref_lev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper receiver:rx_sys\|reference_measure:ref_lev\|mapper:remap_i " "Elaborating entity \"mapper\" for hierarchy \"receiver:rx_sys\|reference_measure:ref_lev\|mapper:remap_i\"" {  } { { "reference_measure.v" "remap_i" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092397219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_emulator key_emulator:key_emulator_inst " "Elaborating entity \"key_emulator\" for hierarchy \"key_emulator:key_emulator_inst\"" {  } { { "modem_testbench.v" "key_emulator_inst" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092397235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/key_emulator/key_emulator.v" "in_system_sources_probes_0" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/key_emulator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092397250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092397296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092397311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id KEYS " "Parameter \"instance_id\" = \"KEYS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 4 " "Parameter \"source_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value F " "Parameter \"source_initial_value\" = \"F\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618092397311 ""}  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618092397311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092397844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092398094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092398195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092398211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092398373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyCCT KeyCCT:k0 " "Elaborating entity \"KeyCCT\" for hierarchy \"KeyCCT:k0\"" {  } { { "modem_testbench.v" "k0" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618092398445 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "switch_led_emulator_inst switch_led_emulator " "Node instance \"switch_led_emulator_inst\" instantiates undefined entity \"switch_led_emulator\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "modem_testbench.v" "switch_led_emulator_inst" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 103 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1618092398464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618092399046 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 10 16:06:39 2021 " "Processing ended: Sat Apr 10 16:06:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618092399046 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618092399046 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618092399046 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092399046 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 27 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 27 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618092399209 ""}
