INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/CS/CECS 341/Xilinx/Lab 1/alu 32/alu 32.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Downloads/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
