// Z0.bit Z0.Logix.LogicOps::right(Z0.bit,Z0.bit)
// bit right(bit a, bit b)
// AggressiveInlining
bit right(bit a, bit b)
{
    IL_0000: ldarg.1
    IL_0001: ret
}
------------------------------------------------------------------------------------------------------------------------
