<?xml version="1.0" encoding="UTF-8" standalone="no"?><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" contentStyleType="text/css" height="501px" preserveAspectRatio="none" style="width:2342px;height:501px;background:#FFFFFF;" version="1.1" viewBox="0 0 2342 501" width="2342px" zoomAndPan="magnify"><defs/><g><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="47" x="10" y="231.6328"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="27" x="20" y="254.6279">TLB</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="205" x="110" y="23.9951">Translation Lookaside Buffer</text><path d="M57,249.7813 L67,249.7813 C82,249.7813 82,19.1484 97,19.1484 L107,19.1484 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="87" x="110" y="42.292">part of MMU</text><path d="M57,249.7813 L67,249.7813 C82,249.7813 82,37.4453 97,37.4453 L107,37.4453 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="709" x="107" y="56.5938"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="689" x="117" y="79.5889">a list of mappings from virtual to physical address space in hardware (also holds permission bits)</text><path d="M57,249.7813 L67,249.7813 C82,249.7813 82,74.7422 97,74.7422 L107,74.7422 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="472" x="107" y="112.8906"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="452" x="117" y="135.8857">a fixed number of entries(slots) in the TLB, which varies by CPU</text><path d="M57,249.7813 L67,249.7813 C82,249.7813 82,131.0391 97,131.0391 L107,131.0391 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="118" x="107" y="221.7813"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="98" x="117" y="244.7764">How it works?</text><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="498" x="275" y="221.7813"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="478" x="285" y="244.7764">TLB is consulted by the MMU when the CPU access a virtual address</text><rect fill="#F1F1F1" height="52.5938" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="460" x="823" y="169.1875"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="243" x="833" y="192.1826">if the virtual address is in the TLB,</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="440" x="833" y="208.4795">the MMU can look up the physical resource (RAM or hardware)</text><path d="M773,239.9297 L783,239.9297 C798,239.9297 798,195.4844 813,195.4844 L823,195.4844 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="68.8906" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="522" x="823" y="241.7813"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="147" x="833" y="264.7764">if the virtual address</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="47" x="984" y="264.7764">is not</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="77" x="1035" y="264.7764">in the TLB,</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="171" x="833" y="281.0732">the MMU will generate a</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="84" x="1008" y="281.0732">page fault</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="239" x="1096" y="281.0732">exception and interrupt the CPU.</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="242" x="833" y="297.3701">(same as insufficient permissions)</text><path d="M773,239.9297 L783,239.9297 C798,239.9297 798,276.2266 813,276.2266 L823,276.2266 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M225,239.9297 L235,239.9297 C250,239.9297 250,239.9297 265,239.9297 L275,239.9297 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M57,249.7813 L67,249.7813 C82,249.7813 82,239.9297 97,239.9297 L107,239.9297 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="134" x="107" y="386.9688"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="114" x="117" y="409.9639">Shared memory</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="219" x="294" y="409.9639">Easily implemented with MMU.</text><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="499" x="563" y="330.6719"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="479" x="573" y="353.667">Simply map the same physical frame into two different processes.</text><path d="M513,405.1172 L523,405.1172 C538,405.1172 538,348.8203 553,348.8203 L563,348.8203 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="359" x="563" y="415.1172"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="339" x="573" y="438.1123">The virtual addresses need not to be the same.</text><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="1003" x="972" y="386.9688"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="983" x="982" y="409.9639">If pointers to values inside a shared memory region are used, it might be important for them to have the same virtual addresses, though.</text><path d="M922,433.2656 L932,433.2656 C947,433.2656 947,405.1172 962,405.1172 L972,405.1172 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="1358" x="972" y="443.2656"/><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="63" x="982" y="466.2607">mmap()</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="1271" x="1049" y="466.2607">system call allows the user space process to request a specific virtual address to map the shared memory region. (the kernel may not be able to grant a mappint at this address)</text><path d="M922,433.2656 L932,433.2656 C947,433.2656 947,461.4141 962,461.4141 L972,461.4141 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M513,405.1172 L523,405.1172 C538,405.1172 538,433.2656 553,433.2656 L563,433.2656 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M241,405.1172 L251,405.1172 C266,405.1172 266,405.1172 281,405.1172 L291,405.1172 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M57,249.7813 L67,249.7813 C82,249.7813 82,405.1172 97,405.1172 L107,405.1172 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><!--MD5=[9a1c20610bb90f88f279976e34e58571]
@startmindmap
+ TLB
++_ Translation Lookaside Buffer
++_ part of MMU
++ a list of mappings from virtual to physical address space in hardware (also holds permission bits)
++ a fixed number of entries(slots) in the TLB, which varies by CPU
++ How it works?
+++ TLB is consulted by the MMU when the CPU access a virtual address
****:if the virtual address is in the TLB,
the MMU can look up the physical resource (RAM or hardware);
****:if the virtual address **is not** in the TLB,
the MMU will generate a **page fault** exception and interrupt the CPU.
(same as insufficient permissions);
++ Shared memory
+++_ Easily implemented with MMU.
++++ Simply map the same physical frame into two different processes.
++++ The virtual addresses need not to be the same.
+++++ If pointers to values inside a shared memory region are used, it might be important for them to have the same virtual addresses, though.
+++++ **mmap()** system call allows the user space process to request a specific virtual address to map the shared memory region. (the kernel may not be able to grant a mappint at this address)
@endmindmap

PlantUML version 1.2022.4beta2(Unknown compile time)
(GPL source distribution)
Java Runtime: Java(TM) SE Runtime Environment
JVM: Java HotSpot(TM) 64-Bit Server VM
Default Encoding: UTF-8
Language: en
Country: US
--></g></svg>