Runtime Summary:
================

	* Library: work, DesignUnit: uart0_ipgen_lscc_uart_intface_Z344_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tse_mac_core_Z334_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: tse_mac0_ipgen_lscc_cpu_if_Z321_layer0
		Optimization Phase          : 0h:00m:01s

	* Library: work, DesignUnit: tse_mac0_ipgen_mac_phy_top_Z320_layer0
		Hardware Generation Phase   : 0h:00m:08s

	* Library: work, DesignUnit: lscc_ram_dp_true_inst_Z285_layer0
		Hardware Generation Phase   : 0h:00m:07s

	* Library: work, DesignUnit: sysmem0_ipgen_lscc_mem_Z284_layer0
		Hardware Generation Phase   : 0h:00m:08s

	* Library: work, DesignUnit: sysmem0_ipgen_lscc_sys_mem_Z282_layer0
		Hardware Generation Phase   : 0h:00m:09s

	* Library: work, DesignUnit: mpmc0_ipgen_fifo_wrapper_Z246_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: mpmc0_ipgen_fifo_interface_Z245_layer0
		Hardware Generation Phase   : 0h:00m:05s

	* Library: work, DesignUnit: mpmc0_ipgen_upsizer_Z238_layer0
		Hardware Generation Phase   : 0h:00m:03s

	* Library: work, DesignUnit: mpmc0_ipgen_width_converter_Z237_layer0
		Hardware Generation Phase   : 0h:00m:04s

	* Library: work, DesignUnit: mpmc0_ipgen_lscc_mpmc_axi_Z235_layer0
		Hardware Generation Phase   : 0h:00m:10s

	* Library: work, DesignUnit: mpmc0_ipgen_arbiter_Z231_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_wr_Z222_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_mc_avant_Z220_layer0
		Hardware Generation Phase   : 0h:00m:03s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_inst_Z199_layer0
		Hardware Generation Phase   : 0h:00m:04s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_sys_mem_Z198_layer0
		Hardware Generation Phase   : 0h:00m:05s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_interconnect_Z191_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_Z186_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_interconnect_Z185_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_rank_timers_Z167_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_req_handler_Z162_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_iface_top_Z161_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: cpu0_ipgen_VexRiscv_balanced
		Optimization Phase          : 0h:00m:07s

	* Library: work, DesignUnit: cpu0_ipgen_riscvrtos_Z140_layer0
		Hardware Generation Phase   : 0h:00m:04s

	* Library: work, DesignUnit: axi4_interconnect1_ipgen_fifo_interface_Z127_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_mas_port_Z122_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect1_ipgen_fifo_interface_Z117_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect1_ipgen_lscc_sync_axi_interconnect_Z116_layer0
		Hardware Generation Phase   : 0h:00m:05s

	* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_cross_bar_Z115_layer0
		Hardware Generation Phase   : 0h:00m:05s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z108_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_read_data_downsizer_Z107_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_read_downsizer_Z106_layer0
		Hardware Generation Phase   : 0h:00m:03s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z101_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_write_resp_downsizer_Z100_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z94_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_write_downsizer_Z93_layer0
		Hardware Generation Phase   : 0h:00m:03s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_port_Z90_layer0
		Hardware Generation Phase   : 0h:00m:07s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z73_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z68_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_fifo_interface_Z67_layer0
		Hardware Generation Phase   : 0h:00m:04s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z53_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_fifo_interface_Z42_layer0
		Hardware Generation Phase   : 0h:00m:05s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_mas_port_Z33_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z24_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_fifo_interface_Z13_layer0
		Hardware Generation Phase   : 0h:00m:04s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0
		Hardware Generation Phase   : 0h:00m:26s

	* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_cross_bar_Z11_layer0
		Hardware Generation Phase   : 0h:00m:04s

	* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_Z2_layer0
		Hardware Generation Phase   : 0h:00m:01s

	* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_interconnect_Z1_layer0
		Hardware Generation Phase   : 0h:00m:02s

	The following design units have negligible CPU times:
	=====================================================
		* Library: work, DesignUnit: soc_golden_gsrd
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: uart0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: uart0_ipgen_lscc_uart_Z353_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: uart0_ipgen_lscc_uart_txmitt_8s_1s_7s_1_2_4_8_16_32_64
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z352_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z351_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z350_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z349_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: uart0_ipgen_lscc_uart_rxcver_fifo
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: uart0_ipgen_lscc_uart_rxcver_8s_1s_5s_1_2_4_8_16_MachXO3D
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z348_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z347_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z346_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z345_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_8s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: uart0_ipgen_lscc_uart_txcver_fifo
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_to_rgmii_bridge0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_to_rgmii_bridge0_ipgen_tse_to_rgmii_bridge_191_SCLK_CENTERED
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_Z343_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_soft_fifo_dc_Z342_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_reset_async
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_main_Z341_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_fwft_fabric_noreg_1s_9s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_avant_fifo_2048x9_LAV-AT
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_fifo_2048x9_ipgen_lscc_fifo_Z340_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_fifo_2048x9_ipgen_lscc_soft_fifo_Z339_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_fifo_2048x9_ipgen_lscc_fifo_main_Z338_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_fifo_2048x9_ipgen_lscc_fifo_fwft_fabric_noreg_0s_9s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_apb2lmmi_32s_11s_1s_0s_1_2_4_8_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_fifo_32x32
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_fifo_32x32_ipgen_lscc_fifo_dc_Z337_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_fifo_32x32_ipgen_lscc_soft_fifo_dc_Z336_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_fifo_32x32_ipgen_lscc_fifo_dc_main_Z335_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_fifo_32x32_ipgen_lscc_fifo_fwft_fabric_noreg_0s_32s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_fifo_rd_ctrl
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_axi4s_bridge
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_mgmt_if
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_gmii_0s_0s_0s_8s_8s_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_avant_ram_dp_9s_9s_6s_6s_avant_ram_dp
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_avant_ram_dp_ipgen_lscc_ram_dp_Z333_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_avant_ram_dp_ipgen_lscc_ram_dp_core_Z332_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_avant_ram_dp_ipgen_lscc_ram_dp_main_Z331_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_mac_Z330_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_rfifo_6s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_crc32
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_pausecnt_0_1_16s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_ipgcnt_0_1_5s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_backoffcnt_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_misc_16s_8s_4s_14s_32s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_macsm_Z329_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tx_readfifo_8s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_avant_ram_dp_20s_20s_8s_8s_avant_ram_dp
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_avant_ram_dp_ipgen_lscc_ram_dp_Z328_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_avant_ram_dp_ipgen_lscc_ram_dp_core_Z327_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_avant_ram_dp_ipgen_lscc_ram_dp_main_Z326_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_rx_mac_Z325_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_buf_if_8s_20s_32s_8s_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_rx_crc32
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_rx_fsm_Z324_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_aml_Z323_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_len_type_Z322_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_alignbuf_8s_2s_1_2_0s_1s_213_85
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_cpu_if_Z321_layer0
			Hardware Generation Phase, Initial Cleanup Phase: Negligible CPU time
		* Library: work, DesignUnit: sysmem0_sysmem0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sysmem0_ipgen_lscc_axi4mem_arbiter_R/W_DISABLED_32s_15_4s_1s_0_1_2
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_Z319_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_main_Z318_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z317_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z316_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z315_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z314_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z313_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z312_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z311_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z310_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z309_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z308_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z307_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z306_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z305_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z304_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z303_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z302_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z301_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z300_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z299_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z298_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z297_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z296_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z295_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z294_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z293_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z292_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z291_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z290_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z289_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z288_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z287_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_core_Z286_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_write_through_LAV-AT_32s_noreg_normal
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sysmem0_ipgen_lscc_axi4mem_subordinate_Z283_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_sgdmac_core_Z281_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_mm2s_buffer_Z280_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_m_axis_32s_2_4s_4s_8s_1s_0_1_2_3
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z279_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z278_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z277_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z276_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_36
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_s2mm_buffer_Z275_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_m_axi_wr_2s_32s_32s_32s_4s_0_1_2_3
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z274_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z273_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z272_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z271_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_36s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_s_axis_4s_4s_8s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_descriptor_Z270_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_m_axi_desc_wr_2s_32s_32s_4s_0_1_2_3
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_m_axi_rd_2s_32s_32s_4s_0_1_2
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_cdc_multibit_2s_32s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_csr_Z269_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_cdc_pulse_2s_RISING
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_cdc_bit_2s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sgdma0_ipgen_lscc_sgdma_s_axil_32s_32s_4s_0_1_2_3_0_1
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: rst_sync0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: rst_sync0_ipgen_rst_sync_0s_100000000_100
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: qspi0_Z268_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: qspi0_ipgen_lscc_qspi_flash_controller_Z267_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: qspi0_ipgen_qspi_axi4_slave_0_32s_32s_1s_4s_0s_99s_7s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: qspi0_ipgen_qspi_flash_controller_core_Z266_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: qspi0_ipgen_qspi_flash_generic_controller_Z265_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: qspi0_ipgen_qspi_flash_packet_bus_gen_Z264_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: qspi0_ipgen_qspi_flash_command_decode_0s_0s_512s_512s_0s_0_1_2_3
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: qspi0_ipgen_qspi_flash_reg_space_Z263_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pll0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pll0_ipgen_lscc_pll_Z262_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pll0_ipgen_pll_sip_lmmi_mux
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: PLL_LMMI_MUX
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pll0_ipgen_pll_init_bw_0s_1s_524288_0_7_1s_None
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: osc0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_data_fifo_264s_512s_9s_FALSE_FALSE_511s_510s_1s_2s_1s_261_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_Z260_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_soft_fifo_Z259_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_main_Z258_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_fwft_reg_1s_264s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_fifo_wrapper_Z257_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_fwft_7s_8_FALSE_FALSE_7_6_1s_2s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_fwft_noreg_1s_7s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_7s_8_FALSE_FALSE_7_6_1s_2s_3s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_soft_fifo_dist_Z256_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_fifo_wrapper_Z255_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_data_fifo_290s_512s_9s_FALSE_FALSE_511s_510s_1s_2s_1s_254_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_Z253_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_soft_fifo_Z252_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_main_Z251_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_fwft_reg_1s_290s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_fifo_wrapper_Z250_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_fwft_1s_10_TRUE_FALSE_8_7_1s_2s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_1s_10_TRUE_FALSE_8_7_1s_2s_4s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_soft_fifo_dist_Z249_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_fifo_wrapper_Z248_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_fwft_66s_10_TRUE_FALSE_8_7_1s_2s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_fwft_noreg_1s_66s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_66s_10_TRUE_FALSE_8_7_1s_2s_4s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_soft_fifo_dist_Z247_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_ext_manager_Z244_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_read_upsizer_Z243_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_fwft_40_4s_TRUE_FALSE_2s_3s_1s_2s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_fwft_noreg_1s_40
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_40_4s_TRUE_FALSE_2s_3s_1s_2s_2s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_soft_fifo_dist_Z242_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_fwft_87s_10s_TRUE_FALSE_8s_7s_1s_2s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_fwft_noreg_1s_87s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_87s_10s_TRUE_FALSE_8s_7s_1s_2s_4s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_soft_fifo_dist_Z241_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_write_upsizer_Z240_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_fwft_12s_10s_TRUE_FALSE_8s_7s_1s_2s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_fwft_noreg_1s_12s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_12s_10s_TRUE_FALSE_8s_7s_1s_2s_4s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_soft_fifo_dist_Z239_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_ext_mgr_addr_check_Z236_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_reset_sync_deassertion_1_2s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_read_rr_arbiter_Z234_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_write_rr_arbiter_Z233_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_fwft_1s_8s_FALSE_FALSE_7s_6s_1s_2s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_fifo_fwft_noreg_1s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_sync_fifo_1s_8s_FALSE_FALSE_7s_6s_1s_2s_3s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_mpmc_soft_fifo_dist_Z232_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_rr_arb_2s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_ext_mgr_interface_Z230_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mbconfig0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mbconfig0_ipgen_fpga_multiboot_config_0s_32s_0_1_2_3_4_5
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lddr4_mc_axi_iface_top_Z229_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_rd_Z228_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_rd_rsp_Z227_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_fifo_fwft_261s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_261s_16s_4s_1s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z226_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_4s_8s_3s_0s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z225_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_291s_16s_4s_0s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z224_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_50s_4s_2s_0s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z223_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_fifo_fwft_11s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sync_fifo_11s_8s_3s_1s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dist_Z221_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mrw_zq_cal_LPDDR4_0s_6s_1s_3s_2s_6s_8s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_dfi_re_org_32s_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ddrphy_csr_Z218_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_cpu_grp_LPDDR4
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_sys_mem_LPDDR4_1.0.2
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_Z217_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z215_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z214_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z213_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z212_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z211_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z210_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z209_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z208_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z207_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z206_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z205_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z204_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z203_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z202_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z201_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z200_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_write_through_LAV-AT_32s_noreg_normal
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_ahblmem_arbiter_R/W_R/W_14_sync_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_ahblmem_slave_Z197_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_Z196_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_bus_Z195_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_multiplexor_32s_32s_2s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_comp_1s_65536_4096_32s_69631_12s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_194_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_comp_1s_0_65536_32s_65535_16s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_193_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_Z192_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_cpu
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_VexRiscv
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_StreamFifoLowLatency
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl2apb_12s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl2apb_ipgen_lscc_ahbl2apb_Z190_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_int_2x1_12s_1s_0_1024
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_int_2x1_ipgen_lscc_apb_arbmux_Z189_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_int_2x1_ipgen_lscc_apb_thermo_mask_2s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_int_2x1_ipgen_lscc_apb_prio_arb_2s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_int_2x1_ipgen_lscc_apb_arbiter_Z188_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_12s_1s_0_1024_1024_1024_2048_1024
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_bus_Z187_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_multiplexor_32s_12s_32s_3s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_comp_32s_2048_1024_12s_1s_3071_10s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_prim_32s_1s_12s_1s_1_2048_1024
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_comp_32s_1024_1024_12s_1s_2047_10s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_prim_32s_1s_12s_1s_1_1024_1024
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_comp_32s_0_1024_12s_1s_1023_10s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_prim_32s_1s_12s_1s_1_0_1024
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_access_blocker_11s_12_32s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb2lmmi_16s_5s_1s_0_1_2_3
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_pll_Z184_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_pll_init_bw_0s_0s_0_15
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem_sync
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_dram_controller_engine_wrap_Z183_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_dram_controller_engine_Z182_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_rd_rtrn_Z181_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_reorder_buffer_Z180_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_ebr_256s_32s_512s_9s_ebr
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_Z179_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_main_Z178_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_dpram_27s_8s_3s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_dpram_ipgen_lscc_distributed_dpram_Z177_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_rddata_byte_shifter
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_rddata_shifter_256s_32s_4s_32s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_rdrtrnctrlfifo_42s_64s_6s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_fifo_fwft_42s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dist_Z176_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_command_pkr_Z175_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_power_mgmt_Z174_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_req_processor_Z173_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_prot_eng_Z172_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_wr_data_handler_Z171_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_read_data_handler_Z170_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_shifter_18s_14s_4s_0s_4294967295
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_shifter_18s_12s_4s_0s_4294967295
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_protocol_top_Z169_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_timer_3s_1s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_bank_timers_Z168_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_timer_6s_1s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_timer_5s_4s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_timer_4s_1s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_timer_5s_1s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_timer_8s_1s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_arbiter_8s_1s_12s_3s_15s_18s_1s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_rr_arbiter_8s_0_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_periodic_event_generator_0_1s_1s_12s_33s_1s_166_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_periodic_event_ms_generator_1_0s_0s_0s_0s_1s_1s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_periodic_event_manager_Z165_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_rr_arbiter_10s_1s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_periodic_event_ms_generator_1_33s_200s_8s_1s_1s_1s_164_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_periodic_refresh_generator_1s_1s_1s_12s_780s_12s_8s_7s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ordering_q_select_valid
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ordering_q_select_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ordering_q_select_15s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ordering_q_select_3s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_fifo_fwft_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sync_fifo_1s_64s_6s_1s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dist_Z163_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_wr_reorder_buffer_4s_7s_3s_8s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_dpram_4s_8s_3s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_dpram_ipgen_lscc_distributed_dpram_Z160_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_wr_data_handler_Z159_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_ebr_256s_32s_256s_8s_ebr
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_Z158_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_core_Z157_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_core_Z156_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_core_Z155_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_core_Z154_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_main_Z153_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_ebr_32s_4s_256s_8s_ebr
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_Z152_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_core_Z151_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_ram_dp_main_Z150_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_sch2prot_wrbuf_if_4s_288s_256s_149_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_rd_rtrn_bus_if_256s_4s_148_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_rd_rtrn_rsp_if_256s_7s_147_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_bus2sch_if_30s_4s_256s_19s_256s_146_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: gpio0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: gpio0_ipgen_lscc_gpio_lmmi_Z145_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: gpio0_ipgen_lscc_gpio_Z144_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_1s_1s_0_1073741824_0_1073741824_0s_0_1s_0_143_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_axi_register_Z142_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_axi_register_rd_32s_32s_4s_4s_0s_1s_0s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_axi_register_wr_Z141_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_dbus2axi_4s_0s_Lite
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_clkdiv
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_VexRiscv_balanced
			Hardware Generation Phase, Initial Cleanup Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_Balanced_core_DataCache
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_Balanced_core_InstructionCache
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_vex_debug_LAV-AT_14s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_SystemDebugger
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_JtagBridge
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_FlowCCByToggle
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_BufferCC_1_
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_d_ff_plain_rst_we_t_2s_0_0_0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_d_ff_plain_rst_we_t_1s_0_0_0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_d_ff_plain_rst_t_1s_0_0_0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_dbus2axi_4s_0s_Balanced
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_localbus_mux_full_Z139_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_plic_top_22_32_8s_1s_8_3s_1_3s
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_dffr_3s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_priority_index_8s_3s_3s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_interrupt_22_32_8s_1s_3s_1_3s_1s_8s_3s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_gateway_22_32_8s_1s_3s_1_3s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_plic_localbus_register_22_32_8s_1s_3s_1_3s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_top_clint_wdt
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_clint_sync_wedge
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_clint_sync_2s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi_register_slice0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi_register_slice0_ipgen_axi_register_slice_top_Z138_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_2s_2s_32s_32s_16s_4128_4128_257_137_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_lscc_axi_interconnect_Z136_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_read_downsizer_Z135_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_write_downsizer_Z134_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_addr_downsizer_Z133_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_slv_port_Z132_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_Z131_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_fwft_handler_40s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_Z130_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_fwft_handler_7s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_Z129_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_Z128_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_fwft_handler_66_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_Z126_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_fwft_handler_6s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_read_upsizer_Z125_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_write_upsizer_Z124_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_mas_adr_dec_2s_6s_64s_32_16s_5s_4294967280s_257_123_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_Z121_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_Z120_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_fwft_handler_5s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_Z119_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_fwft_handler_38s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_Z118_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_fifo_fwft_handler_70_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_def_slave_32s_32s_4s_32s_1s_0_1_2_1_2
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_slv_ard_arb_2s_32s_4s_1s_0s_2s_0_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_gen_fifo_1s_6s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_gen_memfile_1s_6s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_slv_dwr_arb_2s_1s_32s_1s_0_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_slv_awr_arb_2s_32s_4s_1s_0_2s_0_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_slv_ard_arb_2s_32s_4s_1s_0s_2s_32_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_slv_rdresp_ifc_2s_4s_32s_2s_1s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_gen_fifo_4s_6s_0s_16s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_gen_memfile_4s_6s_0s_16s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_slv_dwr_arb_2s_1s_32s_16s_0_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_rr_arb_2s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_slv_awr_arb_2s_32s_4s_1s_0_2s_32_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_slv_wrresp_ifc_2s_4s_2s_1s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_mas_rdresp_arb_2s_2s_1s_32s_0s_32
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_mas_ard_ifc_32s_2s_32s_2s_1s_32s_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_rr_arb_3s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_mas_wrresp_arb_2s_2s_1s_0s_32_3s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_mas_dwr_ifc_2s_32s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_mas_awr_ifc_2s_32s_1s_2s_32s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_3s_5s_32s_32s_5s_528416_1082529_114_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_lscc_axi_interconnect_Z113_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z112_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z111_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z110_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z109_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_16s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_fwft_handler_16s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_lutram_3s_1s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_lutram_34s_1s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_lutram_14s_1s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_lutram_2s_1s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z105_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z104_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z103_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z102_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_write_data_downsizer_Z99_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_skid_buffer_38
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z98_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z97_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z96_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z95_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_23s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_fwft_handler_23s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_skid_buffer_48
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_addr_downsizer_axi4l_Z92_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_skid_buffer_90
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_addr_downsizer_Z91_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_fifo_interface_Z89_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_port_Z88_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_dc_Z87_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_Z86_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_dc_Z85_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_main_Z84_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_fwft_fabric_noreg_0s_40s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z83_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_dc_Z82_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_Z81_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_dc_Z80_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_main_Z79_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_fwft_fabric_noreg_0s_7s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z78_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_dc_Z77_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_Z76_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_dc_Z75_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_main_Z74_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_fwft_fabric_noreg_0s_38s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_dc_Z72_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_Z71_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_dc_Z70_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_reset_async
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_main_Z69_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_dc_fwft_fabric_noreg_0s_66
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_read_downsizer_Z66_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_write_downsizer_Z65_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_addr_downsizer_Z64_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_port_Z63_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z62_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z61_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z60_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z59_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_40s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z58_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_fwft_handler_40s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z57_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z56_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z55_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z54_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_7s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_fwft_handler_7s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z52_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z51_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z50_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z49_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z48_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z47_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z46_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z45_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z44_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_66
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z43_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_fwft_handler_66_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z41_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z40_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z39_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z38_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_6s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z37_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_fwft_handler_6s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_read_upsizer_Z36_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_write_upsizer_Z35_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_mas_adr_dec_5s_6s_64s_32_5s_5s_5s_1082529_34_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z32_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z31_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z30_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z29_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z28_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z27_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z26_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z25_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_5s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_fwft_handler_5s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z23_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z22_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z21_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z20_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_38s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z19_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_fwft_handler_38s_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: pmi_fifo_Z18_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_Z17_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_soft_fifo_Z16_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_main_Z15_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_fifo_fwft_fabric_noreg_0s_70
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z14_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_fwft_handler_70_1s_0s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_def_slave_32s_32s_4s_32s_1s_0_1_2_1_2
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_ard_arb_3s_32s_4s_1s_0s_2s_0_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_gen_fifo_1s_6s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_gen_memfile_1s_6s_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_dwr_arb_3s_1s_32s_1s_0_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_awr_arb_3s_32s_4s_1s_0_2s_0_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_ard_arb_3s_32s_4s_1s_0s_2s_2080_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_rdresp_ifc_3s_4s_32s_2s_1s_2s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_gen_fifo_4s_6s_0s_16s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_gen_memfile_4s_6s_0s_16s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_dwr_arb_3s_1s_32s_16s_0_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_rr_arb_3s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_awr_arb_3s_32s_4s_1s_0_2s_2080_0s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_wrresp_ifc_3s_4s_2s_1s_2s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_mas_rdresp_arb_5s_2s_1s_32s_0s_4294688
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_mas_ard_ifc_32s_5s_32s_2s_1s_32s_4s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_rr_arb_6s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_mas_wrresp_arb_5s_2s_1s_0s_4294688_6s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_mas_dwr_ifc_5s_32s_1s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_mas_awr_ifc_5s_32s_1s_2s_32s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi2apb0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi2apb0_ipgen_lscc_axi2apb_Z10_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_Z9_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_bus_Z8_layer0
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_multiplexor_32s_32s_32s_5s_0s
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1073745920_16384_32s_1s_1073762303_14s_7_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1073745920_16384
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1074360320_4096_32s_1s_1074364415_12s_6_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1074360320_4096
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1074339840_2048_32s_1s_1074341887_11s_5_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1074339840_2048
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1073741824_1024_32s_1s_1073742847_10s_4_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1073741824_1024
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1074331648_1024_32s_1s_1074332671_10s_3_layer0
			Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1074331648_1024
			Hardware Generation Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: work_C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v_unit
			Hardware Generation Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_param_pkg
			Hardware Generation Phase: Negligible CPU time
		* Library: work, DesignUnit: uart0_ipgen_lscc_uart_intface_Z344_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: ODDRX1A
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: IDDRX1A
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: DELAYE
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_lscc_tse_mac_core_Z334_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sysmem0_ipgen_lscc_mem_Z284_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: OSCE
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_fifo_interface_Z245_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: CONFIG_LMMIC
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_wr_Z222_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lscc_mc_avant_Z220_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: DDRPHY32E
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: DP32K
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_sys_mem_Z198_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_Z186_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: PLLC
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: ECLKDIVA
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: ECLKSYNCA
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_rank_timers_Z167_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_req_handler_Z162_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_lpddr4_mc_sch_iface_top_Z161_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: PDP32K
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: BB
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: DCCA
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: JTAGH25
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: cpu0_ipgen_riscvrtos_Z140_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_fifo_interface_Z127_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_ext_mas_port_Z122_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_fifo_interface_Z117_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z108_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_read_data_downsizer_Z107_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z101_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_write_resp_downsizer_Z100_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z94_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_write_downsizer_Z93_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_slv_port_Z90_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z73_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z68_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_fifo_interface_Z67_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z53_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_fifo_interface_Z42_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_ext_mas_port_Z33_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_fifo_Z24_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_fifo_interface_Z13_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_decoder_Z2_layer0
			Initial Cleanup Phase, Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: tse_mac0_ipgen_mac_phy_top_Z320_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lscc_ram_dp_true_inst_Z285_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: sysmem0_ipgen_lscc_sys_mem_Z282_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_fifo_wrapper_Z246_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_upsizer_Z238_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_width_converter_Z237_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_lscc_mpmc_axi_Z235_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: mpmc0_ipgen_arbiter_Z231_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_inst_Z199_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_interconnect_Z191_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_interconnect_Z185_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_lscc_sync_axi_interconnect_Z116_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect1_ipgen_axi_cross_bar_Z115_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_read_downsizer_Z106_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: axi4_interconnect0_ipgen_axi_cross_bar_Z11_layer0
			Optimization Phase: Negligible CPU time
		* Library: work, DesignUnit: apb_interconnect0_ipgen_lscc_apb_interconnect_Z1_layer0
			Optimization Phase: Negligible CPU time
