Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IFSegTest_isim_beh.exe -prj C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IFSegTest_beh.prj work.IFSegTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/ipcore_dir/InstROM.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/InstGetter.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IFSeg.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IFSegTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module InstROM
Compiling module InstGetter
Compiling module IFSeg
Compiling module IFSegTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/codgi/Documents/GitHub/R_I_J_CPU/IFSegTest_isim_beh.exe
Fuse Memory Usage: 32600 KB
Fuse CPU Usage: 546 ms
