<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PONG_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADC_POSITION.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ADC_POSITION.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADC_POSITION.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADC_POSITION.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADC_POSITION.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BALL.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BALL.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BALL.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BALL.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="BALL.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BALL.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BALL_SPEED.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BALL_SPEED.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BALL_SPEED.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BALL_SPEED.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BALL_SPEED.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BALL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PLAYER1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PLAYER1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PLAYER1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PLAYER1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PLAYER1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PLAYER2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PLAYER2.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PLAYER2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PLAYER2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PLAYER2.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PLAYER_1.spl"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_DRIVER.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="VGA_DRIVER.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_DRIVER.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VGA_DRIVER.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VGA_DRIVER.xst"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adc_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adc_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ball_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ball_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="magistrala.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="magistrala.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="magistrala.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="magistrala.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="magistrala.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pixel_gen.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="pixel_gen.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pixel_gen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pixel_gen.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="player_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="scheme.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="scheme.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="scheme.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="scheme.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="scheme.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="scheme.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="scheme.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="scheme.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="scheme.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="scheme.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="scheme.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="scheme.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="scheme.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="scheme.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scheme.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="scheme.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="scheme.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="scheme.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="scheme.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="scheme.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="scheme.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="scheme.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="scheme.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="scheme.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="scheme.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="scheme.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="scheme_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="scheme_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="scheme_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="scheme_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="scheme_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="scheme_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scheme_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scheme_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="scheme_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="scheme_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scheme_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scheme_scheme_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="scheme_scheme_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="scheme_scheme_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="scheme_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="scheme_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="scheme_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scheme_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scheme_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_VGA_driver_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_VGA_driver_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_VGA_driver_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ref_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ref_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_ref_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="vga_sync.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="vga_sync.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1429880622" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1429880622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431085974" xil_pn:in_ck="1025726741373351371" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1431085974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC_POSITION.vhd"/>
      <outfile xil_pn:name="BALL.vhd"/>
      <outfile xil_pn:name="BALL_SPEED.vhd"/>
      <outfile xil_pn:name="PLAYER1.vhd"/>
      <outfile xil_pn:name="PLAYER2.vhd"/>
      <outfile xil_pn:name="VGA_driver.vhd"/>
      <outfile xil_pn:name="adc_test.vhd"/>
      <outfile xil_pn:name="ball_test.vhd"/>
      <outfile xil_pn:name="magistrala.vhd"/>
      <outfile xil_pn:name="player_test.vhd"/>
      <outfile xil_pn:name="test_VGA_driver.vhd"/>
      <outfile xil_pn:name="test_ref.vhd"/>
      <outfile xil_pn:name="test_vga.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1431085229" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2345350492617358133" xil_pn:start_ts="1431085229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431085231" xil_pn:in_ck="5481122303082497" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-59850383127524147" xil_pn:start_ts="1431085229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="scheme.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1429880624" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8585422588815153013" xil_pn:start_ts="1429880624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431085974" xil_pn:in_ck="2934931775123376466" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1431085974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC_POSITION.vhd"/>
      <outfile xil_pn:name="BALL.vhd"/>
      <outfile xil_pn:name="BALL_SPEED.vhd"/>
      <outfile xil_pn:name="PLAYER1.vhd"/>
      <outfile xil_pn:name="PLAYER2.vhd"/>
      <outfile xil_pn:name="VGA_driver.vhd"/>
      <outfile xil_pn:name="adc_test.vhd"/>
      <outfile xil_pn:name="ball_test.vhd"/>
      <outfile xil_pn:name="magistrala.vhd"/>
      <outfile xil_pn:name="player_test.vhd"/>
      <outfile xil_pn:name="scheme.vhf"/>
      <outfile xil_pn:name="test_VGA_driver.vhd"/>
      <outfile xil_pn:name="test_ref.vhd"/>
      <outfile xil_pn:name="test_vga.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1431085977" xil_pn:in_ck="2934931775123376466" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4067305173292103393" xil_pn:start_ts="1431085974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ref_beh.prj"/>
      <outfile xil_pn:name="test_ref_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1431085977" xil_pn:in_ck="-5176290111038366416" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6590682712996220620" xil_pn:start_ts="1431085977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ref_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1429883804" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1429883804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431088361" xil_pn:in_ck="5481122303082497" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2500244828404375997" xil_pn:start_ts="1431088359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="scheme.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1429883806" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8585422588815153013" xil_pn:start_ts="1429883806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429883806" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1429883806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429883806" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3412401504649665989" xil_pn:start_ts="1429883806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430405234" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1430405234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429883806" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7779381685654767787" xil_pn:start_ts="1429883806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431089600" xil_pn:in_ck="-3953286264571136316" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8370371101830288351" xil_pn:start_ts="1431089588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="scheme.jhd"/>
      <outfile xil_pn:name="scheme.lso"/>
      <outfile xil_pn:name="scheme.ngc"/>
      <outfile xil_pn:name="scheme.ngr"/>
      <outfile xil_pn:name="scheme.prj"/>
      <outfile xil_pn:name="scheme.stx"/>
      <outfile xil_pn:name="scheme.syr"/>
      <outfile xil_pn:name="scheme.xst"/>
      <outfile xil_pn:name="scheme_scheme_sch_tb_beh.prj"/>
      <outfile xil_pn:name="scheme_vhdl.prj"/>
      <outfile xil_pn:name="scheme_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1429883817" xil_pn:in_ck="-4908517868160599432" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361995497143" xil_pn:start_ts="1429883817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1431089605" xil_pn:in_ck="8174208098881365310" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3251590972981852808" xil_pn:start_ts="1431089600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="scheme.bld"/>
      <outfile xil_pn:name="scheme.ngd"/>
      <outfile xil_pn:name="scheme_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1431089610" xil_pn:in_ck="628699578857626548" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1431089605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="scheme.pcf"/>
      <outfile xil_pn:name="scheme_map.map"/>
      <outfile xil_pn:name="scheme_map.mrp"/>
      <outfile xil_pn:name="scheme_map.ncd"/>
      <outfile xil_pn:name="scheme_map.ngm"/>
      <outfile xil_pn:name="scheme_map.xrpt"/>
      <outfile xil_pn:name="scheme_summary.xml"/>
      <outfile xil_pn:name="scheme_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1431089628" xil_pn:in_ck="7531289309469648077" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1431089610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="scheme.ncd"/>
      <outfile xil_pn:name="scheme.pad"/>
      <outfile xil_pn:name="scheme.par"/>
      <outfile xil_pn:name="scheme.ptwx"/>
      <outfile xil_pn:name="scheme.unroutes"/>
      <outfile xil_pn:name="scheme.xpi"/>
      <outfile xil_pn:name="scheme_pad.csv"/>
      <outfile xil_pn:name="scheme_pad.txt"/>
      <outfile xil_pn:name="scheme_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1431089634" xil_pn:in_ck="5481122303077048" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1431089628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="scheme.bgn"/>
      <outfile xil_pn:name="scheme.bit"/>
      <outfile xil_pn:name="scheme.drc"/>
      <outfile xil_pn:name="scheme.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1429880728" xil_pn:in_ck="5481122303064194" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1429880727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1431089628" xil_pn:in_ck="628699578857626416" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1431089624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="scheme.twr"/>
      <outfile xil_pn:name="scheme.twx"/>
    </transform>
  </transforms>

</generated_project>
