// Seed: 154698919
module module_0 (
    output uwire id_0,
    input tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri0 id_5
);
  wor id_7 = id_4, id_8, id_9, id_10, id_11, id_12, id_13;
  assign module_1.id_2 = 0;
  assign id_11 = 1;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  assign id_7 = ~(1);
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input wand id_2,
    output uwire id_3,
    input tri id_4,
    input tri1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input supply1 id_10,
    output tri id_11,
    output uwire id_12
);
  assign id_3 = id_10;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5,
      id_2,
      id_8
  );
endmodule
