
SHT30.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d4c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08004e0c  08004e0c  00014e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f84  08004f84  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004f84  08004f84  00014f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f8c  08004f8c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f8c  08004f8c  00014f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f90  08004f90  00014f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004f94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000074  08005008  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  08005008  000201cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001028a  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002396  00000000  00000000  00030326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  000326c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a40  00000000  00000000  000331e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012332  00000000  00000000  00033c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e6b6  00000000  00000000  00045f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006672a  00000000  00000000  00054610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bad3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fc8  00000000  00000000  000bad90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004df4 	.word	0x08004df4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08004df4 	.word	0x08004df4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	1c08      	adds	r0, r1, #0
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f82e 	bl	80004a8 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	0415      	lsls	r5, r2, #16
 800045c:	0c2d      	lsrs	r5, r5, #16
 800045e:	000f      	movs	r7, r1
 8000460:	0001      	movs	r1, r0
 8000462:	002e      	movs	r6, r5
 8000464:	46c6      	mov	lr, r8
 8000466:	4684      	mov	ip, r0
 8000468:	0400      	lsls	r0, r0, #16
 800046a:	0c14      	lsrs	r4, r2, #16
 800046c:	0c00      	lsrs	r0, r0, #16
 800046e:	0c09      	lsrs	r1, r1, #16
 8000470:	4346      	muls	r6, r0
 8000472:	434d      	muls	r5, r1
 8000474:	4360      	muls	r0, r4
 8000476:	4361      	muls	r1, r4
 8000478:	1940      	adds	r0, r0, r5
 800047a:	0c34      	lsrs	r4, r6, #16
 800047c:	1824      	adds	r4, r4, r0
 800047e:	b500      	push	{lr}
 8000480:	42a5      	cmp	r5, r4
 8000482:	d903      	bls.n	800048c <__aeabi_lmul+0x34>
 8000484:	2080      	movs	r0, #128	; 0x80
 8000486:	0240      	lsls	r0, r0, #9
 8000488:	4680      	mov	r8, r0
 800048a:	4441      	add	r1, r8
 800048c:	0c25      	lsrs	r5, r4, #16
 800048e:	186d      	adds	r5, r5, r1
 8000490:	4661      	mov	r1, ip
 8000492:	4359      	muls	r1, r3
 8000494:	437a      	muls	r2, r7
 8000496:	0430      	lsls	r0, r6, #16
 8000498:	1949      	adds	r1, r1, r5
 800049a:	0424      	lsls	r4, r4, #16
 800049c:	0c00      	lsrs	r0, r0, #16
 800049e:	1820      	adds	r0, r4, r0
 80004a0:	1889      	adds	r1, r1, r2
 80004a2:	bc80      	pop	{r7}
 80004a4:	46b8      	mov	r8, r7
 80004a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080004a8 <__udivmoddi4>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	0004      	movs	r4, r0
 80004b6:	000d      	movs	r5, r1
 80004b8:	4692      	mov	sl, r2
 80004ba:	4699      	mov	r9, r3
 80004bc:	b083      	sub	sp, #12
 80004be:	428b      	cmp	r3, r1
 80004c0:	d830      	bhi.n	8000524 <__udivmoddi4+0x7c>
 80004c2:	d02d      	beq.n	8000520 <__udivmoddi4+0x78>
 80004c4:	4649      	mov	r1, r9
 80004c6:	4650      	mov	r0, sl
 80004c8:	f000 f8ba 	bl	8000640 <__clzdi2>
 80004cc:	0029      	movs	r1, r5
 80004ce:	0006      	movs	r6, r0
 80004d0:	0020      	movs	r0, r4
 80004d2:	f000 f8b5 	bl	8000640 <__clzdi2>
 80004d6:	1a33      	subs	r3, r6, r0
 80004d8:	4698      	mov	r8, r3
 80004da:	3b20      	subs	r3, #32
 80004dc:	469b      	mov	fp, r3
 80004de:	d433      	bmi.n	8000548 <__udivmoddi4+0xa0>
 80004e0:	465a      	mov	r2, fp
 80004e2:	4653      	mov	r3, sl
 80004e4:	4093      	lsls	r3, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	001f      	movs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d83a      	bhi.n	800056a <__udivmoddi4+0xc2>
 80004f4:	42af      	cmp	r7, r5
 80004f6:	d100      	bne.n	80004fa <__udivmoddi4+0x52>
 80004f8:	e078      	b.n	80005ec <__udivmoddi4+0x144>
 80004fa:	465b      	mov	r3, fp
 80004fc:	1ba4      	subs	r4, r4, r6
 80004fe:	41bd      	sbcs	r5, r7
 8000500:	2b00      	cmp	r3, #0
 8000502:	da00      	bge.n	8000506 <__udivmoddi4+0x5e>
 8000504:	e075      	b.n	80005f2 <__udivmoddi4+0x14a>
 8000506:	2200      	movs	r2, #0
 8000508:	2300      	movs	r3, #0
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	2301      	movs	r3, #1
 8000510:	465a      	mov	r2, fp
 8000512:	4093      	lsls	r3, r2
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2301      	movs	r3, #1
 8000518:	4642      	mov	r2, r8
 800051a:	4093      	lsls	r3, r2
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	e028      	b.n	8000572 <__udivmoddi4+0xca>
 8000520:	4282      	cmp	r2, r0
 8000522:	d9cf      	bls.n	80004c4 <__udivmoddi4+0x1c>
 8000524:	2200      	movs	r2, #0
 8000526:	2300      	movs	r3, #0
 8000528:	9200      	str	r2, [sp, #0]
 800052a:	9301      	str	r3, [sp, #4]
 800052c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <__udivmoddi4+0x8e>
 8000532:	601c      	str	r4, [r3, #0]
 8000534:	605d      	str	r5, [r3, #4]
 8000536:	9800      	ldr	r0, [sp, #0]
 8000538:	9901      	ldr	r1, [sp, #4]
 800053a:	b003      	add	sp, #12
 800053c:	bcf0      	pop	{r4, r5, r6, r7}
 800053e:	46bb      	mov	fp, r7
 8000540:	46b2      	mov	sl, r6
 8000542:	46a9      	mov	r9, r5
 8000544:	46a0      	mov	r8, r4
 8000546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000548:	4642      	mov	r2, r8
 800054a:	2320      	movs	r3, #32
 800054c:	1a9b      	subs	r3, r3, r2
 800054e:	4652      	mov	r2, sl
 8000550:	40da      	lsrs	r2, r3
 8000552:	4641      	mov	r1, r8
 8000554:	0013      	movs	r3, r2
 8000556:	464a      	mov	r2, r9
 8000558:	408a      	lsls	r2, r1
 800055a:	0017      	movs	r7, r2
 800055c:	4642      	mov	r2, r8
 800055e:	431f      	orrs	r7, r3
 8000560:	4653      	mov	r3, sl
 8000562:	4093      	lsls	r3, r2
 8000564:	001e      	movs	r6, r3
 8000566:	42af      	cmp	r7, r5
 8000568:	d9c4      	bls.n	80004f4 <__udivmoddi4+0x4c>
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	9200      	str	r2, [sp, #0]
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	4643      	mov	r3, r8
 8000574:	2b00      	cmp	r3, #0
 8000576:	d0d9      	beq.n	800052c <__udivmoddi4+0x84>
 8000578:	07fb      	lsls	r3, r7, #31
 800057a:	0872      	lsrs	r2, r6, #1
 800057c:	431a      	orrs	r2, r3
 800057e:	4646      	mov	r6, r8
 8000580:	087b      	lsrs	r3, r7, #1
 8000582:	e00e      	b.n	80005a2 <__udivmoddi4+0xfa>
 8000584:	42ab      	cmp	r3, r5
 8000586:	d101      	bne.n	800058c <__udivmoddi4+0xe4>
 8000588:	42a2      	cmp	r2, r4
 800058a:	d80c      	bhi.n	80005a6 <__udivmoddi4+0xfe>
 800058c:	1aa4      	subs	r4, r4, r2
 800058e:	419d      	sbcs	r5, r3
 8000590:	2001      	movs	r0, #1
 8000592:	1924      	adds	r4, r4, r4
 8000594:	416d      	adcs	r5, r5
 8000596:	2100      	movs	r1, #0
 8000598:	3e01      	subs	r6, #1
 800059a:	1824      	adds	r4, r4, r0
 800059c:	414d      	adcs	r5, r1
 800059e:	2e00      	cmp	r6, #0
 80005a0:	d006      	beq.n	80005b0 <__udivmoddi4+0x108>
 80005a2:	42ab      	cmp	r3, r5
 80005a4:	d9ee      	bls.n	8000584 <__udivmoddi4+0xdc>
 80005a6:	3e01      	subs	r6, #1
 80005a8:	1924      	adds	r4, r4, r4
 80005aa:	416d      	adcs	r5, r5
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d1f8      	bne.n	80005a2 <__udivmoddi4+0xfa>
 80005b0:	9800      	ldr	r0, [sp, #0]
 80005b2:	9901      	ldr	r1, [sp, #4]
 80005b4:	465b      	mov	r3, fp
 80005b6:	1900      	adds	r0, r0, r4
 80005b8:	4169      	adcs	r1, r5
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	db24      	blt.n	8000608 <__udivmoddi4+0x160>
 80005be:	002b      	movs	r3, r5
 80005c0:	465a      	mov	r2, fp
 80005c2:	4644      	mov	r4, r8
 80005c4:	40d3      	lsrs	r3, r2
 80005c6:	002a      	movs	r2, r5
 80005c8:	40e2      	lsrs	r2, r4
 80005ca:	001c      	movs	r4, r3
 80005cc:	465b      	mov	r3, fp
 80005ce:	0015      	movs	r5, r2
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	db2a      	blt.n	800062a <__udivmoddi4+0x182>
 80005d4:	0026      	movs	r6, r4
 80005d6:	409e      	lsls	r6, r3
 80005d8:	0033      	movs	r3, r6
 80005da:	0026      	movs	r6, r4
 80005dc:	4647      	mov	r7, r8
 80005de:	40be      	lsls	r6, r7
 80005e0:	0032      	movs	r2, r6
 80005e2:	1a80      	subs	r0, r0, r2
 80005e4:	4199      	sbcs	r1, r3
 80005e6:	9000      	str	r0, [sp, #0]
 80005e8:	9101      	str	r1, [sp, #4]
 80005ea:	e79f      	b.n	800052c <__udivmoddi4+0x84>
 80005ec:	42a3      	cmp	r3, r4
 80005ee:	d8bc      	bhi.n	800056a <__udivmoddi4+0xc2>
 80005f0:	e783      	b.n	80004fa <__udivmoddi4+0x52>
 80005f2:	4642      	mov	r2, r8
 80005f4:	2320      	movs	r3, #32
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	2200      	movs	r2, #0
 80005fc:	9100      	str	r1, [sp, #0]
 80005fe:	9201      	str	r2, [sp, #4]
 8000600:	2201      	movs	r2, #1
 8000602:	40da      	lsrs	r2, r3
 8000604:	9201      	str	r2, [sp, #4]
 8000606:	e786      	b.n	8000516 <__udivmoddi4+0x6e>
 8000608:	4642      	mov	r2, r8
 800060a:	2320      	movs	r3, #32
 800060c:	1a9b      	subs	r3, r3, r2
 800060e:	002a      	movs	r2, r5
 8000610:	4646      	mov	r6, r8
 8000612:	409a      	lsls	r2, r3
 8000614:	0023      	movs	r3, r4
 8000616:	40f3      	lsrs	r3, r6
 8000618:	4644      	mov	r4, r8
 800061a:	4313      	orrs	r3, r2
 800061c:	002a      	movs	r2, r5
 800061e:	40e2      	lsrs	r2, r4
 8000620:	001c      	movs	r4, r3
 8000622:	465b      	mov	r3, fp
 8000624:	0015      	movs	r5, r2
 8000626:	2b00      	cmp	r3, #0
 8000628:	dad4      	bge.n	80005d4 <__udivmoddi4+0x12c>
 800062a:	4642      	mov	r2, r8
 800062c:	002f      	movs	r7, r5
 800062e:	2320      	movs	r3, #32
 8000630:	0026      	movs	r6, r4
 8000632:	4097      	lsls	r7, r2
 8000634:	1a9b      	subs	r3, r3, r2
 8000636:	40de      	lsrs	r6, r3
 8000638:	003b      	movs	r3, r7
 800063a:	4333      	orrs	r3, r6
 800063c:	e7cd      	b.n	80005da <__udivmoddi4+0x132>
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <__clzdi2>:
 8000640:	b510      	push	{r4, lr}
 8000642:	2900      	cmp	r1, #0
 8000644:	d103      	bne.n	800064e <__clzdi2+0xe>
 8000646:	f000 f807 	bl	8000658 <__clzsi2>
 800064a:	3020      	adds	r0, #32
 800064c:	e002      	b.n	8000654 <__clzdi2+0x14>
 800064e:	1c08      	adds	r0, r1, #0
 8000650:	f000 f802 	bl	8000658 <__clzsi2>
 8000654:	bd10      	pop	{r4, pc}
 8000656:	46c0      	nop			; (mov r8, r8)

08000658 <__clzsi2>:
 8000658:	211c      	movs	r1, #28
 800065a:	2301      	movs	r3, #1
 800065c:	041b      	lsls	r3, r3, #16
 800065e:	4298      	cmp	r0, r3
 8000660:	d301      	bcc.n	8000666 <__clzsi2+0xe>
 8000662:	0c00      	lsrs	r0, r0, #16
 8000664:	3910      	subs	r1, #16
 8000666:	0a1b      	lsrs	r3, r3, #8
 8000668:	4298      	cmp	r0, r3
 800066a:	d301      	bcc.n	8000670 <__clzsi2+0x18>
 800066c:	0a00      	lsrs	r0, r0, #8
 800066e:	3908      	subs	r1, #8
 8000670:	091b      	lsrs	r3, r3, #4
 8000672:	4298      	cmp	r0, r3
 8000674:	d301      	bcc.n	800067a <__clzsi2+0x22>
 8000676:	0900      	lsrs	r0, r0, #4
 8000678:	3904      	subs	r1, #4
 800067a:	a202      	add	r2, pc, #8	; (adr r2, 8000684 <__clzsi2+0x2c>)
 800067c:	5c10      	ldrb	r0, [r2, r0]
 800067e:	1840      	adds	r0, r0, r1
 8000680:	4770      	bx	lr
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	02020304 	.word	0x02020304
 8000688:	01010101 	.word	0x01010101
	...

08000694 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b09c      	sub	sp, #112	; 0x70
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800069a:	f000 ff19 	bl	80014d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800069e:	f000 f89d 	bl	80007dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a2:	f000 f977 	bl	8000994 <MX_GPIO_Init>
  MX_I2C1_Init();
 80006a6:	f000 f907 	bl	80008b8 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80006aa:	f000 f945 	bl	8000938 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  sensirion_i2c_init();
 80006ae:	f000 fc05 	bl	8000ebc <sensirion_i2c_init>

  while (sht3x_probe(SHT3X_I2C_ADDR_DFLT) != STATUS_OK) {
 80006b2:	e003      	b.n	80006bc <main+0x28>
	  printf("SHT sensor probing failed\n");
 80006b4:	4b3f      	ldr	r3, [pc, #252]	; (80007b4 <main+0x120>)
 80006b6:	0018      	movs	r0, r3
 80006b8:	f003 fba4 	bl	8003e04 <puts>
  while (sht3x_probe(SHT3X_I2C_ADDR_DFLT) != STATUS_OK) {
 80006bc:	2044      	movs	r0, #68	; 0x44
 80006be:	f000 fd05 	bl	80010cc <sht3x_probe>
 80006c2:	1e03      	subs	r3, r0, #0
 80006c4:	d1f6      	bne.n	80006b4 <main+0x20>
  }
  printf("SHT sensor probing successful\n");
 80006c6:	4b3c      	ldr	r3, [pc, #240]	; (80007b8 <main+0x124>)
 80006c8:	0018      	movs	r0, r3
 80006ca:	f003 fb9b 	bl	8003e04 <puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  char buffer[100];
	  int32_t temperature, humidity;
      int8_t ret = sht3x_measure_blocking_read(SHT3X_I2C_ADDR_DFLT,&temperature, &humidity);
 80006ce:	2364      	movs	r3, #100	; 0x64
 80006d0:	18fa      	adds	r2, r7, r3
 80006d2:	2368      	movs	r3, #104	; 0x68
 80006d4:	18fb      	adds	r3, r7, r3
 80006d6:	0019      	movs	r1, r3
 80006d8:	2044      	movs	r0, #68	; 0x44
 80006da:	f000 fc85 	bl	8000fe8 <sht3x_measure_blocking_read>
 80006de:	0003      	movs	r3, r0
 80006e0:	001a      	movs	r2, r3
 80006e2:	216f      	movs	r1, #111	; 0x6f
 80006e4:	187b      	adds	r3, r7, r1
 80006e6:	701a      	strb	r2, [r3, #0]

      if (ret == STATUS_OK) {
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b25b      	sxtb	r3, r3
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d156      	bne.n	80007a0 <main+0x10c>
    	  HAL_UART_Transmit( &hlpuart1, (uint8_t *)"geliyor\r\n",9, 100);
 80006f2:	4932      	ldr	r1, [pc, #200]	; (80007bc <main+0x128>)
 80006f4:	4832      	ldr	r0, [pc, #200]	; (80007c0 <main+0x12c>)
 80006f6:	2364      	movs	r3, #100	; 0x64
 80006f8:	2209      	movs	r2, #9
 80006fa:	f002 fe15 	bl	8003328 <HAL_UART_Transmit>
    	  sprintf(buffer, "%d", temperature/ 100);
 80006fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000700:	2164      	movs	r1, #100	; 0x64
 8000702:	0018      	movs	r0, r3
 8000704:	f7ff fd9c 	bl	8000240 <__divsi3>
 8000708:	0003      	movs	r3, r0
 800070a:	001a      	movs	r2, r3
 800070c:	492d      	ldr	r1, [pc, #180]	; (80007c4 <main+0x130>)
 800070e:	003b      	movs	r3, r7
 8000710:	0018      	movs	r0, r3
 8000712:	f003 fb81 	bl	8003e18 <siprintf>
    	  HAL_UART_Transmit(&hlpuart1, "t: ", 3, 1000);
 8000716:	23fa      	movs	r3, #250	; 0xfa
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	492b      	ldr	r1, [pc, #172]	; (80007c8 <main+0x134>)
 800071c:	4828      	ldr	r0, [pc, #160]	; (80007c0 <main+0x12c>)
 800071e:	2203      	movs	r2, #3
 8000720:	f002 fe02 	bl	8003328 <HAL_UART_Transmit>
    	  HAL_UART_Transmit(&hlpuart1, (uint8_t *)buffer, strlen(buffer), 1000);
 8000724:	003b      	movs	r3, r7
 8000726:	0018      	movs	r0, r3
 8000728:	f7ff fcee 	bl	8000108 <strlen>
 800072c:	0003      	movs	r3, r0
 800072e:	b29a      	uxth	r2, r3
 8000730:	23fa      	movs	r3, #250	; 0xfa
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	0039      	movs	r1, r7
 8000736:	4822      	ldr	r0, [pc, #136]	; (80007c0 <main+0x12c>)
 8000738:	f002 fdf6 	bl	8003328 <HAL_UART_Transmit>
     	  HAL_UART_Transmit( &hlpuart1, (uint8_t *)"\r\n",2, 100);
 800073c:	4923      	ldr	r1, [pc, #140]	; (80007cc <main+0x138>)
 800073e:	4820      	ldr	r0, [pc, #128]	; (80007c0 <main+0x12c>)
 8000740:	2364      	movs	r3, #100	; 0x64
 8000742:	2202      	movs	r2, #2
 8000744:	f002 fdf0 	bl	8003328 <HAL_UART_Transmit>
     	  //  printf("measured temperature: %0.2f degreeCelsius","measured humidity: %0.2f percentRH\n",temperature / 1000.0f, humidity / 1000.0f);

     	  HAL_UART_Transmit( &hlpuart1, (uint8_t *)"geliyor\r\n",9, 100);
 8000748:	491c      	ldr	r1, [pc, #112]	; (80007bc <main+0x128>)
 800074a:	481d      	ldr	r0, [pc, #116]	; (80007c0 <main+0x12c>)
 800074c:	2364      	movs	r3, #100	; 0x64
 800074e:	2209      	movs	r2, #9
 8000750:	f002 fdea 	bl	8003328 <HAL_UART_Transmit>
     	  sprintf(buffer, "%d", humidity/ 100);
 8000754:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000756:	2164      	movs	r1, #100	; 0x64
 8000758:	0018      	movs	r0, r3
 800075a:	f7ff fd71 	bl	8000240 <__divsi3>
 800075e:	0003      	movs	r3, r0
 8000760:	001a      	movs	r2, r3
 8000762:	4918      	ldr	r1, [pc, #96]	; (80007c4 <main+0x130>)
 8000764:	003b      	movs	r3, r7
 8000766:	0018      	movs	r0, r3
 8000768:	f003 fb56 	bl	8003e18 <siprintf>
     	  HAL_UART_Transmit(&hlpuart1, "n: ", 3, 1000);
 800076c:	23fa      	movs	r3, #250	; 0xfa
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	4917      	ldr	r1, [pc, #92]	; (80007d0 <main+0x13c>)
 8000772:	4813      	ldr	r0, [pc, #76]	; (80007c0 <main+0x12c>)
 8000774:	2203      	movs	r2, #3
 8000776:	f002 fdd7 	bl	8003328 <HAL_UART_Transmit>
     	  HAL_UART_Transmit(&hlpuart1, (uint8_t *)buffer, strlen(buffer), 1000);
 800077a:	003b      	movs	r3, r7
 800077c:	0018      	movs	r0, r3
 800077e:	f7ff fcc3 	bl	8000108 <strlen>
 8000782:	0003      	movs	r3, r0
 8000784:	b29a      	uxth	r2, r3
 8000786:	23fa      	movs	r3, #250	; 0xfa
 8000788:	009b      	lsls	r3, r3, #2
 800078a:	0039      	movs	r1, r7
 800078c:	480c      	ldr	r0, [pc, #48]	; (80007c0 <main+0x12c>)
 800078e:	f002 fdcb 	bl	8003328 <HAL_UART_Transmit>
     	  HAL_UART_Transmit( &hlpuart1, (uint8_t *)"\r\n",2, 100);
 8000792:	490e      	ldr	r1, [pc, #56]	; (80007cc <main+0x138>)
 8000794:	480a      	ldr	r0, [pc, #40]	; (80007c0 <main+0x12c>)
 8000796:	2364      	movs	r3, #100	; 0x64
 8000798:	2202      	movs	r2, #2
 800079a:	f002 fdc5 	bl	8003328 <HAL_UART_Transmit>
 800079e:	e003      	b.n	80007a8 <main+0x114>

      }
      else {
    	  printf("error reading measurement\n");
 80007a0:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <main+0x140>)
 80007a2:	0018      	movs	r0, r3
 80007a4:	f003 fb2e 	bl	8003e04 <puts>
      }
      sensirion_sleep_usec(1000000);
 80007a8:	4b0b      	ldr	r3, [pc, #44]	; (80007d8 <main+0x144>)
 80007aa:	0018      	movs	r0, r3
 80007ac:	f000 fbf2 	bl	8000f94 <sensirion_sleep_usec>
  {
 80007b0:	e78d      	b.n	80006ce <main+0x3a>
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	08004e0c 	.word	0x08004e0c
 80007b8:	08004e28 	.word	0x08004e28
 80007bc:	08004e48 	.word	0x08004e48
 80007c0:	20000134 	.word	0x20000134
 80007c4:	08004e54 	.word	0x08004e54
 80007c8:	08004e58 	.word	0x08004e58
 80007cc:	08004e5c 	.word	0x08004e5c
 80007d0:	08004e60 	.word	0x08004e60
 80007d4:	08004e64 	.word	0x08004e64
 80007d8:	000f4240 	.word	0x000f4240

080007dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007dc:	b590      	push	{r4, r7, lr}
 80007de:	b099      	sub	sp, #100	; 0x64
 80007e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e2:	242c      	movs	r4, #44	; 0x2c
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	0018      	movs	r0, r3
 80007e8:	2334      	movs	r3, #52	; 0x34
 80007ea:	001a      	movs	r2, r3
 80007ec:	2100      	movs	r1, #0
 80007ee:	f003 fa8f 	bl	8003d10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f2:	2318      	movs	r3, #24
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	0018      	movs	r0, r3
 80007f8:	2314      	movs	r3, #20
 80007fa:	001a      	movs	r2, r3
 80007fc:	2100      	movs	r1, #0
 80007fe:	f003 fa87 	bl	8003d10 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000802:	003b      	movs	r3, r7
 8000804:	0018      	movs	r0, r3
 8000806:	2318      	movs	r3, #24
 8000808:	001a      	movs	r2, r3
 800080a:	2100      	movs	r1, #0
 800080c:	f003 fa80 	bl	8003d10 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000810:	4b27      	ldr	r3, [pc, #156]	; (80008b0 <SystemClock_Config+0xd4>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a27      	ldr	r2, [pc, #156]	; (80008b4 <SystemClock_Config+0xd8>)
 8000816:	401a      	ands	r2, r3
 8000818:	4b25      	ldr	r3, [pc, #148]	; (80008b0 <SystemClock_Config+0xd4>)
 800081a:	2180      	movs	r1, #128	; 0x80
 800081c:	0109      	lsls	r1, r1, #4
 800081e:	430a      	orrs	r2, r1
 8000820:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000822:	0021      	movs	r1, r4
 8000824:	187b      	adds	r3, r7, r1
 8000826:	2210      	movs	r2, #16
 8000828:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800082a:	187b      	adds	r3, r7, r1
 800082c:	2201      	movs	r2, #1
 800082e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000830:	187b      	adds	r3, r7, r1
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000836:	187b      	adds	r3, r7, r1
 8000838:	22a0      	movs	r2, #160	; 0xa0
 800083a:	0212      	lsls	r2, r2, #8
 800083c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800083e:	187b      	adds	r3, r7, r1
 8000840:	2200      	movs	r2, #0
 8000842:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000844:	187b      	adds	r3, r7, r1
 8000846:	0018      	movs	r0, r3
 8000848:	f001 fe54 	bl	80024f4 <HAL_RCC_OscConfig>
 800084c:	1e03      	subs	r3, r0, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000850:	f000 f8fc 	bl	8000a4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000854:	2118      	movs	r1, #24
 8000856:	187b      	adds	r3, r7, r1
 8000858:	220f      	movs	r2, #15
 800085a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800085c:	187b      	adds	r3, r7, r1
 800085e:	2200      	movs	r2, #0
 8000860:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000862:	187b      	adds	r3, r7, r1
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000868:	187b      	adds	r3, r7, r1
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086e:	187b      	adds	r3, r7, r1
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2100      	movs	r1, #0
 8000878:	0018      	movs	r0, r3
 800087a:	f002 f9b7 	bl	8002bec <HAL_RCC_ClockConfig>
 800087e:	1e03      	subs	r3, r0, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000882:	f000 f8e3 	bl	8000a4c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 8000886:	003b      	movs	r3, r7
 8000888:	220c      	movs	r2, #12
 800088a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800088c:	003b      	movs	r3, r7
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000892:	003b      	movs	r3, r7
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000898:	003b      	movs	r3, r7
 800089a:	0018      	movs	r0, r3
 800089c:	f002 fbca 	bl	8003034 <HAL_RCCEx_PeriphCLKConfig>
 80008a0:	1e03      	subs	r3, r0, #0
 80008a2:	d001      	beq.n	80008a8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80008a4:	f000 f8d2 	bl	8000a4c <Error_Handler>
  }
}
 80008a8:	46c0      	nop			; (mov r8, r8)
 80008aa:	46bd      	mov	sp, r7
 80008ac:	b019      	add	sp, #100	; 0x64
 80008ae:	bd90      	pop	{r4, r7, pc}
 80008b0:	40007000 	.word	0x40007000
 80008b4:	ffffe7ff 	.word	0xffffe7ff

080008b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008bc:	4b1c      	ldr	r3, [pc, #112]	; (8000930 <MX_I2C1_Init+0x78>)
 80008be:	4a1d      	ldr	r2, [pc, #116]	; (8000934 <MX_I2C1_Init+0x7c>)
 80008c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 80008c2:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <MX_I2C1_Init+0x78>)
 80008c4:	22e1      	movs	r2, #225	; 0xe1
 80008c6:	00d2      	lsls	r2, r2, #3
 80008c8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008ca:	4b19      	ldr	r3, [pc, #100]	; (8000930 <MX_I2C1_Init+0x78>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008d0:	4b17      	ldr	r3, [pc, #92]	; (8000930 <MX_I2C1_Init+0x78>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008d6:	4b16      	ldr	r3, [pc, #88]	; (8000930 <MX_I2C1_Init+0x78>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <MX_I2C1_Init+0x78>)
 80008de:	2200      	movs	r2, #0
 80008e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008e2:	4b13      	ldr	r3, [pc, #76]	; (8000930 <MX_I2C1_Init+0x78>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <MX_I2C1_Init+0x78>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ee:	4b10      	ldr	r3, [pc, #64]	; (8000930 <MX_I2C1_Init+0x78>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008f4:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <MX_I2C1_Init+0x78>)
 80008f6:	0018      	movs	r0, r3
 80008f8:	f001 f8c6 	bl	8001a88 <HAL_I2C_Init>
 80008fc:	1e03      	subs	r3, r0, #0
 80008fe:	d001      	beq.n	8000904 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000900:	f000 f8a4 	bl	8000a4c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000904:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <MX_I2C1_Init+0x78>)
 8000906:	2100      	movs	r1, #0
 8000908:	0018      	movs	r0, r3
 800090a:	f001 fd5b 	bl	80023c4 <HAL_I2CEx_ConfigAnalogFilter>
 800090e:	1e03      	subs	r3, r0, #0
 8000910:	d001      	beq.n	8000916 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000912:	f000 f89b 	bl	8000a4c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000916:	4b06      	ldr	r3, [pc, #24]	; (8000930 <MX_I2C1_Init+0x78>)
 8000918:	2100      	movs	r1, #0
 800091a:	0018      	movs	r0, r3
 800091c:	f001 fd9e 	bl	800245c <HAL_I2CEx_ConfigDigitalFilter>
 8000920:	1e03      	subs	r3, r0, #0
 8000922:	d001      	beq.n	8000928 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000924:	f000 f892 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000928:	46c0      	nop			; (mov r8, r8)
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	200000e8 	.word	0x200000e8
 8000934:	40005400 	.word	0x40005400

08000938 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800093c:	4b13      	ldr	r3, [pc, #76]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 800093e:	4a14      	ldr	r2, [pc, #80]	; (8000990 <MX_LPUART1_UART_Init+0x58>)
 8000940:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000942:	4b12      	ldr	r3, [pc, #72]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 8000944:	22e1      	movs	r2, #225	; 0xe1
 8000946:	0252      	lsls	r2, r2, #9
 8000948:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800094a:	4b10      	ldr	r3, [pc, #64]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000950:	4b0e      	ldr	r3, [pc, #56]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000956:	4b0d      	ldr	r3, [pc, #52]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800095c:	4b0b      	ldr	r3, [pc, #44]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 800095e:	220c      	movs	r2, #12
 8000960:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000962:	4b0a      	ldr	r3, [pc, #40]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000968:	4b08      	ldr	r3, [pc, #32]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 800096a:	2200      	movs	r2, #0
 800096c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800096e:	4b07      	ldr	r3, [pc, #28]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 8000970:	2200      	movs	r2, #0
 8000972:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000974:	4b05      	ldr	r3, [pc, #20]	; (800098c <MX_LPUART1_UART_Init+0x54>)
 8000976:	0018      	movs	r0, r3
 8000978:	f002 fc82 	bl	8003280 <HAL_UART_Init>
 800097c:	1e03      	subs	r3, r0, #0
 800097e:	d001      	beq.n	8000984 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000980:	f000 f864 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000984:	46c0      	nop			; (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	20000134 	.word	0x20000134
 8000990:	40004800 	.word	0x40004800

08000994 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b08b      	sub	sp, #44	; 0x2c
 8000998:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	2414      	movs	r4, #20
 800099c:	193b      	adds	r3, r7, r4
 800099e:	0018      	movs	r0, r3
 80009a0:	2314      	movs	r3, #20
 80009a2:	001a      	movs	r2, r3
 80009a4:	2100      	movs	r1, #0
 80009a6:	f003 f9b3 	bl	8003d10 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009aa:	4b27      	ldr	r3, [pc, #156]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009ae:	4b26      	ldr	r3, [pc, #152]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009b0:	2104      	movs	r1, #4
 80009b2:	430a      	orrs	r2, r1
 80009b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80009b6:	4b24      	ldr	r3, [pc, #144]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ba:	2204      	movs	r2, #4
 80009bc:	4013      	ands	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c2:	4b21      	ldr	r3, [pc, #132]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009c6:	4b20      	ldr	r3, [pc, #128]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009c8:	2180      	movs	r1, #128	; 0x80
 80009ca:	430a      	orrs	r2, r1
 80009cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80009ce:	4b1e      	ldr	r3, [pc, #120]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009d2:	2280      	movs	r2, #128	; 0x80
 80009d4:	4013      	ands	r3, r2
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	4b1b      	ldr	r3, [pc, #108]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009de:	4b1a      	ldr	r3, [pc, #104]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009e0:	2101      	movs	r1, #1
 80009e2:	430a      	orrs	r2, r1
 80009e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80009e6:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ea:	2201      	movs	r2, #1
 80009ec:	4013      	ands	r3, r2
 80009ee:	60bb      	str	r3, [r7, #8]
 80009f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009f6:	4b14      	ldr	r3, [pc, #80]	; (8000a48 <MX_GPIO_Init+0xb4>)
 80009f8:	2102      	movs	r1, #2
 80009fa:	430a      	orrs	r2, r1
 80009fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80009fe:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <MX_GPIO_Init+0xb4>)
 8000a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a02:	2202      	movs	r2, #2
 8000a04:	4013      	ands	r3, r2
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000a0a:	23a0      	movs	r3, #160	; 0xa0
 8000a0c:	05db      	lsls	r3, r3, #23
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2104      	movs	r1, #4
 8000a12:	0018      	movs	r0, r3
 8000a14:	f001 f81a 	bl	8001a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a18:	0021      	movs	r1, r4
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2204      	movs	r2, #4
 8000a1e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2201      	movs	r2, #1
 8000a24:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	187a      	adds	r2, r7, r1
 8000a34:	23a0      	movs	r3, #160	; 0xa0
 8000a36:	05db      	lsls	r3, r3, #23
 8000a38:	0011      	movs	r1, r2
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f000 fe98 	bl	8001770 <HAL_GPIO_Init>

}
 8000a40:	46c0      	nop			; (mov r8, r8)
 8000a42:	46bd      	mov	sp, r7
 8000a44:	b00b      	add	sp, #44	; 0x2c
 8000a46:	bd90      	pop	{r4, r7, pc}
 8000a48:	40021000 	.word	0x40021000

08000a4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a50:	b672      	cpsid	i
}
 8000a52:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <Error_Handler+0x8>

08000a56 <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b084      	sub	sp, #16
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
 8000a5e:	000a      	movs	r2, r1
 8000a60:	1cbb      	adds	r3, r7, #2
 8000a62:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8000a64:	230d      	movs	r3, #13
 8000a66:	18fb      	adds	r3, r7, r3
 8000a68:	22ff      	movs	r2, #255	; 0xff
 8000a6a:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8000a6c:	230e      	movs	r3, #14
 8000a6e:	18fb      	adds	r3, r7, r3
 8000a70:	2200      	movs	r2, #0
 8000a72:	801a      	strh	r2, [r3, #0]
 8000a74:	e037      	b.n	8000ae6 <sensirion_common_generate_crc+0x90>
        crc ^= (data[current_byte]);
 8000a76:	230e      	movs	r3, #14
 8000a78:	18fb      	adds	r3, r7, r3
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	687a      	ldr	r2, [r7, #4]
 8000a7e:	18d3      	adds	r3, r2, r3
 8000a80:	7819      	ldrb	r1, [r3, #0]
 8000a82:	220d      	movs	r2, #13
 8000a84:	18bb      	adds	r3, r7, r2
 8000a86:	18ba      	adds	r2, r7, r2
 8000a88:	7812      	ldrb	r2, [r2, #0]
 8000a8a:	404a      	eors	r2, r1
 8000a8c:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000a8e:	230c      	movs	r3, #12
 8000a90:	18fb      	adds	r3, r7, r3
 8000a92:	2208      	movs	r2, #8
 8000a94:	701a      	strb	r2, [r3, #0]
 8000a96:	e01b      	b.n	8000ad0 <sensirion_common_generate_crc+0x7a>
            if (crc & 0x80)
 8000a98:	210d      	movs	r1, #13
 8000a9a:	187b      	adds	r3, r7, r1
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	b25b      	sxtb	r3, r3
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	da09      	bge.n	8000ab8 <sensirion_common_generate_crc+0x62>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8000aa4:	187b      	adds	r3, r7, r1
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	b25b      	sxtb	r3, r3
 8000aac:	2231      	movs	r2, #49	; 0x31
 8000aae:	4053      	eors	r3, r2
 8000ab0:	b25a      	sxtb	r2, r3
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	701a      	strb	r2, [r3, #0]
 8000ab6:	e005      	b.n	8000ac4 <sensirion_common_generate_crc+0x6e>
            else
                crc = (crc << 1);
 8000ab8:	230d      	movs	r3, #13
 8000aba:	18fa      	adds	r2, r7, r3
 8000abc:	18fb      	adds	r3, r7, r3
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	18db      	adds	r3, r3, r3
 8000ac2:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000ac4:	220c      	movs	r2, #12
 8000ac6:	18bb      	adds	r3, r7, r2
 8000ac8:	18ba      	adds	r2, r7, r2
 8000aca:	7812      	ldrb	r2, [r2, #0]
 8000acc:	3a01      	subs	r2, #1
 8000ace:	701a      	strb	r2, [r3, #0]
 8000ad0:	230c      	movs	r3, #12
 8000ad2:	18fb      	adds	r3, r7, r3
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d1de      	bne.n	8000a98 <sensirion_common_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8000ada:	220e      	movs	r2, #14
 8000adc:	18bb      	adds	r3, r7, r2
 8000ade:	18ba      	adds	r2, r7, r2
 8000ae0:	8812      	ldrh	r2, [r2, #0]
 8000ae2:	3201      	adds	r2, #1
 8000ae4:	801a      	strh	r2, [r3, #0]
 8000ae6:	230e      	movs	r3, #14
 8000ae8:	18fa      	adds	r2, r7, r3
 8000aea:	1cbb      	adds	r3, r7, #2
 8000aec:	8812      	ldrh	r2, [r2, #0]
 8000aee:	881b      	ldrh	r3, [r3, #0]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d3c0      	bcc.n	8000a76 <sensirion_common_generate_crc+0x20>
        }
    }
    return crc;
 8000af4:	230d      	movs	r3, #13
 8000af6:	18fb      	adds	r3, r7, r3
 8000af8:	781b      	ldrb	r3, [r3, #0]
}
 8000afa:	0018      	movs	r0, r3
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b004      	add	sp, #16
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b082      	sub	sp, #8
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	6078      	str	r0, [r7, #4]
 8000b0a:	0008      	movs	r0, r1
 8000b0c:	0011      	movs	r1, r2
 8000b0e:	1cbb      	adds	r3, r7, #2
 8000b10:	1c02      	adds	r2, r0, #0
 8000b12:	801a      	strh	r2, [r3, #0]
 8000b14:	1c7b      	adds	r3, r7, #1
 8000b16:	1c0a      	adds	r2, r1, #0
 8000b18:	701a      	strb	r2, [r3, #0]
    if (sensirion_common_generate_crc(data, count) != checksum)
 8000b1a:	1cbb      	adds	r3, r7, #2
 8000b1c:	881a      	ldrh	r2, [r3, #0]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	0011      	movs	r1, r2
 8000b22:	0018      	movs	r0, r3
 8000b24:	f7ff ff97 	bl	8000a56 <sensirion_common_generate_crc>
 8000b28:	0003      	movs	r3, r0
 8000b2a:	001a      	movs	r2, r3
 8000b2c:	1c7b      	adds	r3, r7, #1
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d002      	beq.n	8000b3a <sensirion_common_check_crc+0x38>
        return STATUS_FAIL;
 8000b34:	2301      	movs	r3, #1
 8000b36:	425b      	negs	r3, r3
 8000b38:	e000      	b.n	8000b3c <sensirion_common_check_crc+0x3a>
    return NO_ERROR;
 8000b3a:	2300      	movs	r3, #0
}
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	b002      	add	sp, #8
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <sensirion_fill_cmd_send_buf>:
    const uint8_t data = 0x06;
    return sensirion_i2c_write(0, &data, (uint16_t)sizeof(data));
}

uint16_t sensirion_fill_cmd_send_buf(uint8_t* buf, uint16_t cmd,
                                     const uint16_t* args, uint8_t num_args) {
 8000b44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b46:	b087      	sub	sp, #28
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	0008      	movs	r0, r1
 8000b4e:	607a      	str	r2, [r7, #4]
 8000b50:	0019      	movs	r1, r3
 8000b52:	250a      	movs	r5, #10
 8000b54:	197b      	adds	r3, r7, r5
 8000b56:	1c02      	adds	r2, r0, #0
 8000b58:	801a      	strh	r2, [r3, #0]
 8000b5a:	2309      	movs	r3, #9
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	1c0a      	adds	r2, r1, #0
 8000b60:	701a      	strb	r2, [r3, #0]
    uint8_t crc;
    uint8_t i;
    uint16_t idx = 0;
 8000b62:	2014      	movs	r0, #20
 8000b64:	183b      	adds	r3, r7, r0
 8000b66:	2200      	movs	r2, #0
 8000b68:	801a      	strh	r2, [r3, #0]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 8000b6a:	197b      	adds	r3, r7, r5
 8000b6c:	881b      	ldrh	r3, [r3, #0]
 8000b6e:	0a1b      	lsrs	r3, r3, #8
 8000b70:	b299      	uxth	r1, r3
 8000b72:	183b      	adds	r3, r7, r0
 8000b74:	881b      	ldrh	r3, [r3, #0]
 8000b76:	0004      	movs	r4, r0
 8000b78:	183a      	adds	r2, r7, r0
 8000b7a:	1c58      	adds	r0, r3, #1
 8000b7c:	8010      	strh	r0, [r2, #0]
 8000b7e:	001a      	movs	r2, r3
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	189b      	adds	r3, r3, r2
 8000b84:	b2ca      	uxtb	r2, r1
 8000b86:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 8000b88:	193b      	adds	r3, r7, r4
 8000b8a:	881b      	ldrh	r3, [r3, #0]
 8000b8c:	193a      	adds	r2, r7, r4
 8000b8e:	1c59      	adds	r1, r3, #1
 8000b90:	8011      	strh	r1, [r2, #0]
 8000b92:	001a      	movs	r2, r3
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	189b      	adds	r3, r3, r2
 8000b98:	197a      	adds	r2, r7, r5
 8000b9a:	8812      	ldrh	r2, [r2, #0]
 8000b9c:	b2d2      	uxtb	r2, r2
 8000b9e:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < num_args; ++i) {
 8000ba0:	2317      	movs	r3, #23
 8000ba2:	18fb      	adds	r3, r7, r3
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
 8000ba8:	e042      	b.n	8000c30 <sensirion_fill_cmd_send_buf+0xec>
        buf[idx++] = (uint8_t)((args[i] & 0xFF00) >> 8);
 8000baa:	2617      	movs	r6, #23
 8000bac:	19bb      	adds	r3, r7, r6
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	687a      	ldr	r2, [r7, #4]
 8000bb4:	18d3      	adds	r3, r2, r3
 8000bb6:	881b      	ldrh	r3, [r3, #0]
 8000bb8:	0a1b      	lsrs	r3, r3, #8
 8000bba:	b299      	uxth	r1, r3
 8000bbc:	2414      	movs	r4, #20
 8000bbe:	193b      	adds	r3, r7, r4
 8000bc0:	881b      	ldrh	r3, [r3, #0]
 8000bc2:	193a      	adds	r2, r7, r4
 8000bc4:	1c58      	adds	r0, r3, #1
 8000bc6:	8010      	strh	r0, [r2, #0]
 8000bc8:	001a      	movs	r2, r3
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	189b      	adds	r3, r3, r2
 8000bce:	b2ca      	uxtb	r2, r1
 8000bd0:	701a      	strb	r2, [r3, #0]
        buf[idx++] = (uint8_t)((args[i] & 0x00FF) >> 0);
 8000bd2:	19bb      	adds	r3, r7, r6
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	687a      	ldr	r2, [r7, #4]
 8000bda:	18d3      	adds	r3, r2, r3
 8000bdc:	8819      	ldrh	r1, [r3, #0]
 8000bde:	0025      	movs	r5, r4
 8000be0:	197b      	adds	r3, r7, r5
 8000be2:	881b      	ldrh	r3, [r3, #0]
 8000be4:	197a      	adds	r2, r7, r5
 8000be6:	1c58      	adds	r0, r3, #1
 8000be8:	8010      	strh	r0, [r2, #0]
 8000bea:	001a      	movs	r2, r3
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	189b      	adds	r3, r3, r2
 8000bf0:	b2ca      	uxtb	r2, r1
 8000bf2:	701a      	strb	r2, [r3, #0]

        crc = sensirion_common_generate_crc((uint8_t*)&buf[idx - 2],
 8000bf4:	197b      	adds	r3, r7, r5
 8000bf6:	881b      	ldrh	r3, [r3, #0]
 8000bf8:	3b02      	subs	r3, #2
 8000bfa:	68fa      	ldr	r2, [r7, #12]
 8000bfc:	18d3      	adds	r3, r2, r3
 8000bfe:	2213      	movs	r2, #19
 8000c00:	18bc      	adds	r4, r7, r2
 8000c02:	2102      	movs	r1, #2
 8000c04:	0018      	movs	r0, r3
 8000c06:	f7ff ff26 	bl	8000a56 <sensirion_common_generate_crc>
 8000c0a:	0003      	movs	r3, r0
 8000c0c:	7023      	strb	r3, [r4, #0]
                                            SENSIRION_WORD_SIZE);
        buf[idx++] = crc;
 8000c0e:	197b      	adds	r3, r7, r5
 8000c10:	881b      	ldrh	r3, [r3, #0]
 8000c12:	197a      	adds	r2, r7, r5
 8000c14:	1c59      	adds	r1, r3, #1
 8000c16:	8011      	strh	r1, [r2, #0]
 8000c18:	001a      	movs	r2, r3
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	189b      	adds	r3, r3, r2
 8000c1e:	2213      	movs	r2, #19
 8000c20:	18ba      	adds	r2, r7, r2
 8000c22:	7812      	ldrb	r2, [r2, #0]
 8000c24:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < num_args; ++i) {
 8000c26:	19bb      	adds	r3, r7, r6
 8000c28:	19ba      	adds	r2, r7, r6
 8000c2a:	7812      	ldrb	r2, [r2, #0]
 8000c2c:	3201      	adds	r2, #1
 8000c2e:	701a      	strb	r2, [r3, #0]
 8000c30:	2317      	movs	r3, #23
 8000c32:	18fa      	adds	r2, r7, r3
 8000c34:	2309      	movs	r3, #9
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	7812      	ldrb	r2, [r2, #0]
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d3b4      	bcc.n	8000baa <sensirion_fill_cmd_send_buf+0x66>
    }
    return idx;
 8000c40:	2314      	movs	r3, #20
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	881b      	ldrh	r3, [r3, #0]
}
 8000c46:	0018      	movs	r0, r3
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b007      	add	sp, #28
 8000c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c4e <sensirion_i2c_read_words_as_bytes>:

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 8000c4e:	b5b0      	push	{r4, r5, r7, lr}
 8000c50:	b096      	sub	sp, #88	; 0x58
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6039      	str	r1, [r7, #0]
 8000c56:	0011      	movs	r1, r2
 8000c58:	1dfb      	adds	r3, r7, #7
 8000c5a:	1c02      	adds	r2, r0, #0
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	1c0a      	adds	r2, r1, #0
 8000c62:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 8000c64:	2052      	movs	r0, #82	; 0x52
 8000c66:	1839      	adds	r1, r7, r0
 8000c68:	1d3b      	adds	r3, r7, #4
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	1c1a      	adds	r2, r3, #0
 8000c6e:	1892      	adds	r2, r2, r2
 8000c70:	18d3      	adds	r3, r2, r3
 8000c72:	800b      	strh	r3, [r1, #0]
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 8000c74:	2308      	movs	r3, #8
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 8000c7a:	183b      	adds	r3, r7, r0
 8000c7c:	881a      	ldrh	r2, [r3, #0]
 8000c7e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000c80:	1dfb      	adds	r3, r7, #7
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	0018      	movs	r0, r3
 8000c86:	f000 f945 	bl	8000f14 <sensirion_i2c_read>
 8000c8a:	0003      	movs	r3, r0
 8000c8c:	001a      	movs	r2, r3
 8000c8e:	214a      	movs	r1, #74	; 0x4a
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	801a      	strh	r2, [r3, #0]
    if (ret != NO_ERROR)
 8000c94:	000a      	movs	r2, r1
 8000c96:	18bb      	adds	r3, r7, r2
 8000c98:	2100      	movs	r1, #0
 8000c9a:	5e5b      	ldrsh	r3, [r3, r1]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d003      	beq.n	8000ca8 <sensirion_i2c_read_words_as_bytes+0x5a>
        return ret;
 8000ca0:	18bb      	adds	r3, r7, r2
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	5e9b      	ldrsh	r3, [r3, r2]
 8000ca6:	e053      	b.n	8000d50 <sensirion_i2c_read_words_as_bytes+0x102>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8000ca8:	2356      	movs	r3, #86	; 0x56
 8000caa:	18fb      	adds	r3, r7, r3
 8000cac:	2200      	movs	r2, #0
 8000cae:	801a      	strh	r2, [r3, #0]
 8000cb0:	2354      	movs	r3, #84	; 0x54
 8000cb2:	18fb      	adds	r3, r7, r3
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	801a      	strh	r2, [r3, #0]
 8000cb8:	e041      	b.n	8000d3e <sensirion_i2c_read_words_as_bytes+0xf0>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8000cba:	2156      	movs	r1, #86	; 0x56
 8000cbc:	187b      	adds	r3, r7, r1
 8000cbe:	881b      	ldrh	r3, [r3, #0]
 8000cc0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000cc2:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 8000cc4:	187b      	adds	r3, r7, r1
 8000cc6:	881b      	ldrh	r3, [r3, #0]
 8000cc8:	3302      	adds	r3, #2
 8000cca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000ccc:	18d3      	adds	r3, r2, r3
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	001a      	movs	r2, r3
 8000cd2:	2102      	movs	r1, #2
 8000cd4:	f7ff ff15 	bl	8000b02 <sensirion_common_check_crc>
 8000cd8:	0003      	movs	r3, r0
 8000cda:	001a      	movs	r2, r3
 8000cdc:	214a      	movs	r1, #74	; 0x4a
 8000cde:	187b      	adds	r3, r7, r1
 8000ce0:	801a      	strh	r2, [r3, #0]
        if (ret != NO_ERROR)
 8000ce2:	000a      	movs	r2, r1
 8000ce4:	18bb      	adds	r3, r7, r2
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	5e5b      	ldrsh	r3, [r3, r1]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d003      	beq.n	8000cf6 <sensirion_i2c_read_words_as_bytes+0xa8>
            return ret;
 8000cee:	18bb      	adds	r3, r7, r2
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	5e9b      	ldrsh	r3, [r3, r2]
 8000cf4:	e02c      	b.n	8000d50 <sensirion_i2c_read_words_as_bytes+0x102>

        data[j++] = buf8[i];
 8000cf6:	2456      	movs	r4, #86	; 0x56
 8000cf8:	193b      	adds	r3, r7, r4
 8000cfa:	881b      	ldrh	r3, [r3, #0]
 8000cfc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000cfe:	18d2      	adds	r2, r2, r3
 8000d00:	2554      	movs	r5, #84	; 0x54
 8000d02:	197b      	adds	r3, r7, r5
 8000d04:	881b      	ldrh	r3, [r3, #0]
 8000d06:	1979      	adds	r1, r7, r5
 8000d08:	1c58      	adds	r0, r3, #1
 8000d0a:	8008      	strh	r0, [r1, #0]
 8000d0c:	0019      	movs	r1, r3
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	185b      	adds	r3, r3, r1
 8000d12:	7812      	ldrb	r2, [r2, #0]
 8000d14:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 8000d16:	193b      	adds	r3, r7, r4
 8000d18:	881b      	ldrh	r3, [r3, #0]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000d1e:	18d2      	adds	r2, r2, r3
 8000d20:	197b      	adds	r3, r7, r5
 8000d22:	881b      	ldrh	r3, [r3, #0]
 8000d24:	1979      	adds	r1, r7, r5
 8000d26:	1c58      	adds	r0, r3, #1
 8000d28:	8008      	strh	r0, [r1, #0]
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	185b      	adds	r3, r3, r1
 8000d30:	7812      	ldrb	r2, [r2, #0]
 8000d32:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8000d34:	193b      	adds	r3, r7, r4
 8000d36:	193a      	adds	r2, r7, r4
 8000d38:	8812      	ldrh	r2, [r2, #0]
 8000d3a:	3203      	adds	r2, #3
 8000d3c:	801a      	strh	r2, [r3, #0]
 8000d3e:	2356      	movs	r3, #86	; 0x56
 8000d40:	18fa      	adds	r2, r7, r3
 8000d42:	2352      	movs	r3, #82	; 0x52
 8000d44:	18fb      	adds	r3, r7, r3
 8000d46:	8812      	ldrh	r2, [r2, #0]
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d3b5      	bcc.n	8000cba <sensirion_i2c_read_words_as_bytes+0x6c>
    }

    return NO_ERROR;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	0018      	movs	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b016      	add	sp, #88	; 0x58
 8000d56:	bdb0      	pop	{r4, r5, r7, pc}

08000d58 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 8000d58:	b5b0      	push	{r4, r5, r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6039      	str	r1, [r7, #0]
 8000d60:	0011      	movs	r1, r2
 8000d62:	1dfb      	adds	r3, r7, #7
 8000d64:	1c02      	adds	r2, r0, #0
 8000d66:	701a      	strb	r2, [r3, #0]
 8000d68:	1d3b      	adds	r3, r7, #4
 8000d6a:	1c0a      	adds	r2, r1, #0
 8000d6c:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 8000d6e:	250c      	movs	r5, #12
 8000d70:	197c      	adds	r4, r7, r5
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	881a      	ldrh	r2, [r3, #0]
 8000d76:	6839      	ldr	r1, [r7, #0]
 8000d78:	1dfb      	adds	r3, r7, #7
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f7ff ff66 	bl	8000c4e <sensirion_i2c_read_words_as_bytes>
 8000d82:	0003      	movs	r3, r0
 8000d84:	8023      	strh	r3, [r4, #0]
                                            num_words);
    if (ret != NO_ERROR)
 8000d86:	197b      	adds	r3, r7, r5
 8000d88:	2200      	movs	r2, #0
 8000d8a:	5e9b      	ldrsh	r3, [r3, r2]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d003      	beq.n	8000d98 <sensirion_i2c_read_words+0x40>
        return ret;
 8000d90:	197b      	adds	r3, r7, r5
 8000d92:	2200      	movs	r2, #0
 8000d94:	5e9b      	ldrsh	r3, [r3, r2]
 8000d96:	e02a      	b.n	8000dee <sensirion_i2c_read_words+0x96>

    for (i = 0; i < num_words; ++i) {
 8000d98:	230f      	movs	r3, #15
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
 8000da0:	e01c      	b.n	8000ddc <sensirion_i2c_read_words+0x84>
        word_bytes = (uint8_t*)&data_words[i];
 8000da2:	200f      	movs	r0, #15
 8000da4:	183b      	adds	r3, r7, r0
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	683a      	ldr	r2, [r7, #0]
 8000dac:	18d3      	adds	r3, r2, r3
 8000dae:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	021b      	lsls	r3, r3, #8
 8000db6:	b21a      	sxth	r2, r3
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	b21b      	sxth	r3, r3
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	b219      	sxth	r1, r3
 8000dc4:	183b      	adds	r3, r7, r0
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	683a      	ldr	r2, [r7, #0]
 8000dcc:	18d3      	adds	r3, r2, r3
 8000dce:	b28a      	uxth	r2, r1
 8000dd0:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 8000dd2:	183b      	adds	r3, r7, r0
 8000dd4:	183a      	adds	r2, r7, r0
 8000dd6:	7812      	ldrb	r2, [r2, #0]
 8000dd8:	3201      	adds	r2, #1
 8000dda:	701a      	strb	r2, [r3, #0]
 8000ddc:	230f      	movs	r3, #15
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	1d3a      	adds	r2, r7, #4
 8000de6:	8812      	ldrh	r2, [r2, #0]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d8da      	bhi.n	8000da2 <sensirion_i2c_read_words+0x4a>
    }

    return NO_ERROR;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	0018      	movs	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	b004      	add	sp, #16
 8000df4:	bdb0      	pop	{r4, r5, r7, pc}

08000df6 <sensirion_i2c_write_cmd>:

int16_t sensirion_i2c_write_cmd(uint8_t address, uint16_t command) {
 8000df6:	b590      	push	{r4, r7, lr}
 8000df8:	b085      	sub	sp, #20
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	0002      	movs	r2, r0
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	701a      	strb	r2, [r3, #0]
 8000e02:	1d3b      	adds	r3, r7, #4
 8000e04:	1c0a      	adds	r2, r1, #0
 8000e06:	801a      	strh	r2, [r3, #0]
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, command, NULL, 0);
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	8819      	ldrh	r1, [r3, #0]
 8000e0c:	240c      	movs	r4, #12
 8000e0e:	1938      	adds	r0, r7, r4
 8000e10:	2300      	movs	r3, #0
 8000e12:	2200      	movs	r2, #0
 8000e14:	f7ff fe96 	bl	8000b44 <sensirion_fill_cmd_send_buf>
    return sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8000e18:	1939      	adds	r1, r7, r4
 8000e1a:	1dfb      	adds	r3, r7, #7
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	2202      	movs	r2, #2
 8000e20:	0018      	movs	r0, r3
 8000e22:	f000 f897 	bl	8000f54 <sensirion_i2c_write>
 8000e26:	0003      	movs	r3, r0
 8000e28:	b21b      	sxth	r3, r3
}
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	b005      	add	sp, #20
 8000e30:	bd90      	pop	{r4, r7, pc}

08000e32 <sensirion_i2c_delayed_read_cmd>:
    return sensirion_i2c_write(address, buf, buf_size);
}

int16_t sensirion_i2c_delayed_read_cmd(uint8_t address, uint16_t cmd,
                                       uint32_t delay_us, uint16_t* data_words,
                                       uint16_t num_words) {
 8000e32:	b5b0      	push	{r4, r5, r7, lr}
 8000e34:	b086      	sub	sp, #24
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	60ba      	str	r2, [r7, #8]
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	240f      	movs	r4, #15
 8000e3e:	193b      	adds	r3, r7, r4
 8000e40:	1c02      	adds	r2, r0, #0
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	200c      	movs	r0, #12
 8000e46:	183b      	adds	r3, r7, r0
 8000e48:	1c0a      	adds	r2, r1, #0
 8000e4a:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, cmd, NULL, 0);
 8000e4c:	183b      	adds	r3, r7, r0
 8000e4e:	8819      	ldrh	r1, [r3, #0]
 8000e50:	2514      	movs	r5, #20
 8000e52:	1978      	adds	r0, r7, r5
 8000e54:	2300      	movs	r3, #0
 8000e56:	2200      	movs	r2, #0
 8000e58:	f7ff fe74 	bl	8000b44 <sensirion_fill_cmd_send_buf>
    ret = sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8000e5c:	1979      	adds	r1, r7, r5
 8000e5e:	193b      	adds	r3, r7, r4
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2202      	movs	r2, #2
 8000e64:	0018      	movs	r0, r3
 8000e66:	f000 f875 	bl	8000f54 <sensirion_i2c_write>
 8000e6a:	0003      	movs	r3, r0
 8000e6c:	001a      	movs	r2, r3
 8000e6e:	2116      	movs	r1, #22
 8000e70:	187b      	adds	r3, r7, r1
 8000e72:	801a      	strh	r2, [r3, #0]
    if (ret != NO_ERROR)
 8000e74:	000a      	movs	r2, r1
 8000e76:	18bb      	adds	r3, r7, r2
 8000e78:	2100      	movs	r1, #0
 8000e7a:	5e5b      	ldrsh	r3, [r3, r1]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d003      	beq.n	8000e88 <sensirion_i2c_delayed_read_cmd+0x56>
        return ret;
 8000e80:	18bb      	adds	r3, r7, r2
 8000e82:	2200      	movs	r2, #0
 8000e84:	5e9b      	ldrsh	r3, [r3, r2]
 8000e86:	e014      	b.n	8000eb2 <sensirion_i2c_delayed_read_cmd+0x80>

    if (delay_us)
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d003      	beq.n	8000e96 <sensirion_i2c_delayed_read_cmd+0x64>
        sensirion_sleep_usec(delay_us);
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	0018      	movs	r0, r3
 8000e92:	f000 f87f 	bl	8000f94 <sensirion_sleep_usec>

    return sensirion_i2c_read_words(address, data_words, num_words);
 8000e96:	2320      	movs	r3, #32
 8000e98:	2208      	movs	r2, #8
 8000e9a:	4694      	mov	ip, r2
 8000e9c:	44bc      	add	ip, r7
 8000e9e:	4463      	add	r3, ip
 8000ea0:	881a      	ldrh	r2, [r3, #0]
 8000ea2:	6879      	ldr	r1, [r7, #4]
 8000ea4:	230f      	movs	r3, #15
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f7ff ff54 	bl	8000d58 <sensirion_i2c_read_words>
 8000eb0:	0003      	movs	r3, r0
}
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	b006      	add	sp, #24
 8000eb8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000ebc <sensirion_i2c_init>:

/**
 * Initialize all hard- and software components that are needed for the I2C
 * communication.
 */
void sensirion_i2c_init(void) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 8000ec0:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <sensirion_i2c_init+0x4c>)
 8000ec2:	4a12      	ldr	r2, [pc, #72]	; (8000f0c <sensirion_i2c_init+0x50>)
 8000ec4:	601a      	str	r2, [r3, #0]
   // hi2c1.Init.ClockSpeed = 100000;
   // hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
    hi2c1.Init.OwnAddress1 = 0;
 8000ec6:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <sensirion_i2c_init+0x4c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <sensirion_i2c_init+0x4c>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ed2:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <sensirion_i2c_init+0x4c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 8000ed8:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <sensirion_i2c_init+0x4c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	615a      	str	r2, [r3, #20]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ede:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <sensirion_i2c_init+0x4c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ee4:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <sensirion_i2c_init+0x4c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	621a      	str	r2, [r3, #32]
    /* Enable the remapping of Pins 6/7 to 8/9 and the I2C clock before the
     * initialization of the GPIO Pins in HAL_I2C_Init(). This is a fix of the
     * code generated by CubeMX v4.16.0 */
   // __HAL_AFIO_REMAP_I2C1_ENABLE();
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000eea:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <sensirion_i2c_init+0x54>)
 8000eec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000eee:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <sensirion_i2c_init+0x54>)
 8000ef0:	2180      	movs	r1, #128	; 0x80
 8000ef2:	0389      	lsls	r1, r1, #14
 8000ef4:	430a      	orrs	r2, r1
 8000ef6:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_I2C_Init(&hi2c1);
 8000ef8:	4b03      	ldr	r3, [pc, #12]	; (8000f08 <sensirion_i2c_init+0x4c>)
 8000efa:	0018      	movs	r0, r3
 8000efc:	f000 fdc4 	bl	8001a88 <HAL_I2C_Init>
}
 8000f00:	46c0      	nop			; (mov r8, r8)
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	46c0      	nop			; (mov r8, r8)
 8000f08:	20000090 	.word	0x20000090
 8000f0c:	40005400 	.word	0x40005400
 8000f10:	40021000 	.word	0x40021000

08000f14 <sensirion_i2c_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count) {
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	6039      	str	r1, [r7, #0]
 8000f1c:	0011      	movs	r1, r2
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	1c02      	adds	r2, r0, #0
 8000f22:	701a      	strb	r2, [r3, #0]
 8000f24:	1d3b      	adds	r3, r7, #4
 8000f26:	1c0a      	adds	r2, r1, #0
 8000f28:	801a      	strh	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address << 1),
 8000f2a:	1dfb      	adds	r3, r7, #7
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	18db      	adds	r3, r3, r3
 8000f32:	b299      	uxth	r1, r3
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	881b      	ldrh	r3, [r3, #0]
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	4805      	ldr	r0, [pc, #20]	; (8000f50 <sensirion_i2c_read+0x3c>)
 8000f3c:	2464      	movs	r4, #100	; 0x64
 8000f3e:	9400      	str	r4, [sp, #0]
 8000f40:	f000 ff40 	bl	8001dc4 <HAL_I2C_Master_Receive>
 8000f44:	0003      	movs	r3, r0
 8000f46:	b25b      	sxtb	r3, r3
                                          data, count, 100);
}
 8000f48:	0018      	movs	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	b003      	add	sp, #12
 8000f4e:	bd90      	pop	{r4, r7, pc}
 8000f50:	20000090 	.word	0x20000090

08000f54 <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data,
                           uint16_t count) {
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af02      	add	r7, sp, #8
 8000f5a:	6039      	str	r1, [r7, #0]
 8000f5c:	0011      	movs	r1, r2
 8000f5e:	1dfb      	adds	r3, r7, #7
 8000f60:	1c02      	adds	r2, r0, #0
 8000f62:	701a      	strb	r2, [r3, #0]
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	1c0a      	adds	r2, r1, #0
 8000f68:	801a      	strh	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address << 1),
 8000f6a:	1dfb      	adds	r3, r7, #7
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	18db      	adds	r3, r3, r3
 8000f72:	b299      	uxth	r1, r3
 8000f74:	1d3b      	adds	r3, r7, #4
 8000f76:	881b      	ldrh	r3, [r3, #0]
 8000f78:	683a      	ldr	r2, [r7, #0]
 8000f7a:	4805      	ldr	r0, [pc, #20]	; (8000f90 <sensirion_i2c_write+0x3c>)
 8000f7c:	2464      	movs	r4, #100	; 0x64
 8000f7e:	9400      	str	r4, [sp, #0]
 8000f80:	f000 fe18 	bl	8001bb4 <HAL_I2C_Master_Transmit>
 8000f84:	0003      	movs	r3, r0
 8000f86:	b25b      	sxtb	r3, r3
                                           (uint8_t*)data, count, 100);
}
 8000f88:	0018      	movs	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b003      	add	sp, #12
 8000f8e:	bd90      	pop	{r4, r7, pc}
 8000f90:	20000090 	.word	0x20000090

08000f94 <sensirion_sleep_usec>:
 * Sleep for a given number of microseconds. The function should delay the
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_sleep_usec(uint32_t useconds) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	22fa      	movs	r2, #250	; 0xfa
 8000fa0:	0091      	lsls	r1, r2, #2
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	f7ff f8c2 	bl	800012c <__udivsi3>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	22fa      	movs	r2, #250	; 0xfa
 8000fb0:	0091      	lsls	r1, r2, #2
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	f7ff f940 	bl	8000238 <__aeabi_uidivmod>
 8000fb8:	1e0b      	subs	r3, r1, #0
 8000fba:	d002      	beq.n	8000fc2 <sensirion_sleep_usec+0x2e>
        msec++;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	60fb      	str	r3, [r7, #12]
     * Increment by 1 if STM32F1 driver version less than 1.1.1
     * Old firmwares of STM32F1 sleep 1ms shorter than specified in HAL_Delay.
     * This was fixed with firmware 1.6 (driver version 1.1.1), so we have to
     * fix it ourselves for older firmwares
     */
    if (HAL_GetHalVersion() < 0x01010100) {
 8000fc2:	f000 fb19 	bl	80015f8 <HAL_GetHalVersion>
 8000fc6:	0003      	movs	r3, r0
 8000fc8:	4a06      	ldr	r2, [pc, #24]	; (8000fe4 <sensirion_sleep_usec+0x50>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d802      	bhi.n	8000fd4 <sensirion_sleep_usec+0x40>
        msec++;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
    }

    HAL_Delay(msec);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f000 faea 	bl	80015b0 <HAL_Delay>
}
 8000fdc:	46c0      	nop			; (mov r8, r8)
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b004      	add	sp, #16
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	010100ff 	.word	0x010100ff

08000fe8 <sht3x_measure_blocking_read>:
static const uint16_t SHT3X_CMD_WRITE_LOALRT_LIM_SET = 0x6100;

static uint16_t sht3x_cmd_measure = SHT3X_CMD_MEASURE_HPM;

int16_t sht3x_measure_blocking_read(sht3x_i2c_addr_t addr, int32_t* temperature,
                                    int32_t* humidity) {
 8000fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fea:	b087      	sub	sp, #28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	250f      	movs	r5, #15
 8000ff4:	197b      	adds	r3, r7, r5
 8000ff6:	1c02      	adds	r2, r0, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
    int16_t ret = sht3x_measure(addr);
 8000ffa:	2616      	movs	r6, #22
 8000ffc:	19bc      	adds	r4, r7, r6
 8000ffe:	197b      	adds	r3, r7, r5
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	0018      	movs	r0, r3
 8001004:	f000 f820 	bl	8001048 <sht3x_measure>
 8001008:	0003      	movs	r3, r0
 800100a:	8023      	strh	r3, [r4, #0]
    if (ret == STATUS_OK) {
 800100c:	19bb      	adds	r3, r7, r6
 800100e:	2200      	movs	r2, #0
 8001010:	5e9b      	ldrsh	r3, [r3, r2]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d10d      	bne.n	8001032 <sht3x_measure_blocking_read+0x4a>
#if !defined(USE_SENSIRION_CLOCK_STRETCHING) || !USE_SENSIRION_CLOCK_STRETCHING
        sensirion_sleep_usec(SHT3X_MEASUREMENT_DURATION_USEC);
 8001016:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <sht3x_measure_blocking_read+0x5c>)
 8001018:	0018      	movs	r0, r3
 800101a:	f7ff ffbb 	bl	8000f94 <sensirion_sleep_usec>
#endif /* USE_SENSIRION_CLOCK_STRETCHING */
        ret = sht3x_read(addr, temperature, humidity);
 800101e:	19bc      	adds	r4, r7, r6
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	68b9      	ldr	r1, [r7, #8]
 8001024:	197b      	adds	r3, r7, r5
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	0018      	movs	r0, r3
 800102a:	f000 f823 	bl	8001074 <sht3x_read>
 800102e:	0003      	movs	r3, r0
 8001030:	8023      	strh	r3, [r4, #0]
    }
    return ret;
 8001032:	2316      	movs	r3, #22
 8001034:	18fb      	adds	r3, r7, r3
 8001036:	2200      	movs	r2, #0
 8001038:	5e9b      	ldrsh	r3, [r3, r2]
}
 800103a:	0018      	movs	r0, r3
 800103c:	46bd      	mov	sp, r7
 800103e:	b007      	add	sp, #28
 8001040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	00003a98 	.word	0x00003a98

08001048 <sht3x_measure>:

int16_t sht3x_measure(sht3x_i2c_addr_t addr) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	0002      	movs	r2, r0
 8001050:	1dfb      	adds	r3, r7, #7
 8001052:	701a      	strb	r2, [r3, #0]
    return sensirion_i2c_write_cmd(addr, sht3x_cmd_measure);
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <sht3x_measure+0x28>)
 8001056:	881a      	ldrh	r2, [r3, #0]
 8001058:	1dfb      	adds	r3, r7, #7
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	0011      	movs	r1, r2
 800105e:	0018      	movs	r0, r3
 8001060:	f7ff fec9 	bl	8000df6 <sensirion_i2c_write_cmd>
 8001064:	0003      	movs	r3, r0
}
 8001066:	0018      	movs	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	b002      	add	sp, #8
 800106c:	bd80      	pop	{r7, pc}
 800106e:	46c0      	nop			; (mov r8, r8)
 8001070:	20000000 	.word	0x20000000

08001074 <sht3x_read>:

int16_t sht3x_read(sht3x_i2c_addr_t addr, int32_t* temperature,
                   int32_t* humidity) {
 8001074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001076:	b087      	sub	sp, #28
 8001078:	af00      	add	r7, sp, #0
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	607a      	str	r2, [r7, #4]
 800107e:	260f      	movs	r6, #15
 8001080:	19bb      	adds	r3, r7, r6
 8001082:	1c02      	adds	r2, r0, #0
 8001084:	701a      	strb	r2, [r3, #0]
    uint16_t words[2];
    int16_t ret =
        sensirion_i2c_read_words(addr, words, SENSIRION_NUM_WORDS(words));
 8001086:	2316      	movs	r3, #22
 8001088:	18fc      	adds	r4, r7, r3
 800108a:	2510      	movs	r5, #16
 800108c:	1979      	adds	r1, r7, r5
 800108e:	19bb      	adds	r3, r7, r6
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2202      	movs	r2, #2
 8001094:	0018      	movs	r0, r3
 8001096:	f7ff fe5f 	bl	8000d58 <sensirion_i2c_read_words>
 800109a:	0003      	movs	r3, r0
 800109c:	8023      	strh	r3, [r4, #0]
    /**
     * formulas for conversion of the sensor signals, optimized for fixed point
     * algebra: Temperature = 175 * S_T / 2^16 - 45
     * Relative Humidity = * 100 * S_RH / 2^16
     */
    tick_to_temperature(words[0], temperature);
 800109e:	197b      	adds	r3, r7, r5
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	68ba      	ldr	r2, [r7, #8]
 80010a4:	0011      	movs	r1, r2
 80010a6:	0018      	movs	r0, r3
 80010a8:	f000 f82c 	bl	8001104 <tick_to_temperature>
    tick_to_humidity(words[1], humidity);
 80010ac:	197b      	adds	r3, r7, r5
 80010ae:	885b      	ldrh	r3, [r3, #2]
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	0011      	movs	r1, r2
 80010b4:	0018      	movs	r0, r3
 80010b6:	f000 f83d 	bl	8001134 <tick_to_humidity>

    return ret;
 80010ba:	2316      	movs	r3, #22
 80010bc:	18fb      	adds	r3, r7, r3
 80010be:	2200      	movs	r2, #0
 80010c0:	5e9b      	ldrsh	r3, [r3, r2]
}
 80010c2:	0018      	movs	r0, r3
 80010c4:	46bd      	mov	sp, r7
 80010c6:	b007      	add	sp, #28
 80010c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080010cc <sht3x_probe>:

int16_t sht3x_probe(sht3x_i2c_addr_t addr) {
 80010cc:	b590      	push	{r4, r7, lr}
 80010ce:	b087      	sub	sp, #28
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	0002      	movs	r2, r0
 80010d4:	1dfb      	adds	r3, r7, #7
 80010d6:	701a      	strb	r2, [r3, #0]
    uint16_t status;
    return sensirion_i2c_delayed_read_cmd(addr, SHT3X_CMD_READ_STATUS_REG,
 80010d8:	4909      	ldr	r1, [pc, #36]	; (8001100 <sht3x_probe+0x34>)
 80010da:	23fa      	movs	r3, #250	; 0xfa
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	001c      	movs	r4, r3
 80010e0:	230e      	movs	r3, #14
 80010e2:	18fa      	adds	r2, r7, r3
 80010e4:	1dfb      	adds	r3, r7, #7
 80010e6:	7818      	ldrb	r0, [r3, #0]
 80010e8:	2301      	movs	r3, #1
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	0013      	movs	r3, r2
 80010ee:	0022      	movs	r2, r4
 80010f0:	f7ff fe9f 	bl	8000e32 <sensirion_i2c_delayed_read_cmd>
 80010f4:	0003      	movs	r3, r0
                                          SHT3X_CMD_DURATION_USEC, &status, 1);
}
 80010f6:	0018      	movs	r0, r3
 80010f8:	46bd      	mov	sp, r7
 80010fa:	b005      	add	sp, #20
 80010fc:	bd90      	pop	{r4, r7, pc}
 80010fe:	46c0      	nop			; (mov r8, r8)
 8001100:	0000f32d 	.word	0x0000f32d

08001104 <tick_to_temperature>:
    tick_to_temperature(rawT, temperature);

    return ret;
}

void tick_to_temperature(uint16_t tick, int32_t* temperature) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	0002      	movs	r2, r0
 800110c:	6039      	str	r1, [r7, #0]
 800110e:	1dbb      	adds	r3, r7, #6
 8001110:	801a      	strh	r2, [r3, #0]
    *temperature = ((21875 * (int32_t)tick) >> 13) - 45000;
 8001112:	1dbb      	adds	r3, r7, #6
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	4a05      	ldr	r2, [pc, #20]	; (800112c <tick_to_temperature+0x28>)
 8001118:	4353      	muls	r3, r2
 800111a:	135b      	asrs	r3, r3, #13
 800111c:	4a04      	ldr	r2, [pc, #16]	; (8001130 <tick_to_temperature+0x2c>)
 800111e:	189a      	adds	r2, r3, r2
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	601a      	str	r2, [r3, #0]
}
 8001124:	46c0      	nop			; (mov r8, r8)
 8001126:	46bd      	mov	sp, r7
 8001128:	b002      	add	sp, #8
 800112a:	bd80      	pop	{r7, pc}
 800112c:	00005573 	.word	0x00005573
 8001130:	ffff5038 	.word	0xffff5038

08001134 <tick_to_humidity>:

void tick_to_humidity(uint16_t tick, int32_t* humidity) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	0002      	movs	r2, r0
 800113c:	6039      	str	r1, [r7, #0]
 800113e:	1dbb      	adds	r3, r7, #6
 8001140:	801a      	strh	r2, [r3, #0]
    *humidity = ((12500 * (int32_t)tick) >> 13);
 8001142:	1dbb      	adds	r3, r7, #6
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	4a04      	ldr	r2, [pc, #16]	; (8001158 <tick_to_humidity+0x24>)
 8001148:	4353      	muls	r3, r2
 800114a:	135a      	asrs	r2, r3, #13
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	601a      	str	r2, [r3, #0]
}
 8001150:	46c0      	nop			; (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b002      	add	sp, #8
 8001156:	bd80      	pop	{r7, pc}
 8001158:	000030d4 	.word	0x000030d4

0800115c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001160:	4b07      	ldr	r3, [pc, #28]	; (8001180 <HAL_MspInit+0x24>)
 8001162:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <HAL_MspInit+0x24>)
 8001166:	2101      	movs	r1, #1
 8001168:	430a      	orrs	r2, r1
 800116a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800116c:	4b04      	ldr	r3, [pc, #16]	; (8001180 <HAL_MspInit+0x24>)
 800116e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001170:	4b03      	ldr	r3, [pc, #12]	; (8001180 <HAL_MspInit+0x24>)
 8001172:	2180      	movs	r1, #128	; 0x80
 8001174:	0549      	lsls	r1, r1, #21
 8001176:	430a      	orrs	r2, r1
 8001178:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800117a:	46c0      	nop			; (mov r8, r8)
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40021000 	.word	0x40021000

08001184 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001184:	b590      	push	{r4, r7, lr}
 8001186:	b089      	sub	sp, #36	; 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118c:	240c      	movs	r4, #12
 800118e:	193b      	adds	r3, r7, r4
 8001190:	0018      	movs	r0, r3
 8001192:	2314      	movs	r3, #20
 8001194:	001a      	movs	r2, r3
 8001196:	2100      	movs	r1, #0
 8001198:	f002 fdba 	bl	8003d10 <memset>
  if(hi2c->Instance==I2C1)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a17      	ldr	r2, [pc, #92]	; (8001200 <HAL_I2C_MspInit+0x7c>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d128      	bne.n	80011f8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a6:	4b17      	ldr	r3, [pc, #92]	; (8001204 <HAL_I2C_MspInit+0x80>)
 80011a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011aa:	4b16      	ldr	r3, [pc, #88]	; (8001204 <HAL_I2C_MspInit+0x80>)
 80011ac:	2102      	movs	r1, #2
 80011ae:	430a      	orrs	r2, r1
 80011b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80011b2:	4b14      	ldr	r3, [pc, #80]	; (8001204 <HAL_I2C_MspInit+0x80>)
 80011b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b6:	2202      	movs	r2, #2
 80011b8:	4013      	ands	r3, r2
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011be:	0021      	movs	r1, r4
 80011c0:	187b      	adds	r3, r7, r1
 80011c2:	22c0      	movs	r2, #192	; 0xc0
 80011c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011c6:	187b      	adds	r3, r7, r1
 80011c8:	2212      	movs	r2, #18
 80011ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	187b      	adds	r3, r7, r1
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d2:	187b      	adds	r3, r7, r1
 80011d4:	2203      	movs	r2, #3
 80011d6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80011d8:	187b      	adds	r3, r7, r1
 80011da:	2201      	movs	r2, #1
 80011dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011de:	187b      	adds	r3, r7, r1
 80011e0:	4a09      	ldr	r2, [pc, #36]	; (8001208 <HAL_I2C_MspInit+0x84>)
 80011e2:	0019      	movs	r1, r3
 80011e4:	0010      	movs	r0, r2
 80011e6:	f000 fac3 	bl	8001770 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ea:	4b06      	ldr	r3, [pc, #24]	; (8001204 <HAL_I2C_MspInit+0x80>)
 80011ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011ee:	4b05      	ldr	r3, [pc, #20]	; (8001204 <HAL_I2C_MspInit+0x80>)
 80011f0:	2180      	movs	r1, #128	; 0x80
 80011f2:	0389      	lsls	r1, r1, #14
 80011f4:	430a      	orrs	r2, r1
 80011f6:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b009      	add	sp, #36	; 0x24
 80011fe:	bd90      	pop	{r4, r7, pc}
 8001200:	40005400 	.word	0x40005400
 8001204:	40021000 	.word	0x40021000
 8001208:	50000400 	.word	0x50000400

0800120c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b08b      	sub	sp, #44	; 0x2c
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	2414      	movs	r4, #20
 8001216:	193b      	adds	r3, r7, r4
 8001218:	0018      	movs	r0, r3
 800121a:	2314      	movs	r3, #20
 800121c:	001a      	movs	r2, r3
 800121e:	2100      	movs	r1, #0
 8001220:	f002 fd76 	bl	8003d10 <memset>
  if(huart->Instance==LPUART1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a28      	ldr	r2, [pc, #160]	; (80012cc <HAL_UART_MspInit+0xc0>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d14a      	bne.n	80012c4 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800122e:	4b28      	ldr	r3, [pc, #160]	; (80012d0 <HAL_UART_MspInit+0xc4>)
 8001230:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001232:	4b27      	ldr	r3, [pc, #156]	; (80012d0 <HAL_UART_MspInit+0xc4>)
 8001234:	2180      	movs	r1, #128	; 0x80
 8001236:	02c9      	lsls	r1, r1, #11
 8001238:	430a      	orrs	r2, r1
 800123a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800123c:	4b24      	ldr	r3, [pc, #144]	; (80012d0 <HAL_UART_MspInit+0xc4>)
 800123e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001240:	4b23      	ldr	r3, [pc, #140]	; (80012d0 <HAL_UART_MspInit+0xc4>)
 8001242:	2104      	movs	r1, #4
 8001244:	430a      	orrs	r2, r1
 8001246:	62da      	str	r2, [r3, #44]	; 0x2c
 8001248:	4b21      	ldr	r3, [pc, #132]	; (80012d0 <HAL_UART_MspInit+0xc4>)
 800124a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124c:	2204      	movs	r2, #4
 800124e:	4013      	ands	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
 8001252:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001254:	4b1e      	ldr	r3, [pc, #120]	; (80012d0 <HAL_UART_MspInit+0xc4>)
 8001256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001258:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <HAL_UART_MspInit+0xc4>)
 800125a:	2102      	movs	r1, #2
 800125c:	430a      	orrs	r2, r1
 800125e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001260:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <HAL_UART_MspInit+0xc4>)
 8001262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001264:	2202      	movs	r2, #2
 8001266:	4013      	ands	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PB10     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800126c:	193b      	adds	r3, r7, r4
 800126e:	2201      	movs	r2, #1
 8001270:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001272:	193b      	adds	r3, r7, r4
 8001274:	2202      	movs	r2, #2
 8001276:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	193b      	adds	r3, r7, r4
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127e:	193b      	adds	r3, r7, r4
 8001280:	2203      	movs	r2, #3
 8001282:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8001284:	193b      	adds	r3, r7, r4
 8001286:	2206      	movs	r2, #6
 8001288:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800128a:	193b      	adds	r3, r7, r4
 800128c:	4a11      	ldr	r2, [pc, #68]	; (80012d4 <HAL_UART_MspInit+0xc8>)
 800128e:	0019      	movs	r1, r3
 8001290:	0010      	movs	r0, r2
 8001292:	f000 fa6d 	bl	8001770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001296:	0021      	movs	r1, r4
 8001298:	187b      	adds	r3, r7, r1
 800129a:	2280      	movs	r2, #128	; 0x80
 800129c:	00d2      	lsls	r2, r2, #3
 800129e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	187b      	adds	r3, r7, r1
 80012a2:	2202      	movs	r2, #2
 80012a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	187b      	adds	r3, r7, r1
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ac:	187b      	adds	r3, r7, r1
 80012ae:	2203      	movs	r2, #3
 80012b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80012b2:	187b      	adds	r3, r7, r1
 80012b4:	2206      	movs	r2, #6
 80012b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b8:	187b      	adds	r3, r7, r1
 80012ba:	4a07      	ldr	r2, [pc, #28]	; (80012d8 <HAL_UART_MspInit+0xcc>)
 80012bc:	0019      	movs	r1, r3
 80012be:	0010      	movs	r0, r2
 80012c0:	f000 fa56 	bl	8001770 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80012c4:	46c0      	nop			; (mov r8, r8)
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b00b      	add	sp, #44	; 0x2c
 80012ca:	bd90      	pop	{r4, r7, pc}
 80012cc:	40004800 	.word	0x40004800
 80012d0:	40021000 	.word	0x40021000
 80012d4:	50000800 	.word	0x50000800
 80012d8:	50000400 	.word	0x50000400

080012dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012e0:	e7fe      	b.n	80012e0 <NMI_Handler+0x4>

080012e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012e6:	e7fe      	b.n	80012e6 <HardFault_Handler+0x4>

080012e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012ec:	46c0      	nop			; (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012f6:	46c0      	nop			; (mov r8, r8)
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001300:	f000 f93a 	bl	8001578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001304:	46c0      	nop			; (mov r8, r8)
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b086      	sub	sp, #24
 800130e:	af00      	add	r7, sp, #0
 8001310:	60f8      	str	r0, [r7, #12]
 8001312:	60b9      	str	r1, [r7, #8]
 8001314:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001316:	2300      	movs	r3, #0
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	e00a      	b.n	8001332 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800131c:	e000      	b.n	8001320 <_read+0x16>
 800131e:	bf00      	nop
 8001320:	0001      	movs	r1, r0
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	1c5a      	adds	r2, r3, #1
 8001326:	60ba      	str	r2, [r7, #8]
 8001328:	b2ca      	uxtb	r2, r1
 800132a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	3301      	adds	r3, #1
 8001330:	617b      	str	r3, [r7, #20]
 8001332:	697a      	ldr	r2, [r7, #20]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	429a      	cmp	r2, r3
 8001338:	dbf0      	blt.n	800131c <_read+0x12>
	}

return len;
 800133a:	687b      	ldr	r3, [r7, #4]
}
 800133c:	0018      	movs	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	b006      	add	sp, #24
 8001342:	bd80      	pop	{r7, pc}

08001344 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
 8001354:	e009      	b.n	800136a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	1c5a      	adds	r2, r3, #1
 800135a:	60ba      	str	r2, [r7, #8]
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	0018      	movs	r0, r3
 8001360:	e000      	b.n	8001364 <_write+0x20>
 8001362:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	3301      	adds	r3, #1
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	697a      	ldr	r2, [r7, #20]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	429a      	cmp	r2, r3
 8001370:	dbf1      	blt.n	8001356 <_write+0x12>
	}
	return len;
 8001372:	687b      	ldr	r3, [r7, #4]
}
 8001374:	0018      	movs	r0, r3
 8001376:	46bd      	mov	sp, r7
 8001378:	b006      	add	sp, #24
 800137a:	bd80      	pop	{r7, pc}

0800137c <_close>:

int _close(int file)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	return -1;
 8001384:	2301      	movs	r3, #1
 8001386:	425b      	negs	r3, r3
}
 8001388:	0018      	movs	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	b002      	add	sp, #8
 800138e:	bd80      	pop	{r7, pc}

08001390 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	2280      	movs	r2, #128	; 0x80
 800139e:	0192      	lsls	r2, r2, #6
 80013a0:	605a      	str	r2, [r3, #4]
	return 0;
 80013a2:	2300      	movs	r3, #0
}
 80013a4:	0018      	movs	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	b002      	add	sp, #8
 80013aa:	bd80      	pop	{r7, pc}

080013ac <_isatty>:

int _isatty(int file)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	return 1;
 80013b4:	2301      	movs	r3, #1
}
 80013b6:	0018      	movs	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	b002      	add	sp, #8
 80013bc:	bd80      	pop	{r7, pc}

080013be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	b084      	sub	sp, #16
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	60f8      	str	r0, [r7, #12]
 80013c6:	60b9      	str	r1, [r7, #8]
 80013c8:	607a      	str	r2, [r7, #4]
	return 0;
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	0018      	movs	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	b004      	add	sp, #16
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013dc:	4a14      	ldr	r2, [pc, #80]	; (8001430 <_sbrk+0x5c>)
 80013de:	4b15      	ldr	r3, [pc, #84]	; (8001434 <_sbrk+0x60>)
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e8:	4b13      	ldr	r3, [pc, #76]	; (8001438 <_sbrk+0x64>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d102      	bne.n	80013f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013f0:	4b11      	ldr	r3, [pc, #68]	; (8001438 <_sbrk+0x64>)
 80013f2:	4a12      	ldr	r2, [pc, #72]	; (800143c <_sbrk+0x68>)
 80013f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013f6:	4b10      	ldr	r3, [pc, #64]	; (8001438 <_sbrk+0x64>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	18d3      	adds	r3, r2, r3
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	429a      	cmp	r2, r3
 8001402:	d207      	bcs.n	8001414 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001404:	f002 fc5a 	bl	8003cbc <__errno>
 8001408:	0003      	movs	r3, r0
 800140a:	220c      	movs	r2, #12
 800140c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800140e:	2301      	movs	r3, #1
 8001410:	425b      	negs	r3, r3
 8001412:	e009      	b.n	8001428 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <_sbrk+0x64>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800141a:	4b07      	ldr	r3, [pc, #28]	; (8001438 <_sbrk+0x64>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	18d2      	adds	r2, r2, r3
 8001422:	4b05      	ldr	r3, [pc, #20]	; (8001438 <_sbrk+0x64>)
 8001424:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001426:	68fb      	ldr	r3, [r7, #12]
}
 8001428:	0018      	movs	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	b006      	add	sp, #24
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20002000 	.word	0x20002000
 8001434:	00000400 	.word	0x00000400
 8001438:	200000dc 	.word	0x200000dc
 800143c:	200001d0 	.word	0x200001d0

08001440 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001444:	46c0      	nop			; (mov r8, r8)
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800144c:	4813      	ldr	r0, [pc, #76]	; (800149c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800144e:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001450:	4813      	ldr	r0, [pc, #76]	; (80014a0 <LoopForever+0x6>)
    LDR R1, [R0]
 8001452:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001454:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001456:	4a13      	ldr	r2, [pc, #76]	; (80014a4 <LoopForever+0xa>)
    CMP R1, R2
 8001458:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800145a:	d105      	bne.n	8001468 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 800145c:	4812      	ldr	r0, [pc, #72]	; (80014a8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800145e:	4913      	ldr	r1, [pc, #76]	; (80014ac <LoopForever+0x12>)
    STR R1, [R0]
 8001460:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001462:	4813      	ldr	r0, [pc, #76]	; (80014b0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001464:	4913      	ldr	r1, [pc, #76]	; (80014b4 <LoopForever+0x1a>)
    STR R1, [R0]
 8001466:	6001      	str	r1, [r0, #0]

08001468 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001468:	4813      	ldr	r0, [pc, #76]	; (80014b8 <LoopForever+0x1e>)
  ldr r1, =_edata
 800146a:	4914      	ldr	r1, [pc, #80]	; (80014bc <LoopForever+0x22>)
  ldr r2, =_sidata
 800146c:	4a14      	ldr	r2, [pc, #80]	; (80014c0 <LoopForever+0x26>)
  movs r3, #0
 800146e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001470:	e002      	b.n	8001478 <LoopCopyDataInit>

08001472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001476:	3304      	adds	r3, #4

08001478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800147a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800147c:	d3f9      	bcc.n	8001472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147e:	4a11      	ldr	r2, [pc, #68]	; (80014c4 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001480:	4c11      	ldr	r4, [pc, #68]	; (80014c8 <LoopForever+0x2e>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001484:	e001      	b.n	800148a <LoopFillZerobss>

08001486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001488:	3204      	adds	r2, #4

0800148a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800148a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800148c:	d3fb      	bcc.n	8001486 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800148e:	f7ff ffd7 	bl	8001440 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001492:	f002 fc19 	bl	8003cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001496:	f7ff f8fd 	bl	8000694 <main>

0800149a <LoopForever>:

LoopForever:
    b LoopForever
 800149a:	e7fe      	b.n	800149a <LoopForever>
   ldr   r0, =_estack
 800149c:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 80014a0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80014a4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80014a8:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80014ac:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80014b0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80014b4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80014b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014bc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80014c0:	08004f94 	.word	0x08004f94
  ldr r2, =_sbss
 80014c4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80014c8:	200001cc 	.word	0x200001cc

080014cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014cc:	e7fe      	b.n	80014cc <ADC1_IRQHandler>
	...

080014d0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80014d6:	1dfb      	adds	r3, r7, #7
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <HAL_Init+0x3c>)
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4b0a      	ldr	r3, [pc, #40]	; (800150c <HAL_Init+0x3c>)
 80014e2:	2140      	movs	r1, #64	; 0x40
 80014e4:	430a      	orrs	r2, r1
 80014e6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014e8:	2003      	movs	r0, #3
 80014ea:	f000 f811 	bl	8001510 <HAL_InitTick>
 80014ee:	1e03      	subs	r3, r0, #0
 80014f0:	d003      	beq.n	80014fa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80014f2:	1dfb      	adds	r3, r7, #7
 80014f4:	2201      	movs	r2, #1
 80014f6:	701a      	strb	r2, [r3, #0]
 80014f8:	e001      	b.n	80014fe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014fa:	f7ff fe2f 	bl	800115c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014fe:	1dfb      	adds	r3, r7, #7
 8001500:	781b      	ldrb	r3, [r3, #0]
}
 8001502:	0018      	movs	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	b002      	add	sp, #8
 8001508:	bd80      	pop	{r7, pc}
 800150a:	46c0      	nop			; (mov r8, r8)
 800150c:	40022000 	.word	0x40022000

08001510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001510:	b590      	push	{r4, r7, lr}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001518:	4b14      	ldr	r3, [pc, #80]	; (800156c <HAL_InitTick+0x5c>)
 800151a:	681c      	ldr	r4, [r3, #0]
 800151c:	4b14      	ldr	r3, [pc, #80]	; (8001570 <HAL_InitTick+0x60>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	0019      	movs	r1, r3
 8001522:	23fa      	movs	r3, #250	; 0xfa
 8001524:	0098      	lsls	r0, r3, #2
 8001526:	f7fe fe01 	bl	800012c <__udivsi3>
 800152a:	0003      	movs	r3, r0
 800152c:	0019      	movs	r1, r3
 800152e:	0020      	movs	r0, r4
 8001530:	f7fe fdfc 	bl	800012c <__udivsi3>
 8001534:	0003      	movs	r3, r0
 8001536:	0018      	movs	r0, r3
 8001538:	f000 f90d 	bl	8001756 <HAL_SYSTICK_Config>
 800153c:	1e03      	subs	r3, r0, #0
 800153e:	d001      	beq.n	8001544 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e00f      	b.n	8001564 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b03      	cmp	r3, #3
 8001548:	d80b      	bhi.n	8001562 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800154a:	6879      	ldr	r1, [r7, #4]
 800154c:	2301      	movs	r3, #1
 800154e:	425b      	negs	r3, r3
 8001550:	2200      	movs	r2, #0
 8001552:	0018      	movs	r0, r3
 8001554:	f000 f8ea 	bl	800172c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001558:	4b06      	ldr	r3, [pc, #24]	; (8001574 <HAL_InitTick+0x64>)
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	e000      	b.n	8001564 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
}
 8001564:	0018      	movs	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	b003      	add	sp, #12
 800156a:	bd90      	pop	{r4, r7, pc}
 800156c:	20000004 	.word	0x20000004
 8001570:	2000000c 	.word	0x2000000c
 8001574:	20000008 	.word	0x20000008

08001578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800157c:	4b05      	ldr	r3, [pc, #20]	; (8001594 <HAL_IncTick+0x1c>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	001a      	movs	r2, r3
 8001582:	4b05      	ldr	r3, [pc, #20]	; (8001598 <HAL_IncTick+0x20>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	18d2      	adds	r2, r2, r3
 8001588:	4b03      	ldr	r3, [pc, #12]	; (8001598 <HAL_IncTick+0x20>)
 800158a:	601a      	str	r2, [r3, #0]
}
 800158c:	46c0      	nop			; (mov r8, r8)
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	2000000c 	.word	0x2000000c
 8001598:	200001b8 	.word	0x200001b8

0800159c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  return uwTick;
 80015a0:	4b02      	ldr	r3, [pc, #8]	; (80015ac <HAL_GetTick+0x10>)
 80015a2:	681b      	ldr	r3, [r3, #0]
}
 80015a4:	0018      	movs	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	46c0      	nop			; (mov r8, r8)
 80015ac:	200001b8 	.word	0x200001b8

080015b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015b8:	f7ff fff0 	bl	800159c <HAL_GetTick>
 80015bc:	0003      	movs	r3, r0
 80015be:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3301      	adds	r3, #1
 80015c8:	d005      	beq.n	80015d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015ca:	4b0a      	ldr	r3, [pc, #40]	; (80015f4 <HAL_Delay+0x44>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	001a      	movs	r2, r3
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	189b      	adds	r3, r3, r2
 80015d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015d6:	46c0      	nop			; (mov r8, r8)
 80015d8:	f7ff ffe0 	bl	800159c <HAL_GetTick>
 80015dc:	0002      	movs	r2, r0
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d8f7      	bhi.n	80015d8 <HAL_Delay+0x28>
  {
  }
}
 80015e8:	46c0      	nop			; (mov r8, r8)
 80015ea:	46c0      	nop			; (mov r8, r8)
 80015ec:	46bd      	mov	sp, r7
 80015ee:	b004      	add	sp, #16
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	46c0      	nop			; (mov r8, r8)
 80015f4:	2000000c 	.word	0x2000000c

080015f8 <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 80015fc:	4b01      	ldr	r3, [pc, #4]	; (8001604 <HAL_GetHalVersion+0xc>)
}
 80015fe:	0018      	movs	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	010a0500 	.word	0x010a0500

08001608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001608:	b590      	push	{r4, r7, lr}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	0002      	movs	r2, r0
 8001610:	6039      	str	r1, [r7, #0]
 8001612:	1dfb      	adds	r3, r7, #7
 8001614:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001616:	1dfb      	adds	r3, r7, #7
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b7f      	cmp	r3, #127	; 0x7f
 800161c:	d828      	bhi.n	8001670 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800161e:	4a2f      	ldr	r2, [pc, #188]	; (80016dc <__NVIC_SetPriority+0xd4>)
 8001620:	1dfb      	adds	r3, r7, #7
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	b25b      	sxtb	r3, r3
 8001626:	089b      	lsrs	r3, r3, #2
 8001628:	33c0      	adds	r3, #192	; 0xc0
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	589b      	ldr	r3, [r3, r2]
 800162e:	1dfa      	adds	r2, r7, #7
 8001630:	7812      	ldrb	r2, [r2, #0]
 8001632:	0011      	movs	r1, r2
 8001634:	2203      	movs	r2, #3
 8001636:	400a      	ands	r2, r1
 8001638:	00d2      	lsls	r2, r2, #3
 800163a:	21ff      	movs	r1, #255	; 0xff
 800163c:	4091      	lsls	r1, r2
 800163e:	000a      	movs	r2, r1
 8001640:	43d2      	mvns	r2, r2
 8001642:	401a      	ands	r2, r3
 8001644:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	019b      	lsls	r3, r3, #6
 800164a:	22ff      	movs	r2, #255	; 0xff
 800164c:	401a      	ands	r2, r3
 800164e:	1dfb      	adds	r3, r7, #7
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	0018      	movs	r0, r3
 8001654:	2303      	movs	r3, #3
 8001656:	4003      	ands	r3, r0
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800165c:	481f      	ldr	r0, [pc, #124]	; (80016dc <__NVIC_SetPriority+0xd4>)
 800165e:	1dfb      	adds	r3, r7, #7
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	b25b      	sxtb	r3, r3
 8001664:	089b      	lsrs	r3, r3, #2
 8001666:	430a      	orrs	r2, r1
 8001668:	33c0      	adds	r3, #192	; 0xc0
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800166e:	e031      	b.n	80016d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001670:	4a1b      	ldr	r2, [pc, #108]	; (80016e0 <__NVIC_SetPriority+0xd8>)
 8001672:	1dfb      	adds	r3, r7, #7
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	0019      	movs	r1, r3
 8001678:	230f      	movs	r3, #15
 800167a:	400b      	ands	r3, r1
 800167c:	3b08      	subs	r3, #8
 800167e:	089b      	lsrs	r3, r3, #2
 8001680:	3306      	adds	r3, #6
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	18d3      	adds	r3, r2, r3
 8001686:	3304      	adds	r3, #4
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	1dfa      	adds	r2, r7, #7
 800168c:	7812      	ldrb	r2, [r2, #0]
 800168e:	0011      	movs	r1, r2
 8001690:	2203      	movs	r2, #3
 8001692:	400a      	ands	r2, r1
 8001694:	00d2      	lsls	r2, r2, #3
 8001696:	21ff      	movs	r1, #255	; 0xff
 8001698:	4091      	lsls	r1, r2
 800169a:	000a      	movs	r2, r1
 800169c:	43d2      	mvns	r2, r2
 800169e:	401a      	ands	r2, r3
 80016a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	019b      	lsls	r3, r3, #6
 80016a6:	22ff      	movs	r2, #255	; 0xff
 80016a8:	401a      	ands	r2, r3
 80016aa:	1dfb      	adds	r3, r7, #7
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	0018      	movs	r0, r3
 80016b0:	2303      	movs	r3, #3
 80016b2:	4003      	ands	r3, r0
 80016b4:	00db      	lsls	r3, r3, #3
 80016b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016b8:	4809      	ldr	r0, [pc, #36]	; (80016e0 <__NVIC_SetPriority+0xd8>)
 80016ba:	1dfb      	adds	r3, r7, #7
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	001c      	movs	r4, r3
 80016c0:	230f      	movs	r3, #15
 80016c2:	4023      	ands	r3, r4
 80016c4:	3b08      	subs	r3, #8
 80016c6:	089b      	lsrs	r3, r3, #2
 80016c8:	430a      	orrs	r2, r1
 80016ca:	3306      	adds	r3, #6
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	18c3      	adds	r3, r0, r3
 80016d0:	3304      	adds	r3, #4
 80016d2:	601a      	str	r2, [r3, #0]
}
 80016d4:	46c0      	nop			; (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b003      	add	sp, #12
 80016da:	bd90      	pop	{r4, r7, pc}
 80016dc:	e000e100 	.word	0xe000e100
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	1e5a      	subs	r2, r3, #1
 80016f0:	2380      	movs	r3, #128	; 0x80
 80016f2:	045b      	lsls	r3, r3, #17
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d301      	bcc.n	80016fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016f8:	2301      	movs	r3, #1
 80016fa:	e010      	b.n	800171e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fc:	4b0a      	ldr	r3, [pc, #40]	; (8001728 <SysTick_Config+0x44>)
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	3a01      	subs	r2, #1
 8001702:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001704:	2301      	movs	r3, #1
 8001706:	425b      	negs	r3, r3
 8001708:	2103      	movs	r1, #3
 800170a:	0018      	movs	r0, r3
 800170c:	f7ff ff7c 	bl	8001608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001710:	4b05      	ldr	r3, [pc, #20]	; (8001728 <SysTick_Config+0x44>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001716:	4b04      	ldr	r3, [pc, #16]	; (8001728 <SysTick_Config+0x44>)
 8001718:	2207      	movs	r2, #7
 800171a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800171c:	2300      	movs	r3, #0
}
 800171e:	0018      	movs	r0, r3
 8001720:	46bd      	mov	sp, r7
 8001722:	b002      	add	sp, #8
 8001724:	bd80      	pop	{r7, pc}
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	e000e010 	.word	0xe000e010

0800172c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	60b9      	str	r1, [r7, #8]
 8001734:	607a      	str	r2, [r7, #4]
 8001736:	210f      	movs	r1, #15
 8001738:	187b      	adds	r3, r7, r1
 800173a:	1c02      	adds	r2, r0, #0
 800173c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	187b      	adds	r3, r7, r1
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	b25b      	sxtb	r3, r3
 8001746:	0011      	movs	r1, r2
 8001748:	0018      	movs	r0, r3
 800174a:	f7ff ff5d 	bl	8001608 <__NVIC_SetPriority>
}
 800174e:	46c0      	nop			; (mov r8, r8)
 8001750:	46bd      	mov	sp, r7
 8001752:	b004      	add	sp, #16
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	0018      	movs	r0, r3
 8001762:	f7ff ffbf 	bl	80016e4 <SysTick_Config>
 8001766:	0003      	movs	r3, r0
}
 8001768:	0018      	movs	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	b002      	add	sp, #8
 800176e:	bd80      	pop	{r7, pc}

08001770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001782:	2300      	movs	r3, #0
 8001784:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001786:	e149      	b.n	8001a1c <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2101      	movs	r1, #1
 800178e:	697a      	ldr	r2, [r7, #20]
 8001790:	4091      	lsls	r1, r2
 8001792:	000a      	movs	r2, r1
 8001794:	4013      	ands	r3, r2
 8001796:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d100      	bne.n	80017a0 <HAL_GPIO_Init+0x30>
 800179e:	e13a      	b.n	8001a16 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	2203      	movs	r2, #3
 80017a6:	4013      	ands	r3, r2
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d005      	beq.n	80017b8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	2203      	movs	r2, #3
 80017b2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d130      	bne.n	800181a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	2203      	movs	r2, #3
 80017c4:	409a      	lsls	r2, r3
 80017c6:	0013      	movs	r3, r2
 80017c8:	43da      	mvns	r2, r3
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	4013      	ands	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	68da      	ldr	r2, [r3, #12]
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	409a      	lsls	r2, r3
 80017da:	0013      	movs	r3, r2
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	4313      	orrs	r3, r2
 80017e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ee:	2201      	movs	r2, #1
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	409a      	lsls	r2, r3
 80017f4:	0013      	movs	r3, r2
 80017f6:	43da      	mvns	r2, r3
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	4013      	ands	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	091b      	lsrs	r3, r3, #4
 8001804:	2201      	movs	r2, #1
 8001806:	401a      	ands	r2, r3
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	409a      	lsls	r2, r3
 800180c:	0013      	movs	r3, r2
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	4313      	orrs	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2203      	movs	r2, #3
 8001820:	4013      	ands	r3, r2
 8001822:	2b03      	cmp	r3, #3
 8001824:	d017      	beq.n	8001856 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	2203      	movs	r2, #3
 8001832:	409a      	lsls	r2, r3
 8001834:	0013      	movs	r3, r2
 8001836:	43da      	mvns	r2, r3
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	689a      	ldr	r2, [r3, #8]
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	409a      	lsls	r2, r3
 8001848:	0013      	movs	r3, r2
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	4313      	orrs	r3, r2
 800184e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2203      	movs	r2, #3
 800185c:	4013      	ands	r3, r2
 800185e:	2b02      	cmp	r3, #2
 8001860:	d123      	bne.n	80018aa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	08da      	lsrs	r2, r3, #3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	3208      	adds	r2, #8
 800186a:	0092      	lsls	r2, r2, #2
 800186c:	58d3      	ldr	r3, [r2, r3]
 800186e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	2207      	movs	r2, #7
 8001874:	4013      	ands	r3, r2
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	220f      	movs	r2, #15
 800187a:	409a      	lsls	r2, r3
 800187c:	0013      	movs	r3, r2
 800187e:	43da      	mvns	r2, r3
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	4013      	ands	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	691a      	ldr	r2, [r3, #16]
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	2107      	movs	r1, #7
 800188e:	400b      	ands	r3, r1
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	409a      	lsls	r2, r3
 8001894:	0013      	movs	r3, r2
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4313      	orrs	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	08da      	lsrs	r2, r3, #3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3208      	adds	r2, #8
 80018a4:	0092      	lsls	r2, r2, #2
 80018a6:	6939      	ldr	r1, [r7, #16]
 80018a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	2203      	movs	r2, #3
 80018b6:	409a      	lsls	r2, r3
 80018b8:	0013      	movs	r3, r2
 80018ba:	43da      	mvns	r2, r3
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	4013      	ands	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	2203      	movs	r2, #3
 80018c8:	401a      	ands	r2, r3
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	409a      	lsls	r2, r3
 80018d0:	0013      	movs	r3, r2
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	23c0      	movs	r3, #192	; 0xc0
 80018e4:	029b      	lsls	r3, r3, #10
 80018e6:	4013      	ands	r3, r2
 80018e8:	d100      	bne.n	80018ec <HAL_GPIO_Init+0x17c>
 80018ea:	e094      	b.n	8001a16 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ec:	4b51      	ldr	r3, [pc, #324]	; (8001a34 <HAL_GPIO_Init+0x2c4>)
 80018ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018f0:	4b50      	ldr	r3, [pc, #320]	; (8001a34 <HAL_GPIO_Init+0x2c4>)
 80018f2:	2101      	movs	r1, #1
 80018f4:	430a      	orrs	r2, r1
 80018f6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80018f8:	4a4f      	ldr	r2, [pc, #316]	; (8001a38 <HAL_GPIO_Init+0x2c8>)
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	089b      	lsrs	r3, r3, #2
 80018fe:	3302      	adds	r3, #2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	589b      	ldr	r3, [r3, r2]
 8001904:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	2203      	movs	r2, #3
 800190a:	4013      	ands	r3, r2
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	220f      	movs	r2, #15
 8001910:	409a      	lsls	r2, r3
 8001912:	0013      	movs	r3, r2
 8001914:	43da      	mvns	r2, r3
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	4013      	ands	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	23a0      	movs	r3, #160	; 0xa0
 8001920:	05db      	lsls	r3, r3, #23
 8001922:	429a      	cmp	r2, r3
 8001924:	d013      	beq.n	800194e <HAL_GPIO_Init+0x1de>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a44      	ldr	r2, [pc, #272]	; (8001a3c <HAL_GPIO_Init+0x2cc>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d00d      	beq.n	800194a <HAL_GPIO_Init+0x1da>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a43      	ldr	r2, [pc, #268]	; (8001a40 <HAL_GPIO_Init+0x2d0>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d007      	beq.n	8001946 <HAL_GPIO_Init+0x1d6>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a42      	ldr	r2, [pc, #264]	; (8001a44 <HAL_GPIO_Init+0x2d4>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d101      	bne.n	8001942 <HAL_GPIO_Init+0x1d2>
 800193e:	2305      	movs	r3, #5
 8001940:	e006      	b.n	8001950 <HAL_GPIO_Init+0x1e0>
 8001942:	2306      	movs	r3, #6
 8001944:	e004      	b.n	8001950 <HAL_GPIO_Init+0x1e0>
 8001946:	2302      	movs	r3, #2
 8001948:	e002      	b.n	8001950 <HAL_GPIO_Init+0x1e0>
 800194a:	2301      	movs	r3, #1
 800194c:	e000      	b.n	8001950 <HAL_GPIO_Init+0x1e0>
 800194e:	2300      	movs	r3, #0
 8001950:	697a      	ldr	r2, [r7, #20]
 8001952:	2103      	movs	r1, #3
 8001954:	400a      	ands	r2, r1
 8001956:	0092      	lsls	r2, r2, #2
 8001958:	4093      	lsls	r3, r2
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	4313      	orrs	r3, r2
 800195e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001960:	4935      	ldr	r1, [pc, #212]	; (8001a38 <HAL_GPIO_Init+0x2c8>)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	089b      	lsrs	r3, r3, #2
 8001966:	3302      	adds	r3, #2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800196e:	4b36      	ldr	r3, [pc, #216]	; (8001a48 <HAL_GPIO_Init+0x2d8>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	43da      	mvns	r2, r3
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	4013      	ands	r3, r2
 800197c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	685a      	ldr	r2, [r3, #4]
 8001982:	2380      	movs	r3, #128	; 0x80
 8001984:	025b      	lsls	r3, r3, #9
 8001986:	4013      	ands	r3, r2
 8001988:	d003      	beq.n	8001992 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	4313      	orrs	r3, r2
 8001990:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001992:	4b2d      	ldr	r3, [pc, #180]	; (8001a48 <HAL_GPIO_Init+0x2d8>)
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001998:	4b2b      	ldr	r3, [pc, #172]	; (8001a48 <HAL_GPIO_Init+0x2d8>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	43da      	mvns	r2, r3
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	4013      	ands	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685a      	ldr	r2, [r3, #4]
 80019ac:	2380      	movs	r3, #128	; 0x80
 80019ae:	029b      	lsls	r3, r3, #10
 80019b0:	4013      	ands	r3, r2
 80019b2:	d003      	beq.n	80019bc <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019bc:	4b22      	ldr	r3, [pc, #136]	; (8001a48 <HAL_GPIO_Init+0x2d8>)
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019c2:	4b21      	ldr	r3, [pc, #132]	; (8001a48 <HAL_GPIO_Init+0x2d8>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	43da      	mvns	r2, r3
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	4013      	ands	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	2380      	movs	r3, #128	; 0x80
 80019d8:	035b      	lsls	r3, r3, #13
 80019da:	4013      	ands	r3, r2
 80019dc:	d003      	beq.n	80019e6 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019e6:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <HAL_GPIO_Init+0x2d8>)
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80019ec:	4b16      	ldr	r3, [pc, #88]	; (8001a48 <HAL_GPIO_Init+0x2d8>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	43da      	mvns	r2, r3
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	2380      	movs	r3, #128	; 0x80
 8001a02:	039b      	lsls	r3, r3, #14
 8001a04:	4013      	ands	r3, r2
 8001a06:	d003      	beq.n	8001a10 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a10:	4b0d      	ldr	r3, [pc, #52]	; (8001a48 <HAL_GPIO_Init+0x2d8>)
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	40da      	lsrs	r2, r3
 8001a24:	1e13      	subs	r3, r2, #0
 8001a26:	d000      	beq.n	8001a2a <HAL_GPIO_Init+0x2ba>
 8001a28:	e6ae      	b.n	8001788 <HAL_GPIO_Init+0x18>
  }
}
 8001a2a:	46c0      	nop			; (mov r8, r8)
 8001a2c:	46c0      	nop			; (mov r8, r8)
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	b006      	add	sp, #24
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40010000 	.word	0x40010000
 8001a3c:	50000400 	.word	0x50000400
 8001a40:	50000800 	.word	0x50000800
 8001a44:	50001c00 	.word	0x50001c00
 8001a48:	40010400 	.word	0x40010400

08001a4c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	0008      	movs	r0, r1
 8001a56:	0011      	movs	r1, r2
 8001a58:	1cbb      	adds	r3, r7, #2
 8001a5a:	1c02      	adds	r2, r0, #0
 8001a5c:	801a      	strh	r2, [r3, #0]
 8001a5e:	1c7b      	adds	r3, r7, #1
 8001a60:	1c0a      	adds	r2, r1, #0
 8001a62:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a64:	1c7b      	adds	r3, r7, #1
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d004      	beq.n	8001a76 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a6c:	1cbb      	adds	r3, r7, #2
 8001a6e:	881a      	ldrh	r2, [r3, #0]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001a74:	e003      	b.n	8001a7e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001a76:	1cbb      	adds	r3, r7, #2
 8001a78:	881a      	ldrh	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	46bd      	mov	sp, r7
 8001a82:	b002      	add	sp, #8
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e082      	b.n	8001ba0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2241      	movs	r2, #65	; 0x41
 8001a9e:	5c9b      	ldrb	r3, [r3, r2]
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d107      	bne.n	8001ab6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2240      	movs	r2, #64	; 0x40
 8001aaa:	2100      	movs	r1, #0
 8001aac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f7ff fb67 	bl	8001184 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2241      	movs	r2, #65	; 0x41
 8001aba:	2124      	movs	r1, #36	; 0x24
 8001abc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2101      	movs	r1, #1
 8001aca:	438a      	bics	r2, r1
 8001acc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4934      	ldr	r1, [pc, #208]	; (8001ba8 <HAL_I2C_Init+0x120>)
 8001ad8:	400a      	ands	r2, r1
 8001ada:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	689a      	ldr	r2, [r3, #8]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4931      	ldr	r1, [pc, #196]	; (8001bac <HAL_I2C_Init+0x124>)
 8001ae8:	400a      	ands	r2, r1
 8001aea:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d108      	bne.n	8001b06 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2180      	movs	r1, #128	; 0x80
 8001afe:	0209      	lsls	r1, r1, #8
 8001b00:	430a      	orrs	r2, r1
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	e007      	b.n	8001b16 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	689a      	ldr	r2, [r3, #8]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2184      	movs	r1, #132	; 0x84
 8001b10:	0209      	lsls	r1, r1, #8
 8001b12:	430a      	orrs	r2, r1
 8001b14:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d104      	bne.n	8001b28 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2280      	movs	r2, #128	; 0x80
 8001b24:	0112      	lsls	r2, r2, #4
 8001b26:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	491f      	ldr	r1, [pc, #124]	; (8001bb0 <HAL_I2C_Init+0x128>)
 8001b34:	430a      	orrs	r2, r1
 8001b36:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	68da      	ldr	r2, [r3, #12]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	491a      	ldr	r1, [pc, #104]	; (8001bac <HAL_I2C_Init+0x124>)
 8001b44:	400a      	ands	r2, r1
 8001b46:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	691a      	ldr	r2, [r3, #16]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	431a      	orrs	r2, r3
 8001b52:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69d9      	ldr	r1, [r3, #28]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6a1a      	ldr	r2, [r3, #32]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2241      	movs	r2, #65	; 0x41
 8001b8c:	2120      	movs	r1, #32
 8001b8e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2242      	movs	r2, #66	; 0x42
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	b002      	add	sp, #8
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	f0ffffff 	.word	0xf0ffffff
 8001bac:	ffff7fff 	.word	0xffff7fff
 8001bb0:	02008000 	.word	0x02008000

08001bb4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001bb4:	b590      	push	{r4, r7, lr}
 8001bb6:	b089      	sub	sp, #36	; 0x24
 8001bb8:	af02      	add	r7, sp, #8
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	0008      	movs	r0, r1
 8001bbe:	607a      	str	r2, [r7, #4]
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	230a      	movs	r3, #10
 8001bc4:	18fb      	adds	r3, r7, r3
 8001bc6:	1c02      	adds	r2, r0, #0
 8001bc8:	801a      	strh	r2, [r3, #0]
 8001bca:	2308      	movs	r3, #8
 8001bcc:	18fb      	adds	r3, r7, r3
 8001bce:	1c0a      	adds	r2, r1, #0
 8001bd0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2241      	movs	r2, #65	; 0x41
 8001bd6:	5c9b      	ldrb	r3, [r3, r2]
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b20      	cmp	r3, #32
 8001bdc:	d000      	beq.n	8001be0 <HAL_I2C_Master_Transmit+0x2c>
 8001bde:	e0e7      	b.n	8001db0 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2240      	movs	r2, #64	; 0x40
 8001be4:	5c9b      	ldrb	r3, [r3, r2]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d101      	bne.n	8001bee <HAL_I2C_Master_Transmit+0x3a>
 8001bea:	2302      	movs	r3, #2
 8001bec:	e0e1      	b.n	8001db2 <HAL_I2C_Master_Transmit+0x1fe>
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2240      	movs	r2, #64	; 0x40
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001bf6:	f7ff fcd1 	bl	800159c <HAL_GetTick>
 8001bfa:	0003      	movs	r3, r0
 8001bfc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001bfe:	2380      	movs	r3, #128	; 0x80
 8001c00:	0219      	lsls	r1, r3, #8
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	2319      	movs	r3, #25
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f000 fa04 	bl	8002018 <I2C_WaitOnFlagUntilTimeout>
 8001c10:	1e03      	subs	r3, r0, #0
 8001c12:	d001      	beq.n	8001c18 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e0cc      	b.n	8001db2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2241      	movs	r2, #65	; 0x41
 8001c1c:	2121      	movs	r1, #33	; 0x21
 8001c1e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2242      	movs	r2, #66	; 0x42
 8001c24:	2110      	movs	r1, #16
 8001c26:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2208      	movs	r2, #8
 8001c38:	18ba      	adds	r2, r7, r2
 8001c3a:	8812      	ldrh	r2, [r2, #0]
 8001c3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2200      	movs	r2, #0
 8001c42:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	2bff      	cmp	r3, #255	; 0xff
 8001c4c:	d911      	bls.n	8001c72 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	22ff      	movs	r2, #255	; 0xff
 8001c52:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	2380      	movs	r3, #128	; 0x80
 8001c5c:	045c      	lsls	r4, r3, #17
 8001c5e:	230a      	movs	r3, #10
 8001c60:	18fb      	adds	r3, r7, r3
 8001c62:	8819      	ldrh	r1, [r3, #0]
 8001c64:	68f8      	ldr	r0, [r7, #12]
 8001c66:	4b55      	ldr	r3, [pc, #340]	; (8001dbc <HAL_I2C_Master_Transmit+0x208>)
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	0023      	movs	r3, r4
 8001c6c:	f000 fb74 	bl	8002358 <I2C_TransferConfig>
 8001c70:	e075      	b.n	8001d5e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c80:	b2da      	uxtb	r2, r3
 8001c82:	2380      	movs	r3, #128	; 0x80
 8001c84:	049c      	lsls	r4, r3, #18
 8001c86:	230a      	movs	r3, #10
 8001c88:	18fb      	adds	r3, r7, r3
 8001c8a:	8819      	ldrh	r1, [r3, #0]
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	4b4b      	ldr	r3, [pc, #300]	; (8001dbc <HAL_I2C_Master_Transmit+0x208>)
 8001c90:	9300      	str	r3, [sp, #0]
 8001c92:	0023      	movs	r3, r4
 8001c94:	f000 fb60 	bl	8002358 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001c98:	e061      	b.n	8001d5e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f000 f9f8 	bl	8002096 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ca6:	1e03      	subs	r3, r0, #0
 8001ca8:	d001      	beq.n	8001cae <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e081      	b.n	8001db2 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb2:	781a      	ldrb	r2, [r3, #0]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbe:	1c5a      	adds	r2, r3, #1
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cc8:	b29b      	uxth	r3, r3
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d03a      	beq.n	8001d5e <HAL_I2C_Master_Transmit+0x1aa>
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d136      	bne.n	8001d5e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001cf0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cf2:	68f8      	ldr	r0, [r7, #12]
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	0013      	movs	r3, r2
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2180      	movs	r1, #128	; 0x80
 8001cfe:	f000 f98b 	bl	8002018 <I2C_WaitOnFlagUntilTimeout>
 8001d02:	1e03      	subs	r3, r0, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e053      	b.n	8001db2 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	2bff      	cmp	r3, #255	; 0xff
 8001d12:	d911      	bls.n	8001d38 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	22ff      	movs	r2, #255	; 0xff
 8001d18:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	045c      	lsls	r4, r3, #17
 8001d24:	230a      	movs	r3, #10
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	8819      	ldrh	r1, [r3, #0]
 8001d2a:	68f8      	ldr	r0, [r7, #12]
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	0023      	movs	r3, r4
 8001d32:	f000 fb11 	bl	8002358 <I2C_TransferConfig>
 8001d36:	e012      	b.n	8001d5e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d46:	b2da      	uxtb	r2, r3
 8001d48:	2380      	movs	r3, #128	; 0x80
 8001d4a:	049c      	lsls	r4, r3, #18
 8001d4c:	230a      	movs	r3, #10
 8001d4e:	18fb      	adds	r3, r7, r3
 8001d50:	8819      	ldrh	r1, [r3, #0]
 8001d52:	68f8      	ldr	r0, [r7, #12]
 8001d54:	2300      	movs	r3, #0
 8001d56:	9300      	str	r3, [sp, #0]
 8001d58:	0023      	movs	r3, r4
 8001d5a:	f000 fafd 	bl	8002358 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d198      	bne.n	8001c9a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	0018      	movs	r0, r3
 8001d70:	f000 f9d0 	bl	8002114 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001d74:	1e03      	subs	r3, r0, #0
 8001d76:	d001      	beq.n	8001d7c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e01a      	b.n	8001db2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2220      	movs	r2, #32
 8001d82:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	685a      	ldr	r2, [r3, #4]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	490c      	ldr	r1, [pc, #48]	; (8001dc0 <HAL_I2C_Master_Transmit+0x20c>)
 8001d90:	400a      	ands	r2, r1
 8001d92:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2241      	movs	r2, #65	; 0x41
 8001d98:	2120      	movs	r1, #32
 8001d9a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2242      	movs	r2, #66	; 0x42
 8001da0:	2100      	movs	r1, #0
 8001da2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2240      	movs	r2, #64	; 0x40
 8001da8:	2100      	movs	r1, #0
 8001daa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001dac:	2300      	movs	r3, #0
 8001dae:	e000      	b.n	8001db2 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8001db0:	2302      	movs	r3, #2
  }
}
 8001db2:	0018      	movs	r0, r3
 8001db4:	46bd      	mov	sp, r7
 8001db6:	b007      	add	sp, #28
 8001db8:	bd90      	pop	{r4, r7, pc}
 8001dba:	46c0      	nop			; (mov r8, r8)
 8001dbc:	80002000 	.word	0x80002000
 8001dc0:	fe00e800 	.word	0xfe00e800

08001dc4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001dc4:	b590      	push	{r4, r7, lr}
 8001dc6:	b089      	sub	sp, #36	; 0x24
 8001dc8:	af02      	add	r7, sp, #8
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	0008      	movs	r0, r1
 8001dce:	607a      	str	r2, [r7, #4]
 8001dd0:	0019      	movs	r1, r3
 8001dd2:	230a      	movs	r3, #10
 8001dd4:	18fb      	adds	r3, r7, r3
 8001dd6:	1c02      	adds	r2, r0, #0
 8001dd8:	801a      	strh	r2, [r3, #0]
 8001dda:	2308      	movs	r3, #8
 8001ddc:	18fb      	adds	r3, r7, r3
 8001dde:	1c0a      	adds	r2, r1, #0
 8001de0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2241      	movs	r2, #65	; 0x41
 8001de6:	5c9b      	ldrb	r3, [r3, r2]
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b20      	cmp	r3, #32
 8001dec:	d000      	beq.n	8001df0 <HAL_I2C_Master_Receive+0x2c>
 8001dee:	e0e8      	b.n	8001fc2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2240      	movs	r2, #64	; 0x40
 8001df4:	5c9b      	ldrb	r3, [r3, r2]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d101      	bne.n	8001dfe <HAL_I2C_Master_Receive+0x3a>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	e0e2      	b.n	8001fc4 <HAL_I2C_Master_Receive+0x200>
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2240      	movs	r2, #64	; 0x40
 8001e02:	2101      	movs	r1, #1
 8001e04:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e06:	f7ff fbc9 	bl	800159c <HAL_GetTick>
 8001e0a:	0003      	movs	r3, r0
 8001e0c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e0e:	2380      	movs	r3, #128	; 0x80
 8001e10:	0219      	lsls	r1, r3, #8
 8001e12:	68f8      	ldr	r0, [r7, #12]
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	9300      	str	r3, [sp, #0]
 8001e18:	2319      	movs	r3, #25
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f000 f8fc 	bl	8002018 <I2C_WaitOnFlagUntilTimeout>
 8001e20:	1e03      	subs	r3, r0, #0
 8001e22:	d001      	beq.n	8001e28 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e0cd      	b.n	8001fc4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2241      	movs	r2, #65	; 0x41
 8001e2c:	2122      	movs	r1, #34	; 0x22
 8001e2e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2242      	movs	r2, #66	; 0x42
 8001e34:	2110      	movs	r1, #16
 8001e36:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2208      	movs	r2, #8
 8001e48:	18ba      	adds	r2, r7, r2
 8001e4a:	8812      	ldrh	r2, [r2, #0]
 8001e4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2200      	movs	r2, #0
 8001e52:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	2bff      	cmp	r3, #255	; 0xff
 8001e5c:	d911      	bls.n	8001e82 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	22ff      	movs	r2, #255	; 0xff
 8001e62:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	2380      	movs	r3, #128	; 0x80
 8001e6c:	045c      	lsls	r4, r3, #17
 8001e6e:	230a      	movs	r3, #10
 8001e70:	18fb      	adds	r3, r7, r3
 8001e72:	8819      	ldrh	r1, [r3, #0]
 8001e74:	68f8      	ldr	r0, [r7, #12]
 8001e76:	4b55      	ldr	r3, [pc, #340]	; (8001fcc <HAL_I2C_Master_Receive+0x208>)
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	0023      	movs	r3, r4
 8001e7c:	f000 fa6c 	bl	8002358 <I2C_TransferConfig>
 8001e80:	e076      	b.n	8001f70 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	2380      	movs	r3, #128	; 0x80
 8001e94:	049c      	lsls	r4, r3, #18
 8001e96:	230a      	movs	r3, #10
 8001e98:	18fb      	adds	r3, r7, r3
 8001e9a:	8819      	ldrh	r1, [r3, #0]
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	4b4b      	ldr	r3, [pc, #300]	; (8001fcc <HAL_I2C_Master_Receive+0x208>)
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	0023      	movs	r3, r4
 8001ea4:	f000 fa58 	bl	8002358 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001ea8:	e062      	b.n	8001f70 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f000 f96b 	bl	800218c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001eb6:	1e03      	subs	r3, r0, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e082      	b.n	8001fc4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec8:	b2d2      	uxtb	r2, r2
 8001eca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed0:	1c5a      	adds	r2, r3, #1
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eda:	3b01      	subs	r3, #1
 8001edc:	b29a      	uxth	r2, r3
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d03a      	beq.n	8001f70 <HAL_I2C_Master_Receive+0x1ac>
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d136      	bne.n	8001f70 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f04:	68f8      	ldr	r0, [r7, #12]
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	0013      	movs	r3, r2
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	2180      	movs	r1, #128	; 0x80
 8001f10:	f000 f882 	bl	8002018 <I2C_WaitOnFlagUntilTimeout>
 8001f14:	1e03      	subs	r3, r0, #0
 8001f16:	d001      	beq.n	8001f1c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e053      	b.n	8001fc4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	2bff      	cmp	r3, #255	; 0xff
 8001f24:	d911      	bls.n	8001f4a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	22ff      	movs	r2, #255	; 0xff
 8001f2a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f30:	b2da      	uxtb	r2, r3
 8001f32:	2380      	movs	r3, #128	; 0x80
 8001f34:	045c      	lsls	r4, r3, #17
 8001f36:	230a      	movs	r3, #10
 8001f38:	18fb      	adds	r3, r7, r3
 8001f3a:	8819      	ldrh	r1, [r3, #0]
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	0023      	movs	r3, r4
 8001f44:	f000 fa08 	bl	8002358 <I2C_TransferConfig>
 8001f48:	e012      	b.n	8001f70 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	2380      	movs	r3, #128	; 0x80
 8001f5c:	049c      	lsls	r4, r3, #18
 8001f5e:	230a      	movs	r3, #10
 8001f60:	18fb      	adds	r3, r7, r3
 8001f62:	8819      	ldrh	r1, [r3, #0]
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	2300      	movs	r3, #0
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	0023      	movs	r3, r4
 8001f6c:	f000 f9f4 	bl	8002358 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d197      	bne.n	8001eaa <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	0018      	movs	r0, r3
 8001f82:	f000 f8c7 	bl	8002114 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f86:	1e03      	subs	r3, r0, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e01a      	b.n	8001fc4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2220      	movs	r2, #32
 8001f94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	490b      	ldr	r1, [pc, #44]	; (8001fd0 <HAL_I2C_Master_Receive+0x20c>)
 8001fa2:	400a      	ands	r2, r1
 8001fa4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2241      	movs	r2, #65	; 0x41
 8001faa:	2120      	movs	r1, #32
 8001fac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2242      	movs	r2, #66	; 0x42
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2240      	movs	r2, #64	; 0x40
 8001fba:	2100      	movs	r1, #0
 8001fbc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	e000      	b.n	8001fc4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001fc2:	2302      	movs	r3, #2
  }
}
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	b007      	add	sp, #28
 8001fca:	bd90      	pop	{r4, r7, pc}
 8001fcc:	80002400 	.word	0x80002400
 8001fd0:	fe00e800 	.word	0xfe00e800

08001fd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	2202      	movs	r2, #2
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d103      	bne.n	8001ff2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d007      	beq.n	8002010 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	699a      	ldr	r2, [r3, #24]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2101      	movs	r1, #1
 800200c:	430a      	orrs	r2, r1
 800200e:	619a      	str	r2, [r3, #24]
  }
}
 8002010:	46c0      	nop			; (mov r8, r8)
 8002012:	46bd      	mov	sp, r7
 8002014:	b002      	add	sp, #8
 8002016:	bd80      	pop	{r7, pc}

08002018 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	603b      	str	r3, [r7, #0]
 8002024:	1dfb      	adds	r3, r7, #7
 8002026:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002028:	e021      	b.n	800206e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	3301      	adds	r3, #1
 800202e:	d01e      	beq.n	800206e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002030:	f7ff fab4 	bl	800159c <HAL_GetTick>
 8002034:	0002      	movs	r2, r0
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	429a      	cmp	r2, r3
 800203e:	d302      	bcc.n	8002046 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d113      	bne.n	800206e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204a:	2220      	movs	r2, #32
 800204c:	431a      	orrs	r2, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2241      	movs	r2, #65	; 0x41
 8002056:	2120      	movs	r1, #32
 8002058:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2242      	movs	r2, #66	; 0x42
 800205e:	2100      	movs	r1, #0
 8002060:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2240      	movs	r2, #64	; 0x40
 8002066:	2100      	movs	r1, #0
 8002068:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e00f      	b.n	800208e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	68ba      	ldr	r2, [r7, #8]
 8002076:	4013      	ands	r3, r2
 8002078:	68ba      	ldr	r2, [r7, #8]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	425a      	negs	r2, r3
 800207e:	4153      	adcs	r3, r2
 8002080:	b2db      	uxtb	r3, r3
 8002082:	001a      	movs	r2, r3
 8002084:	1dfb      	adds	r3, r7, #7
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d0ce      	beq.n	800202a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800208c:	2300      	movs	r3, #0
}
 800208e:	0018      	movs	r0, r3
 8002090:	46bd      	mov	sp, r7
 8002092:	b004      	add	sp, #16
 8002094:	bd80      	pop	{r7, pc}

08002096 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b084      	sub	sp, #16
 800209a:	af00      	add	r7, sp, #0
 800209c:	60f8      	str	r0, [r7, #12]
 800209e:	60b9      	str	r1, [r7, #8]
 80020a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80020a2:	e02b      	b.n	80020fc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	68b9      	ldr	r1, [r7, #8]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	0018      	movs	r0, r3
 80020ac:	f000 f8da 	bl	8002264 <I2C_IsAcknowledgeFailed>
 80020b0:	1e03      	subs	r3, r0, #0
 80020b2:	d001      	beq.n	80020b8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e029      	b.n	800210c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	3301      	adds	r3, #1
 80020bc:	d01e      	beq.n	80020fc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020be:	f7ff fa6d 	bl	800159c <HAL_GetTick>
 80020c2:	0002      	movs	r2, r0
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	68ba      	ldr	r2, [r7, #8]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d302      	bcc.n	80020d4 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d113      	bne.n	80020fc <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d8:	2220      	movs	r2, #32
 80020da:	431a      	orrs	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2241      	movs	r2, #65	; 0x41
 80020e4:	2120      	movs	r1, #32
 80020e6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2242      	movs	r2, #66	; 0x42
 80020ec:	2100      	movs	r1, #0
 80020ee:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2240      	movs	r2, #64	; 0x40
 80020f4:	2100      	movs	r1, #0
 80020f6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e007      	b.n	800210c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	2202      	movs	r2, #2
 8002104:	4013      	ands	r3, r2
 8002106:	2b02      	cmp	r3, #2
 8002108:	d1cc      	bne.n	80020a4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800210a:	2300      	movs	r3, #0
}
 800210c:	0018      	movs	r0, r3
 800210e:	46bd      	mov	sp, r7
 8002110:	b004      	add	sp, #16
 8002112:	bd80      	pop	{r7, pc}

08002114 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002120:	e028      	b.n	8002174 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	68b9      	ldr	r1, [r7, #8]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	0018      	movs	r0, r3
 800212a:	f000 f89b 	bl	8002264 <I2C_IsAcknowledgeFailed>
 800212e:	1e03      	subs	r3, r0, #0
 8002130:	d001      	beq.n	8002136 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e026      	b.n	8002184 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002136:	f7ff fa31 	bl	800159c <HAL_GetTick>
 800213a:	0002      	movs	r2, r0
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	68ba      	ldr	r2, [r7, #8]
 8002142:	429a      	cmp	r2, r3
 8002144:	d302      	bcc.n	800214c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d113      	bne.n	8002174 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002150:	2220      	movs	r2, #32
 8002152:	431a      	orrs	r2, r3
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2241      	movs	r2, #65	; 0x41
 800215c:	2120      	movs	r1, #32
 800215e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2242      	movs	r2, #66	; 0x42
 8002164:	2100      	movs	r1, #0
 8002166:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2240      	movs	r2, #64	; 0x40
 800216c:	2100      	movs	r1, #0
 800216e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e007      	b.n	8002184 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	2220      	movs	r2, #32
 800217c:	4013      	ands	r3, r2
 800217e:	2b20      	cmp	r3, #32
 8002180:	d1cf      	bne.n	8002122 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002182:	2300      	movs	r3, #0
}
 8002184:	0018      	movs	r0, r3
 8002186:	46bd      	mov	sp, r7
 8002188:	b004      	add	sp, #16
 800218a:	bd80      	pop	{r7, pc}

0800218c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002198:	e055      	b.n	8002246 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	68b9      	ldr	r1, [r7, #8]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	0018      	movs	r0, r3
 80021a2:	f000 f85f 	bl	8002264 <I2C_IsAcknowledgeFailed>
 80021a6:	1e03      	subs	r3, r0, #0
 80021a8:	d001      	beq.n	80021ae <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e053      	b.n	8002256 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	2220      	movs	r2, #32
 80021b6:	4013      	ands	r3, r2
 80021b8:	2b20      	cmp	r3, #32
 80021ba:	d129      	bne.n	8002210 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	2204      	movs	r2, #4
 80021c4:	4013      	ands	r3, r2
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d105      	bne.n	80021d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80021d2:	2300      	movs	r3, #0
 80021d4:	e03f      	b.n	8002256 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2220      	movs	r2, #32
 80021dc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	491d      	ldr	r1, [pc, #116]	; (8002260 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80021ea:	400a      	ands	r2, r1
 80021ec:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2200      	movs	r2, #0
 80021f2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2241      	movs	r2, #65	; 0x41
 80021f8:	2120      	movs	r1, #32
 80021fa:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2242      	movs	r2, #66	; 0x42
 8002200:	2100      	movs	r1, #0
 8002202:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2240      	movs	r2, #64	; 0x40
 8002208:	2100      	movs	r1, #0
 800220a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e022      	b.n	8002256 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002210:	f7ff f9c4 	bl	800159c <HAL_GetTick>
 8002214:	0002      	movs	r2, r0
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	429a      	cmp	r2, r3
 800221e:	d302      	bcc.n	8002226 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d10f      	bne.n	8002246 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	2220      	movs	r2, #32
 800222c:	431a      	orrs	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2241      	movs	r2, #65	; 0x41
 8002236:	2120      	movs	r1, #32
 8002238:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2240      	movs	r2, #64	; 0x40
 800223e:	2100      	movs	r1, #0
 8002240:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e007      	b.n	8002256 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	2204      	movs	r2, #4
 800224e:	4013      	ands	r3, r2
 8002250:	2b04      	cmp	r3, #4
 8002252:	d1a2      	bne.n	800219a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	0018      	movs	r0, r3
 8002258:	46bd      	mov	sp, r7
 800225a:	b004      	add	sp, #16
 800225c:	bd80      	pop	{r7, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	fe00e800 	.word	0xfe00e800

08002264 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	2210      	movs	r2, #16
 8002278:	4013      	ands	r3, r2
 800227a:	2b10      	cmp	r3, #16
 800227c:	d164      	bne.n	8002348 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	2380      	movs	r3, #128	; 0x80
 8002286:	049b      	lsls	r3, r3, #18
 8002288:	401a      	ands	r2, r3
 800228a:	2380      	movs	r3, #128	; 0x80
 800228c:	049b      	lsls	r3, r3, #18
 800228e:	429a      	cmp	r2, r3
 8002290:	d02b      	beq.n	80022ea <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2180      	movs	r1, #128	; 0x80
 800229e:	01c9      	lsls	r1, r1, #7
 80022a0:	430a      	orrs	r2, r1
 80022a2:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022a4:	e021      	b.n	80022ea <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	3301      	adds	r3, #1
 80022aa:	d01e      	beq.n	80022ea <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022ac:	f7ff f976 	bl	800159c <HAL_GetTick>
 80022b0:	0002      	movs	r2, r0
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d302      	bcc.n	80022c2 <I2C_IsAcknowledgeFailed+0x5e>
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d113      	bne.n	80022ea <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	2220      	movs	r2, #32
 80022c8:	431a      	orrs	r2, r3
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2241      	movs	r2, #65	; 0x41
 80022d2:	2120      	movs	r1, #32
 80022d4:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2242      	movs	r2, #66	; 0x42
 80022da:	2100      	movs	r1, #0
 80022dc:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2240      	movs	r2, #64	; 0x40
 80022e2:	2100      	movs	r1, #0
 80022e4:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e02f      	b.n	800234a <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	2220      	movs	r2, #32
 80022f2:	4013      	ands	r3, r2
 80022f4:	2b20      	cmp	r3, #32
 80022f6:	d1d6      	bne.n	80022a6 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2210      	movs	r2, #16
 80022fe:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2220      	movs	r2, #32
 8002306:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	0018      	movs	r0, r3
 800230c:	f7ff fe62 	bl	8001fd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	490e      	ldr	r1, [pc, #56]	; (8002354 <I2C_IsAcknowledgeFailed+0xf0>)
 800231c:	400a      	ands	r2, r1
 800231e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002324:	2204      	movs	r2, #4
 8002326:	431a      	orrs	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2241      	movs	r2, #65	; 0x41
 8002330:	2120      	movs	r1, #32
 8002332:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2242      	movs	r2, #66	; 0x42
 8002338:	2100      	movs	r1, #0
 800233a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2240      	movs	r2, #64	; 0x40
 8002340:	2100      	movs	r1, #0
 8002342:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	0018      	movs	r0, r3
 800234c:	46bd      	mov	sp, r7
 800234e:	b004      	add	sp, #16
 8002350:	bd80      	pop	{r7, pc}
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	fe00e800 	.word	0xfe00e800

08002358 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002358:	b590      	push	{r4, r7, lr}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	0008      	movs	r0, r1
 8002362:	0011      	movs	r1, r2
 8002364:	607b      	str	r3, [r7, #4]
 8002366:	240a      	movs	r4, #10
 8002368:	193b      	adds	r3, r7, r4
 800236a:	1c02      	adds	r2, r0, #0
 800236c:	801a      	strh	r2, [r3, #0]
 800236e:	2009      	movs	r0, #9
 8002370:	183b      	adds	r3, r7, r0
 8002372:	1c0a      	adds	r2, r1, #0
 8002374:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	6a3a      	ldr	r2, [r7, #32]
 800237e:	0d51      	lsrs	r1, r2, #21
 8002380:	2280      	movs	r2, #128	; 0x80
 8002382:	00d2      	lsls	r2, r2, #3
 8002384:	400a      	ands	r2, r1
 8002386:	490e      	ldr	r1, [pc, #56]	; (80023c0 <I2C_TransferConfig+0x68>)
 8002388:	430a      	orrs	r2, r1
 800238a:	43d2      	mvns	r2, r2
 800238c:	401a      	ands	r2, r3
 800238e:	0011      	movs	r1, r2
 8002390:	193b      	adds	r3, r7, r4
 8002392:	881b      	ldrh	r3, [r3, #0]
 8002394:	059b      	lsls	r3, r3, #22
 8002396:	0d9a      	lsrs	r2, r3, #22
 8002398:	183b      	adds	r3, r7, r0
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	0418      	lsls	r0, r3, #16
 800239e:	23ff      	movs	r3, #255	; 0xff
 80023a0:	041b      	lsls	r3, r3, #16
 80023a2:	4003      	ands	r3, r0
 80023a4:	431a      	orrs	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	431a      	orrs	r2, r3
 80023aa:	6a3b      	ldr	r3, [r7, #32]
 80023ac:	431a      	orrs	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	46bd      	mov	sp, r7
 80023ba:	b005      	add	sp, #20
 80023bc:	bd90      	pop	{r4, r7, pc}
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	03ff63ff 	.word	0x03ff63ff

080023c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2241      	movs	r2, #65	; 0x41
 80023d2:	5c9b      	ldrb	r3, [r3, r2]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b20      	cmp	r3, #32
 80023d8:	d138      	bne.n	800244c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2240      	movs	r2, #64	; 0x40
 80023de:	5c9b      	ldrb	r3, [r3, r2]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d101      	bne.n	80023e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80023e4:	2302      	movs	r3, #2
 80023e6:	e032      	b.n	800244e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2240      	movs	r2, #64	; 0x40
 80023ec:	2101      	movs	r1, #1
 80023ee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2241      	movs	r2, #65	; 0x41
 80023f4:	2124      	movs	r1, #36	; 0x24
 80023f6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2101      	movs	r1, #1
 8002404:	438a      	bics	r2, r1
 8002406:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4911      	ldr	r1, [pc, #68]	; (8002458 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002414:	400a      	ands	r2, r1
 8002416:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6819      	ldr	r1, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2101      	movs	r1, #1
 8002434:	430a      	orrs	r2, r1
 8002436:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2241      	movs	r2, #65	; 0x41
 800243c:	2120      	movs	r1, #32
 800243e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2240      	movs	r2, #64	; 0x40
 8002444:	2100      	movs	r1, #0
 8002446:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	e000      	b.n	800244e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800244c:	2302      	movs	r3, #2
  }
}
 800244e:	0018      	movs	r0, r3
 8002450:	46bd      	mov	sp, r7
 8002452:	b002      	add	sp, #8
 8002454:	bd80      	pop	{r7, pc}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	ffffefff 	.word	0xffffefff

0800245c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2241      	movs	r2, #65	; 0x41
 800246a:	5c9b      	ldrb	r3, [r3, r2]
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b20      	cmp	r3, #32
 8002470:	d139      	bne.n	80024e6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2240      	movs	r2, #64	; 0x40
 8002476:	5c9b      	ldrb	r3, [r3, r2]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d101      	bne.n	8002480 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800247c:	2302      	movs	r3, #2
 800247e:	e033      	b.n	80024e8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2240      	movs	r2, #64	; 0x40
 8002484:	2101      	movs	r1, #1
 8002486:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2241      	movs	r2, #65	; 0x41
 800248c:	2124      	movs	r1, #36	; 0x24
 800248e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2101      	movs	r1, #1
 800249c:	438a      	bics	r2, r1
 800249e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4a11      	ldr	r2, [pc, #68]	; (80024f0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80024ac:	4013      	ands	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	021b      	lsls	r3, r3, #8
 80024b4:	68fa      	ldr	r2, [r7, #12]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2101      	movs	r1, #1
 80024ce:	430a      	orrs	r2, r1
 80024d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2241      	movs	r2, #65	; 0x41
 80024d6:	2120      	movs	r1, #32
 80024d8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2240      	movs	r2, #64	; 0x40
 80024de:	2100      	movs	r1, #0
 80024e0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	e000      	b.n	80024e8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80024e6:	2302      	movs	r3, #2
  }
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b004      	add	sp, #16
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	fffff0ff 	.word	0xfffff0ff

080024f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024f4:	b5b0      	push	{r4, r5, r7, lr}
 80024f6:	b08a      	sub	sp, #40	; 0x28
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d102      	bne.n	8002508 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	f000 fb6c 	bl	8002be0 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002508:	4bc8      	ldr	r3, [pc, #800]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	220c      	movs	r2, #12
 800250e:	4013      	ands	r3, r2
 8002510:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002512:	4bc6      	ldr	r3, [pc, #792]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002514:	68da      	ldr	r2, [r3, #12]
 8002516:	2380      	movs	r3, #128	; 0x80
 8002518:	025b      	lsls	r3, r3, #9
 800251a:	4013      	ands	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2201      	movs	r2, #1
 8002524:	4013      	ands	r3, r2
 8002526:	d100      	bne.n	800252a <HAL_RCC_OscConfig+0x36>
 8002528:	e07d      	b.n	8002626 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	2b08      	cmp	r3, #8
 800252e:	d007      	beq.n	8002540 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	2b0c      	cmp	r3, #12
 8002534:	d112      	bne.n	800255c <HAL_RCC_OscConfig+0x68>
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	2380      	movs	r3, #128	; 0x80
 800253a:	025b      	lsls	r3, r3, #9
 800253c:	429a      	cmp	r2, r3
 800253e:	d10d      	bne.n	800255c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002540:	4bba      	ldr	r3, [pc, #744]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	2380      	movs	r3, #128	; 0x80
 8002546:	029b      	lsls	r3, r3, #10
 8002548:	4013      	ands	r3, r2
 800254a:	d100      	bne.n	800254e <HAL_RCC_OscConfig+0x5a>
 800254c:	e06a      	b.n	8002624 <HAL_RCC_OscConfig+0x130>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d166      	bne.n	8002624 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	f000 fb42 	bl	8002be0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	2380      	movs	r3, #128	; 0x80
 8002562:	025b      	lsls	r3, r3, #9
 8002564:	429a      	cmp	r2, r3
 8002566:	d107      	bne.n	8002578 <HAL_RCC_OscConfig+0x84>
 8002568:	4bb0      	ldr	r3, [pc, #704]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4baf      	ldr	r3, [pc, #700]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800256e:	2180      	movs	r1, #128	; 0x80
 8002570:	0249      	lsls	r1, r1, #9
 8002572:	430a      	orrs	r2, r1
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	e027      	b.n	80025c8 <HAL_RCC_OscConfig+0xd4>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	23a0      	movs	r3, #160	; 0xa0
 800257e:	02db      	lsls	r3, r3, #11
 8002580:	429a      	cmp	r2, r3
 8002582:	d10e      	bne.n	80025a2 <HAL_RCC_OscConfig+0xae>
 8002584:	4ba9      	ldr	r3, [pc, #676]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4ba8      	ldr	r3, [pc, #672]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800258a:	2180      	movs	r1, #128	; 0x80
 800258c:	02c9      	lsls	r1, r1, #11
 800258e:	430a      	orrs	r2, r1
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	4ba6      	ldr	r3, [pc, #664]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	4ba5      	ldr	r3, [pc, #660]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002598:	2180      	movs	r1, #128	; 0x80
 800259a:	0249      	lsls	r1, r1, #9
 800259c:	430a      	orrs	r2, r1
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	e012      	b.n	80025c8 <HAL_RCC_OscConfig+0xd4>
 80025a2:	4ba2      	ldr	r3, [pc, #648]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	4ba1      	ldr	r3, [pc, #644]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80025a8:	49a1      	ldr	r1, [pc, #644]	; (8002830 <HAL_RCC_OscConfig+0x33c>)
 80025aa:	400a      	ands	r2, r1
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	4b9f      	ldr	r3, [pc, #636]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	2380      	movs	r3, #128	; 0x80
 80025b4:	025b      	lsls	r3, r3, #9
 80025b6:	4013      	ands	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	4b9b      	ldr	r3, [pc, #620]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	4b9a      	ldr	r3, [pc, #616]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80025c2:	499c      	ldr	r1, [pc, #624]	; (8002834 <HAL_RCC_OscConfig+0x340>)
 80025c4:	400a      	ands	r2, r1
 80025c6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d014      	beq.n	80025fa <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d0:	f7fe ffe4 	bl	800159c <HAL_GetTick>
 80025d4:	0003      	movs	r3, r0
 80025d6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025d8:	e008      	b.n	80025ec <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025da:	f7fe ffdf 	bl	800159c <HAL_GetTick>
 80025de:	0002      	movs	r2, r0
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b64      	cmp	r3, #100	; 0x64
 80025e6:	d901      	bls.n	80025ec <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e2f9      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025ec:	4b8f      	ldr	r3, [pc, #572]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	2380      	movs	r3, #128	; 0x80
 80025f2:	029b      	lsls	r3, r3, #10
 80025f4:	4013      	ands	r3, r2
 80025f6:	d0f0      	beq.n	80025da <HAL_RCC_OscConfig+0xe6>
 80025f8:	e015      	b.n	8002626 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025fa:	f7fe ffcf 	bl	800159c <HAL_GetTick>
 80025fe:	0003      	movs	r3, r0
 8002600:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002604:	f7fe ffca 	bl	800159c <HAL_GetTick>
 8002608:	0002      	movs	r2, r0
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b64      	cmp	r3, #100	; 0x64
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e2e4      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002616:	4b85      	ldr	r3, [pc, #532]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	2380      	movs	r3, #128	; 0x80
 800261c:	029b      	lsls	r3, r3, #10
 800261e:	4013      	ands	r3, r2
 8002620:	d1f0      	bne.n	8002604 <HAL_RCC_OscConfig+0x110>
 8002622:	e000      	b.n	8002626 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002624:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2202      	movs	r2, #2
 800262c:	4013      	ands	r3, r2
 800262e:	d100      	bne.n	8002632 <HAL_RCC_OscConfig+0x13e>
 8002630:	e099      	b.n	8002766 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263a:	2220      	movs	r2, #32
 800263c:	4013      	ands	r3, r2
 800263e:	d009      	beq.n	8002654 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002640:	4b7a      	ldr	r3, [pc, #488]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4b79      	ldr	r3, [pc, #484]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002646:	2120      	movs	r1, #32
 8002648:	430a      	orrs	r2, r1
 800264a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800264c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264e:	2220      	movs	r2, #32
 8002650:	4393      	bics	r3, r2
 8002652:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	2b04      	cmp	r3, #4
 8002658:	d005      	beq.n	8002666 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	2b0c      	cmp	r3, #12
 800265e:	d13e      	bne.n	80026de <HAL_RCC_OscConfig+0x1ea>
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d13b      	bne.n	80026de <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002666:	4b71      	ldr	r3, [pc, #452]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2204      	movs	r2, #4
 800266c:	4013      	ands	r3, r2
 800266e:	d004      	beq.n	800267a <HAL_RCC_OscConfig+0x186>
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e2b2      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800267a:	4b6c      	ldr	r3, [pc, #432]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	4a6e      	ldr	r2, [pc, #440]	; (8002838 <HAL_RCC_OscConfig+0x344>)
 8002680:	4013      	ands	r3, r2
 8002682:	0019      	movs	r1, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	021a      	lsls	r2, r3, #8
 800268a:	4b68      	ldr	r3, [pc, #416]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800268c:	430a      	orrs	r2, r1
 800268e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002690:	4b66      	ldr	r3, [pc, #408]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2209      	movs	r2, #9
 8002696:	4393      	bics	r3, r2
 8002698:	0019      	movs	r1, r3
 800269a:	4b64      	ldr	r3, [pc, #400]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800269c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800269e:	430a      	orrs	r2, r1
 80026a0:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026a2:	f000 fbeb 	bl	8002e7c <HAL_RCC_GetSysClockFreq>
 80026a6:	0001      	movs	r1, r0
 80026a8:	4b60      	ldr	r3, [pc, #384]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	091b      	lsrs	r3, r3, #4
 80026ae:	220f      	movs	r2, #15
 80026b0:	4013      	ands	r3, r2
 80026b2:	4a62      	ldr	r2, [pc, #392]	; (800283c <HAL_RCC_OscConfig+0x348>)
 80026b4:	5cd3      	ldrb	r3, [r2, r3]
 80026b6:	000a      	movs	r2, r1
 80026b8:	40da      	lsrs	r2, r3
 80026ba:	4b61      	ldr	r3, [pc, #388]	; (8002840 <HAL_RCC_OscConfig+0x34c>)
 80026bc:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80026be:	4b61      	ldr	r3, [pc, #388]	; (8002844 <HAL_RCC_OscConfig+0x350>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2513      	movs	r5, #19
 80026c4:	197c      	adds	r4, r7, r5
 80026c6:	0018      	movs	r0, r3
 80026c8:	f7fe ff22 	bl	8001510 <HAL_InitTick>
 80026cc:	0003      	movs	r3, r0
 80026ce:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80026d0:	197b      	adds	r3, r7, r5
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d046      	beq.n	8002766 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80026d8:	197b      	adds	r3, r7, r5
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	e280      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d027      	beq.n	8002734 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80026e4:	4b51      	ldr	r3, [pc, #324]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2209      	movs	r2, #9
 80026ea:	4393      	bics	r3, r2
 80026ec:	0019      	movs	r1, r3
 80026ee:	4b4f      	ldr	r3, [pc, #316]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80026f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026f2:	430a      	orrs	r2, r1
 80026f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f6:	f7fe ff51 	bl	800159c <HAL_GetTick>
 80026fa:	0003      	movs	r3, r0
 80026fc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002700:	f7fe ff4c 	bl	800159c <HAL_GetTick>
 8002704:	0002      	movs	r2, r0
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e266      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002712:	4b46      	ldr	r3, [pc, #280]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2204      	movs	r2, #4
 8002718:	4013      	ands	r3, r2
 800271a:	d0f1      	beq.n	8002700 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800271c:	4b43      	ldr	r3, [pc, #268]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	4a45      	ldr	r2, [pc, #276]	; (8002838 <HAL_RCC_OscConfig+0x344>)
 8002722:	4013      	ands	r3, r2
 8002724:	0019      	movs	r1, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	021a      	lsls	r2, r3, #8
 800272c:	4b3f      	ldr	r3, [pc, #252]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800272e:	430a      	orrs	r2, r1
 8002730:	605a      	str	r2, [r3, #4]
 8002732:	e018      	b.n	8002766 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002734:	4b3d      	ldr	r3, [pc, #244]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4b3c      	ldr	r3, [pc, #240]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800273a:	2101      	movs	r1, #1
 800273c:	438a      	bics	r2, r1
 800273e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002740:	f7fe ff2c 	bl	800159c <HAL_GetTick>
 8002744:	0003      	movs	r3, r0
 8002746:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002748:	e008      	b.n	800275c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800274a:	f7fe ff27 	bl	800159c <HAL_GetTick>
 800274e:	0002      	movs	r2, r0
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e241      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800275c:	4b33      	ldr	r3, [pc, #204]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2204      	movs	r2, #4
 8002762:	4013      	ands	r3, r2
 8002764:	d1f1      	bne.n	800274a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2210      	movs	r2, #16
 800276c:	4013      	ands	r3, r2
 800276e:	d100      	bne.n	8002772 <HAL_RCC_OscConfig+0x27e>
 8002770:	e0a1      	b.n	80028b6 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d140      	bne.n	80027fa <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002778:	4b2c      	ldr	r3, [pc, #176]	; (800282c <HAL_RCC_OscConfig+0x338>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	2380      	movs	r3, #128	; 0x80
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4013      	ands	r3, r2
 8002782:	d005      	beq.n	8002790 <HAL_RCC_OscConfig+0x29c>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d101      	bne.n	8002790 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e227      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002790:	4b26      	ldr	r3, [pc, #152]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	4a2c      	ldr	r2, [pc, #176]	; (8002848 <HAL_RCC_OscConfig+0x354>)
 8002796:	4013      	ands	r3, r2
 8002798:	0019      	movs	r1, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1a      	ldr	r2, [r3, #32]
 800279e:	4b23      	ldr	r3, [pc, #140]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80027a0:	430a      	orrs	r2, r1
 80027a2:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027a4:	4b21      	ldr	r3, [pc, #132]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	021b      	lsls	r3, r3, #8
 80027aa:	0a19      	lsrs	r1, r3, #8
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	69db      	ldr	r3, [r3, #28]
 80027b0:	061a      	lsls	r2, r3, #24
 80027b2:	4b1e      	ldr	r3, [pc, #120]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80027b4:	430a      	orrs	r2, r1
 80027b6:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	0b5b      	lsrs	r3, r3, #13
 80027be:	3301      	adds	r3, #1
 80027c0:	2280      	movs	r2, #128	; 0x80
 80027c2:	0212      	lsls	r2, r2, #8
 80027c4:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80027c6:	4b19      	ldr	r3, [pc, #100]	; (800282c <HAL_RCC_OscConfig+0x338>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	091b      	lsrs	r3, r3, #4
 80027cc:	210f      	movs	r1, #15
 80027ce:	400b      	ands	r3, r1
 80027d0:	491a      	ldr	r1, [pc, #104]	; (800283c <HAL_RCC_OscConfig+0x348>)
 80027d2:	5ccb      	ldrb	r3, [r1, r3]
 80027d4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80027d6:	4b1a      	ldr	r3, [pc, #104]	; (8002840 <HAL_RCC_OscConfig+0x34c>)
 80027d8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80027da:	4b1a      	ldr	r3, [pc, #104]	; (8002844 <HAL_RCC_OscConfig+0x350>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2513      	movs	r5, #19
 80027e0:	197c      	adds	r4, r7, r5
 80027e2:	0018      	movs	r0, r3
 80027e4:	f7fe fe94 	bl	8001510 <HAL_InitTick>
 80027e8:	0003      	movs	r3, r0
 80027ea:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80027ec:	197b      	adds	r3, r7, r5
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d060      	beq.n	80028b6 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80027f4:	197b      	adds	r3, r7, r5
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	e1f2      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d03f      	beq.n	8002882 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002802:	4b0a      	ldr	r3, [pc, #40]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	4b09      	ldr	r3, [pc, #36]	; (800282c <HAL_RCC_OscConfig+0x338>)
 8002808:	2180      	movs	r1, #128	; 0x80
 800280a:	0049      	lsls	r1, r1, #1
 800280c:	430a      	orrs	r2, r1
 800280e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002810:	f7fe fec4 	bl	800159c <HAL_GetTick>
 8002814:	0003      	movs	r3, r0
 8002816:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002818:	e018      	b.n	800284c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800281a:	f7fe febf 	bl	800159c <HAL_GetTick>
 800281e:	0002      	movs	r2, r0
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d911      	bls.n	800284c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e1d9      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
 800282c:	40021000 	.word	0x40021000
 8002830:	fffeffff 	.word	0xfffeffff
 8002834:	fffbffff 	.word	0xfffbffff
 8002838:	ffffe0ff 	.word	0xffffe0ff
 800283c:	08004e80 	.word	0x08004e80
 8002840:	20000004 	.word	0x20000004
 8002844:	20000008 	.word	0x20000008
 8002848:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800284c:	4bc9      	ldr	r3, [pc, #804]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	2380      	movs	r3, #128	; 0x80
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4013      	ands	r3, r2
 8002856:	d0e0      	beq.n	800281a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002858:	4bc6      	ldr	r3, [pc, #792]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	4ac6      	ldr	r2, [pc, #792]	; (8002b78 <HAL_RCC_OscConfig+0x684>)
 800285e:	4013      	ands	r3, r2
 8002860:	0019      	movs	r1, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a1a      	ldr	r2, [r3, #32]
 8002866:	4bc3      	ldr	r3, [pc, #780]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002868:	430a      	orrs	r2, r1
 800286a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800286c:	4bc1      	ldr	r3, [pc, #772]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	021b      	lsls	r3, r3, #8
 8002872:	0a19      	lsrs	r1, r3, #8
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	061a      	lsls	r2, r3, #24
 800287a:	4bbe      	ldr	r3, [pc, #760]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 800287c:	430a      	orrs	r2, r1
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	e019      	b.n	80028b6 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002882:	4bbc      	ldr	r3, [pc, #752]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	4bbb      	ldr	r3, [pc, #748]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002888:	49bc      	ldr	r1, [pc, #752]	; (8002b7c <HAL_RCC_OscConfig+0x688>)
 800288a:	400a      	ands	r2, r1
 800288c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288e:	f7fe fe85 	bl	800159c <HAL_GetTick>
 8002892:	0003      	movs	r3, r0
 8002894:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002898:	f7fe fe80 	bl	800159c <HAL_GetTick>
 800289c:	0002      	movs	r2, r0
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e19a      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80028aa:	4bb2      	ldr	r3, [pc, #712]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	2380      	movs	r3, #128	; 0x80
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4013      	ands	r3, r2
 80028b4:	d1f0      	bne.n	8002898 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2208      	movs	r2, #8
 80028bc:	4013      	ands	r3, r2
 80028be:	d036      	beq.n	800292e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d019      	beq.n	80028fc <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028c8:	4baa      	ldr	r3, [pc, #680]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80028ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028cc:	4ba9      	ldr	r3, [pc, #676]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80028ce:	2101      	movs	r1, #1
 80028d0:	430a      	orrs	r2, r1
 80028d2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d4:	f7fe fe62 	bl	800159c <HAL_GetTick>
 80028d8:	0003      	movs	r3, r0
 80028da:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028dc:	e008      	b.n	80028f0 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028de:	f7fe fe5d 	bl	800159c <HAL_GetTick>
 80028e2:	0002      	movs	r2, r0
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e177      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028f0:	4ba0      	ldr	r3, [pc, #640]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80028f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028f4:	2202      	movs	r2, #2
 80028f6:	4013      	ands	r3, r2
 80028f8:	d0f1      	beq.n	80028de <HAL_RCC_OscConfig+0x3ea>
 80028fa:	e018      	b.n	800292e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028fc:	4b9d      	ldr	r3, [pc, #628]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80028fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002900:	4b9c      	ldr	r3, [pc, #624]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002902:	2101      	movs	r1, #1
 8002904:	438a      	bics	r2, r1
 8002906:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002908:	f7fe fe48 	bl	800159c <HAL_GetTick>
 800290c:	0003      	movs	r3, r0
 800290e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002910:	e008      	b.n	8002924 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002912:	f7fe fe43 	bl	800159c <HAL_GetTick>
 8002916:	0002      	movs	r2, r0
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e15d      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002924:	4b93      	ldr	r3, [pc, #588]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002926:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002928:	2202      	movs	r2, #2
 800292a:	4013      	ands	r3, r2
 800292c:	d1f1      	bne.n	8002912 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2204      	movs	r2, #4
 8002934:	4013      	ands	r3, r2
 8002936:	d100      	bne.n	800293a <HAL_RCC_OscConfig+0x446>
 8002938:	e0ae      	b.n	8002a98 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800293a:	2023      	movs	r0, #35	; 0x23
 800293c:	183b      	adds	r3, r7, r0
 800293e:	2200      	movs	r2, #0
 8002940:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002942:	4b8c      	ldr	r3, [pc, #560]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	055b      	lsls	r3, r3, #21
 800294a:	4013      	ands	r3, r2
 800294c:	d109      	bne.n	8002962 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800294e:	4b89      	ldr	r3, [pc, #548]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002950:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002952:	4b88      	ldr	r3, [pc, #544]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002954:	2180      	movs	r1, #128	; 0x80
 8002956:	0549      	lsls	r1, r1, #21
 8002958:	430a      	orrs	r2, r1
 800295a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800295c:	183b      	adds	r3, r7, r0
 800295e:	2201      	movs	r2, #1
 8002960:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002962:	4b87      	ldr	r3, [pc, #540]	; (8002b80 <HAL_RCC_OscConfig+0x68c>)
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	2380      	movs	r3, #128	; 0x80
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	4013      	ands	r3, r2
 800296c:	d11a      	bne.n	80029a4 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800296e:	4b84      	ldr	r3, [pc, #528]	; (8002b80 <HAL_RCC_OscConfig+0x68c>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4b83      	ldr	r3, [pc, #524]	; (8002b80 <HAL_RCC_OscConfig+0x68c>)
 8002974:	2180      	movs	r1, #128	; 0x80
 8002976:	0049      	lsls	r1, r1, #1
 8002978:	430a      	orrs	r2, r1
 800297a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800297c:	f7fe fe0e 	bl	800159c <HAL_GetTick>
 8002980:	0003      	movs	r3, r0
 8002982:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002986:	f7fe fe09 	bl	800159c <HAL_GetTick>
 800298a:	0002      	movs	r2, r0
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b64      	cmp	r3, #100	; 0x64
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e123      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002998:	4b79      	ldr	r3, [pc, #484]	; (8002b80 <HAL_RCC_OscConfig+0x68c>)
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	2380      	movs	r3, #128	; 0x80
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	4013      	ands	r3, r2
 80029a2:	d0f0      	beq.n	8002986 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	2380      	movs	r3, #128	; 0x80
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d107      	bne.n	80029c0 <HAL_RCC_OscConfig+0x4cc>
 80029b0:	4b70      	ldr	r3, [pc, #448]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80029b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029b4:	4b6f      	ldr	r3, [pc, #444]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80029b6:	2180      	movs	r1, #128	; 0x80
 80029b8:	0049      	lsls	r1, r1, #1
 80029ba:	430a      	orrs	r2, r1
 80029bc:	651a      	str	r2, [r3, #80]	; 0x50
 80029be:	e031      	b.n	8002a24 <HAL_RCC_OscConfig+0x530>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10c      	bne.n	80029e2 <HAL_RCC_OscConfig+0x4ee>
 80029c8:	4b6a      	ldr	r3, [pc, #424]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80029ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029cc:	4b69      	ldr	r3, [pc, #420]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80029ce:	496b      	ldr	r1, [pc, #428]	; (8002b7c <HAL_RCC_OscConfig+0x688>)
 80029d0:	400a      	ands	r2, r1
 80029d2:	651a      	str	r2, [r3, #80]	; 0x50
 80029d4:	4b67      	ldr	r3, [pc, #412]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80029d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029d8:	4b66      	ldr	r3, [pc, #408]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80029da:	496a      	ldr	r1, [pc, #424]	; (8002b84 <HAL_RCC_OscConfig+0x690>)
 80029dc:	400a      	ands	r2, r1
 80029de:	651a      	str	r2, [r3, #80]	; 0x50
 80029e0:	e020      	b.n	8002a24 <HAL_RCC_OscConfig+0x530>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689a      	ldr	r2, [r3, #8]
 80029e6:	23a0      	movs	r3, #160	; 0xa0
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d10e      	bne.n	8002a0c <HAL_RCC_OscConfig+0x518>
 80029ee:	4b61      	ldr	r3, [pc, #388]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80029f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029f2:	4b60      	ldr	r3, [pc, #384]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80029f4:	2180      	movs	r1, #128	; 0x80
 80029f6:	00c9      	lsls	r1, r1, #3
 80029f8:	430a      	orrs	r2, r1
 80029fa:	651a      	str	r2, [r3, #80]	; 0x50
 80029fc:	4b5d      	ldr	r3, [pc, #372]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 80029fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a00:	4b5c      	ldr	r3, [pc, #368]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002a02:	2180      	movs	r1, #128	; 0x80
 8002a04:	0049      	lsls	r1, r1, #1
 8002a06:	430a      	orrs	r2, r1
 8002a08:	651a      	str	r2, [r3, #80]	; 0x50
 8002a0a:	e00b      	b.n	8002a24 <HAL_RCC_OscConfig+0x530>
 8002a0c:	4b59      	ldr	r3, [pc, #356]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002a0e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a10:	4b58      	ldr	r3, [pc, #352]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002a12:	495a      	ldr	r1, [pc, #360]	; (8002b7c <HAL_RCC_OscConfig+0x688>)
 8002a14:	400a      	ands	r2, r1
 8002a16:	651a      	str	r2, [r3, #80]	; 0x50
 8002a18:	4b56      	ldr	r3, [pc, #344]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002a1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a1c:	4b55      	ldr	r3, [pc, #340]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002a1e:	4959      	ldr	r1, [pc, #356]	; (8002b84 <HAL_RCC_OscConfig+0x690>)
 8002a20:	400a      	ands	r2, r1
 8002a22:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d015      	beq.n	8002a58 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2c:	f7fe fdb6 	bl	800159c <HAL_GetTick>
 8002a30:	0003      	movs	r3, r0
 8002a32:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a34:	e009      	b.n	8002a4a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a36:	f7fe fdb1 	bl	800159c <HAL_GetTick>
 8002a3a:	0002      	movs	r2, r0
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	4a51      	ldr	r2, [pc, #324]	; (8002b88 <HAL_RCC_OscConfig+0x694>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e0ca      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a4a:	4b4a      	ldr	r3, [pc, #296]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002a4c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a4e:	2380      	movs	r3, #128	; 0x80
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	4013      	ands	r3, r2
 8002a54:	d0ef      	beq.n	8002a36 <HAL_RCC_OscConfig+0x542>
 8002a56:	e014      	b.n	8002a82 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a58:	f7fe fda0 	bl	800159c <HAL_GetTick>
 8002a5c:	0003      	movs	r3, r0
 8002a5e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a60:	e009      	b.n	8002a76 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a62:	f7fe fd9b 	bl	800159c <HAL_GetTick>
 8002a66:	0002      	movs	r2, r0
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	4a46      	ldr	r2, [pc, #280]	; (8002b88 <HAL_RCC_OscConfig+0x694>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e0b4      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a76:	4b3f      	ldr	r3, [pc, #252]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002a78:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a7a:	2380      	movs	r3, #128	; 0x80
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d1ef      	bne.n	8002a62 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a82:	2323      	movs	r3, #35	; 0x23
 8002a84:	18fb      	adds	r3, r7, r3
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d105      	bne.n	8002a98 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a8c:	4b39      	ldr	r3, [pc, #228]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002a8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a90:	4b38      	ldr	r3, [pc, #224]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002a92:	493e      	ldr	r1, [pc, #248]	; (8002b8c <HAL_RCC_OscConfig+0x698>)
 8002a94:	400a      	ands	r2, r1
 8002a96:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d100      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x5ae>
 8002aa0:	e09d      	b.n	8002bde <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	2b0c      	cmp	r3, #12
 8002aa6:	d100      	bne.n	8002aaa <HAL_RCC_OscConfig+0x5b6>
 8002aa8:	e076      	b.n	8002b98 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d145      	bne.n	8002b3e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ab2:	4b30      	ldr	r3, [pc, #192]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	4b2f      	ldr	r3, [pc, #188]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002ab8:	4935      	ldr	r1, [pc, #212]	; (8002b90 <HAL_RCC_OscConfig+0x69c>)
 8002aba:	400a      	ands	r2, r1
 8002abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002abe:	f7fe fd6d 	bl	800159c <HAL_GetTick>
 8002ac2:	0003      	movs	r3, r0
 8002ac4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ac8:	f7fe fd68 	bl	800159c <HAL_GetTick>
 8002acc:	0002      	movs	r2, r0
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e082      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ada:	4b26      	ldr	r3, [pc, #152]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	2380      	movs	r3, #128	; 0x80
 8002ae0:	049b      	lsls	r3, r3, #18
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	d1f0      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ae6:	4b23      	ldr	r3, [pc, #140]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	4a2a      	ldr	r2, [pc, #168]	; (8002b94 <HAL_RCC_OscConfig+0x6a0>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	0019      	movs	r1, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af8:	431a      	orrs	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	431a      	orrs	r2, r3
 8002b00:	4b1c      	ldr	r3, [pc, #112]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002b02:	430a      	orrs	r2, r1
 8002b04:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b06:	4b1b      	ldr	r3, [pc, #108]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	4b1a      	ldr	r3, [pc, #104]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002b0c:	2180      	movs	r1, #128	; 0x80
 8002b0e:	0449      	lsls	r1, r1, #17
 8002b10:	430a      	orrs	r2, r1
 8002b12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b14:	f7fe fd42 	bl	800159c <HAL_GetTick>
 8002b18:	0003      	movs	r3, r0
 8002b1a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b1e:	f7fe fd3d 	bl	800159c <HAL_GetTick>
 8002b22:	0002      	movs	r2, r0
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e057      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002b30:	4b10      	ldr	r3, [pc, #64]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	2380      	movs	r3, #128	; 0x80
 8002b36:	049b      	lsls	r3, r3, #18
 8002b38:	4013      	ands	r3, r2
 8002b3a:	d0f0      	beq.n	8002b1e <HAL_RCC_OscConfig+0x62a>
 8002b3c:	e04f      	b.n	8002bde <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b3e:	4b0d      	ldr	r3, [pc, #52]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002b44:	4912      	ldr	r1, [pc, #72]	; (8002b90 <HAL_RCC_OscConfig+0x69c>)
 8002b46:	400a      	ands	r2, r1
 8002b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4a:	f7fe fd27 	bl	800159c <HAL_GetTick>
 8002b4e:	0003      	movs	r3, r0
 8002b50:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002b52:	e008      	b.n	8002b66 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b54:	f7fe fd22 	bl	800159c <HAL_GetTick>
 8002b58:	0002      	movs	r2, r0
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e03c      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002b66:	4b03      	ldr	r3, [pc, #12]	; (8002b74 <HAL_RCC_OscConfig+0x680>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	2380      	movs	r3, #128	; 0x80
 8002b6c:	049b      	lsls	r3, r3, #18
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d1f0      	bne.n	8002b54 <HAL_RCC_OscConfig+0x660>
 8002b72:	e034      	b.n	8002bde <HAL_RCC_OscConfig+0x6ea>
 8002b74:	40021000 	.word	0x40021000
 8002b78:	ffff1fff 	.word	0xffff1fff
 8002b7c:	fffffeff 	.word	0xfffffeff
 8002b80:	40007000 	.word	0x40007000
 8002b84:	fffffbff 	.word	0xfffffbff
 8002b88:	00001388 	.word	0x00001388
 8002b8c:	efffffff 	.word	0xefffffff
 8002b90:	feffffff 	.word	0xfeffffff
 8002b94:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e01d      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ba4:	4b10      	ldr	r3, [pc, #64]	; (8002be8 <HAL_RCC_OscConfig+0x6f4>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	2380      	movs	r3, #128	; 0x80
 8002bae:	025b      	lsls	r3, r3, #9
 8002bb0:	401a      	ands	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d10f      	bne.n	8002bda <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	23f0      	movs	r3, #240	; 0xf0
 8002bbe:	039b      	lsls	r3, r3, #14
 8002bc0:	401a      	ands	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d107      	bne.n	8002bda <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	23c0      	movs	r3, #192	; 0xc0
 8002bce:	041b      	lsls	r3, r3, #16
 8002bd0:	401a      	ands	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d001      	beq.n	8002bde <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e000      	b.n	8002be0 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	0018      	movs	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	b00a      	add	sp, #40	; 0x28
 8002be6:	bdb0      	pop	{r4, r5, r7, pc}
 8002be8:	40021000 	.word	0x40021000

08002bec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bec:	b5b0      	push	{r4, r5, r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e128      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c00:	4b96      	ldr	r3, [pc, #600]	; (8002e5c <HAL_RCC_ClockConfig+0x270>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2201      	movs	r2, #1
 8002c06:	4013      	ands	r3, r2
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d91e      	bls.n	8002c4c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c0e:	4b93      	ldr	r3, [pc, #588]	; (8002e5c <HAL_RCC_ClockConfig+0x270>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2201      	movs	r2, #1
 8002c14:	4393      	bics	r3, r2
 8002c16:	0019      	movs	r1, r3
 8002c18:	4b90      	ldr	r3, [pc, #576]	; (8002e5c <HAL_RCC_ClockConfig+0x270>)
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002c20:	f7fe fcbc 	bl	800159c <HAL_GetTick>
 8002c24:	0003      	movs	r3, r0
 8002c26:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c28:	e009      	b.n	8002c3e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c2a:	f7fe fcb7 	bl	800159c <HAL_GetTick>
 8002c2e:	0002      	movs	r2, r0
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	4a8a      	ldr	r2, [pc, #552]	; (8002e60 <HAL_RCC_ClockConfig+0x274>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e109      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3e:	4b87      	ldr	r3, [pc, #540]	; (8002e5c <HAL_RCC_ClockConfig+0x270>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2201      	movs	r2, #1
 8002c44:	4013      	ands	r3, r2
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d1ee      	bne.n	8002c2a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2202      	movs	r2, #2
 8002c52:	4013      	ands	r3, r2
 8002c54:	d009      	beq.n	8002c6a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c56:	4b83      	ldr	r3, [pc, #524]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	22f0      	movs	r2, #240	; 0xf0
 8002c5c:	4393      	bics	r3, r2
 8002c5e:	0019      	movs	r1, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	4b7f      	ldr	r3, [pc, #508]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002c66:	430a      	orrs	r2, r1
 8002c68:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	4013      	ands	r3, r2
 8002c72:	d100      	bne.n	8002c76 <HAL_RCC_ClockConfig+0x8a>
 8002c74:	e089      	b.n	8002d8a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d107      	bne.n	8002c8e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c7e:	4b79      	ldr	r3, [pc, #484]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	2380      	movs	r3, #128	; 0x80
 8002c84:	029b      	lsls	r3, r3, #10
 8002c86:	4013      	ands	r3, r2
 8002c88:	d120      	bne.n	8002ccc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e0e1      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b03      	cmp	r3, #3
 8002c94:	d107      	bne.n	8002ca6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c96:	4b73      	ldr	r3, [pc, #460]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	2380      	movs	r3, #128	; 0x80
 8002c9c:	049b      	lsls	r3, r3, #18
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	d114      	bne.n	8002ccc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e0d5      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d106      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002cae:	4b6d      	ldr	r3, [pc, #436]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2204      	movs	r2, #4
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d109      	bne.n	8002ccc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e0ca      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002cbc:	4b69      	ldr	r3, [pc, #420]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	2380      	movs	r3, #128	; 0x80
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	d101      	bne.n	8002ccc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e0c2      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ccc:	4b65      	ldr	r3, [pc, #404]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	2203      	movs	r2, #3
 8002cd2:	4393      	bics	r3, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	4b62      	ldr	r3, [pc, #392]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ce0:	f7fe fc5c 	bl	800159c <HAL_GetTick>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d111      	bne.n	8002d14 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cf0:	e009      	b.n	8002d06 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf2:	f7fe fc53 	bl	800159c <HAL_GetTick>
 8002cf6:	0002      	movs	r2, r0
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	4a58      	ldr	r2, [pc, #352]	; (8002e60 <HAL_RCC_ClockConfig+0x274>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e0a5      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d06:	4b57      	ldr	r3, [pc, #348]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	220c      	movs	r2, #12
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	2b08      	cmp	r3, #8
 8002d10:	d1ef      	bne.n	8002cf2 <HAL_RCC_ClockConfig+0x106>
 8002d12:	e03a      	b.n	8002d8a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	2b03      	cmp	r3, #3
 8002d1a:	d111      	bne.n	8002d40 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d1c:	e009      	b.n	8002d32 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d1e:	f7fe fc3d 	bl	800159c <HAL_GetTick>
 8002d22:	0002      	movs	r2, r0
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	4a4d      	ldr	r2, [pc, #308]	; (8002e60 <HAL_RCC_ClockConfig+0x274>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e08f      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d32:	4b4c      	ldr	r3, [pc, #304]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	220c      	movs	r2, #12
 8002d38:	4013      	ands	r3, r2
 8002d3a:	2b0c      	cmp	r3, #12
 8002d3c:	d1ef      	bne.n	8002d1e <HAL_RCC_ClockConfig+0x132>
 8002d3e:	e024      	b.n	8002d8a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d11b      	bne.n	8002d80 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d48:	e009      	b.n	8002d5e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d4a:	f7fe fc27 	bl	800159c <HAL_GetTick>
 8002d4e:	0002      	movs	r2, r0
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	4a42      	ldr	r2, [pc, #264]	; (8002e60 <HAL_RCC_ClockConfig+0x274>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e079      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d5e:	4b41      	ldr	r3, [pc, #260]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	220c      	movs	r2, #12
 8002d64:	4013      	ands	r3, r2
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	d1ef      	bne.n	8002d4a <HAL_RCC_ClockConfig+0x15e>
 8002d6a:	e00e      	b.n	8002d8a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d6c:	f7fe fc16 	bl	800159c <HAL_GetTick>
 8002d70:	0002      	movs	r2, r0
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	4a3a      	ldr	r2, [pc, #232]	; (8002e60 <HAL_RCC_ClockConfig+0x274>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e068      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d80:	4b38      	ldr	r3, [pc, #224]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	220c      	movs	r2, #12
 8002d86:	4013      	ands	r3, r2
 8002d88:	d1f0      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d8a:	4b34      	ldr	r3, [pc, #208]	; (8002e5c <HAL_RCC_ClockConfig+0x270>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	4013      	ands	r3, r2
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d21e      	bcs.n	8002dd6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d98:	4b30      	ldr	r3, [pc, #192]	; (8002e5c <HAL_RCC_ClockConfig+0x270>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	4393      	bics	r3, r2
 8002da0:	0019      	movs	r1, r3
 8002da2:	4b2e      	ldr	r3, [pc, #184]	; (8002e5c <HAL_RCC_ClockConfig+0x270>)
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	430a      	orrs	r2, r1
 8002da8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002daa:	f7fe fbf7 	bl	800159c <HAL_GetTick>
 8002dae:	0003      	movs	r3, r0
 8002db0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002db2:	e009      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002db4:	f7fe fbf2 	bl	800159c <HAL_GetTick>
 8002db8:	0002      	movs	r2, r0
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	4a28      	ldr	r2, [pc, #160]	; (8002e60 <HAL_RCC_ClockConfig+0x274>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e044      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dc8:	4b24      	ldr	r3, [pc, #144]	; (8002e5c <HAL_RCC_ClockConfig+0x270>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	4013      	ands	r3, r2
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d1ee      	bne.n	8002db4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2204      	movs	r2, #4
 8002ddc:	4013      	ands	r3, r2
 8002dde:	d009      	beq.n	8002df4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002de0:	4b20      	ldr	r3, [pc, #128]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	4a20      	ldr	r2, [pc, #128]	; (8002e68 <HAL_RCC_ClockConfig+0x27c>)
 8002de6:	4013      	ands	r3, r2
 8002de8:	0019      	movs	r1, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	68da      	ldr	r2, [r3, #12]
 8002dee:	4b1d      	ldr	r3, [pc, #116]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002df0:	430a      	orrs	r2, r1
 8002df2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2208      	movs	r2, #8
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	d00a      	beq.n	8002e14 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002dfe:	4b19      	ldr	r3, [pc, #100]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	4a1a      	ldr	r2, [pc, #104]	; (8002e6c <HAL_RCC_ClockConfig+0x280>)
 8002e04:	4013      	ands	r3, r2
 8002e06:	0019      	movs	r1, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	00da      	lsls	r2, r3, #3
 8002e0e:	4b15      	ldr	r3, [pc, #84]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002e10:	430a      	orrs	r2, r1
 8002e12:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e14:	f000 f832 	bl	8002e7c <HAL_RCC_GetSysClockFreq>
 8002e18:	0001      	movs	r1, r0
 8002e1a:	4b12      	ldr	r3, [pc, #72]	; (8002e64 <HAL_RCC_ClockConfig+0x278>)
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	091b      	lsrs	r3, r3, #4
 8002e20:	220f      	movs	r2, #15
 8002e22:	4013      	ands	r3, r2
 8002e24:	4a12      	ldr	r2, [pc, #72]	; (8002e70 <HAL_RCC_ClockConfig+0x284>)
 8002e26:	5cd3      	ldrb	r3, [r2, r3]
 8002e28:	000a      	movs	r2, r1
 8002e2a:	40da      	lsrs	r2, r3
 8002e2c:	4b11      	ldr	r3, [pc, #68]	; (8002e74 <HAL_RCC_ClockConfig+0x288>)
 8002e2e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e30:	4b11      	ldr	r3, [pc, #68]	; (8002e78 <HAL_RCC_ClockConfig+0x28c>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	250b      	movs	r5, #11
 8002e36:	197c      	adds	r4, r7, r5
 8002e38:	0018      	movs	r0, r3
 8002e3a:	f7fe fb69 	bl	8001510 <HAL_InitTick>
 8002e3e:	0003      	movs	r3, r0
 8002e40:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002e42:	197b      	adds	r3, r7, r5
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002e4a:	197b      	adds	r3, r7, r5
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	e000      	b.n	8002e52 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	0018      	movs	r0, r3
 8002e54:	46bd      	mov	sp, r7
 8002e56:	b004      	add	sp, #16
 8002e58:	bdb0      	pop	{r4, r5, r7, pc}
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	40022000 	.word	0x40022000
 8002e60:	00001388 	.word	0x00001388
 8002e64:	40021000 	.word	0x40021000
 8002e68:	fffff8ff 	.word	0xfffff8ff
 8002e6c:	ffffc7ff 	.word	0xffffc7ff
 8002e70:	08004e80 	.word	0x08004e80
 8002e74:	20000004 	.word	0x20000004
 8002e78:	20000008 	.word	0x20000008

08002e7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e7c:	b5b0      	push	{r4, r5, r7, lr}
 8002e7e:	b08e      	sub	sp, #56	; 0x38
 8002e80:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002e82:	4b4c      	ldr	r3, [pc, #304]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e8a:	230c      	movs	r3, #12
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	2b0c      	cmp	r3, #12
 8002e90:	d014      	beq.n	8002ebc <HAL_RCC_GetSysClockFreq+0x40>
 8002e92:	d900      	bls.n	8002e96 <HAL_RCC_GetSysClockFreq+0x1a>
 8002e94:	e07b      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x112>
 8002e96:	2b04      	cmp	r3, #4
 8002e98:	d002      	beq.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x24>
 8002e9a:	2b08      	cmp	r3, #8
 8002e9c:	d00b      	beq.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e9e:	e076      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002ea0:	4b44      	ldr	r3, [pc, #272]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2210      	movs	r2, #16
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d002      	beq.n	8002eb0 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002eaa:	4b43      	ldr	r3, [pc, #268]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002eac:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002eae:	e07c      	b.n	8002faa <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002eb0:	4b42      	ldr	r3, [pc, #264]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x140>)
 8002eb2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002eb4:	e079      	b.n	8002faa <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002eb6:	4b42      	ldr	r3, [pc, #264]	; (8002fc0 <HAL_RCC_GetSysClockFreq+0x144>)
 8002eb8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002eba:	e076      	b.n	8002faa <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ebe:	0c9a      	lsrs	r2, r3, #18
 8002ec0:	230f      	movs	r3, #15
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	4b3f      	ldr	r3, [pc, #252]	; (8002fc4 <HAL_RCC_GetSysClockFreq+0x148>)
 8002ec6:	5c9b      	ldrb	r3, [r3, r2]
 8002ec8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ecc:	0d9a      	lsrs	r2, r3, #22
 8002ece:	2303      	movs	r3, #3
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ed6:	4b37      	ldr	r3, [pc, #220]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002ed8:	68da      	ldr	r2, [r3, #12]
 8002eda:	2380      	movs	r3, #128	; 0x80
 8002edc:	025b      	lsls	r3, r3, #9
 8002ede:	4013      	ands	r3, r2
 8002ee0:	d01a      	beq.n	8002f18 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee4:	61bb      	str	r3, [r7, #24]
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61fb      	str	r3, [r7, #28]
 8002eea:	4a35      	ldr	r2, [pc, #212]	; (8002fc0 <HAL_RCC_GetSysClockFreq+0x144>)
 8002eec:	2300      	movs	r3, #0
 8002eee:	69b8      	ldr	r0, [r7, #24]
 8002ef0:	69f9      	ldr	r1, [r7, #28]
 8002ef2:	f7fd fab1 	bl	8000458 <__aeabi_lmul>
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	000b      	movs	r3, r1
 8002efa:	0010      	movs	r0, r2
 8002efc:	0019      	movs	r1, r3
 8002efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	f7fd fa85 	bl	8000418 <__aeabi_uldivmod>
 8002f0e:	0002      	movs	r2, r0
 8002f10:	000b      	movs	r3, r1
 8002f12:	0013      	movs	r3, r2
 8002f14:	637b      	str	r3, [r7, #52]	; 0x34
 8002f16:	e037      	b.n	8002f88 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002f18:	4b26      	ldr	r3, [pc, #152]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2210      	movs	r2, #16
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d01a      	beq.n	8002f58 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	2300      	movs	r3, #0
 8002f28:	60fb      	str	r3, [r7, #12]
 8002f2a:	4a23      	ldr	r2, [pc, #140]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	68b8      	ldr	r0, [r7, #8]
 8002f30:	68f9      	ldr	r1, [r7, #12]
 8002f32:	f7fd fa91 	bl	8000458 <__aeabi_lmul>
 8002f36:	0002      	movs	r2, r0
 8002f38:	000b      	movs	r3, r1
 8002f3a:	0010      	movs	r0, r2
 8002f3c:	0019      	movs	r1, r3
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f40:	603b      	str	r3, [r7, #0]
 8002f42:	2300      	movs	r3, #0
 8002f44:	607b      	str	r3, [r7, #4]
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f7fd fa65 	bl	8000418 <__aeabi_uldivmod>
 8002f4e:	0002      	movs	r2, r0
 8002f50:	000b      	movs	r3, r1
 8002f52:	0013      	movs	r3, r2
 8002f54:	637b      	str	r3, [r7, #52]	; 0x34
 8002f56:	e017      	b.n	8002f88 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	0019      	movs	r1, r3
 8002f60:	4a16      	ldr	r2, [pc, #88]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x140>)
 8002f62:	2300      	movs	r3, #0
 8002f64:	f7fd fa78 	bl	8000458 <__aeabi_lmul>
 8002f68:	0002      	movs	r2, r0
 8002f6a:	000b      	movs	r3, r1
 8002f6c:	0010      	movs	r0, r2
 8002f6e:	0019      	movs	r1, r3
 8002f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f72:	001c      	movs	r4, r3
 8002f74:	2300      	movs	r3, #0
 8002f76:	001d      	movs	r5, r3
 8002f78:	0022      	movs	r2, r4
 8002f7a:	002b      	movs	r3, r5
 8002f7c:	f7fd fa4c 	bl	8000418 <__aeabi_uldivmod>
 8002f80:	0002      	movs	r2, r0
 8002f82:	000b      	movs	r3, r1
 8002f84:	0013      	movs	r3, r2
 8002f86:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f8a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f8c:	e00d      	b.n	8002faa <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002f8e:	4b09      	ldr	r3, [pc, #36]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	0b5b      	lsrs	r3, r3, #13
 8002f94:	2207      	movs	r2, #7
 8002f96:	4013      	ands	r3, r2
 8002f98:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f9a:	6a3b      	ldr	r3, [r7, #32]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	2280      	movs	r2, #128	; 0x80
 8002fa0:	0212      	lsls	r2, r2, #8
 8002fa2:	409a      	lsls	r2, r3
 8002fa4:	0013      	movs	r3, r2
 8002fa6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002fa8:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002fac:	0018      	movs	r0, r3
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	b00e      	add	sp, #56	; 0x38
 8002fb2:	bdb0      	pop	{r4, r5, r7, pc}
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	003d0900 	.word	0x003d0900
 8002fbc:	00f42400 	.word	0x00f42400
 8002fc0:	007a1200 	.word	0x007a1200
 8002fc4:	08004e98 	.word	0x08004e98

08002fc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fcc:	4b02      	ldr	r3, [pc, #8]	; (8002fd8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002fce:	681b      	ldr	r3, [r3, #0]
}
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	20000004 	.word	0x20000004

08002fdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fe0:	f7ff fff2 	bl	8002fc8 <HAL_RCC_GetHCLKFreq>
 8002fe4:	0001      	movs	r1, r0
 8002fe6:	4b06      	ldr	r3, [pc, #24]	; (8003000 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	0a1b      	lsrs	r3, r3, #8
 8002fec:	2207      	movs	r2, #7
 8002fee:	4013      	ands	r3, r2
 8002ff0:	4a04      	ldr	r2, [pc, #16]	; (8003004 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ff2:	5cd3      	ldrb	r3, [r2, r3]
 8002ff4:	40d9      	lsrs	r1, r3
 8002ff6:	000b      	movs	r3, r1
}
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	46c0      	nop			; (mov r8, r8)
 8003000:	40021000 	.word	0x40021000
 8003004:	08004e90 	.word	0x08004e90

08003008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800300c:	f7ff ffdc 	bl	8002fc8 <HAL_RCC_GetHCLKFreq>
 8003010:	0001      	movs	r1, r0
 8003012:	4b06      	ldr	r3, [pc, #24]	; (800302c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	0adb      	lsrs	r3, r3, #11
 8003018:	2207      	movs	r2, #7
 800301a:	4013      	ands	r3, r2
 800301c:	4a04      	ldr	r2, [pc, #16]	; (8003030 <HAL_RCC_GetPCLK2Freq+0x28>)
 800301e:	5cd3      	ldrb	r3, [r2, r3]
 8003020:	40d9      	lsrs	r1, r3
 8003022:	000b      	movs	r3, r1
}
 8003024:	0018      	movs	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	46c0      	nop			; (mov r8, r8)
 800302c:	40021000 	.word	0x40021000
 8003030:	08004e90 	.word	0x08004e90

08003034 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800303c:	2017      	movs	r0, #23
 800303e:	183b      	adds	r3, r7, r0
 8003040:	2200      	movs	r2, #0
 8003042:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2220      	movs	r2, #32
 800304a:	4013      	ands	r3, r2
 800304c:	d100      	bne.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800304e:	e0c2      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003050:	4b81      	ldr	r3, [pc, #516]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003052:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003054:	2380      	movs	r3, #128	; 0x80
 8003056:	055b      	lsls	r3, r3, #21
 8003058:	4013      	ands	r3, r2
 800305a:	d109      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800305c:	4b7e      	ldr	r3, [pc, #504]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800305e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003060:	4b7d      	ldr	r3, [pc, #500]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003062:	2180      	movs	r1, #128	; 0x80
 8003064:	0549      	lsls	r1, r1, #21
 8003066:	430a      	orrs	r2, r1
 8003068:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800306a:	183b      	adds	r3, r7, r0
 800306c:	2201      	movs	r2, #1
 800306e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003070:	4b7a      	ldr	r3, [pc, #488]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	2380      	movs	r3, #128	; 0x80
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4013      	ands	r3, r2
 800307a:	d11a      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800307c:	4b77      	ldr	r3, [pc, #476]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	4b76      	ldr	r3, [pc, #472]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003082:	2180      	movs	r1, #128	; 0x80
 8003084:	0049      	lsls	r1, r1, #1
 8003086:	430a      	orrs	r2, r1
 8003088:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800308a:	f7fe fa87 	bl	800159c <HAL_GetTick>
 800308e:	0003      	movs	r3, r0
 8003090:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003092:	e008      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003094:	f7fe fa82 	bl	800159c <HAL_GetTick>
 8003098:	0002      	movs	r2, r0
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	2b64      	cmp	r3, #100	; 0x64
 80030a0:	d901      	bls.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e0d4      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a6:	4b6d      	ldr	r3, [pc, #436]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	2380      	movs	r3, #128	; 0x80
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	4013      	ands	r3, r2
 80030b0:	d0f0      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80030b2:	4b69      	ldr	r3, [pc, #420]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	23c0      	movs	r3, #192	; 0xc0
 80030b8:	039b      	lsls	r3, r3, #14
 80030ba:	4013      	ands	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	23c0      	movs	r3, #192	; 0xc0
 80030c4:	039b      	lsls	r3, r3, #14
 80030c6:	4013      	ands	r3, r2
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d013      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	23c0      	movs	r3, #192	; 0xc0
 80030d4:	029b      	lsls	r3, r3, #10
 80030d6:	401a      	ands	r2, r3
 80030d8:	23c0      	movs	r3, #192	; 0xc0
 80030da:	029b      	lsls	r3, r3, #10
 80030dc:	429a      	cmp	r2, r3
 80030de:	d10a      	bne.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80030e0:	4b5d      	ldr	r3, [pc, #372]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	2380      	movs	r3, #128	; 0x80
 80030e6:	029b      	lsls	r3, r3, #10
 80030e8:	401a      	ands	r2, r3
 80030ea:	2380      	movs	r3, #128	; 0x80
 80030ec:	029b      	lsls	r3, r3, #10
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d101      	bne.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e0ac      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80030f6:	4b58      	ldr	r3, [pc, #352]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80030f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80030fa:	23c0      	movs	r3, #192	; 0xc0
 80030fc:	029b      	lsls	r3, r3, #10
 80030fe:	4013      	ands	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d03b      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685a      	ldr	r2, [r3, #4]
 800310c:	23c0      	movs	r3, #192	; 0xc0
 800310e:	029b      	lsls	r3, r3, #10
 8003110:	4013      	ands	r3, r2
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	429a      	cmp	r2, r3
 8003116:	d033      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2220      	movs	r2, #32
 800311e:	4013      	ands	r3, r2
 8003120:	d02e      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003122:	4b4d      	ldr	r3, [pc, #308]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003124:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003126:	4a4e      	ldr	r2, [pc, #312]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003128:	4013      	ands	r3, r2
 800312a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800312c:	4b4a      	ldr	r3, [pc, #296]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800312e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003130:	4b49      	ldr	r3, [pc, #292]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003132:	2180      	movs	r1, #128	; 0x80
 8003134:	0309      	lsls	r1, r1, #12
 8003136:	430a      	orrs	r2, r1
 8003138:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800313a:	4b47      	ldr	r3, [pc, #284]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800313c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800313e:	4b46      	ldr	r3, [pc, #280]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003140:	4948      	ldr	r1, [pc, #288]	; (8003264 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003142:	400a      	ands	r2, r1
 8003144:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003146:	4b44      	ldr	r3, [pc, #272]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800314c:	68fa      	ldr	r2, [r7, #12]
 800314e:	2380      	movs	r3, #128	; 0x80
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	4013      	ands	r3, r2
 8003154:	d014      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003156:	f7fe fa21 	bl	800159c <HAL_GetTick>
 800315a:	0003      	movs	r3, r0
 800315c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800315e:	e009      	b.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003160:	f7fe fa1c 	bl	800159c <HAL_GetTick>
 8003164:	0002      	movs	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	4a3f      	ldr	r2, [pc, #252]	; (8003268 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d901      	bls.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e06d      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003174:	4b38      	ldr	r3, [pc, #224]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003176:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003178:	2380      	movs	r3, #128	; 0x80
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4013      	ands	r3, r2
 800317e:	d0ef      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	23c0      	movs	r3, #192	; 0xc0
 8003186:	029b      	lsls	r3, r3, #10
 8003188:	401a      	ands	r2, r3
 800318a:	23c0      	movs	r3, #192	; 0xc0
 800318c:	029b      	lsls	r3, r3, #10
 800318e:	429a      	cmp	r2, r3
 8003190:	d10c      	bne.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003192:	4b31      	ldr	r3, [pc, #196]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a35      	ldr	r2, [pc, #212]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003198:	4013      	ands	r3, r2
 800319a:	0019      	movs	r1, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	23c0      	movs	r3, #192	; 0xc0
 80031a2:	039b      	lsls	r3, r3, #14
 80031a4:	401a      	ands	r2, r3
 80031a6:	4b2c      	ldr	r3, [pc, #176]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80031a8:	430a      	orrs	r2, r1
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	4b2a      	ldr	r3, [pc, #168]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80031ae:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	23c0      	movs	r3, #192	; 0xc0
 80031b6:	029b      	lsls	r3, r3, #10
 80031b8:	401a      	ands	r2, r3
 80031ba:	4b27      	ldr	r3, [pc, #156]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80031bc:	430a      	orrs	r2, r1
 80031be:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031c0:	2317      	movs	r3, #23
 80031c2:	18fb      	adds	r3, r7, r3
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d105      	bne.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ca:	4b23      	ldr	r3, [pc, #140]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80031cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031ce:	4b22      	ldr	r3, [pc, #136]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80031d0:	4927      	ldr	r1, [pc, #156]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80031d2:	400a      	ands	r2, r1
 80031d4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2202      	movs	r2, #2
 80031dc:	4013      	ands	r3, r2
 80031de:	d009      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031e0:	4b1d      	ldr	r3, [pc, #116]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80031e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031e4:	220c      	movs	r2, #12
 80031e6:	4393      	bics	r3, r2
 80031e8:	0019      	movs	r1, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	4b1a      	ldr	r3, [pc, #104]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80031f0:	430a      	orrs	r2, r1
 80031f2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2204      	movs	r2, #4
 80031fa:	4013      	ands	r3, r2
 80031fc:	d009      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031fe:	4b16      	ldr	r3, [pc, #88]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003202:	4a1c      	ldr	r2, [pc, #112]	; (8003274 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003204:	4013      	ands	r3, r2
 8003206:	0019      	movs	r1, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	4b12      	ldr	r3, [pc, #72]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800320e:	430a      	orrs	r2, r1
 8003210:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2208      	movs	r2, #8
 8003218:	4013      	ands	r3, r2
 800321a:	d009      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800321c:	4b0e      	ldr	r3, [pc, #56]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800321e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003220:	4a15      	ldr	r2, [pc, #84]	; (8003278 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003222:	4013      	ands	r3, r2
 8003224:	0019      	movs	r1, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691a      	ldr	r2, [r3, #16]
 800322a:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800322c:	430a      	orrs	r2, r1
 800322e:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2280      	movs	r2, #128	; 0x80
 8003236:	4013      	ands	r3, r2
 8003238:	d009      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800323a:	4b07      	ldr	r3, [pc, #28]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800323c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800323e:	4a0f      	ldr	r2, [pc, #60]	; (800327c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003240:	4013      	ands	r3, r2
 8003242:	0019      	movs	r1, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	695a      	ldr	r2, [r3, #20]
 8003248:	4b03      	ldr	r3, [pc, #12]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800324a:	430a      	orrs	r2, r1
 800324c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	0018      	movs	r0, r3
 8003252:	46bd      	mov	sp, r7
 8003254:	b006      	add	sp, #24
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40021000 	.word	0x40021000
 800325c:	40007000 	.word	0x40007000
 8003260:	fffcffff 	.word	0xfffcffff
 8003264:	fff7ffff 	.word	0xfff7ffff
 8003268:	00001388 	.word	0x00001388
 800326c:	ffcfffff 	.word	0xffcfffff
 8003270:	efffffff 	.word	0xefffffff
 8003274:	fffff3ff 	.word	0xfffff3ff
 8003278:	ffffcfff 	.word	0xffffcfff
 800327c:	fff3ffff 	.word	0xfff3ffff

08003280 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e044      	b.n	800331c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003296:	2b00      	cmp	r3, #0
 8003298:	d107      	bne.n	80032aa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2274      	movs	r2, #116	; 0x74
 800329e:	2100      	movs	r1, #0
 80032a0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	0018      	movs	r0, r3
 80032a6:	f7fd ffb1 	bl	800120c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2224      	movs	r2, #36	; 0x24
 80032ae:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2101      	movs	r1, #1
 80032bc:	438a      	bics	r2, r1
 80032be:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	0018      	movs	r0, r3
 80032c4:	f000 f8d8 	bl	8003478 <UART_SetConfig>
 80032c8:	0003      	movs	r3, r0
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d101      	bne.n	80032d2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e024      	b.n	800331c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	0018      	movs	r0, r3
 80032de:	f000 fb2d 	bl	800393c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	490d      	ldr	r1, [pc, #52]	; (8003324 <HAL_UART_Init+0xa4>)
 80032ee:	400a      	ands	r2, r1
 80032f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	212a      	movs	r1, #42	; 0x2a
 80032fe:	438a      	bics	r2, r1
 8003300:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2101      	movs	r1, #1
 800330e:	430a      	orrs	r2, r1
 8003310:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	0018      	movs	r0, r3
 8003316:	f000 fbc5 	bl	8003aa4 <UART_CheckIdleState>
 800331a:	0003      	movs	r3, r0
}
 800331c:	0018      	movs	r0, r3
 800331e:	46bd      	mov	sp, r7
 8003320:	b002      	add	sp, #8
 8003322:	bd80      	pop	{r7, pc}
 8003324:	ffffb7ff 	.word	0xffffb7ff

08003328 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b08a      	sub	sp, #40	; 0x28
 800332c:	af02      	add	r7, sp, #8
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	1dbb      	adds	r3, r7, #6
 8003336:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800333c:	2b20      	cmp	r3, #32
 800333e:	d000      	beq.n	8003342 <HAL_UART_Transmit+0x1a>
 8003340:	e095      	b.n	800346e <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <HAL_UART_Transmit+0x28>
 8003348:	1dbb      	adds	r3, r7, #6
 800334a:	881b      	ldrh	r3, [r3, #0]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d101      	bne.n	8003354 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e08d      	b.n	8003470 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	689a      	ldr	r2, [r3, #8]
 8003358:	2380      	movs	r3, #128	; 0x80
 800335a:	015b      	lsls	r3, r3, #5
 800335c:	429a      	cmp	r2, r3
 800335e:	d109      	bne.n	8003374 <HAL_UART_Transmit+0x4c>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d105      	bne.n	8003374 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	2201      	movs	r2, #1
 800336c:	4013      	ands	r3, r2
 800336e:	d001      	beq.n	8003374 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e07d      	b.n	8003470 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2274      	movs	r2, #116	; 0x74
 8003378:	5c9b      	ldrb	r3, [r3, r2]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d101      	bne.n	8003382 <HAL_UART_Transmit+0x5a>
 800337e:	2302      	movs	r3, #2
 8003380:	e076      	b.n	8003470 <HAL_UART_Transmit+0x148>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2274      	movs	r2, #116	; 0x74
 8003386:	2101      	movs	r1, #1
 8003388:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2280      	movs	r2, #128	; 0x80
 800338e:	2100      	movs	r1, #0
 8003390:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2221      	movs	r2, #33	; 0x21
 8003396:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003398:	f7fe f900 	bl	800159c <HAL_GetTick>
 800339c:	0003      	movs	r3, r0
 800339e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	1dba      	adds	r2, r7, #6
 80033a4:	2150      	movs	r1, #80	; 0x50
 80033a6:	8812      	ldrh	r2, [r2, #0]
 80033a8:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	1dba      	adds	r2, r7, #6
 80033ae:	2152      	movs	r1, #82	; 0x52
 80033b0:	8812      	ldrh	r2, [r2, #0]
 80033b2:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	2380      	movs	r3, #128	; 0x80
 80033ba:	015b      	lsls	r3, r3, #5
 80033bc:	429a      	cmp	r2, r3
 80033be:	d108      	bne.n	80033d2 <HAL_UART_Transmit+0xaa>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d104      	bne.n	80033d2 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80033c8:	2300      	movs	r3, #0
 80033ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	61bb      	str	r3, [r7, #24]
 80033d0:	e003      	b.n	80033da <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033d6:	2300      	movs	r3, #0
 80033d8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2274      	movs	r2, #116	; 0x74
 80033de:	2100      	movs	r1, #0
 80033e0:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80033e2:	e02c      	b.n	800343e <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	0013      	movs	r3, r2
 80033ee:	2200      	movs	r2, #0
 80033f0:	2180      	movs	r1, #128	; 0x80
 80033f2:	f000 fb9f 	bl	8003b34 <UART_WaitOnFlagUntilTimeout>
 80033f6:	1e03      	subs	r3, r0, #0
 80033f8:	d001      	beq.n	80033fe <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e038      	b.n	8003470 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10b      	bne.n	800341c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	881b      	ldrh	r3, [r3, #0]
 8003408:	001a      	movs	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	05d2      	lsls	r2, r2, #23
 8003410:	0dd2      	lsrs	r2, r2, #23
 8003412:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	3302      	adds	r3, #2
 8003418:	61bb      	str	r3, [r7, #24]
 800341a:	e007      	b.n	800342c <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	781a      	ldrb	r2, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	3301      	adds	r3, #1
 800342a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2252      	movs	r2, #82	; 0x52
 8003430:	5a9b      	ldrh	r3, [r3, r2]
 8003432:	b29b      	uxth	r3, r3
 8003434:	3b01      	subs	r3, #1
 8003436:	b299      	uxth	r1, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2252      	movs	r2, #82	; 0x52
 800343c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2252      	movs	r2, #82	; 0x52
 8003442:	5a9b      	ldrh	r3, [r3, r2]
 8003444:	b29b      	uxth	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1cc      	bne.n	80033e4 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	0013      	movs	r3, r2
 8003454:	2200      	movs	r2, #0
 8003456:	2140      	movs	r1, #64	; 0x40
 8003458:	f000 fb6c 	bl	8003b34 <UART_WaitOnFlagUntilTimeout>
 800345c:	1e03      	subs	r3, r0, #0
 800345e:	d001      	beq.n	8003464 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e005      	b.n	8003470 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800346a:	2300      	movs	r3, #0
 800346c:	e000      	b.n	8003470 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800346e:	2302      	movs	r3, #2
  }
}
 8003470:	0018      	movs	r0, r3
 8003472:	46bd      	mov	sp, r7
 8003474:	b008      	add	sp, #32
 8003476:	bd80      	pop	{r7, pc}

08003478 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003478:	b5b0      	push	{r4, r5, r7, lr}
 800347a:	b08e      	sub	sp, #56	; 0x38
 800347c:	af00      	add	r7, sp, #0
 800347e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003480:	231a      	movs	r3, #26
 8003482:	2218      	movs	r2, #24
 8003484:	4694      	mov	ip, r2
 8003486:	44bc      	add	ip, r7
 8003488:	4463      	add	r3, ip
 800348a:	2200      	movs	r2, #0
 800348c:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	431a      	orrs	r2, r3
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	431a      	orrs	r2, r3
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4abc      	ldr	r2, [pc, #752]	; (80037a0 <UART_SetConfig+0x328>)
 80034ae:	4013      	ands	r3, r2
 80034b0:	0019      	movs	r1, r3
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034b8:	430a      	orrs	r2, r1
 80034ba:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	4ab8      	ldr	r2, [pc, #736]	; (80037a4 <UART_SetConfig+0x32c>)
 80034c4:	4013      	ands	r3, r2
 80034c6:	0019      	movs	r1, r3
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	68da      	ldr	r2, [r3, #12]
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4ab2      	ldr	r2, [pc, #712]	; (80037a8 <UART_SetConfig+0x330>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d004      	beq.n	80034ee <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034ea:	4313      	orrs	r3, r2
 80034ec:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	4aad      	ldr	r2, [pc, #692]	; (80037ac <UART_SetConfig+0x334>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	0019      	movs	r1, r3
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003500:	430a      	orrs	r2, r1
 8003502:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4aa9      	ldr	r2, [pc, #676]	; (80037b0 <UART_SetConfig+0x338>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d136      	bne.n	800357c <UART_SetConfig+0x104>
 800350e:	4ba9      	ldr	r3, [pc, #676]	; (80037b4 <UART_SetConfig+0x33c>)
 8003510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003512:	220c      	movs	r2, #12
 8003514:	4013      	ands	r3, r2
 8003516:	2b0c      	cmp	r3, #12
 8003518:	d020      	beq.n	800355c <UART_SetConfig+0xe4>
 800351a:	d827      	bhi.n	800356c <UART_SetConfig+0xf4>
 800351c:	2b08      	cmp	r3, #8
 800351e:	d00d      	beq.n	800353c <UART_SetConfig+0xc4>
 8003520:	d824      	bhi.n	800356c <UART_SetConfig+0xf4>
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <UART_SetConfig+0xb4>
 8003526:	2b04      	cmp	r3, #4
 8003528:	d010      	beq.n	800354c <UART_SetConfig+0xd4>
 800352a:	e01f      	b.n	800356c <UART_SetConfig+0xf4>
 800352c:	231b      	movs	r3, #27
 800352e:	2218      	movs	r2, #24
 8003530:	4694      	mov	ip, r2
 8003532:	44bc      	add	ip, r7
 8003534:	4463      	add	r3, ip
 8003536:	2200      	movs	r2, #0
 8003538:	701a      	strb	r2, [r3, #0]
 800353a:	e06f      	b.n	800361c <UART_SetConfig+0x1a4>
 800353c:	231b      	movs	r3, #27
 800353e:	2218      	movs	r2, #24
 8003540:	4694      	mov	ip, r2
 8003542:	44bc      	add	ip, r7
 8003544:	4463      	add	r3, ip
 8003546:	2202      	movs	r2, #2
 8003548:	701a      	strb	r2, [r3, #0]
 800354a:	e067      	b.n	800361c <UART_SetConfig+0x1a4>
 800354c:	231b      	movs	r3, #27
 800354e:	2218      	movs	r2, #24
 8003550:	4694      	mov	ip, r2
 8003552:	44bc      	add	ip, r7
 8003554:	4463      	add	r3, ip
 8003556:	2204      	movs	r2, #4
 8003558:	701a      	strb	r2, [r3, #0]
 800355a:	e05f      	b.n	800361c <UART_SetConfig+0x1a4>
 800355c:	231b      	movs	r3, #27
 800355e:	2218      	movs	r2, #24
 8003560:	4694      	mov	ip, r2
 8003562:	44bc      	add	ip, r7
 8003564:	4463      	add	r3, ip
 8003566:	2208      	movs	r2, #8
 8003568:	701a      	strb	r2, [r3, #0]
 800356a:	e057      	b.n	800361c <UART_SetConfig+0x1a4>
 800356c:	231b      	movs	r3, #27
 800356e:	2218      	movs	r2, #24
 8003570:	4694      	mov	ip, r2
 8003572:	44bc      	add	ip, r7
 8003574:	4463      	add	r3, ip
 8003576:	2210      	movs	r2, #16
 8003578:	701a      	strb	r2, [r3, #0]
 800357a:	e04f      	b.n	800361c <UART_SetConfig+0x1a4>
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a89      	ldr	r2, [pc, #548]	; (80037a8 <UART_SetConfig+0x330>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d143      	bne.n	800360e <UART_SetConfig+0x196>
 8003586:	4b8b      	ldr	r3, [pc, #556]	; (80037b4 <UART_SetConfig+0x33c>)
 8003588:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800358a:	23c0      	movs	r3, #192	; 0xc0
 800358c:	011b      	lsls	r3, r3, #4
 800358e:	4013      	ands	r3, r2
 8003590:	22c0      	movs	r2, #192	; 0xc0
 8003592:	0112      	lsls	r2, r2, #4
 8003594:	4293      	cmp	r3, r2
 8003596:	d02a      	beq.n	80035ee <UART_SetConfig+0x176>
 8003598:	22c0      	movs	r2, #192	; 0xc0
 800359a:	0112      	lsls	r2, r2, #4
 800359c:	4293      	cmp	r3, r2
 800359e:	d82e      	bhi.n	80035fe <UART_SetConfig+0x186>
 80035a0:	2280      	movs	r2, #128	; 0x80
 80035a2:	0112      	lsls	r2, r2, #4
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d012      	beq.n	80035ce <UART_SetConfig+0x156>
 80035a8:	2280      	movs	r2, #128	; 0x80
 80035aa:	0112      	lsls	r2, r2, #4
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d826      	bhi.n	80035fe <UART_SetConfig+0x186>
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d004      	beq.n	80035be <UART_SetConfig+0x146>
 80035b4:	2280      	movs	r2, #128	; 0x80
 80035b6:	00d2      	lsls	r2, r2, #3
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d010      	beq.n	80035de <UART_SetConfig+0x166>
 80035bc:	e01f      	b.n	80035fe <UART_SetConfig+0x186>
 80035be:	231b      	movs	r3, #27
 80035c0:	2218      	movs	r2, #24
 80035c2:	4694      	mov	ip, r2
 80035c4:	44bc      	add	ip, r7
 80035c6:	4463      	add	r3, ip
 80035c8:	2200      	movs	r2, #0
 80035ca:	701a      	strb	r2, [r3, #0]
 80035cc:	e026      	b.n	800361c <UART_SetConfig+0x1a4>
 80035ce:	231b      	movs	r3, #27
 80035d0:	2218      	movs	r2, #24
 80035d2:	4694      	mov	ip, r2
 80035d4:	44bc      	add	ip, r7
 80035d6:	4463      	add	r3, ip
 80035d8:	2202      	movs	r2, #2
 80035da:	701a      	strb	r2, [r3, #0]
 80035dc:	e01e      	b.n	800361c <UART_SetConfig+0x1a4>
 80035de:	231b      	movs	r3, #27
 80035e0:	2218      	movs	r2, #24
 80035e2:	4694      	mov	ip, r2
 80035e4:	44bc      	add	ip, r7
 80035e6:	4463      	add	r3, ip
 80035e8:	2204      	movs	r2, #4
 80035ea:	701a      	strb	r2, [r3, #0]
 80035ec:	e016      	b.n	800361c <UART_SetConfig+0x1a4>
 80035ee:	231b      	movs	r3, #27
 80035f0:	2218      	movs	r2, #24
 80035f2:	4694      	mov	ip, r2
 80035f4:	44bc      	add	ip, r7
 80035f6:	4463      	add	r3, ip
 80035f8:	2208      	movs	r2, #8
 80035fa:	701a      	strb	r2, [r3, #0]
 80035fc:	e00e      	b.n	800361c <UART_SetConfig+0x1a4>
 80035fe:	231b      	movs	r3, #27
 8003600:	2218      	movs	r2, #24
 8003602:	4694      	mov	ip, r2
 8003604:	44bc      	add	ip, r7
 8003606:	4463      	add	r3, ip
 8003608:	2210      	movs	r2, #16
 800360a:	701a      	strb	r2, [r3, #0]
 800360c:	e006      	b.n	800361c <UART_SetConfig+0x1a4>
 800360e:	231b      	movs	r3, #27
 8003610:	2218      	movs	r2, #24
 8003612:	4694      	mov	ip, r2
 8003614:	44bc      	add	ip, r7
 8003616:	4463      	add	r3, ip
 8003618:	2210      	movs	r2, #16
 800361a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a61      	ldr	r2, [pc, #388]	; (80037a8 <UART_SetConfig+0x330>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d000      	beq.n	8003628 <UART_SetConfig+0x1b0>
 8003626:	e088      	b.n	800373a <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003628:	231b      	movs	r3, #27
 800362a:	2218      	movs	r2, #24
 800362c:	4694      	mov	ip, r2
 800362e:	44bc      	add	ip, r7
 8003630:	4463      	add	r3, ip
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	2b08      	cmp	r3, #8
 8003636:	d01d      	beq.n	8003674 <UART_SetConfig+0x1fc>
 8003638:	dc20      	bgt.n	800367c <UART_SetConfig+0x204>
 800363a:	2b04      	cmp	r3, #4
 800363c:	d015      	beq.n	800366a <UART_SetConfig+0x1f2>
 800363e:	dc1d      	bgt.n	800367c <UART_SetConfig+0x204>
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <UART_SetConfig+0x1d2>
 8003644:	2b02      	cmp	r3, #2
 8003646:	d005      	beq.n	8003654 <UART_SetConfig+0x1dc>
 8003648:	e018      	b.n	800367c <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800364a:	f7ff fcc7 	bl	8002fdc <HAL_RCC_GetPCLK1Freq>
 800364e:	0003      	movs	r3, r0
 8003650:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003652:	e01d      	b.n	8003690 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003654:	4b57      	ldr	r3, [pc, #348]	; (80037b4 <UART_SetConfig+0x33c>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2210      	movs	r2, #16
 800365a:	4013      	ands	r3, r2
 800365c:	d002      	beq.n	8003664 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800365e:	4b56      	ldr	r3, [pc, #344]	; (80037b8 <UART_SetConfig+0x340>)
 8003660:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003662:	e015      	b.n	8003690 <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8003664:	4b55      	ldr	r3, [pc, #340]	; (80037bc <UART_SetConfig+0x344>)
 8003666:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003668:	e012      	b.n	8003690 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800366a:	f7ff fc07 	bl	8002e7c <HAL_RCC_GetSysClockFreq>
 800366e:	0003      	movs	r3, r0
 8003670:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003672:	e00d      	b.n	8003690 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003674:	2380      	movs	r3, #128	; 0x80
 8003676:	021b      	lsls	r3, r3, #8
 8003678:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800367a:	e009      	b.n	8003690 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 800367c:	2300      	movs	r3, #0
 800367e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003680:	231a      	movs	r3, #26
 8003682:	2218      	movs	r2, #24
 8003684:	4694      	mov	ip, r2
 8003686:	44bc      	add	ip, r7
 8003688:	4463      	add	r3, ip
 800368a:	2201      	movs	r2, #1
 800368c:	701a      	strb	r2, [r3, #0]
        break;
 800368e:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003692:	2b00      	cmp	r3, #0
 8003694:	d100      	bne.n	8003698 <UART_SetConfig+0x220>
 8003696:	e139      	b.n	800390c <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	685a      	ldr	r2, [r3, #4]
 800369c:	0013      	movs	r3, r2
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	189b      	adds	r3, r3, r2
 80036a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d305      	bcc.n	80036b4 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80036ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d907      	bls.n	80036c4 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 80036b4:	231a      	movs	r3, #26
 80036b6:	2218      	movs	r2, #24
 80036b8:	4694      	mov	ip, r2
 80036ba:	44bc      	add	ip, r7
 80036bc:	4463      	add	r3, ip
 80036be:	2201      	movs	r2, #1
 80036c0:	701a      	strb	r2, [r3, #0]
 80036c2:	e123      	b.n	800390c <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80036c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c6:	613b      	str	r3, [r7, #16]
 80036c8:	2300      	movs	r3, #0
 80036ca:	617b      	str	r3, [r7, #20]
 80036cc:	6939      	ldr	r1, [r7, #16]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	000b      	movs	r3, r1
 80036d2:	0e1b      	lsrs	r3, r3, #24
 80036d4:	0010      	movs	r0, r2
 80036d6:	0205      	lsls	r5, r0, #8
 80036d8:	431d      	orrs	r5, r3
 80036da:	000b      	movs	r3, r1
 80036dc:	021c      	lsls	r4, r3, #8
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	085b      	lsrs	r3, r3, #1
 80036e4:	60bb      	str	r3, [r7, #8]
 80036e6:	2300      	movs	r3, #0
 80036e8:	60fb      	str	r3, [r7, #12]
 80036ea:	68b8      	ldr	r0, [r7, #8]
 80036ec:	68f9      	ldr	r1, [r7, #12]
 80036ee:	1900      	adds	r0, r0, r4
 80036f0:	4169      	adcs	r1, r5
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	603b      	str	r3, [r7, #0]
 80036f8:	2300      	movs	r3, #0
 80036fa:	607b      	str	r3, [r7, #4]
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f7fc fe8a 	bl	8000418 <__aeabi_uldivmod>
 8003704:	0002      	movs	r2, r0
 8003706:	000b      	movs	r3, r1
 8003708:	0013      	movs	r3, r2
 800370a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800370c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800370e:	23c0      	movs	r3, #192	; 0xc0
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	429a      	cmp	r2, r3
 8003714:	d309      	bcc.n	800372a <UART_SetConfig+0x2b2>
 8003716:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003718:	2380      	movs	r3, #128	; 0x80
 800371a:	035b      	lsls	r3, r3, #13
 800371c:	429a      	cmp	r2, r3
 800371e:	d204      	bcs.n	800372a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003726:	60da      	str	r2, [r3, #12]
 8003728:	e0f0      	b.n	800390c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800372a:	231a      	movs	r3, #26
 800372c:	2218      	movs	r2, #24
 800372e:	4694      	mov	ip, r2
 8003730:	44bc      	add	ip, r7
 8003732:	4463      	add	r3, ip
 8003734:	2201      	movs	r2, #1
 8003736:	701a      	strb	r2, [r3, #0]
 8003738:	e0e8      	b.n	800390c <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	69da      	ldr	r2, [r3, #28]
 800373e:	2380      	movs	r3, #128	; 0x80
 8003740:	021b      	lsls	r3, r3, #8
 8003742:	429a      	cmp	r2, r3
 8003744:	d000      	beq.n	8003748 <UART_SetConfig+0x2d0>
 8003746:	e087      	b.n	8003858 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 8003748:	231b      	movs	r3, #27
 800374a:	2218      	movs	r2, #24
 800374c:	4694      	mov	ip, r2
 800374e:	44bc      	add	ip, r7
 8003750:	4463      	add	r3, ip
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	2b08      	cmp	r3, #8
 8003756:	d835      	bhi.n	80037c4 <UART_SetConfig+0x34c>
 8003758:	009a      	lsls	r2, r3, #2
 800375a:	4b19      	ldr	r3, [pc, #100]	; (80037c0 <UART_SetConfig+0x348>)
 800375c:	18d3      	adds	r3, r2, r3
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003762:	f7ff fc3b 	bl	8002fdc <HAL_RCC_GetPCLK1Freq>
 8003766:	0003      	movs	r3, r0
 8003768:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800376a:	e035      	b.n	80037d8 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800376c:	f7ff fc4c 	bl	8003008 <HAL_RCC_GetPCLK2Freq>
 8003770:	0003      	movs	r3, r0
 8003772:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003774:	e030      	b.n	80037d8 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003776:	4b0f      	ldr	r3, [pc, #60]	; (80037b4 <UART_SetConfig+0x33c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2210      	movs	r2, #16
 800377c:	4013      	ands	r3, r2
 800377e:	d002      	beq.n	8003786 <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003780:	4b0d      	ldr	r3, [pc, #52]	; (80037b8 <UART_SetConfig+0x340>)
 8003782:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003784:	e028      	b.n	80037d8 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 8003786:	4b0d      	ldr	r3, [pc, #52]	; (80037bc <UART_SetConfig+0x344>)
 8003788:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800378a:	e025      	b.n	80037d8 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800378c:	f7ff fb76 	bl	8002e7c <HAL_RCC_GetSysClockFreq>
 8003790:	0003      	movs	r3, r0
 8003792:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003794:	e020      	b.n	80037d8 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003796:	2380      	movs	r3, #128	; 0x80
 8003798:	021b      	lsls	r3, r3, #8
 800379a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800379c:	e01c      	b.n	80037d8 <UART_SetConfig+0x360>
 800379e:	46c0      	nop			; (mov r8, r8)
 80037a0:	efff69f3 	.word	0xefff69f3
 80037a4:	ffffcfff 	.word	0xffffcfff
 80037a8:	40004800 	.word	0x40004800
 80037ac:	fffff4ff 	.word	0xfffff4ff
 80037b0:	40004400 	.word	0x40004400
 80037b4:	40021000 	.word	0x40021000
 80037b8:	003d0900 	.word	0x003d0900
 80037bc:	00f42400 	.word	0x00f42400
 80037c0:	08004ea4 	.word	0x08004ea4
      default:
        pclk = 0U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80037c8:	231a      	movs	r3, #26
 80037ca:	2218      	movs	r2, #24
 80037cc:	4694      	mov	ip, r2
 80037ce:	44bc      	add	ip, r7
 80037d0:	4463      	add	r3, ip
 80037d2:	2201      	movs	r2, #1
 80037d4:	701a      	strb	r2, [r3, #0]
        break;
 80037d6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d100      	bne.n	80037e0 <UART_SetConfig+0x368>
 80037de:	e095      	b.n	800390c <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80037e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037e2:	005a      	lsls	r2, r3, #1
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	085b      	lsrs	r3, r3, #1
 80037ea:	18d2      	adds	r2, r2, r3
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	0019      	movs	r1, r3
 80037f2:	0010      	movs	r0, r2
 80037f4:	f7fc fc9a 	bl	800012c <__udivsi3>
 80037f8:	0003      	movs	r3, r0
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003800:	2b0f      	cmp	r3, #15
 8003802:	d921      	bls.n	8003848 <UART_SetConfig+0x3d0>
 8003804:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003806:	2380      	movs	r3, #128	; 0x80
 8003808:	025b      	lsls	r3, r3, #9
 800380a:	429a      	cmp	r2, r3
 800380c:	d21c      	bcs.n	8003848 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800380e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003810:	b29a      	uxth	r2, r3
 8003812:	200e      	movs	r0, #14
 8003814:	2418      	movs	r4, #24
 8003816:	193b      	adds	r3, r7, r4
 8003818:	181b      	adds	r3, r3, r0
 800381a:	210f      	movs	r1, #15
 800381c:	438a      	bics	r2, r1
 800381e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003822:	085b      	lsrs	r3, r3, #1
 8003824:	b29b      	uxth	r3, r3
 8003826:	2207      	movs	r2, #7
 8003828:	4013      	ands	r3, r2
 800382a:	b299      	uxth	r1, r3
 800382c:	193b      	adds	r3, r7, r4
 800382e:	181b      	adds	r3, r3, r0
 8003830:	193a      	adds	r2, r7, r4
 8003832:	1812      	adds	r2, r2, r0
 8003834:	8812      	ldrh	r2, [r2, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	193a      	adds	r2, r7, r4
 8003840:	1812      	adds	r2, r2, r0
 8003842:	8812      	ldrh	r2, [r2, #0]
 8003844:	60da      	str	r2, [r3, #12]
 8003846:	e061      	b.n	800390c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003848:	231a      	movs	r3, #26
 800384a:	2218      	movs	r2, #24
 800384c:	4694      	mov	ip, r2
 800384e:	44bc      	add	ip, r7
 8003850:	4463      	add	r3, ip
 8003852:	2201      	movs	r2, #1
 8003854:	701a      	strb	r2, [r3, #0]
 8003856:	e059      	b.n	800390c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003858:	231b      	movs	r3, #27
 800385a:	2218      	movs	r2, #24
 800385c:	4694      	mov	ip, r2
 800385e:	44bc      	add	ip, r7
 8003860:	4463      	add	r3, ip
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	2b08      	cmp	r3, #8
 8003866:	d822      	bhi.n	80038ae <UART_SetConfig+0x436>
 8003868:	009a      	lsls	r2, r3, #2
 800386a:	4b30      	ldr	r3, [pc, #192]	; (800392c <UART_SetConfig+0x4b4>)
 800386c:	18d3      	adds	r3, r2, r3
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003872:	f7ff fbb3 	bl	8002fdc <HAL_RCC_GetPCLK1Freq>
 8003876:	0003      	movs	r3, r0
 8003878:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800387a:	e022      	b.n	80038c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800387c:	f7ff fbc4 	bl	8003008 <HAL_RCC_GetPCLK2Freq>
 8003880:	0003      	movs	r3, r0
 8003882:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003884:	e01d      	b.n	80038c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003886:	4b2a      	ldr	r3, [pc, #168]	; (8003930 <UART_SetConfig+0x4b8>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2210      	movs	r2, #16
 800388c:	4013      	ands	r3, r2
 800388e:	d002      	beq.n	8003896 <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003890:	4b28      	ldr	r3, [pc, #160]	; (8003934 <UART_SetConfig+0x4bc>)
 8003892:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003894:	e015      	b.n	80038c2 <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 8003896:	4b28      	ldr	r3, [pc, #160]	; (8003938 <UART_SetConfig+0x4c0>)
 8003898:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800389a:	e012      	b.n	80038c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800389c:	f7ff faee 	bl	8002e7c <HAL_RCC_GetSysClockFreq>
 80038a0:	0003      	movs	r3, r0
 80038a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80038a4:	e00d      	b.n	80038c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038a6:	2380      	movs	r3, #128	; 0x80
 80038a8:	021b      	lsls	r3, r3, #8
 80038aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80038ac:	e009      	b.n	80038c2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80038b2:	231a      	movs	r3, #26
 80038b4:	2218      	movs	r2, #24
 80038b6:	4694      	mov	ip, r2
 80038b8:	44bc      	add	ip, r7
 80038ba:	4463      	add	r3, ip
 80038bc:	2201      	movs	r2, #1
 80038be:	701a      	strb	r2, [r3, #0]
        break;
 80038c0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80038c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d021      	beq.n	800390c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	085a      	lsrs	r2, r3, #1
 80038ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038d0:	18d2      	adds	r2, r2, r3
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	0019      	movs	r1, r3
 80038d8:	0010      	movs	r0, r2
 80038da:	f7fc fc27 	bl	800012c <__udivsi3>
 80038de:	0003      	movs	r3, r0
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e6:	2b0f      	cmp	r3, #15
 80038e8:	d909      	bls.n	80038fe <UART_SetConfig+0x486>
 80038ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038ec:	2380      	movs	r3, #128	; 0x80
 80038ee:	025b      	lsls	r3, r3, #9
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d204      	bcs.n	80038fe <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038fa:	60da      	str	r2, [r3, #12]
 80038fc:	e006      	b.n	800390c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80038fe:	231a      	movs	r3, #26
 8003900:	2218      	movs	r2, #24
 8003902:	4694      	mov	ip, r2
 8003904:	44bc      	add	ip, r7
 8003906:	4463      	add	r3, ip
 8003908:	2201      	movs	r2, #1
 800390a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	2200      	movs	r2, #0
 8003910:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	2200      	movs	r2, #0
 8003916:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003918:	231a      	movs	r3, #26
 800391a:	2218      	movs	r2, #24
 800391c:	4694      	mov	ip, r2
 800391e:	44bc      	add	ip, r7
 8003920:	4463      	add	r3, ip
 8003922:	781b      	ldrb	r3, [r3, #0]
}
 8003924:	0018      	movs	r0, r3
 8003926:	46bd      	mov	sp, r7
 8003928:	b00e      	add	sp, #56	; 0x38
 800392a:	bdb0      	pop	{r4, r5, r7, pc}
 800392c:	08004ec8 	.word	0x08004ec8
 8003930:	40021000 	.word	0x40021000
 8003934:	003d0900 	.word	0x003d0900
 8003938:	00f42400 	.word	0x00f42400

0800393c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003948:	2201      	movs	r2, #1
 800394a:	4013      	ands	r3, r2
 800394c:	d00b      	beq.n	8003966 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	4a4a      	ldr	r2, [pc, #296]	; (8003a80 <UART_AdvFeatureConfig+0x144>)
 8003956:	4013      	ands	r3, r2
 8003958:	0019      	movs	r1, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396a:	2202      	movs	r2, #2
 800396c:	4013      	ands	r3, r2
 800396e:	d00b      	beq.n	8003988 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	4a43      	ldr	r2, [pc, #268]	; (8003a84 <UART_AdvFeatureConfig+0x148>)
 8003978:	4013      	ands	r3, r2
 800397a:	0019      	movs	r1, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	430a      	orrs	r2, r1
 8003986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	2204      	movs	r2, #4
 800398e:	4013      	ands	r3, r2
 8003990:	d00b      	beq.n	80039aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	4a3b      	ldr	r2, [pc, #236]	; (8003a88 <UART_AdvFeatureConfig+0x14c>)
 800399a:	4013      	ands	r3, r2
 800399c:	0019      	movs	r1, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ae:	2208      	movs	r2, #8
 80039b0:	4013      	ands	r3, r2
 80039b2:	d00b      	beq.n	80039cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	4a34      	ldr	r2, [pc, #208]	; (8003a8c <UART_AdvFeatureConfig+0x150>)
 80039bc:	4013      	ands	r3, r2
 80039be:	0019      	movs	r1, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	2210      	movs	r2, #16
 80039d2:	4013      	ands	r3, r2
 80039d4:	d00b      	beq.n	80039ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	4a2c      	ldr	r2, [pc, #176]	; (8003a90 <UART_AdvFeatureConfig+0x154>)
 80039de:	4013      	ands	r3, r2
 80039e0:	0019      	movs	r1, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f2:	2220      	movs	r2, #32
 80039f4:	4013      	ands	r3, r2
 80039f6:	d00b      	beq.n	8003a10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	4a25      	ldr	r2, [pc, #148]	; (8003a94 <UART_AdvFeatureConfig+0x158>)
 8003a00:	4013      	ands	r3, r2
 8003a02:	0019      	movs	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a14:	2240      	movs	r2, #64	; 0x40
 8003a16:	4013      	ands	r3, r2
 8003a18:	d01d      	beq.n	8003a56 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	4a1d      	ldr	r2, [pc, #116]	; (8003a98 <UART_AdvFeatureConfig+0x15c>)
 8003a22:	4013      	ands	r3, r2
 8003a24:	0019      	movs	r1, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a36:	2380      	movs	r3, #128	; 0x80
 8003a38:	035b      	lsls	r3, r3, #13
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d10b      	bne.n	8003a56 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	4a15      	ldr	r2, [pc, #84]	; (8003a9c <UART_AdvFeatureConfig+0x160>)
 8003a46:	4013      	ands	r3, r2
 8003a48:	0019      	movs	r1, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	430a      	orrs	r2, r1
 8003a54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5a:	2280      	movs	r2, #128	; 0x80
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	d00b      	beq.n	8003a78 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	4a0e      	ldr	r2, [pc, #56]	; (8003aa0 <UART_AdvFeatureConfig+0x164>)
 8003a68:	4013      	ands	r3, r2
 8003a6a:	0019      	movs	r1, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	605a      	str	r2, [r3, #4]
  }
}
 8003a78:	46c0      	nop			; (mov r8, r8)
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	b002      	add	sp, #8
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	fffdffff 	.word	0xfffdffff
 8003a84:	fffeffff 	.word	0xfffeffff
 8003a88:	fffbffff 	.word	0xfffbffff
 8003a8c:	ffff7fff 	.word	0xffff7fff
 8003a90:	ffffefff 	.word	0xffffefff
 8003a94:	ffffdfff 	.word	0xffffdfff
 8003a98:	ffefffff 	.word	0xffefffff
 8003a9c:	ff9fffff 	.word	0xff9fffff
 8003aa0:	fff7ffff 	.word	0xfff7ffff

08003aa4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af02      	add	r7, sp, #8
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2280      	movs	r2, #128	; 0x80
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ab4:	f7fd fd72 	bl	800159c <HAL_GetTick>
 8003ab8:	0003      	movs	r3, r0
 8003aba:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2208      	movs	r2, #8
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d10c      	bne.n	8003ae4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2280      	movs	r2, #128	; 0x80
 8003ace:	0391      	lsls	r1, r2, #14
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	4a17      	ldr	r2, [pc, #92]	; (8003b30 <UART_CheckIdleState+0x8c>)
 8003ad4:	9200      	str	r2, [sp, #0]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f000 f82c 	bl	8003b34 <UART_WaitOnFlagUntilTimeout>
 8003adc:	1e03      	subs	r3, r0, #0
 8003ade:	d001      	beq.n	8003ae4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e021      	b.n	8003b28 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2204      	movs	r2, #4
 8003aec:	4013      	ands	r3, r2
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d10c      	bne.n	8003b0c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2280      	movs	r2, #128	; 0x80
 8003af6:	03d1      	lsls	r1, r2, #15
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	4a0d      	ldr	r2, [pc, #52]	; (8003b30 <UART_CheckIdleState+0x8c>)
 8003afc:	9200      	str	r2, [sp, #0]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f000 f818 	bl	8003b34 <UART_WaitOnFlagUntilTimeout>
 8003b04:	1e03      	subs	r3, r0, #0
 8003b06:	d001      	beq.n	8003b0c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e00d      	b.n	8003b28 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2220      	movs	r2, #32
 8003b16:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2274      	movs	r2, #116	; 0x74
 8003b22:	2100      	movs	r1, #0
 8003b24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	0018      	movs	r0, r3
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	b004      	add	sp, #16
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	01ffffff 	.word	0x01ffffff

08003b34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b094      	sub	sp, #80	; 0x50
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	603b      	str	r3, [r7, #0]
 8003b40:	1dfb      	adds	r3, r7, #7
 8003b42:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b44:	e0a3      	b.n	8003c8e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b48:	3301      	adds	r3, #1
 8003b4a:	d100      	bne.n	8003b4e <UART_WaitOnFlagUntilTimeout+0x1a>
 8003b4c:	e09f      	b.n	8003c8e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b4e:	f7fd fd25 	bl	800159c <HAL_GetTick>
 8003b52:	0002      	movs	r2, r0
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d302      	bcc.n	8003b64 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d13d      	bne.n	8003be0 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b64:	f3ef 8310 	mrs	r3, PRIMASK
 8003b68:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b6c:	647b      	str	r3, [r7, #68]	; 0x44
 8003b6e:	2301      	movs	r3, #1
 8003b70:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b74:	f383 8810 	msr	PRIMASK, r3
}
 8003b78:	46c0      	nop			; (mov r8, r8)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	494c      	ldr	r1, [pc, #304]	; (8003cb8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003b86:	400a      	ands	r2, r1
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b8c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b90:	f383 8810 	msr	PRIMASK, r3
}
 8003b94:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b96:	f3ef 8310 	mrs	r3, PRIMASK
 8003b9a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003b9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b9e:	643b      	str	r3, [r7, #64]	; 0x40
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ba6:	f383 8810 	msr	PRIMASK, r3
}
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	689a      	ldr	r2, [r3, #8]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	438a      	bics	r2, r1
 8003bba:	609a      	str	r2, [r3, #8]
 8003bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bc2:	f383 8810 	msr	PRIMASK, r3
}
 8003bc6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2274      	movs	r2, #116	; 0x74
 8003bd8:	2100      	movs	r1, #0
 8003bda:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e067      	b.n	8003cb0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2204      	movs	r2, #4
 8003be8:	4013      	ands	r3, r2
 8003bea:	d050      	beq.n	8003c8e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	69da      	ldr	r2, [r3, #28]
 8003bf2:	2380      	movs	r3, #128	; 0x80
 8003bf4:	011b      	lsls	r3, r3, #4
 8003bf6:	401a      	ands	r2, r3
 8003bf8:	2380      	movs	r3, #128	; 0x80
 8003bfa:	011b      	lsls	r3, r3, #4
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d146      	bne.n	8003c8e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2280      	movs	r2, #128	; 0x80
 8003c06:	0112      	lsls	r2, r2, #4
 8003c08:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c0a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c0e:	613b      	str	r3, [r7, #16]
  return(result);
 8003c10:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c14:	2301      	movs	r3, #1
 8003c16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	f383 8810 	msr	PRIMASK, r3
}
 8003c1e:	46c0      	nop			; (mov r8, r8)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4923      	ldr	r1, [pc, #140]	; (8003cb8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003c2c:	400a      	ands	r2, r1
 8003c2e:	601a      	str	r2, [r3, #0]
 8003c30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c32:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	f383 8810 	msr	PRIMASK, r3
}
 8003c3a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c3c:	f3ef 8310 	mrs	r3, PRIMASK
 8003c40:	61fb      	str	r3, [r7, #28]
  return(result);
 8003c42:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c44:	64bb      	str	r3, [r7, #72]	; 0x48
 8003c46:	2301      	movs	r3, #1
 8003c48:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c4a:	6a3b      	ldr	r3, [r7, #32]
 8003c4c:	f383 8810 	msr	PRIMASK, r3
}
 8003c50:	46c0      	nop			; (mov r8, r8)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	438a      	bics	r2, r1
 8003c60:	609a      	str	r2, [r3, #8]
 8003c62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c64:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c68:	f383 8810 	msr	PRIMASK, r3
}
 8003c6c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2220      	movs	r2, #32
 8003c72:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2220      	movs	r2, #32
 8003c78:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2280      	movs	r2, #128	; 0x80
 8003c7e:	2120      	movs	r1, #32
 8003c80:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2274      	movs	r2, #116	; 0x74
 8003c86:	2100      	movs	r1, #0
 8003c88:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e010      	b.n	8003cb0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	4013      	ands	r3, r2
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	425a      	negs	r2, r3
 8003c9e:	4153      	adcs	r3, r2
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	001a      	movs	r2, r3
 8003ca4:	1dfb      	adds	r3, r7, #7
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d100      	bne.n	8003cae <UART_WaitOnFlagUntilTimeout+0x17a>
 8003cac:	e74b      	b.n	8003b46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	0018      	movs	r0, r3
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	b014      	add	sp, #80	; 0x50
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	fffffe5f 	.word	0xfffffe5f

08003cbc <__errno>:
 8003cbc:	4b01      	ldr	r3, [pc, #4]	; (8003cc4 <__errno+0x8>)
 8003cbe:	6818      	ldr	r0, [r3, #0]
 8003cc0:	4770      	bx	lr
 8003cc2:	46c0      	nop			; (mov r8, r8)
 8003cc4:	20000010 	.word	0x20000010

08003cc8 <__libc_init_array>:
 8003cc8:	b570      	push	{r4, r5, r6, lr}
 8003cca:	2600      	movs	r6, #0
 8003ccc:	4d0c      	ldr	r5, [pc, #48]	; (8003d00 <__libc_init_array+0x38>)
 8003cce:	4c0d      	ldr	r4, [pc, #52]	; (8003d04 <__libc_init_array+0x3c>)
 8003cd0:	1b64      	subs	r4, r4, r5
 8003cd2:	10a4      	asrs	r4, r4, #2
 8003cd4:	42a6      	cmp	r6, r4
 8003cd6:	d109      	bne.n	8003cec <__libc_init_array+0x24>
 8003cd8:	2600      	movs	r6, #0
 8003cda:	f001 f88b 	bl	8004df4 <_init>
 8003cde:	4d0a      	ldr	r5, [pc, #40]	; (8003d08 <__libc_init_array+0x40>)
 8003ce0:	4c0a      	ldr	r4, [pc, #40]	; (8003d0c <__libc_init_array+0x44>)
 8003ce2:	1b64      	subs	r4, r4, r5
 8003ce4:	10a4      	asrs	r4, r4, #2
 8003ce6:	42a6      	cmp	r6, r4
 8003ce8:	d105      	bne.n	8003cf6 <__libc_init_array+0x2e>
 8003cea:	bd70      	pop	{r4, r5, r6, pc}
 8003cec:	00b3      	lsls	r3, r6, #2
 8003cee:	58eb      	ldr	r3, [r5, r3]
 8003cf0:	4798      	blx	r3
 8003cf2:	3601      	adds	r6, #1
 8003cf4:	e7ee      	b.n	8003cd4 <__libc_init_array+0xc>
 8003cf6:	00b3      	lsls	r3, r6, #2
 8003cf8:	58eb      	ldr	r3, [r5, r3]
 8003cfa:	4798      	blx	r3
 8003cfc:	3601      	adds	r6, #1
 8003cfe:	e7f2      	b.n	8003ce6 <__libc_init_array+0x1e>
 8003d00:	08004f8c 	.word	0x08004f8c
 8003d04:	08004f8c 	.word	0x08004f8c
 8003d08:	08004f8c 	.word	0x08004f8c
 8003d0c:	08004f90 	.word	0x08004f90

08003d10 <memset>:
 8003d10:	0003      	movs	r3, r0
 8003d12:	1882      	adds	r2, r0, r2
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d100      	bne.n	8003d1a <memset+0xa>
 8003d18:	4770      	bx	lr
 8003d1a:	7019      	strb	r1, [r3, #0]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	e7f9      	b.n	8003d14 <memset+0x4>

08003d20 <_puts_r>:
 8003d20:	b570      	push	{r4, r5, r6, lr}
 8003d22:	0005      	movs	r5, r0
 8003d24:	000e      	movs	r6, r1
 8003d26:	2800      	cmp	r0, #0
 8003d28:	d004      	beq.n	8003d34 <_puts_r+0x14>
 8003d2a:	6983      	ldr	r3, [r0, #24]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <_puts_r+0x14>
 8003d30:	f000 fa8e 	bl	8004250 <__sinit>
 8003d34:	69ab      	ldr	r3, [r5, #24]
 8003d36:	68ac      	ldr	r4, [r5, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d102      	bne.n	8003d42 <_puts_r+0x22>
 8003d3c:	0028      	movs	r0, r5
 8003d3e:	f000 fa87 	bl	8004250 <__sinit>
 8003d42:	4b2d      	ldr	r3, [pc, #180]	; (8003df8 <_puts_r+0xd8>)
 8003d44:	429c      	cmp	r4, r3
 8003d46:	d122      	bne.n	8003d8e <_puts_r+0x6e>
 8003d48:	686c      	ldr	r4, [r5, #4]
 8003d4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d4c:	07db      	lsls	r3, r3, #31
 8003d4e:	d405      	bmi.n	8003d5c <_puts_r+0x3c>
 8003d50:	89a3      	ldrh	r3, [r4, #12]
 8003d52:	059b      	lsls	r3, r3, #22
 8003d54:	d402      	bmi.n	8003d5c <_puts_r+0x3c>
 8003d56:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d58:	f000 fb1b 	bl	8004392 <__retarget_lock_acquire_recursive>
 8003d5c:	89a3      	ldrh	r3, [r4, #12]
 8003d5e:	071b      	lsls	r3, r3, #28
 8003d60:	d502      	bpl.n	8003d68 <_puts_r+0x48>
 8003d62:	6923      	ldr	r3, [r4, #16]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d129      	bne.n	8003dbc <_puts_r+0x9c>
 8003d68:	0021      	movs	r1, r4
 8003d6a:	0028      	movs	r0, r5
 8003d6c:	f000 f8ca 	bl	8003f04 <__swsetup_r>
 8003d70:	2800      	cmp	r0, #0
 8003d72:	d023      	beq.n	8003dbc <_puts_r+0x9c>
 8003d74:	2501      	movs	r5, #1
 8003d76:	426d      	negs	r5, r5
 8003d78:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d7a:	07db      	lsls	r3, r3, #31
 8003d7c:	d405      	bmi.n	8003d8a <_puts_r+0x6a>
 8003d7e:	89a3      	ldrh	r3, [r4, #12]
 8003d80:	059b      	lsls	r3, r3, #22
 8003d82:	d402      	bmi.n	8003d8a <_puts_r+0x6a>
 8003d84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d86:	f000 fb05 	bl	8004394 <__retarget_lock_release_recursive>
 8003d8a:	0028      	movs	r0, r5
 8003d8c:	bd70      	pop	{r4, r5, r6, pc}
 8003d8e:	4b1b      	ldr	r3, [pc, #108]	; (8003dfc <_puts_r+0xdc>)
 8003d90:	429c      	cmp	r4, r3
 8003d92:	d101      	bne.n	8003d98 <_puts_r+0x78>
 8003d94:	68ac      	ldr	r4, [r5, #8]
 8003d96:	e7d8      	b.n	8003d4a <_puts_r+0x2a>
 8003d98:	4b19      	ldr	r3, [pc, #100]	; (8003e00 <_puts_r+0xe0>)
 8003d9a:	429c      	cmp	r4, r3
 8003d9c:	d1d5      	bne.n	8003d4a <_puts_r+0x2a>
 8003d9e:	68ec      	ldr	r4, [r5, #12]
 8003da0:	e7d3      	b.n	8003d4a <_puts_r+0x2a>
 8003da2:	3601      	adds	r6, #1
 8003da4:	60a3      	str	r3, [r4, #8]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	da04      	bge.n	8003db4 <_puts_r+0x94>
 8003daa:	69a2      	ldr	r2, [r4, #24]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	dc16      	bgt.n	8003dde <_puts_r+0xbe>
 8003db0:	290a      	cmp	r1, #10
 8003db2:	d014      	beq.n	8003dde <_puts_r+0xbe>
 8003db4:	6823      	ldr	r3, [r4, #0]
 8003db6:	1c5a      	adds	r2, r3, #1
 8003db8:	6022      	str	r2, [r4, #0]
 8003dba:	7019      	strb	r1, [r3, #0]
 8003dbc:	68a3      	ldr	r3, [r4, #8]
 8003dbe:	7831      	ldrb	r1, [r6, #0]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	2900      	cmp	r1, #0
 8003dc4:	d1ed      	bne.n	8003da2 <_puts_r+0x82>
 8003dc6:	60a3      	str	r3, [r4, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	da0f      	bge.n	8003dec <_puts_r+0xcc>
 8003dcc:	0028      	movs	r0, r5
 8003dce:	0022      	movs	r2, r4
 8003dd0:	310a      	adds	r1, #10
 8003dd2:	f000 f841 	bl	8003e58 <__swbuf_r>
 8003dd6:	250a      	movs	r5, #10
 8003dd8:	1c43      	adds	r3, r0, #1
 8003dda:	d1cd      	bne.n	8003d78 <_puts_r+0x58>
 8003ddc:	e7ca      	b.n	8003d74 <_puts_r+0x54>
 8003dde:	0022      	movs	r2, r4
 8003de0:	0028      	movs	r0, r5
 8003de2:	f000 f839 	bl	8003e58 <__swbuf_r>
 8003de6:	1c43      	adds	r3, r0, #1
 8003de8:	d1e8      	bne.n	8003dbc <_puts_r+0x9c>
 8003dea:	e7c3      	b.n	8003d74 <_puts_r+0x54>
 8003dec:	250a      	movs	r5, #10
 8003dee:	6823      	ldr	r3, [r4, #0]
 8003df0:	1c5a      	adds	r2, r3, #1
 8003df2:	6022      	str	r2, [r4, #0]
 8003df4:	701d      	strb	r5, [r3, #0]
 8003df6:	e7bf      	b.n	8003d78 <_puts_r+0x58>
 8003df8:	08004f10 	.word	0x08004f10
 8003dfc:	08004f30 	.word	0x08004f30
 8003e00:	08004ef0 	.word	0x08004ef0

08003e04 <puts>:
 8003e04:	b510      	push	{r4, lr}
 8003e06:	4b03      	ldr	r3, [pc, #12]	; (8003e14 <puts+0x10>)
 8003e08:	0001      	movs	r1, r0
 8003e0a:	6818      	ldr	r0, [r3, #0]
 8003e0c:	f7ff ff88 	bl	8003d20 <_puts_r>
 8003e10:	bd10      	pop	{r4, pc}
 8003e12:	46c0      	nop			; (mov r8, r8)
 8003e14:	20000010 	.word	0x20000010

08003e18 <siprintf>:
 8003e18:	b40e      	push	{r1, r2, r3}
 8003e1a:	b500      	push	{lr}
 8003e1c:	490b      	ldr	r1, [pc, #44]	; (8003e4c <siprintf+0x34>)
 8003e1e:	b09c      	sub	sp, #112	; 0x70
 8003e20:	ab1d      	add	r3, sp, #116	; 0x74
 8003e22:	9002      	str	r0, [sp, #8]
 8003e24:	9006      	str	r0, [sp, #24]
 8003e26:	9107      	str	r1, [sp, #28]
 8003e28:	9104      	str	r1, [sp, #16]
 8003e2a:	4809      	ldr	r0, [pc, #36]	; (8003e50 <siprintf+0x38>)
 8003e2c:	4909      	ldr	r1, [pc, #36]	; (8003e54 <siprintf+0x3c>)
 8003e2e:	cb04      	ldmia	r3!, {r2}
 8003e30:	9105      	str	r1, [sp, #20]
 8003e32:	6800      	ldr	r0, [r0, #0]
 8003e34:	a902      	add	r1, sp, #8
 8003e36:	9301      	str	r3, [sp, #4]
 8003e38:	f000 fc24 	bl	8004684 <_svfiprintf_r>
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	9a02      	ldr	r2, [sp, #8]
 8003e40:	7013      	strb	r3, [r2, #0]
 8003e42:	b01c      	add	sp, #112	; 0x70
 8003e44:	bc08      	pop	{r3}
 8003e46:	b003      	add	sp, #12
 8003e48:	4718      	bx	r3
 8003e4a:	46c0      	nop			; (mov r8, r8)
 8003e4c:	7fffffff 	.word	0x7fffffff
 8003e50:	20000010 	.word	0x20000010
 8003e54:	ffff0208 	.word	0xffff0208

08003e58 <__swbuf_r>:
 8003e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e5a:	0005      	movs	r5, r0
 8003e5c:	000e      	movs	r6, r1
 8003e5e:	0014      	movs	r4, r2
 8003e60:	2800      	cmp	r0, #0
 8003e62:	d004      	beq.n	8003e6e <__swbuf_r+0x16>
 8003e64:	6983      	ldr	r3, [r0, #24]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <__swbuf_r+0x16>
 8003e6a:	f000 f9f1 	bl	8004250 <__sinit>
 8003e6e:	4b22      	ldr	r3, [pc, #136]	; (8003ef8 <__swbuf_r+0xa0>)
 8003e70:	429c      	cmp	r4, r3
 8003e72:	d12e      	bne.n	8003ed2 <__swbuf_r+0x7a>
 8003e74:	686c      	ldr	r4, [r5, #4]
 8003e76:	69a3      	ldr	r3, [r4, #24]
 8003e78:	60a3      	str	r3, [r4, #8]
 8003e7a:	89a3      	ldrh	r3, [r4, #12]
 8003e7c:	071b      	lsls	r3, r3, #28
 8003e7e:	d532      	bpl.n	8003ee6 <__swbuf_r+0x8e>
 8003e80:	6923      	ldr	r3, [r4, #16]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d02f      	beq.n	8003ee6 <__swbuf_r+0x8e>
 8003e86:	6823      	ldr	r3, [r4, #0]
 8003e88:	6922      	ldr	r2, [r4, #16]
 8003e8a:	b2f7      	uxtb	r7, r6
 8003e8c:	1a98      	subs	r0, r3, r2
 8003e8e:	6963      	ldr	r3, [r4, #20]
 8003e90:	b2f6      	uxtb	r6, r6
 8003e92:	4283      	cmp	r3, r0
 8003e94:	dc05      	bgt.n	8003ea2 <__swbuf_r+0x4a>
 8003e96:	0021      	movs	r1, r4
 8003e98:	0028      	movs	r0, r5
 8003e9a:	f000 f937 	bl	800410c <_fflush_r>
 8003e9e:	2800      	cmp	r0, #0
 8003ea0:	d127      	bne.n	8003ef2 <__swbuf_r+0x9a>
 8003ea2:	68a3      	ldr	r3, [r4, #8]
 8003ea4:	3001      	adds	r0, #1
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	60a3      	str	r3, [r4, #8]
 8003eaa:	6823      	ldr	r3, [r4, #0]
 8003eac:	1c5a      	adds	r2, r3, #1
 8003eae:	6022      	str	r2, [r4, #0]
 8003eb0:	701f      	strb	r7, [r3, #0]
 8003eb2:	6963      	ldr	r3, [r4, #20]
 8003eb4:	4283      	cmp	r3, r0
 8003eb6:	d004      	beq.n	8003ec2 <__swbuf_r+0x6a>
 8003eb8:	89a3      	ldrh	r3, [r4, #12]
 8003eba:	07db      	lsls	r3, r3, #31
 8003ebc:	d507      	bpl.n	8003ece <__swbuf_r+0x76>
 8003ebe:	2e0a      	cmp	r6, #10
 8003ec0:	d105      	bne.n	8003ece <__swbuf_r+0x76>
 8003ec2:	0021      	movs	r1, r4
 8003ec4:	0028      	movs	r0, r5
 8003ec6:	f000 f921 	bl	800410c <_fflush_r>
 8003eca:	2800      	cmp	r0, #0
 8003ecc:	d111      	bne.n	8003ef2 <__swbuf_r+0x9a>
 8003ece:	0030      	movs	r0, r6
 8003ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ed2:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <__swbuf_r+0xa4>)
 8003ed4:	429c      	cmp	r4, r3
 8003ed6:	d101      	bne.n	8003edc <__swbuf_r+0x84>
 8003ed8:	68ac      	ldr	r4, [r5, #8]
 8003eda:	e7cc      	b.n	8003e76 <__swbuf_r+0x1e>
 8003edc:	4b08      	ldr	r3, [pc, #32]	; (8003f00 <__swbuf_r+0xa8>)
 8003ede:	429c      	cmp	r4, r3
 8003ee0:	d1c9      	bne.n	8003e76 <__swbuf_r+0x1e>
 8003ee2:	68ec      	ldr	r4, [r5, #12]
 8003ee4:	e7c7      	b.n	8003e76 <__swbuf_r+0x1e>
 8003ee6:	0021      	movs	r1, r4
 8003ee8:	0028      	movs	r0, r5
 8003eea:	f000 f80b 	bl	8003f04 <__swsetup_r>
 8003eee:	2800      	cmp	r0, #0
 8003ef0:	d0c9      	beq.n	8003e86 <__swbuf_r+0x2e>
 8003ef2:	2601      	movs	r6, #1
 8003ef4:	4276      	negs	r6, r6
 8003ef6:	e7ea      	b.n	8003ece <__swbuf_r+0x76>
 8003ef8:	08004f10 	.word	0x08004f10
 8003efc:	08004f30 	.word	0x08004f30
 8003f00:	08004ef0 	.word	0x08004ef0

08003f04 <__swsetup_r>:
 8003f04:	4b37      	ldr	r3, [pc, #220]	; (8003fe4 <__swsetup_r+0xe0>)
 8003f06:	b570      	push	{r4, r5, r6, lr}
 8003f08:	681d      	ldr	r5, [r3, #0]
 8003f0a:	0006      	movs	r6, r0
 8003f0c:	000c      	movs	r4, r1
 8003f0e:	2d00      	cmp	r5, #0
 8003f10:	d005      	beq.n	8003f1e <__swsetup_r+0x1a>
 8003f12:	69ab      	ldr	r3, [r5, #24]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d102      	bne.n	8003f1e <__swsetup_r+0x1a>
 8003f18:	0028      	movs	r0, r5
 8003f1a:	f000 f999 	bl	8004250 <__sinit>
 8003f1e:	4b32      	ldr	r3, [pc, #200]	; (8003fe8 <__swsetup_r+0xe4>)
 8003f20:	429c      	cmp	r4, r3
 8003f22:	d10f      	bne.n	8003f44 <__swsetup_r+0x40>
 8003f24:	686c      	ldr	r4, [r5, #4]
 8003f26:	230c      	movs	r3, #12
 8003f28:	5ee2      	ldrsh	r2, [r4, r3]
 8003f2a:	b293      	uxth	r3, r2
 8003f2c:	0711      	lsls	r1, r2, #28
 8003f2e:	d42d      	bmi.n	8003f8c <__swsetup_r+0x88>
 8003f30:	06d9      	lsls	r1, r3, #27
 8003f32:	d411      	bmi.n	8003f58 <__swsetup_r+0x54>
 8003f34:	2309      	movs	r3, #9
 8003f36:	2001      	movs	r0, #1
 8003f38:	6033      	str	r3, [r6, #0]
 8003f3a:	3337      	adds	r3, #55	; 0x37
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	81a3      	strh	r3, [r4, #12]
 8003f40:	4240      	negs	r0, r0
 8003f42:	bd70      	pop	{r4, r5, r6, pc}
 8003f44:	4b29      	ldr	r3, [pc, #164]	; (8003fec <__swsetup_r+0xe8>)
 8003f46:	429c      	cmp	r4, r3
 8003f48:	d101      	bne.n	8003f4e <__swsetup_r+0x4a>
 8003f4a:	68ac      	ldr	r4, [r5, #8]
 8003f4c:	e7eb      	b.n	8003f26 <__swsetup_r+0x22>
 8003f4e:	4b28      	ldr	r3, [pc, #160]	; (8003ff0 <__swsetup_r+0xec>)
 8003f50:	429c      	cmp	r4, r3
 8003f52:	d1e8      	bne.n	8003f26 <__swsetup_r+0x22>
 8003f54:	68ec      	ldr	r4, [r5, #12]
 8003f56:	e7e6      	b.n	8003f26 <__swsetup_r+0x22>
 8003f58:	075b      	lsls	r3, r3, #29
 8003f5a:	d513      	bpl.n	8003f84 <__swsetup_r+0x80>
 8003f5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f5e:	2900      	cmp	r1, #0
 8003f60:	d008      	beq.n	8003f74 <__swsetup_r+0x70>
 8003f62:	0023      	movs	r3, r4
 8003f64:	3344      	adds	r3, #68	; 0x44
 8003f66:	4299      	cmp	r1, r3
 8003f68:	d002      	beq.n	8003f70 <__swsetup_r+0x6c>
 8003f6a:	0030      	movs	r0, r6
 8003f6c:	f000 fa80 	bl	8004470 <_free_r>
 8003f70:	2300      	movs	r3, #0
 8003f72:	6363      	str	r3, [r4, #52]	; 0x34
 8003f74:	2224      	movs	r2, #36	; 0x24
 8003f76:	89a3      	ldrh	r3, [r4, #12]
 8003f78:	4393      	bics	r3, r2
 8003f7a:	81a3      	strh	r3, [r4, #12]
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	6063      	str	r3, [r4, #4]
 8003f80:	6923      	ldr	r3, [r4, #16]
 8003f82:	6023      	str	r3, [r4, #0]
 8003f84:	2308      	movs	r3, #8
 8003f86:	89a2      	ldrh	r2, [r4, #12]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	81a3      	strh	r3, [r4, #12]
 8003f8c:	6923      	ldr	r3, [r4, #16]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10b      	bne.n	8003faa <__swsetup_r+0xa6>
 8003f92:	21a0      	movs	r1, #160	; 0xa0
 8003f94:	2280      	movs	r2, #128	; 0x80
 8003f96:	89a3      	ldrh	r3, [r4, #12]
 8003f98:	0089      	lsls	r1, r1, #2
 8003f9a:	0092      	lsls	r2, r2, #2
 8003f9c:	400b      	ands	r3, r1
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d003      	beq.n	8003faa <__swsetup_r+0xa6>
 8003fa2:	0021      	movs	r1, r4
 8003fa4:	0030      	movs	r0, r6
 8003fa6:	f000 fa1f 	bl	80043e8 <__smakebuf_r>
 8003faa:	220c      	movs	r2, #12
 8003fac:	5ea3      	ldrsh	r3, [r4, r2]
 8003fae:	2001      	movs	r0, #1
 8003fb0:	001a      	movs	r2, r3
 8003fb2:	b299      	uxth	r1, r3
 8003fb4:	4002      	ands	r2, r0
 8003fb6:	4203      	tst	r3, r0
 8003fb8:	d00f      	beq.n	8003fda <__swsetup_r+0xd6>
 8003fba:	2200      	movs	r2, #0
 8003fbc:	60a2      	str	r2, [r4, #8]
 8003fbe:	6962      	ldr	r2, [r4, #20]
 8003fc0:	4252      	negs	r2, r2
 8003fc2:	61a2      	str	r2, [r4, #24]
 8003fc4:	2000      	movs	r0, #0
 8003fc6:	6922      	ldr	r2, [r4, #16]
 8003fc8:	4282      	cmp	r2, r0
 8003fca:	d1ba      	bne.n	8003f42 <__swsetup_r+0x3e>
 8003fcc:	060a      	lsls	r2, r1, #24
 8003fce:	d5b8      	bpl.n	8003f42 <__swsetup_r+0x3e>
 8003fd0:	2240      	movs	r2, #64	; 0x40
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	81a3      	strh	r3, [r4, #12]
 8003fd6:	3801      	subs	r0, #1
 8003fd8:	e7b3      	b.n	8003f42 <__swsetup_r+0x3e>
 8003fda:	0788      	lsls	r0, r1, #30
 8003fdc:	d400      	bmi.n	8003fe0 <__swsetup_r+0xdc>
 8003fde:	6962      	ldr	r2, [r4, #20]
 8003fe0:	60a2      	str	r2, [r4, #8]
 8003fe2:	e7ef      	b.n	8003fc4 <__swsetup_r+0xc0>
 8003fe4:	20000010 	.word	0x20000010
 8003fe8:	08004f10 	.word	0x08004f10
 8003fec:	08004f30 	.word	0x08004f30
 8003ff0:	08004ef0 	.word	0x08004ef0

08003ff4 <__sflush_r>:
 8003ff4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ff6:	898b      	ldrh	r3, [r1, #12]
 8003ff8:	0005      	movs	r5, r0
 8003ffa:	000c      	movs	r4, r1
 8003ffc:	071a      	lsls	r2, r3, #28
 8003ffe:	d45f      	bmi.n	80040c0 <__sflush_r+0xcc>
 8004000:	684a      	ldr	r2, [r1, #4]
 8004002:	2a00      	cmp	r2, #0
 8004004:	dc04      	bgt.n	8004010 <__sflush_r+0x1c>
 8004006:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004008:	2a00      	cmp	r2, #0
 800400a:	dc01      	bgt.n	8004010 <__sflush_r+0x1c>
 800400c:	2000      	movs	r0, #0
 800400e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004010:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004012:	2f00      	cmp	r7, #0
 8004014:	d0fa      	beq.n	800400c <__sflush_r+0x18>
 8004016:	2200      	movs	r2, #0
 8004018:	2180      	movs	r1, #128	; 0x80
 800401a:	682e      	ldr	r6, [r5, #0]
 800401c:	602a      	str	r2, [r5, #0]
 800401e:	001a      	movs	r2, r3
 8004020:	0149      	lsls	r1, r1, #5
 8004022:	400a      	ands	r2, r1
 8004024:	420b      	tst	r3, r1
 8004026:	d034      	beq.n	8004092 <__sflush_r+0x9e>
 8004028:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800402a:	89a3      	ldrh	r3, [r4, #12]
 800402c:	075b      	lsls	r3, r3, #29
 800402e:	d506      	bpl.n	800403e <__sflush_r+0x4a>
 8004030:	6863      	ldr	r3, [r4, #4]
 8004032:	1ac0      	subs	r0, r0, r3
 8004034:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004036:	2b00      	cmp	r3, #0
 8004038:	d001      	beq.n	800403e <__sflush_r+0x4a>
 800403a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800403c:	1ac0      	subs	r0, r0, r3
 800403e:	0002      	movs	r2, r0
 8004040:	6a21      	ldr	r1, [r4, #32]
 8004042:	2300      	movs	r3, #0
 8004044:	0028      	movs	r0, r5
 8004046:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004048:	47b8      	blx	r7
 800404a:	89a1      	ldrh	r1, [r4, #12]
 800404c:	1c43      	adds	r3, r0, #1
 800404e:	d106      	bne.n	800405e <__sflush_r+0x6a>
 8004050:	682b      	ldr	r3, [r5, #0]
 8004052:	2b1d      	cmp	r3, #29
 8004054:	d831      	bhi.n	80040ba <__sflush_r+0xc6>
 8004056:	4a2c      	ldr	r2, [pc, #176]	; (8004108 <__sflush_r+0x114>)
 8004058:	40da      	lsrs	r2, r3
 800405a:	07d3      	lsls	r3, r2, #31
 800405c:	d52d      	bpl.n	80040ba <__sflush_r+0xc6>
 800405e:	2300      	movs	r3, #0
 8004060:	6063      	str	r3, [r4, #4]
 8004062:	6923      	ldr	r3, [r4, #16]
 8004064:	6023      	str	r3, [r4, #0]
 8004066:	04cb      	lsls	r3, r1, #19
 8004068:	d505      	bpl.n	8004076 <__sflush_r+0x82>
 800406a:	1c43      	adds	r3, r0, #1
 800406c:	d102      	bne.n	8004074 <__sflush_r+0x80>
 800406e:	682b      	ldr	r3, [r5, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d100      	bne.n	8004076 <__sflush_r+0x82>
 8004074:	6560      	str	r0, [r4, #84]	; 0x54
 8004076:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004078:	602e      	str	r6, [r5, #0]
 800407a:	2900      	cmp	r1, #0
 800407c:	d0c6      	beq.n	800400c <__sflush_r+0x18>
 800407e:	0023      	movs	r3, r4
 8004080:	3344      	adds	r3, #68	; 0x44
 8004082:	4299      	cmp	r1, r3
 8004084:	d002      	beq.n	800408c <__sflush_r+0x98>
 8004086:	0028      	movs	r0, r5
 8004088:	f000 f9f2 	bl	8004470 <_free_r>
 800408c:	2000      	movs	r0, #0
 800408e:	6360      	str	r0, [r4, #52]	; 0x34
 8004090:	e7bd      	b.n	800400e <__sflush_r+0x1a>
 8004092:	2301      	movs	r3, #1
 8004094:	0028      	movs	r0, r5
 8004096:	6a21      	ldr	r1, [r4, #32]
 8004098:	47b8      	blx	r7
 800409a:	1c43      	adds	r3, r0, #1
 800409c:	d1c5      	bne.n	800402a <__sflush_r+0x36>
 800409e:	682b      	ldr	r3, [r5, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d0c2      	beq.n	800402a <__sflush_r+0x36>
 80040a4:	2b1d      	cmp	r3, #29
 80040a6:	d001      	beq.n	80040ac <__sflush_r+0xb8>
 80040a8:	2b16      	cmp	r3, #22
 80040aa:	d101      	bne.n	80040b0 <__sflush_r+0xbc>
 80040ac:	602e      	str	r6, [r5, #0]
 80040ae:	e7ad      	b.n	800400c <__sflush_r+0x18>
 80040b0:	2340      	movs	r3, #64	; 0x40
 80040b2:	89a2      	ldrh	r2, [r4, #12]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	81a3      	strh	r3, [r4, #12]
 80040b8:	e7a9      	b.n	800400e <__sflush_r+0x1a>
 80040ba:	2340      	movs	r3, #64	; 0x40
 80040bc:	430b      	orrs	r3, r1
 80040be:	e7fa      	b.n	80040b6 <__sflush_r+0xc2>
 80040c0:	690f      	ldr	r7, [r1, #16]
 80040c2:	2f00      	cmp	r7, #0
 80040c4:	d0a2      	beq.n	800400c <__sflush_r+0x18>
 80040c6:	680a      	ldr	r2, [r1, #0]
 80040c8:	600f      	str	r7, [r1, #0]
 80040ca:	1bd2      	subs	r2, r2, r7
 80040cc:	9201      	str	r2, [sp, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	079b      	lsls	r3, r3, #30
 80040d2:	d100      	bne.n	80040d6 <__sflush_r+0xe2>
 80040d4:	694a      	ldr	r2, [r1, #20]
 80040d6:	60a2      	str	r2, [r4, #8]
 80040d8:	9b01      	ldr	r3, [sp, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	dc00      	bgt.n	80040e0 <__sflush_r+0xec>
 80040de:	e795      	b.n	800400c <__sflush_r+0x18>
 80040e0:	003a      	movs	r2, r7
 80040e2:	0028      	movs	r0, r5
 80040e4:	9b01      	ldr	r3, [sp, #4]
 80040e6:	6a21      	ldr	r1, [r4, #32]
 80040e8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80040ea:	47b0      	blx	r6
 80040ec:	2800      	cmp	r0, #0
 80040ee:	dc06      	bgt.n	80040fe <__sflush_r+0x10a>
 80040f0:	2340      	movs	r3, #64	; 0x40
 80040f2:	2001      	movs	r0, #1
 80040f4:	89a2      	ldrh	r2, [r4, #12]
 80040f6:	4240      	negs	r0, r0
 80040f8:	4313      	orrs	r3, r2
 80040fa:	81a3      	strh	r3, [r4, #12]
 80040fc:	e787      	b.n	800400e <__sflush_r+0x1a>
 80040fe:	9b01      	ldr	r3, [sp, #4]
 8004100:	183f      	adds	r7, r7, r0
 8004102:	1a1b      	subs	r3, r3, r0
 8004104:	9301      	str	r3, [sp, #4]
 8004106:	e7e7      	b.n	80040d8 <__sflush_r+0xe4>
 8004108:	20400001 	.word	0x20400001

0800410c <_fflush_r>:
 800410c:	690b      	ldr	r3, [r1, #16]
 800410e:	b570      	push	{r4, r5, r6, lr}
 8004110:	0005      	movs	r5, r0
 8004112:	000c      	movs	r4, r1
 8004114:	2b00      	cmp	r3, #0
 8004116:	d102      	bne.n	800411e <_fflush_r+0x12>
 8004118:	2500      	movs	r5, #0
 800411a:	0028      	movs	r0, r5
 800411c:	bd70      	pop	{r4, r5, r6, pc}
 800411e:	2800      	cmp	r0, #0
 8004120:	d004      	beq.n	800412c <_fflush_r+0x20>
 8004122:	6983      	ldr	r3, [r0, #24]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <_fflush_r+0x20>
 8004128:	f000 f892 	bl	8004250 <__sinit>
 800412c:	4b14      	ldr	r3, [pc, #80]	; (8004180 <_fflush_r+0x74>)
 800412e:	429c      	cmp	r4, r3
 8004130:	d11b      	bne.n	800416a <_fflush_r+0x5e>
 8004132:	686c      	ldr	r4, [r5, #4]
 8004134:	220c      	movs	r2, #12
 8004136:	5ea3      	ldrsh	r3, [r4, r2]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d0ed      	beq.n	8004118 <_fflush_r+0xc>
 800413c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800413e:	07d2      	lsls	r2, r2, #31
 8004140:	d404      	bmi.n	800414c <_fflush_r+0x40>
 8004142:	059b      	lsls	r3, r3, #22
 8004144:	d402      	bmi.n	800414c <_fflush_r+0x40>
 8004146:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004148:	f000 f923 	bl	8004392 <__retarget_lock_acquire_recursive>
 800414c:	0028      	movs	r0, r5
 800414e:	0021      	movs	r1, r4
 8004150:	f7ff ff50 	bl	8003ff4 <__sflush_r>
 8004154:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004156:	0005      	movs	r5, r0
 8004158:	07db      	lsls	r3, r3, #31
 800415a:	d4de      	bmi.n	800411a <_fflush_r+0xe>
 800415c:	89a3      	ldrh	r3, [r4, #12]
 800415e:	059b      	lsls	r3, r3, #22
 8004160:	d4db      	bmi.n	800411a <_fflush_r+0xe>
 8004162:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004164:	f000 f916 	bl	8004394 <__retarget_lock_release_recursive>
 8004168:	e7d7      	b.n	800411a <_fflush_r+0xe>
 800416a:	4b06      	ldr	r3, [pc, #24]	; (8004184 <_fflush_r+0x78>)
 800416c:	429c      	cmp	r4, r3
 800416e:	d101      	bne.n	8004174 <_fflush_r+0x68>
 8004170:	68ac      	ldr	r4, [r5, #8]
 8004172:	e7df      	b.n	8004134 <_fflush_r+0x28>
 8004174:	4b04      	ldr	r3, [pc, #16]	; (8004188 <_fflush_r+0x7c>)
 8004176:	429c      	cmp	r4, r3
 8004178:	d1dc      	bne.n	8004134 <_fflush_r+0x28>
 800417a:	68ec      	ldr	r4, [r5, #12]
 800417c:	e7da      	b.n	8004134 <_fflush_r+0x28>
 800417e:	46c0      	nop			; (mov r8, r8)
 8004180:	08004f10 	.word	0x08004f10
 8004184:	08004f30 	.word	0x08004f30
 8004188:	08004ef0 	.word	0x08004ef0

0800418c <std>:
 800418c:	2300      	movs	r3, #0
 800418e:	b510      	push	{r4, lr}
 8004190:	0004      	movs	r4, r0
 8004192:	6003      	str	r3, [r0, #0]
 8004194:	6043      	str	r3, [r0, #4]
 8004196:	6083      	str	r3, [r0, #8]
 8004198:	8181      	strh	r1, [r0, #12]
 800419a:	6643      	str	r3, [r0, #100]	; 0x64
 800419c:	0019      	movs	r1, r3
 800419e:	81c2      	strh	r2, [r0, #14]
 80041a0:	6103      	str	r3, [r0, #16]
 80041a2:	6143      	str	r3, [r0, #20]
 80041a4:	6183      	str	r3, [r0, #24]
 80041a6:	2208      	movs	r2, #8
 80041a8:	305c      	adds	r0, #92	; 0x5c
 80041aa:	f7ff fdb1 	bl	8003d10 <memset>
 80041ae:	4b05      	ldr	r3, [pc, #20]	; (80041c4 <std+0x38>)
 80041b0:	6263      	str	r3, [r4, #36]	; 0x24
 80041b2:	4b05      	ldr	r3, [pc, #20]	; (80041c8 <std+0x3c>)
 80041b4:	6224      	str	r4, [r4, #32]
 80041b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80041b8:	4b04      	ldr	r3, [pc, #16]	; (80041cc <std+0x40>)
 80041ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80041bc:	4b04      	ldr	r3, [pc, #16]	; (80041d0 <std+0x44>)
 80041be:	6323      	str	r3, [r4, #48]	; 0x30
 80041c0:	bd10      	pop	{r4, pc}
 80041c2:	46c0      	nop			; (mov r8, r8)
 80041c4:	08004bad 	.word	0x08004bad
 80041c8:	08004bd5 	.word	0x08004bd5
 80041cc:	08004c0d 	.word	0x08004c0d
 80041d0:	08004c39 	.word	0x08004c39

080041d4 <_cleanup_r>:
 80041d4:	b510      	push	{r4, lr}
 80041d6:	4902      	ldr	r1, [pc, #8]	; (80041e0 <_cleanup_r+0xc>)
 80041d8:	f000 f8ba 	bl	8004350 <_fwalk_reent>
 80041dc:	bd10      	pop	{r4, pc}
 80041de:	46c0      	nop			; (mov r8, r8)
 80041e0:	0800410d 	.word	0x0800410d

080041e4 <__sfmoreglue>:
 80041e4:	b570      	push	{r4, r5, r6, lr}
 80041e6:	2568      	movs	r5, #104	; 0x68
 80041e8:	1e4a      	subs	r2, r1, #1
 80041ea:	4355      	muls	r5, r2
 80041ec:	000e      	movs	r6, r1
 80041ee:	0029      	movs	r1, r5
 80041f0:	3174      	adds	r1, #116	; 0x74
 80041f2:	f000 f987 	bl	8004504 <_malloc_r>
 80041f6:	1e04      	subs	r4, r0, #0
 80041f8:	d008      	beq.n	800420c <__sfmoreglue+0x28>
 80041fa:	2100      	movs	r1, #0
 80041fc:	002a      	movs	r2, r5
 80041fe:	6001      	str	r1, [r0, #0]
 8004200:	6046      	str	r6, [r0, #4]
 8004202:	300c      	adds	r0, #12
 8004204:	60a0      	str	r0, [r4, #8]
 8004206:	3268      	adds	r2, #104	; 0x68
 8004208:	f7ff fd82 	bl	8003d10 <memset>
 800420c:	0020      	movs	r0, r4
 800420e:	bd70      	pop	{r4, r5, r6, pc}

08004210 <__sfp_lock_acquire>:
 8004210:	b510      	push	{r4, lr}
 8004212:	4802      	ldr	r0, [pc, #8]	; (800421c <__sfp_lock_acquire+0xc>)
 8004214:	f000 f8bd 	bl	8004392 <__retarget_lock_acquire_recursive>
 8004218:	bd10      	pop	{r4, pc}
 800421a:	46c0      	nop			; (mov r8, r8)
 800421c:	200001c4 	.word	0x200001c4

08004220 <__sfp_lock_release>:
 8004220:	b510      	push	{r4, lr}
 8004222:	4802      	ldr	r0, [pc, #8]	; (800422c <__sfp_lock_release+0xc>)
 8004224:	f000 f8b6 	bl	8004394 <__retarget_lock_release_recursive>
 8004228:	bd10      	pop	{r4, pc}
 800422a:	46c0      	nop			; (mov r8, r8)
 800422c:	200001c4 	.word	0x200001c4

08004230 <__sinit_lock_acquire>:
 8004230:	b510      	push	{r4, lr}
 8004232:	4802      	ldr	r0, [pc, #8]	; (800423c <__sinit_lock_acquire+0xc>)
 8004234:	f000 f8ad 	bl	8004392 <__retarget_lock_acquire_recursive>
 8004238:	bd10      	pop	{r4, pc}
 800423a:	46c0      	nop			; (mov r8, r8)
 800423c:	200001bf 	.word	0x200001bf

08004240 <__sinit_lock_release>:
 8004240:	b510      	push	{r4, lr}
 8004242:	4802      	ldr	r0, [pc, #8]	; (800424c <__sinit_lock_release+0xc>)
 8004244:	f000 f8a6 	bl	8004394 <__retarget_lock_release_recursive>
 8004248:	bd10      	pop	{r4, pc}
 800424a:	46c0      	nop			; (mov r8, r8)
 800424c:	200001bf 	.word	0x200001bf

08004250 <__sinit>:
 8004250:	b513      	push	{r0, r1, r4, lr}
 8004252:	0004      	movs	r4, r0
 8004254:	f7ff ffec 	bl	8004230 <__sinit_lock_acquire>
 8004258:	69a3      	ldr	r3, [r4, #24]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d002      	beq.n	8004264 <__sinit+0x14>
 800425e:	f7ff ffef 	bl	8004240 <__sinit_lock_release>
 8004262:	bd13      	pop	{r0, r1, r4, pc}
 8004264:	64a3      	str	r3, [r4, #72]	; 0x48
 8004266:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004268:	6523      	str	r3, [r4, #80]	; 0x50
 800426a:	4b13      	ldr	r3, [pc, #76]	; (80042b8 <__sinit+0x68>)
 800426c:	4a13      	ldr	r2, [pc, #76]	; (80042bc <__sinit+0x6c>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	62a2      	str	r2, [r4, #40]	; 0x28
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	42a3      	cmp	r3, r4
 8004276:	d101      	bne.n	800427c <__sinit+0x2c>
 8004278:	2301      	movs	r3, #1
 800427a:	61a3      	str	r3, [r4, #24]
 800427c:	0020      	movs	r0, r4
 800427e:	f000 f81f 	bl	80042c0 <__sfp>
 8004282:	6060      	str	r0, [r4, #4]
 8004284:	0020      	movs	r0, r4
 8004286:	f000 f81b 	bl	80042c0 <__sfp>
 800428a:	60a0      	str	r0, [r4, #8]
 800428c:	0020      	movs	r0, r4
 800428e:	f000 f817 	bl	80042c0 <__sfp>
 8004292:	2200      	movs	r2, #0
 8004294:	2104      	movs	r1, #4
 8004296:	60e0      	str	r0, [r4, #12]
 8004298:	6860      	ldr	r0, [r4, #4]
 800429a:	f7ff ff77 	bl	800418c <std>
 800429e:	2201      	movs	r2, #1
 80042a0:	2109      	movs	r1, #9
 80042a2:	68a0      	ldr	r0, [r4, #8]
 80042a4:	f7ff ff72 	bl	800418c <std>
 80042a8:	2202      	movs	r2, #2
 80042aa:	2112      	movs	r1, #18
 80042ac:	68e0      	ldr	r0, [r4, #12]
 80042ae:	f7ff ff6d 	bl	800418c <std>
 80042b2:	2301      	movs	r3, #1
 80042b4:	61a3      	str	r3, [r4, #24]
 80042b6:	e7d2      	b.n	800425e <__sinit+0xe>
 80042b8:	08004eec 	.word	0x08004eec
 80042bc:	080041d5 	.word	0x080041d5

080042c0 <__sfp>:
 80042c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c2:	0007      	movs	r7, r0
 80042c4:	f7ff ffa4 	bl	8004210 <__sfp_lock_acquire>
 80042c8:	4b1f      	ldr	r3, [pc, #124]	; (8004348 <__sfp+0x88>)
 80042ca:	681e      	ldr	r6, [r3, #0]
 80042cc:	69b3      	ldr	r3, [r6, #24]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d102      	bne.n	80042d8 <__sfp+0x18>
 80042d2:	0030      	movs	r0, r6
 80042d4:	f7ff ffbc 	bl	8004250 <__sinit>
 80042d8:	3648      	adds	r6, #72	; 0x48
 80042da:	68b4      	ldr	r4, [r6, #8]
 80042dc:	6873      	ldr	r3, [r6, #4]
 80042de:	3b01      	subs	r3, #1
 80042e0:	d504      	bpl.n	80042ec <__sfp+0x2c>
 80042e2:	6833      	ldr	r3, [r6, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d022      	beq.n	800432e <__sfp+0x6e>
 80042e8:	6836      	ldr	r6, [r6, #0]
 80042ea:	e7f6      	b.n	80042da <__sfp+0x1a>
 80042ec:	220c      	movs	r2, #12
 80042ee:	5ea5      	ldrsh	r5, [r4, r2]
 80042f0:	2d00      	cmp	r5, #0
 80042f2:	d11a      	bne.n	800432a <__sfp+0x6a>
 80042f4:	0020      	movs	r0, r4
 80042f6:	4b15      	ldr	r3, [pc, #84]	; (800434c <__sfp+0x8c>)
 80042f8:	3058      	adds	r0, #88	; 0x58
 80042fa:	60e3      	str	r3, [r4, #12]
 80042fc:	6665      	str	r5, [r4, #100]	; 0x64
 80042fe:	f000 f847 	bl	8004390 <__retarget_lock_init_recursive>
 8004302:	f7ff ff8d 	bl	8004220 <__sfp_lock_release>
 8004306:	0020      	movs	r0, r4
 8004308:	2208      	movs	r2, #8
 800430a:	0029      	movs	r1, r5
 800430c:	6025      	str	r5, [r4, #0]
 800430e:	60a5      	str	r5, [r4, #8]
 8004310:	6065      	str	r5, [r4, #4]
 8004312:	6125      	str	r5, [r4, #16]
 8004314:	6165      	str	r5, [r4, #20]
 8004316:	61a5      	str	r5, [r4, #24]
 8004318:	305c      	adds	r0, #92	; 0x5c
 800431a:	f7ff fcf9 	bl	8003d10 <memset>
 800431e:	6365      	str	r5, [r4, #52]	; 0x34
 8004320:	63a5      	str	r5, [r4, #56]	; 0x38
 8004322:	64a5      	str	r5, [r4, #72]	; 0x48
 8004324:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004326:	0020      	movs	r0, r4
 8004328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800432a:	3468      	adds	r4, #104	; 0x68
 800432c:	e7d7      	b.n	80042de <__sfp+0x1e>
 800432e:	2104      	movs	r1, #4
 8004330:	0038      	movs	r0, r7
 8004332:	f7ff ff57 	bl	80041e4 <__sfmoreglue>
 8004336:	1e04      	subs	r4, r0, #0
 8004338:	6030      	str	r0, [r6, #0]
 800433a:	d1d5      	bne.n	80042e8 <__sfp+0x28>
 800433c:	f7ff ff70 	bl	8004220 <__sfp_lock_release>
 8004340:	230c      	movs	r3, #12
 8004342:	603b      	str	r3, [r7, #0]
 8004344:	e7ef      	b.n	8004326 <__sfp+0x66>
 8004346:	46c0      	nop			; (mov r8, r8)
 8004348:	08004eec 	.word	0x08004eec
 800434c:	ffff0001 	.word	0xffff0001

08004350 <_fwalk_reent>:
 8004350:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004352:	0004      	movs	r4, r0
 8004354:	0006      	movs	r6, r0
 8004356:	2700      	movs	r7, #0
 8004358:	9101      	str	r1, [sp, #4]
 800435a:	3448      	adds	r4, #72	; 0x48
 800435c:	6863      	ldr	r3, [r4, #4]
 800435e:	68a5      	ldr	r5, [r4, #8]
 8004360:	9300      	str	r3, [sp, #0]
 8004362:	9b00      	ldr	r3, [sp, #0]
 8004364:	3b01      	subs	r3, #1
 8004366:	9300      	str	r3, [sp, #0]
 8004368:	d504      	bpl.n	8004374 <_fwalk_reent+0x24>
 800436a:	6824      	ldr	r4, [r4, #0]
 800436c:	2c00      	cmp	r4, #0
 800436e:	d1f5      	bne.n	800435c <_fwalk_reent+0xc>
 8004370:	0038      	movs	r0, r7
 8004372:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004374:	89ab      	ldrh	r3, [r5, #12]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d908      	bls.n	800438c <_fwalk_reent+0x3c>
 800437a:	220e      	movs	r2, #14
 800437c:	5eab      	ldrsh	r3, [r5, r2]
 800437e:	3301      	adds	r3, #1
 8004380:	d004      	beq.n	800438c <_fwalk_reent+0x3c>
 8004382:	0029      	movs	r1, r5
 8004384:	0030      	movs	r0, r6
 8004386:	9b01      	ldr	r3, [sp, #4]
 8004388:	4798      	blx	r3
 800438a:	4307      	orrs	r7, r0
 800438c:	3568      	adds	r5, #104	; 0x68
 800438e:	e7e8      	b.n	8004362 <_fwalk_reent+0x12>

08004390 <__retarget_lock_init_recursive>:
 8004390:	4770      	bx	lr

08004392 <__retarget_lock_acquire_recursive>:
 8004392:	4770      	bx	lr

08004394 <__retarget_lock_release_recursive>:
 8004394:	4770      	bx	lr
	...

08004398 <__swhatbuf_r>:
 8004398:	b570      	push	{r4, r5, r6, lr}
 800439a:	000e      	movs	r6, r1
 800439c:	001d      	movs	r5, r3
 800439e:	230e      	movs	r3, #14
 80043a0:	5ec9      	ldrsh	r1, [r1, r3]
 80043a2:	0014      	movs	r4, r2
 80043a4:	b096      	sub	sp, #88	; 0x58
 80043a6:	2900      	cmp	r1, #0
 80043a8:	da07      	bge.n	80043ba <__swhatbuf_r+0x22>
 80043aa:	2300      	movs	r3, #0
 80043ac:	602b      	str	r3, [r5, #0]
 80043ae:	89b3      	ldrh	r3, [r6, #12]
 80043b0:	061b      	lsls	r3, r3, #24
 80043b2:	d411      	bmi.n	80043d8 <__swhatbuf_r+0x40>
 80043b4:	2380      	movs	r3, #128	; 0x80
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	e00f      	b.n	80043da <__swhatbuf_r+0x42>
 80043ba:	466a      	mov	r2, sp
 80043bc:	f000 fc68 	bl	8004c90 <_fstat_r>
 80043c0:	2800      	cmp	r0, #0
 80043c2:	dbf2      	blt.n	80043aa <__swhatbuf_r+0x12>
 80043c4:	23f0      	movs	r3, #240	; 0xf0
 80043c6:	9901      	ldr	r1, [sp, #4]
 80043c8:	021b      	lsls	r3, r3, #8
 80043ca:	4019      	ands	r1, r3
 80043cc:	4b05      	ldr	r3, [pc, #20]	; (80043e4 <__swhatbuf_r+0x4c>)
 80043ce:	18c9      	adds	r1, r1, r3
 80043d0:	424b      	negs	r3, r1
 80043d2:	4159      	adcs	r1, r3
 80043d4:	6029      	str	r1, [r5, #0]
 80043d6:	e7ed      	b.n	80043b4 <__swhatbuf_r+0x1c>
 80043d8:	2340      	movs	r3, #64	; 0x40
 80043da:	2000      	movs	r0, #0
 80043dc:	6023      	str	r3, [r4, #0]
 80043de:	b016      	add	sp, #88	; 0x58
 80043e0:	bd70      	pop	{r4, r5, r6, pc}
 80043e2:	46c0      	nop			; (mov r8, r8)
 80043e4:	ffffe000 	.word	0xffffe000

080043e8 <__smakebuf_r>:
 80043e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043ea:	2602      	movs	r6, #2
 80043ec:	898b      	ldrh	r3, [r1, #12]
 80043ee:	0005      	movs	r5, r0
 80043f0:	000c      	movs	r4, r1
 80043f2:	4233      	tst	r3, r6
 80043f4:	d006      	beq.n	8004404 <__smakebuf_r+0x1c>
 80043f6:	0023      	movs	r3, r4
 80043f8:	3347      	adds	r3, #71	; 0x47
 80043fa:	6023      	str	r3, [r4, #0]
 80043fc:	6123      	str	r3, [r4, #16]
 80043fe:	2301      	movs	r3, #1
 8004400:	6163      	str	r3, [r4, #20]
 8004402:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004404:	466a      	mov	r2, sp
 8004406:	ab01      	add	r3, sp, #4
 8004408:	f7ff ffc6 	bl	8004398 <__swhatbuf_r>
 800440c:	9900      	ldr	r1, [sp, #0]
 800440e:	0007      	movs	r7, r0
 8004410:	0028      	movs	r0, r5
 8004412:	f000 f877 	bl	8004504 <_malloc_r>
 8004416:	2800      	cmp	r0, #0
 8004418:	d108      	bne.n	800442c <__smakebuf_r+0x44>
 800441a:	220c      	movs	r2, #12
 800441c:	5ea3      	ldrsh	r3, [r4, r2]
 800441e:	059a      	lsls	r2, r3, #22
 8004420:	d4ef      	bmi.n	8004402 <__smakebuf_r+0x1a>
 8004422:	2203      	movs	r2, #3
 8004424:	4393      	bics	r3, r2
 8004426:	431e      	orrs	r6, r3
 8004428:	81a6      	strh	r6, [r4, #12]
 800442a:	e7e4      	b.n	80043f6 <__smakebuf_r+0xe>
 800442c:	4b0f      	ldr	r3, [pc, #60]	; (800446c <__smakebuf_r+0x84>)
 800442e:	62ab      	str	r3, [r5, #40]	; 0x28
 8004430:	2380      	movs	r3, #128	; 0x80
 8004432:	89a2      	ldrh	r2, [r4, #12]
 8004434:	6020      	str	r0, [r4, #0]
 8004436:	4313      	orrs	r3, r2
 8004438:	81a3      	strh	r3, [r4, #12]
 800443a:	9b00      	ldr	r3, [sp, #0]
 800443c:	6120      	str	r0, [r4, #16]
 800443e:	6163      	str	r3, [r4, #20]
 8004440:	9b01      	ldr	r3, [sp, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00d      	beq.n	8004462 <__smakebuf_r+0x7a>
 8004446:	0028      	movs	r0, r5
 8004448:	230e      	movs	r3, #14
 800444a:	5ee1      	ldrsh	r1, [r4, r3]
 800444c:	f000 fc32 	bl	8004cb4 <_isatty_r>
 8004450:	2800      	cmp	r0, #0
 8004452:	d006      	beq.n	8004462 <__smakebuf_r+0x7a>
 8004454:	2203      	movs	r2, #3
 8004456:	89a3      	ldrh	r3, [r4, #12]
 8004458:	4393      	bics	r3, r2
 800445a:	001a      	movs	r2, r3
 800445c:	2301      	movs	r3, #1
 800445e:	4313      	orrs	r3, r2
 8004460:	81a3      	strh	r3, [r4, #12]
 8004462:	89a0      	ldrh	r0, [r4, #12]
 8004464:	4307      	orrs	r7, r0
 8004466:	81a7      	strh	r7, [r4, #12]
 8004468:	e7cb      	b.n	8004402 <__smakebuf_r+0x1a>
 800446a:	46c0      	nop			; (mov r8, r8)
 800446c:	080041d5 	.word	0x080041d5

08004470 <_free_r>:
 8004470:	b570      	push	{r4, r5, r6, lr}
 8004472:	0005      	movs	r5, r0
 8004474:	2900      	cmp	r1, #0
 8004476:	d010      	beq.n	800449a <_free_r+0x2a>
 8004478:	1f0c      	subs	r4, r1, #4
 800447a:	6823      	ldr	r3, [r4, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	da00      	bge.n	8004482 <_free_r+0x12>
 8004480:	18e4      	adds	r4, r4, r3
 8004482:	0028      	movs	r0, r5
 8004484:	f000 fc64 	bl	8004d50 <__malloc_lock>
 8004488:	4a1d      	ldr	r2, [pc, #116]	; (8004500 <_free_r+0x90>)
 800448a:	6813      	ldr	r3, [r2, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d105      	bne.n	800449c <_free_r+0x2c>
 8004490:	6063      	str	r3, [r4, #4]
 8004492:	6014      	str	r4, [r2, #0]
 8004494:	0028      	movs	r0, r5
 8004496:	f000 fc63 	bl	8004d60 <__malloc_unlock>
 800449a:	bd70      	pop	{r4, r5, r6, pc}
 800449c:	42a3      	cmp	r3, r4
 800449e:	d908      	bls.n	80044b2 <_free_r+0x42>
 80044a0:	6821      	ldr	r1, [r4, #0]
 80044a2:	1860      	adds	r0, r4, r1
 80044a4:	4283      	cmp	r3, r0
 80044a6:	d1f3      	bne.n	8004490 <_free_r+0x20>
 80044a8:	6818      	ldr	r0, [r3, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	1841      	adds	r1, r0, r1
 80044ae:	6021      	str	r1, [r4, #0]
 80044b0:	e7ee      	b.n	8004490 <_free_r+0x20>
 80044b2:	001a      	movs	r2, r3
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <_free_r+0x4e>
 80044ba:	42a3      	cmp	r3, r4
 80044bc:	d9f9      	bls.n	80044b2 <_free_r+0x42>
 80044be:	6811      	ldr	r1, [r2, #0]
 80044c0:	1850      	adds	r0, r2, r1
 80044c2:	42a0      	cmp	r0, r4
 80044c4:	d10b      	bne.n	80044de <_free_r+0x6e>
 80044c6:	6820      	ldr	r0, [r4, #0]
 80044c8:	1809      	adds	r1, r1, r0
 80044ca:	1850      	adds	r0, r2, r1
 80044cc:	6011      	str	r1, [r2, #0]
 80044ce:	4283      	cmp	r3, r0
 80044d0:	d1e0      	bne.n	8004494 <_free_r+0x24>
 80044d2:	6818      	ldr	r0, [r3, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	1841      	adds	r1, r0, r1
 80044d8:	6011      	str	r1, [r2, #0]
 80044da:	6053      	str	r3, [r2, #4]
 80044dc:	e7da      	b.n	8004494 <_free_r+0x24>
 80044de:	42a0      	cmp	r0, r4
 80044e0:	d902      	bls.n	80044e8 <_free_r+0x78>
 80044e2:	230c      	movs	r3, #12
 80044e4:	602b      	str	r3, [r5, #0]
 80044e6:	e7d5      	b.n	8004494 <_free_r+0x24>
 80044e8:	6821      	ldr	r1, [r4, #0]
 80044ea:	1860      	adds	r0, r4, r1
 80044ec:	4283      	cmp	r3, r0
 80044ee:	d103      	bne.n	80044f8 <_free_r+0x88>
 80044f0:	6818      	ldr	r0, [r3, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	1841      	adds	r1, r0, r1
 80044f6:	6021      	str	r1, [r4, #0]
 80044f8:	6063      	str	r3, [r4, #4]
 80044fa:	6054      	str	r4, [r2, #4]
 80044fc:	e7ca      	b.n	8004494 <_free_r+0x24>
 80044fe:	46c0      	nop			; (mov r8, r8)
 8004500:	200000e0 	.word	0x200000e0

08004504 <_malloc_r>:
 8004504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004506:	2303      	movs	r3, #3
 8004508:	1ccd      	adds	r5, r1, #3
 800450a:	439d      	bics	r5, r3
 800450c:	3508      	adds	r5, #8
 800450e:	0006      	movs	r6, r0
 8004510:	2d0c      	cmp	r5, #12
 8004512:	d21f      	bcs.n	8004554 <_malloc_r+0x50>
 8004514:	250c      	movs	r5, #12
 8004516:	42a9      	cmp	r1, r5
 8004518:	d81e      	bhi.n	8004558 <_malloc_r+0x54>
 800451a:	0030      	movs	r0, r6
 800451c:	f000 fc18 	bl	8004d50 <__malloc_lock>
 8004520:	4925      	ldr	r1, [pc, #148]	; (80045b8 <_malloc_r+0xb4>)
 8004522:	680a      	ldr	r2, [r1, #0]
 8004524:	0014      	movs	r4, r2
 8004526:	2c00      	cmp	r4, #0
 8004528:	d11a      	bne.n	8004560 <_malloc_r+0x5c>
 800452a:	4f24      	ldr	r7, [pc, #144]	; (80045bc <_malloc_r+0xb8>)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d104      	bne.n	800453c <_malloc_r+0x38>
 8004532:	0021      	movs	r1, r4
 8004534:	0030      	movs	r0, r6
 8004536:	f000 fb27 	bl	8004b88 <_sbrk_r>
 800453a:	6038      	str	r0, [r7, #0]
 800453c:	0029      	movs	r1, r5
 800453e:	0030      	movs	r0, r6
 8004540:	f000 fb22 	bl	8004b88 <_sbrk_r>
 8004544:	1c43      	adds	r3, r0, #1
 8004546:	d12b      	bne.n	80045a0 <_malloc_r+0x9c>
 8004548:	230c      	movs	r3, #12
 800454a:	0030      	movs	r0, r6
 800454c:	6033      	str	r3, [r6, #0]
 800454e:	f000 fc07 	bl	8004d60 <__malloc_unlock>
 8004552:	e003      	b.n	800455c <_malloc_r+0x58>
 8004554:	2d00      	cmp	r5, #0
 8004556:	dade      	bge.n	8004516 <_malloc_r+0x12>
 8004558:	230c      	movs	r3, #12
 800455a:	6033      	str	r3, [r6, #0]
 800455c:	2000      	movs	r0, #0
 800455e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004560:	6823      	ldr	r3, [r4, #0]
 8004562:	1b5b      	subs	r3, r3, r5
 8004564:	d419      	bmi.n	800459a <_malloc_r+0x96>
 8004566:	2b0b      	cmp	r3, #11
 8004568:	d903      	bls.n	8004572 <_malloc_r+0x6e>
 800456a:	6023      	str	r3, [r4, #0]
 800456c:	18e4      	adds	r4, r4, r3
 800456e:	6025      	str	r5, [r4, #0]
 8004570:	e003      	b.n	800457a <_malloc_r+0x76>
 8004572:	6863      	ldr	r3, [r4, #4]
 8004574:	42a2      	cmp	r2, r4
 8004576:	d10e      	bne.n	8004596 <_malloc_r+0x92>
 8004578:	600b      	str	r3, [r1, #0]
 800457a:	0030      	movs	r0, r6
 800457c:	f000 fbf0 	bl	8004d60 <__malloc_unlock>
 8004580:	0020      	movs	r0, r4
 8004582:	2207      	movs	r2, #7
 8004584:	300b      	adds	r0, #11
 8004586:	1d23      	adds	r3, r4, #4
 8004588:	4390      	bics	r0, r2
 800458a:	1ac2      	subs	r2, r0, r3
 800458c:	4298      	cmp	r0, r3
 800458e:	d0e6      	beq.n	800455e <_malloc_r+0x5a>
 8004590:	1a1b      	subs	r3, r3, r0
 8004592:	50a3      	str	r3, [r4, r2]
 8004594:	e7e3      	b.n	800455e <_malloc_r+0x5a>
 8004596:	6053      	str	r3, [r2, #4]
 8004598:	e7ef      	b.n	800457a <_malloc_r+0x76>
 800459a:	0022      	movs	r2, r4
 800459c:	6864      	ldr	r4, [r4, #4]
 800459e:	e7c2      	b.n	8004526 <_malloc_r+0x22>
 80045a0:	2303      	movs	r3, #3
 80045a2:	1cc4      	adds	r4, r0, #3
 80045a4:	439c      	bics	r4, r3
 80045a6:	42a0      	cmp	r0, r4
 80045a8:	d0e1      	beq.n	800456e <_malloc_r+0x6a>
 80045aa:	1a21      	subs	r1, r4, r0
 80045ac:	0030      	movs	r0, r6
 80045ae:	f000 faeb 	bl	8004b88 <_sbrk_r>
 80045b2:	1c43      	adds	r3, r0, #1
 80045b4:	d1db      	bne.n	800456e <_malloc_r+0x6a>
 80045b6:	e7c7      	b.n	8004548 <_malloc_r+0x44>
 80045b8:	200000e0 	.word	0x200000e0
 80045bc:	200000e4 	.word	0x200000e4

080045c0 <__ssputs_r>:
 80045c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045c2:	688e      	ldr	r6, [r1, #8]
 80045c4:	b085      	sub	sp, #20
 80045c6:	0007      	movs	r7, r0
 80045c8:	000c      	movs	r4, r1
 80045ca:	9203      	str	r2, [sp, #12]
 80045cc:	9301      	str	r3, [sp, #4]
 80045ce:	429e      	cmp	r6, r3
 80045d0:	d83c      	bhi.n	800464c <__ssputs_r+0x8c>
 80045d2:	2390      	movs	r3, #144	; 0x90
 80045d4:	898a      	ldrh	r2, [r1, #12]
 80045d6:	00db      	lsls	r3, r3, #3
 80045d8:	421a      	tst	r2, r3
 80045da:	d034      	beq.n	8004646 <__ssputs_r+0x86>
 80045dc:	2503      	movs	r5, #3
 80045de:	6909      	ldr	r1, [r1, #16]
 80045e0:	6823      	ldr	r3, [r4, #0]
 80045e2:	1a5b      	subs	r3, r3, r1
 80045e4:	9302      	str	r3, [sp, #8]
 80045e6:	6963      	ldr	r3, [r4, #20]
 80045e8:	9802      	ldr	r0, [sp, #8]
 80045ea:	435d      	muls	r5, r3
 80045ec:	0feb      	lsrs	r3, r5, #31
 80045ee:	195d      	adds	r5, r3, r5
 80045f0:	9b01      	ldr	r3, [sp, #4]
 80045f2:	106d      	asrs	r5, r5, #1
 80045f4:	3301      	adds	r3, #1
 80045f6:	181b      	adds	r3, r3, r0
 80045f8:	42ab      	cmp	r3, r5
 80045fa:	d900      	bls.n	80045fe <__ssputs_r+0x3e>
 80045fc:	001d      	movs	r5, r3
 80045fe:	0553      	lsls	r3, r2, #21
 8004600:	d532      	bpl.n	8004668 <__ssputs_r+0xa8>
 8004602:	0029      	movs	r1, r5
 8004604:	0038      	movs	r0, r7
 8004606:	f7ff ff7d 	bl	8004504 <_malloc_r>
 800460a:	1e06      	subs	r6, r0, #0
 800460c:	d109      	bne.n	8004622 <__ssputs_r+0x62>
 800460e:	230c      	movs	r3, #12
 8004610:	603b      	str	r3, [r7, #0]
 8004612:	2340      	movs	r3, #64	; 0x40
 8004614:	2001      	movs	r0, #1
 8004616:	89a2      	ldrh	r2, [r4, #12]
 8004618:	4240      	negs	r0, r0
 800461a:	4313      	orrs	r3, r2
 800461c:	81a3      	strh	r3, [r4, #12]
 800461e:	b005      	add	sp, #20
 8004620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004622:	9a02      	ldr	r2, [sp, #8]
 8004624:	6921      	ldr	r1, [r4, #16]
 8004626:	f000 fb76 	bl	8004d16 <memcpy>
 800462a:	89a3      	ldrh	r3, [r4, #12]
 800462c:	4a14      	ldr	r2, [pc, #80]	; (8004680 <__ssputs_r+0xc0>)
 800462e:	401a      	ands	r2, r3
 8004630:	2380      	movs	r3, #128	; 0x80
 8004632:	4313      	orrs	r3, r2
 8004634:	81a3      	strh	r3, [r4, #12]
 8004636:	9b02      	ldr	r3, [sp, #8]
 8004638:	6126      	str	r6, [r4, #16]
 800463a:	18f6      	adds	r6, r6, r3
 800463c:	6026      	str	r6, [r4, #0]
 800463e:	6165      	str	r5, [r4, #20]
 8004640:	9e01      	ldr	r6, [sp, #4]
 8004642:	1aed      	subs	r5, r5, r3
 8004644:	60a5      	str	r5, [r4, #8]
 8004646:	9b01      	ldr	r3, [sp, #4]
 8004648:	429e      	cmp	r6, r3
 800464a:	d900      	bls.n	800464e <__ssputs_r+0x8e>
 800464c:	9e01      	ldr	r6, [sp, #4]
 800464e:	0032      	movs	r2, r6
 8004650:	9903      	ldr	r1, [sp, #12]
 8004652:	6820      	ldr	r0, [r4, #0]
 8004654:	f000 fb68 	bl	8004d28 <memmove>
 8004658:	68a3      	ldr	r3, [r4, #8]
 800465a:	2000      	movs	r0, #0
 800465c:	1b9b      	subs	r3, r3, r6
 800465e:	60a3      	str	r3, [r4, #8]
 8004660:	6823      	ldr	r3, [r4, #0]
 8004662:	199e      	adds	r6, r3, r6
 8004664:	6026      	str	r6, [r4, #0]
 8004666:	e7da      	b.n	800461e <__ssputs_r+0x5e>
 8004668:	002a      	movs	r2, r5
 800466a:	0038      	movs	r0, r7
 800466c:	f000 fb80 	bl	8004d70 <_realloc_r>
 8004670:	1e06      	subs	r6, r0, #0
 8004672:	d1e0      	bne.n	8004636 <__ssputs_r+0x76>
 8004674:	0038      	movs	r0, r7
 8004676:	6921      	ldr	r1, [r4, #16]
 8004678:	f7ff fefa 	bl	8004470 <_free_r>
 800467c:	e7c7      	b.n	800460e <__ssputs_r+0x4e>
 800467e:	46c0      	nop			; (mov r8, r8)
 8004680:	fffffb7f 	.word	0xfffffb7f

08004684 <_svfiprintf_r>:
 8004684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004686:	b0a1      	sub	sp, #132	; 0x84
 8004688:	9003      	str	r0, [sp, #12]
 800468a:	001d      	movs	r5, r3
 800468c:	898b      	ldrh	r3, [r1, #12]
 800468e:	000f      	movs	r7, r1
 8004690:	0016      	movs	r6, r2
 8004692:	061b      	lsls	r3, r3, #24
 8004694:	d511      	bpl.n	80046ba <_svfiprintf_r+0x36>
 8004696:	690b      	ldr	r3, [r1, #16]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10e      	bne.n	80046ba <_svfiprintf_r+0x36>
 800469c:	2140      	movs	r1, #64	; 0x40
 800469e:	f7ff ff31 	bl	8004504 <_malloc_r>
 80046a2:	6038      	str	r0, [r7, #0]
 80046a4:	6138      	str	r0, [r7, #16]
 80046a6:	2800      	cmp	r0, #0
 80046a8:	d105      	bne.n	80046b6 <_svfiprintf_r+0x32>
 80046aa:	230c      	movs	r3, #12
 80046ac:	9a03      	ldr	r2, [sp, #12]
 80046ae:	3801      	subs	r0, #1
 80046b0:	6013      	str	r3, [r2, #0]
 80046b2:	b021      	add	sp, #132	; 0x84
 80046b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046b6:	2340      	movs	r3, #64	; 0x40
 80046b8:	617b      	str	r3, [r7, #20]
 80046ba:	2300      	movs	r3, #0
 80046bc:	ac08      	add	r4, sp, #32
 80046be:	6163      	str	r3, [r4, #20]
 80046c0:	3320      	adds	r3, #32
 80046c2:	7663      	strb	r3, [r4, #25]
 80046c4:	3310      	adds	r3, #16
 80046c6:	76a3      	strb	r3, [r4, #26]
 80046c8:	9507      	str	r5, [sp, #28]
 80046ca:	0035      	movs	r5, r6
 80046cc:	782b      	ldrb	r3, [r5, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <_svfiprintf_r+0x52>
 80046d2:	2b25      	cmp	r3, #37	; 0x25
 80046d4:	d147      	bne.n	8004766 <_svfiprintf_r+0xe2>
 80046d6:	1bab      	subs	r3, r5, r6
 80046d8:	9305      	str	r3, [sp, #20]
 80046da:	42b5      	cmp	r5, r6
 80046dc:	d00c      	beq.n	80046f8 <_svfiprintf_r+0x74>
 80046de:	0032      	movs	r2, r6
 80046e0:	0039      	movs	r1, r7
 80046e2:	9803      	ldr	r0, [sp, #12]
 80046e4:	f7ff ff6c 	bl	80045c0 <__ssputs_r>
 80046e8:	1c43      	adds	r3, r0, #1
 80046ea:	d100      	bne.n	80046ee <_svfiprintf_r+0x6a>
 80046ec:	e0ae      	b.n	800484c <_svfiprintf_r+0x1c8>
 80046ee:	6962      	ldr	r2, [r4, #20]
 80046f0:	9b05      	ldr	r3, [sp, #20]
 80046f2:	4694      	mov	ip, r2
 80046f4:	4463      	add	r3, ip
 80046f6:	6163      	str	r3, [r4, #20]
 80046f8:	782b      	ldrb	r3, [r5, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d100      	bne.n	8004700 <_svfiprintf_r+0x7c>
 80046fe:	e0a5      	b.n	800484c <_svfiprintf_r+0x1c8>
 8004700:	2201      	movs	r2, #1
 8004702:	2300      	movs	r3, #0
 8004704:	4252      	negs	r2, r2
 8004706:	6062      	str	r2, [r4, #4]
 8004708:	a904      	add	r1, sp, #16
 800470a:	3254      	adds	r2, #84	; 0x54
 800470c:	1852      	adds	r2, r2, r1
 800470e:	1c6e      	adds	r6, r5, #1
 8004710:	6023      	str	r3, [r4, #0]
 8004712:	60e3      	str	r3, [r4, #12]
 8004714:	60a3      	str	r3, [r4, #8]
 8004716:	7013      	strb	r3, [r2, #0]
 8004718:	65a3      	str	r3, [r4, #88]	; 0x58
 800471a:	2205      	movs	r2, #5
 800471c:	7831      	ldrb	r1, [r6, #0]
 800471e:	4854      	ldr	r0, [pc, #336]	; (8004870 <_svfiprintf_r+0x1ec>)
 8004720:	f000 faee 	bl	8004d00 <memchr>
 8004724:	1c75      	adds	r5, r6, #1
 8004726:	2800      	cmp	r0, #0
 8004728:	d11f      	bne.n	800476a <_svfiprintf_r+0xe6>
 800472a:	6822      	ldr	r2, [r4, #0]
 800472c:	06d3      	lsls	r3, r2, #27
 800472e:	d504      	bpl.n	800473a <_svfiprintf_r+0xb6>
 8004730:	2353      	movs	r3, #83	; 0x53
 8004732:	a904      	add	r1, sp, #16
 8004734:	185b      	adds	r3, r3, r1
 8004736:	2120      	movs	r1, #32
 8004738:	7019      	strb	r1, [r3, #0]
 800473a:	0713      	lsls	r3, r2, #28
 800473c:	d504      	bpl.n	8004748 <_svfiprintf_r+0xc4>
 800473e:	2353      	movs	r3, #83	; 0x53
 8004740:	a904      	add	r1, sp, #16
 8004742:	185b      	adds	r3, r3, r1
 8004744:	212b      	movs	r1, #43	; 0x2b
 8004746:	7019      	strb	r1, [r3, #0]
 8004748:	7833      	ldrb	r3, [r6, #0]
 800474a:	2b2a      	cmp	r3, #42	; 0x2a
 800474c:	d016      	beq.n	800477c <_svfiprintf_r+0xf8>
 800474e:	0035      	movs	r5, r6
 8004750:	2100      	movs	r1, #0
 8004752:	200a      	movs	r0, #10
 8004754:	68e3      	ldr	r3, [r4, #12]
 8004756:	782a      	ldrb	r2, [r5, #0]
 8004758:	1c6e      	adds	r6, r5, #1
 800475a:	3a30      	subs	r2, #48	; 0x30
 800475c:	2a09      	cmp	r2, #9
 800475e:	d94e      	bls.n	80047fe <_svfiprintf_r+0x17a>
 8004760:	2900      	cmp	r1, #0
 8004762:	d111      	bne.n	8004788 <_svfiprintf_r+0x104>
 8004764:	e017      	b.n	8004796 <_svfiprintf_r+0x112>
 8004766:	3501      	adds	r5, #1
 8004768:	e7b0      	b.n	80046cc <_svfiprintf_r+0x48>
 800476a:	4b41      	ldr	r3, [pc, #260]	; (8004870 <_svfiprintf_r+0x1ec>)
 800476c:	6822      	ldr	r2, [r4, #0]
 800476e:	1ac0      	subs	r0, r0, r3
 8004770:	2301      	movs	r3, #1
 8004772:	4083      	lsls	r3, r0
 8004774:	4313      	orrs	r3, r2
 8004776:	002e      	movs	r6, r5
 8004778:	6023      	str	r3, [r4, #0]
 800477a:	e7ce      	b.n	800471a <_svfiprintf_r+0x96>
 800477c:	9b07      	ldr	r3, [sp, #28]
 800477e:	1d19      	adds	r1, r3, #4
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	9107      	str	r1, [sp, #28]
 8004784:	2b00      	cmp	r3, #0
 8004786:	db01      	blt.n	800478c <_svfiprintf_r+0x108>
 8004788:	930b      	str	r3, [sp, #44]	; 0x2c
 800478a:	e004      	b.n	8004796 <_svfiprintf_r+0x112>
 800478c:	425b      	negs	r3, r3
 800478e:	60e3      	str	r3, [r4, #12]
 8004790:	2302      	movs	r3, #2
 8004792:	4313      	orrs	r3, r2
 8004794:	6023      	str	r3, [r4, #0]
 8004796:	782b      	ldrb	r3, [r5, #0]
 8004798:	2b2e      	cmp	r3, #46	; 0x2e
 800479a:	d10a      	bne.n	80047b2 <_svfiprintf_r+0x12e>
 800479c:	786b      	ldrb	r3, [r5, #1]
 800479e:	2b2a      	cmp	r3, #42	; 0x2a
 80047a0:	d135      	bne.n	800480e <_svfiprintf_r+0x18a>
 80047a2:	9b07      	ldr	r3, [sp, #28]
 80047a4:	3502      	adds	r5, #2
 80047a6:	1d1a      	adds	r2, r3, #4
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	9207      	str	r2, [sp, #28]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	db2b      	blt.n	8004808 <_svfiprintf_r+0x184>
 80047b0:	9309      	str	r3, [sp, #36]	; 0x24
 80047b2:	4e30      	ldr	r6, [pc, #192]	; (8004874 <_svfiprintf_r+0x1f0>)
 80047b4:	2203      	movs	r2, #3
 80047b6:	0030      	movs	r0, r6
 80047b8:	7829      	ldrb	r1, [r5, #0]
 80047ba:	f000 faa1 	bl	8004d00 <memchr>
 80047be:	2800      	cmp	r0, #0
 80047c0:	d006      	beq.n	80047d0 <_svfiprintf_r+0x14c>
 80047c2:	2340      	movs	r3, #64	; 0x40
 80047c4:	1b80      	subs	r0, r0, r6
 80047c6:	4083      	lsls	r3, r0
 80047c8:	6822      	ldr	r2, [r4, #0]
 80047ca:	3501      	adds	r5, #1
 80047cc:	4313      	orrs	r3, r2
 80047ce:	6023      	str	r3, [r4, #0]
 80047d0:	7829      	ldrb	r1, [r5, #0]
 80047d2:	2206      	movs	r2, #6
 80047d4:	4828      	ldr	r0, [pc, #160]	; (8004878 <_svfiprintf_r+0x1f4>)
 80047d6:	1c6e      	adds	r6, r5, #1
 80047d8:	7621      	strb	r1, [r4, #24]
 80047da:	f000 fa91 	bl	8004d00 <memchr>
 80047de:	2800      	cmp	r0, #0
 80047e0:	d03c      	beq.n	800485c <_svfiprintf_r+0x1d8>
 80047e2:	4b26      	ldr	r3, [pc, #152]	; (800487c <_svfiprintf_r+0x1f8>)
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d125      	bne.n	8004834 <_svfiprintf_r+0x1b0>
 80047e8:	2207      	movs	r2, #7
 80047ea:	9b07      	ldr	r3, [sp, #28]
 80047ec:	3307      	adds	r3, #7
 80047ee:	4393      	bics	r3, r2
 80047f0:	3308      	adds	r3, #8
 80047f2:	9307      	str	r3, [sp, #28]
 80047f4:	6963      	ldr	r3, [r4, #20]
 80047f6:	9a04      	ldr	r2, [sp, #16]
 80047f8:	189b      	adds	r3, r3, r2
 80047fa:	6163      	str	r3, [r4, #20]
 80047fc:	e765      	b.n	80046ca <_svfiprintf_r+0x46>
 80047fe:	4343      	muls	r3, r0
 8004800:	0035      	movs	r5, r6
 8004802:	2101      	movs	r1, #1
 8004804:	189b      	adds	r3, r3, r2
 8004806:	e7a6      	b.n	8004756 <_svfiprintf_r+0xd2>
 8004808:	2301      	movs	r3, #1
 800480a:	425b      	negs	r3, r3
 800480c:	e7d0      	b.n	80047b0 <_svfiprintf_r+0x12c>
 800480e:	2300      	movs	r3, #0
 8004810:	200a      	movs	r0, #10
 8004812:	001a      	movs	r2, r3
 8004814:	3501      	adds	r5, #1
 8004816:	6063      	str	r3, [r4, #4]
 8004818:	7829      	ldrb	r1, [r5, #0]
 800481a:	1c6e      	adds	r6, r5, #1
 800481c:	3930      	subs	r1, #48	; 0x30
 800481e:	2909      	cmp	r1, #9
 8004820:	d903      	bls.n	800482a <_svfiprintf_r+0x1a6>
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0c5      	beq.n	80047b2 <_svfiprintf_r+0x12e>
 8004826:	9209      	str	r2, [sp, #36]	; 0x24
 8004828:	e7c3      	b.n	80047b2 <_svfiprintf_r+0x12e>
 800482a:	4342      	muls	r2, r0
 800482c:	0035      	movs	r5, r6
 800482e:	2301      	movs	r3, #1
 8004830:	1852      	adds	r2, r2, r1
 8004832:	e7f1      	b.n	8004818 <_svfiprintf_r+0x194>
 8004834:	ab07      	add	r3, sp, #28
 8004836:	9300      	str	r3, [sp, #0]
 8004838:	003a      	movs	r2, r7
 800483a:	0021      	movs	r1, r4
 800483c:	4b10      	ldr	r3, [pc, #64]	; (8004880 <_svfiprintf_r+0x1fc>)
 800483e:	9803      	ldr	r0, [sp, #12]
 8004840:	e000      	b.n	8004844 <_svfiprintf_r+0x1c0>
 8004842:	bf00      	nop
 8004844:	9004      	str	r0, [sp, #16]
 8004846:	9b04      	ldr	r3, [sp, #16]
 8004848:	3301      	adds	r3, #1
 800484a:	d1d3      	bne.n	80047f4 <_svfiprintf_r+0x170>
 800484c:	89bb      	ldrh	r3, [r7, #12]
 800484e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004850:	065b      	lsls	r3, r3, #25
 8004852:	d400      	bmi.n	8004856 <_svfiprintf_r+0x1d2>
 8004854:	e72d      	b.n	80046b2 <_svfiprintf_r+0x2e>
 8004856:	2001      	movs	r0, #1
 8004858:	4240      	negs	r0, r0
 800485a:	e72a      	b.n	80046b2 <_svfiprintf_r+0x2e>
 800485c:	ab07      	add	r3, sp, #28
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	003a      	movs	r2, r7
 8004862:	0021      	movs	r1, r4
 8004864:	4b06      	ldr	r3, [pc, #24]	; (8004880 <_svfiprintf_r+0x1fc>)
 8004866:	9803      	ldr	r0, [sp, #12]
 8004868:	f000 f87c 	bl	8004964 <_printf_i>
 800486c:	e7ea      	b.n	8004844 <_svfiprintf_r+0x1c0>
 800486e:	46c0      	nop			; (mov r8, r8)
 8004870:	08004f50 	.word	0x08004f50
 8004874:	08004f56 	.word	0x08004f56
 8004878:	08004f5a 	.word	0x08004f5a
 800487c:	00000000 	.word	0x00000000
 8004880:	080045c1 	.word	0x080045c1

08004884 <_printf_common>:
 8004884:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004886:	0015      	movs	r5, r2
 8004888:	9301      	str	r3, [sp, #4]
 800488a:	688a      	ldr	r2, [r1, #8]
 800488c:	690b      	ldr	r3, [r1, #16]
 800488e:	000c      	movs	r4, r1
 8004890:	9000      	str	r0, [sp, #0]
 8004892:	4293      	cmp	r3, r2
 8004894:	da00      	bge.n	8004898 <_printf_common+0x14>
 8004896:	0013      	movs	r3, r2
 8004898:	0022      	movs	r2, r4
 800489a:	602b      	str	r3, [r5, #0]
 800489c:	3243      	adds	r2, #67	; 0x43
 800489e:	7812      	ldrb	r2, [r2, #0]
 80048a0:	2a00      	cmp	r2, #0
 80048a2:	d001      	beq.n	80048a8 <_printf_common+0x24>
 80048a4:	3301      	adds	r3, #1
 80048a6:	602b      	str	r3, [r5, #0]
 80048a8:	6823      	ldr	r3, [r4, #0]
 80048aa:	069b      	lsls	r3, r3, #26
 80048ac:	d502      	bpl.n	80048b4 <_printf_common+0x30>
 80048ae:	682b      	ldr	r3, [r5, #0]
 80048b0:	3302      	adds	r3, #2
 80048b2:	602b      	str	r3, [r5, #0]
 80048b4:	6822      	ldr	r2, [r4, #0]
 80048b6:	2306      	movs	r3, #6
 80048b8:	0017      	movs	r7, r2
 80048ba:	401f      	ands	r7, r3
 80048bc:	421a      	tst	r2, r3
 80048be:	d027      	beq.n	8004910 <_printf_common+0x8c>
 80048c0:	0023      	movs	r3, r4
 80048c2:	3343      	adds	r3, #67	; 0x43
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	1e5a      	subs	r2, r3, #1
 80048c8:	4193      	sbcs	r3, r2
 80048ca:	6822      	ldr	r2, [r4, #0]
 80048cc:	0692      	lsls	r2, r2, #26
 80048ce:	d430      	bmi.n	8004932 <_printf_common+0xae>
 80048d0:	0022      	movs	r2, r4
 80048d2:	9901      	ldr	r1, [sp, #4]
 80048d4:	9800      	ldr	r0, [sp, #0]
 80048d6:	9e08      	ldr	r6, [sp, #32]
 80048d8:	3243      	adds	r2, #67	; 0x43
 80048da:	47b0      	blx	r6
 80048dc:	1c43      	adds	r3, r0, #1
 80048de:	d025      	beq.n	800492c <_printf_common+0xa8>
 80048e0:	2306      	movs	r3, #6
 80048e2:	6820      	ldr	r0, [r4, #0]
 80048e4:	682a      	ldr	r2, [r5, #0]
 80048e6:	68e1      	ldr	r1, [r4, #12]
 80048e8:	2500      	movs	r5, #0
 80048ea:	4003      	ands	r3, r0
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	d103      	bne.n	80048f8 <_printf_common+0x74>
 80048f0:	1a8d      	subs	r5, r1, r2
 80048f2:	43eb      	mvns	r3, r5
 80048f4:	17db      	asrs	r3, r3, #31
 80048f6:	401d      	ands	r5, r3
 80048f8:	68a3      	ldr	r3, [r4, #8]
 80048fa:	6922      	ldr	r2, [r4, #16]
 80048fc:	4293      	cmp	r3, r2
 80048fe:	dd01      	ble.n	8004904 <_printf_common+0x80>
 8004900:	1a9b      	subs	r3, r3, r2
 8004902:	18ed      	adds	r5, r5, r3
 8004904:	2700      	movs	r7, #0
 8004906:	42bd      	cmp	r5, r7
 8004908:	d120      	bne.n	800494c <_printf_common+0xc8>
 800490a:	2000      	movs	r0, #0
 800490c:	e010      	b.n	8004930 <_printf_common+0xac>
 800490e:	3701      	adds	r7, #1
 8004910:	68e3      	ldr	r3, [r4, #12]
 8004912:	682a      	ldr	r2, [r5, #0]
 8004914:	1a9b      	subs	r3, r3, r2
 8004916:	42bb      	cmp	r3, r7
 8004918:	ddd2      	ble.n	80048c0 <_printf_common+0x3c>
 800491a:	0022      	movs	r2, r4
 800491c:	2301      	movs	r3, #1
 800491e:	9901      	ldr	r1, [sp, #4]
 8004920:	9800      	ldr	r0, [sp, #0]
 8004922:	9e08      	ldr	r6, [sp, #32]
 8004924:	3219      	adds	r2, #25
 8004926:	47b0      	blx	r6
 8004928:	1c43      	adds	r3, r0, #1
 800492a:	d1f0      	bne.n	800490e <_printf_common+0x8a>
 800492c:	2001      	movs	r0, #1
 800492e:	4240      	negs	r0, r0
 8004930:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004932:	2030      	movs	r0, #48	; 0x30
 8004934:	18e1      	adds	r1, r4, r3
 8004936:	3143      	adds	r1, #67	; 0x43
 8004938:	7008      	strb	r0, [r1, #0]
 800493a:	0021      	movs	r1, r4
 800493c:	1c5a      	adds	r2, r3, #1
 800493e:	3145      	adds	r1, #69	; 0x45
 8004940:	7809      	ldrb	r1, [r1, #0]
 8004942:	18a2      	adds	r2, r4, r2
 8004944:	3243      	adds	r2, #67	; 0x43
 8004946:	3302      	adds	r3, #2
 8004948:	7011      	strb	r1, [r2, #0]
 800494a:	e7c1      	b.n	80048d0 <_printf_common+0x4c>
 800494c:	0022      	movs	r2, r4
 800494e:	2301      	movs	r3, #1
 8004950:	9901      	ldr	r1, [sp, #4]
 8004952:	9800      	ldr	r0, [sp, #0]
 8004954:	9e08      	ldr	r6, [sp, #32]
 8004956:	321a      	adds	r2, #26
 8004958:	47b0      	blx	r6
 800495a:	1c43      	adds	r3, r0, #1
 800495c:	d0e6      	beq.n	800492c <_printf_common+0xa8>
 800495e:	3701      	adds	r7, #1
 8004960:	e7d1      	b.n	8004906 <_printf_common+0x82>
	...

08004964 <_printf_i>:
 8004964:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004966:	b08b      	sub	sp, #44	; 0x2c
 8004968:	9206      	str	r2, [sp, #24]
 800496a:	000a      	movs	r2, r1
 800496c:	3243      	adds	r2, #67	; 0x43
 800496e:	9307      	str	r3, [sp, #28]
 8004970:	9005      	str	r0, [sp, #20]
 8004972:	9204      	str	r2, [sp, #16]
 8004974:	7e0a      	ldrb	r2, [r1, #24]
 8004976:	000c      	movs	r4, r1
 8004978:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800497a:	2a78      	cmp	r2, #120	; 0x78
 800497c:	d806      	bhi.n	800498c <_printf_i+0x28>
 800497e:	2a62      	cmp	r2, #98	; 0x62
 8004980:	d808      	bhi.n	8004994 <_printf_i+0x30>
 8004982:	2a00      	cmp	r2, #0
 8004984:	d100      	bne.n	8004988 <_printf_i+0x24>
 8004986:	e0c0      	b.n	8004b0a <_printf_i+0x1a6>
 8004988:	2a58      	cmp	r2, #88	; 0x58
 800498a:	d052      	beq.n	8004a32 <_printf_i+0xce>
 800498c:	0026      	movs	r6, r4
 800498e:	3642      	adds	r6, #66	; 0x42
 8004990:	7032      	strb	r2, [r6, #0]
 8004992:	e022      	b.n	80049da <_printf_i+0x76>
 8004994:	0010      	movs	r0, r2
 8004996:	3863      	subs	r0, #99	; 0x63
 8004998:	2815      	cmp	r0, #21
 800499a:	d8f7      	bhi.n	800498c <_printf_i+0x28>
 800499c:	f7fb fbbc 	bl	8000118 <__gnu_thumb1_case_shi>
 80049a0:	001f0016 	.word	0x001f0016
 80049a4:	fff6fff6 	.word	0xfff6fff6
 80049a8:	fff6fff6 	.word	0xfff6fff6
 80049ac:	fff6001f 	.word	0xfff6001f
 80049b0:	fff6fff6 	.word	0xfff6fff6
 80049b4:	00a8fff6 	.word	0x00a8fff6
 80049b8:	009a0036 	.word	0x009a0036
 80049bc:	fff6fff6 	.word	0xfff6fff6
 80049c0:	fff600b9 	.word	0xfff600b9
 80049c4:	fff60036 	.word	0xfff60036
 80049c8:	009efff6 	.word	0x009efff6
 80049cc:	0026      	movs	r6, r4
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	3642      	adds	r6, #66	; 0x42
 80049d2:	1d11      	adds	r1, r2, #4
 80049d4:	6019      	str	r1, [r3, #0]
 80049d6:	6813      	ldr	r3, [r2, #0]
 80049d8:	7033      	strb	r3, [r6, #0]
 80049da:	2301      	movs	r3, #1
 80049dc:	e0a7      	b.n	8004b2e <_printf_i+0x1ca>
 80049de:	6808      	ldr	r0, [r1, #0]
 80049e0:	6819      	ldr	r1, [r3, #0]
 80049e2:	1d0a      	adds	r2, r1, #4
 80049e4:	0605      	lsls	r5, r0, #24
 80049e6:	d50b      	bpl.n	8004a00 <_printf_i+0x9c>
 80049e8:	680d      	ldr	r5, [r1, #0]
 80049ea:	601a      	str	r2, [r3, #0]
 80049ec:	2d00      	cmp	r5, #0
 80049ee:	da03      	bge.n	80049f8 <_printf_i+0x94>
 80049f0:	232d      	movs	r3, #45	; 0x2d
 80049f2:	9a04      	ldr	r2, [sp, #16]
 80049f4:	426d      	negs	r5, r5
 80049f6:	7013      	strb	r3, [r2, #0]
 80049f8:	4b61      	ldr	r3, [pc, #388]	; (8004b80 <_printf_i+0x21c>)
 80049fa:	270a      	movs	r7, #10
 80049fc:	9303      	str	r3, [sp, #12]
 80049fe:	e032      	b.n	8004a66 <_printf_i+0x102>
 8004a00:	680d      	ldr	r5, [r1, #0]
 8004a02:	601a      	str	r2, [r3, #0]
 8004a04:	0641      	lsls	r1, r0, #25
 8004a06:	d5f1      	bpl.n	80049ec <_printf_i+0x88>
 8004a08:	b22d      	sxth	r5, r5
 8004a0a:	e7ef      	b.n	80049ec <_printf_i+0x88>
 8004a0c:	680d      	ldr	r5, [r1, #0]
 8004a0e:	6819      	ldr	r1, [r3, #0]
 8004a10:	1d08      	adds	r0, r1, #4
 8004a12:	6018      	str	r0, [r3, #0]
 8004a14:	062e      	lsls	r6, r5, #24
 8004a16:	d501      	bpl.n	8004a1c <_printf_i+0xb8>
 8004a18:	680d      	ldr	r5, [r1, #0]
 8004a1a:	e003      	b.n	8004a24 <_printf_i+0xc0>
 8004a1c:	066d      	lsls	r5, r5, #25
 8004a1e:	d5fb      	bpl.n	8004a18 <_printf_i+0xb4>
 8004a20:	680d      	ldr	r5, [r1, #0]
 8004a22:	b2ad      	uxth	r5, r5
 8004a24:	4b56      	ldr	r3, [pc, #344]	; (8004b80 <_printf_i+0x21c>)
 8004a26:	270a      	movs	r7, #10
 8004a28:	9303      	str	r3, [sp, #12]
 8004a2a:	2a6f      	cmp	r2, #111	; 0x6f
 8004a2c:	d117      	bne.n	8004a5e <_printf_i+0xfa>
 8004a2e:	2708      	movs	r7, #8
 8004a30:	e015      	b.n	8004a5e <_printf_i+0xfa>
 8004a32:	3145      	adds	r1, #69	; 0x45
 8004a34:	700a      	strb	r2, [r1, #0]
 8004a36:	4a52      	ldr	r2, [pc, #328]	; (8004b80 <_printf_i+0x21c>)
 8004a38:	9203      	str	r2, [sp, #12]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	6821      	ldr	r1, [r4, #0]
 8004a3e:	ca20      	ldmia	r2!, {r5}
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	0608      	lsls	r0, r1, #24
 8004a44:	d550      	bpl.n	8004ae8 <_printf_i+0x184>
 8004a46:	07cb      	lsls	r3, r1, #31
 8004a48:	d502      	bpl.n	8004a50 <_printf_i+0xec>
 8004a4a:	2320      	movs	r3, #32
 8004a4c:	4319      	orrs	r1, r3
 8004a4e:	6021      	str	r1, [r4, #0]
 8004a50:	2710      	movs	r7, #16
 8004a52:	2d00      	cmp	r5, #0
 8004a54:	d103      	bne.n	8004a5e <_printf_i+0xfa>
 8004a56:	2320      	movs	r3, #32
 8004a58:	6822      	ldr	r2, [r4, #0]
 8004a5a:	439a      	bics	r2, r3
 8004a5c:	6022      	str	r2, [r4, #0]
 8004a5e:	0023      	movs	r3, r4
 8004a60:	2200      	movs	r2, #0
 8004a62:	3343      	adds	r3, #67	; 0x43
 8004a64:	701a      	strb	r2, [r3, #0]
 8004a66:	6863      	ldr	r3, [r4, #4]
 8004a68:	60a3      	str	r3, [r4, #8]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	db03      	blt.n	8004a76 <_printf_i+0x112>
 8004a6e:	2204      	movs	r2, #4
 8004a70:	6821      	ldr	r1, [r4, #0]
 8004a72:	4391      	bics	r1, r2
 8004a74:	6021      	str	r1, [r4, #0]
 8004a76:	2d00      	cmp	r5, #0
 8004a78:	d102      	bne.n	8004a80 <_printf_i+0x11c>
 8004a7a:	9e04      	ldr	r6, [sp, #16]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00c      	beq.n	8004a9a <_printf_i+0x136>
 8004a80:	9e04      	ldr	r6, [sp, #16]
 8004a82:	0028      	movs	r0, r5
 8004a84:	0039      	movs	r1, r7
 8004a86:	f7fb fbd7 	bl	8000238 <__aeabi_uidivmod>
 8004a8a:	9b03      	ldr	r3, [sp, #12]
 8004a8c:	3e01      	subs	r6, #1
 8004a8e:	5c5b      	ldrb	r3, [r3, r1]
 8004a90:	7033      	strb	r3, [r6, #0]
 8004a92:	002b      	movs	r3, r5
 8004a94:	0005      	movs	r5, r0
 8004a96:	429f      	cmp	r7, r3
 8004a98:	d9f3      	bls.n	8004a82 <_printf_i+0x11e>
 8004a9a:	2f08      	cmp	r7, #8
 8004a9c:	d109      	bne.n	8004ab2 <_printf_i+0x14e>
 8004a9e:	6823      	ldr	r3, [r4, #0]
 8004aa0:	07db      	lsls	r3, r3, #31
 8004aa2:	d506      	bpl.n	8004ab2 <_printf_i+0x14e>
 8004aa4:	6863      	ldr	r3, [r4, #4]
 8004aa6:	6922      	ldr	r2, [r4, #16]
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	dc02      	bgt.n	8004ab2 <_printf_i+0x14e>
 8004aac:	2330      	movs	r3, #48	; 0x30
 8004aae:	3e01      	subs	r6, #1
 8004ab0:	7033      	strb	r3, [r6, #0]
 8004ab2:	9b04      	ldr	r3, [sp, #16]
 8004ab4:	1b9b      	subs	r3, r3, r6
 8004ab6:	6123      	str	r3, [r4, #16]
 8004ab8:	9b07      	ldr	r3, [sp, #28]
 8004aba:	0021      	movs	r1, r4
 8004abc:	9300      	str	r3, [sp, #0]
 8004abe:	9805      	ldr	r0, [sp, #20]
 8004ac0:	9b06      	ldr	r3, [sp, #24]
 8004ac2:	aa09      	add	r2, sp, #36	; 0x24
 8004ac4:	f7ff fede 	bl	8004884 <_printf_common>
 8004ac8:	1c43      	adds	r3, r0, #1
 8004aca:	d135      	bne.n	8004b38 <_printf_i+0x1d4>
 8004acc:	2001      	movs	r0, #1
 8004ace:	4240      	negs	r0, r0
 8004ad0:	b00b      	add	sp, #44	; 0x2c
 8004ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	6809      	ldr	r1, [r1, #0]
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	6022      	str	r2, [r4, #0]
 8004adc:	0022      	movs	r2, r4
 8004ade:	2178      	movs	r1, #120	; 0x78
 8004ae0:	3245      	adds	r2, #69	; 0x45
 8004ae2:	7011      	strb	r1, [r2, #0]
 8004ae4:	4a27      	ldr	r2, [pc, #156]	; (8004b84 <_printf_i+0x220>)
 8004ae6:	e7a7      	b.n	8004a38 <_printf_i+0xd4>
 8004ae8:	0648      	lsls	r0, r1, #25
 8004aea:	d5ac      	bpl.n	8004a46 <_printf_i+0xe2>
 8004aec:	b2ad      	uxth	r5, r5
 8004aee:	e7aa      	b.n	8004a46 <_printf_i+0xe2>
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	680d      	ldr	r5, [r1, #0]
 8004af4:	1d10      	adds	r0, r2, #4
 8004af6:	6949      	ldr	r1, [r1, #20]
 8004af8:	6018      	str	r0, [r3, #0]
 8004afa:	6813      	ldr	r3, [r2, #0]
 8004afc:	062e      	lsls	r6, r5, #24
 8004afe:	d501      	bpl.n	8004b04 <_printf_i+0x1a0>
 8004b00:	6019      	str	r1, [r3, #0]
 8004b02:	e002      	b.n	8004b0a <_printf_i+0x1a6>
 8004b04:	066d      	lsls	r5, r5, #25
 8004b06:	d5fb      	bpl.n	8004b00 <_printf_i+0x19c>
 8004b08:	8019      	strh	r1, [r3, #0]
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	9e04      	ldr	r6, [sp, #16]
 8004b0e:	6123      	str	r3, [r4, #16]
 8004b10:	e7d2      	b.n	8004ab8 <_printf_i+0x154>
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	1d11      	adds	r1, r2, #4
 8004b16:	6019      	str	r1, [r3, #0]
 8004b18:	6816      	ldr	r6, [r2, #0]
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	0030      	movs	r0, r6
 8004b1e:	6862      	ldr	r2, [r4, #4]
 8004b20:	f000 f8ee 	bl	8004d00 <memchr>
 8004b24:	2800      	cmp	r0, #0
 8004b26:	d001      	beq.n	8004b2c <_printf_i+0x1c8>
 8004b28:	1b80      	subs	r0, r0, r6
 8004b2a:	6060      	str	r0, [r4, #4]
 8004b2c:	6863      	ldr	r3, [r4, #4]
 8004b2e:	6123      	str	r3, [r4, #16]
 8004b30:	2300      	movs	r3, #0
 8004b32:	9a04      	ldr	r2, [sp, #16]
 8004b34:	7013      	strb	r3, [r2, #0]
 8004b36:	e7bf      	b.n	8004ab8 <_printf_i+0x154>
 8004b38:	6923      	ldr	r3, [r4, #16]
 8004b3a:	0032      	movs	r2, r6
 8004b3c:	9906      	ldr	r1, [sp, #24]
 8004b3e:	9805      	ldr	r0, [sp, #20]
 8004b40:	9d07      	ldr	r5, [sp, #28]
 8004b42:	47a8      	blx	r5
 8004b44:	1c43      	adds	r3, r0, #1
 8004b46:	d0c1      	beq.n	8004acc <_printf_i+0x168>
 8004b48:	6823      	ldr	r3, [r4, #0]
 8004b4a:	079b      	lsls	r3, r3, #30
 8004b4c:	d415      	bmi.n	8004b7a <_printf_i+0x216>
 8004b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b50:	68e0      	ldr	r0, [r4, #12]
 8004b52:	4298      	cmp	r0, r3
 8004b54:	dabc      	bge.n	8004ad0 <_printf_i+0x16c>
 8004b56:	0018      	movs	r0, r3
 8004b58:	e7ba      	b.n	8004ad0 <_printf_i+0x16c>
 8004b5a:	0022      	movs	r2, r4
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	9906      	ldr	r1, [sp, #24]
 8004b60:	9805      	ldr	r0, [sp, #20]
 8004b62:	9e07      	ldr	r6, [sp, #28]
 8004b64:	3219      	adds	r2, #25
 8004b66:	47b0      	blx	r6
 8004b68:	1c43      	adds	r3, r0, #1
 8004b6a:	d0af      	beq.n	8004acc <_printf_i+0x168>
 8004b6c:	3501      	adds	r5, #1
 8004b6e:	68e3      	ldr	r3, [r4, #12]
 8004b70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b72:	1a9b      	subs	r3, r3, r2
 8004b74:	42ab      	cmp	r3, r5
 8004b76:	dcf0      	bgt.n	8004b5a <_printf_i+0x1f6>
 8004b78:	e7e9      	b.n	8004b4e <_printf_i+0x1ea>
 8004b7a:	2500      	movs	r5, #0
 8004b7c:	e7f7      	b.n	8004b6e <_printf_i+0x20a>
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	08004f61 	.word	0x08004f61
 8004b84:	08004f72 	.word	0x08004f72

08004b88 <_sbrk_r>:
 8004b88:	2300      	movs	r3, #0
 8004b8a:	b570      	push	{r4, r5, r6, lr}
 8004b8c:	4d06      	ldr	r5, [pc, #24]	; (8004ba8 <_sbrk_r+0x20>)
 8004b8e:	0004      	movs	r4, r0
 8004b90:	0008      	movs	r0, r1
 8004b92:	602b      	str	r3, [r5, #0]
 8004b94:	f7fc fc1e 	bl	80013d4 <_sbrk>
 8004b98:	1c43      	adds	r3, r0, #1
 8004b9a:	d103      	bne.n	8004ba4 <_sbrk_r+0x1c>
 8004b9c:	682b      	ldr	r3, [r5, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d000      	beq.n	8004ba4 <_sbrk_r+0x1c>
 8004ba2:	6023      	str	r3, [r4, #0]
 8004ba4:	bd70      	pop	{r4, r5, r6, pc}
 8004ba6:	46c0      	nop			; (mov r8, r8)
 8004ba8:	200001c8 	.word	0x200001c8

08004bac <__sread>:
 8004bac:	b570      	push	{r4, r5, r6, lr}
 8004bae:	000c      	movs	r4, r1
 8004bb0:	250e      	movs	r5, #14
 8004bb2:	5f49      	ldrsh	r1, [r1, r5]
 8004bb4:	f000 f902 	bl	8004dbc <_read_r>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	db03      	blt.n	8004bc4 <__sread+0x18>
 8004bbc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004bbe:	181b      	adds	r3, r3, r0
 8004bc0:	6563      	str	r3, [r4, #84]	; 0x54
 8004bc2:	bd70      	pop	{r4, r5, r6, pc}
 8004bc4:	89a3      	ldrh	r3, [r4, #12]
 8004bc6:	4a02      	ldr	r2, [pc, #8]	; (8004bd0 <__sread+0x24>)
 8004bc8:	4013      	ands	r3, r2
 8004bca:	81a3      	strh	r3, [r4, #12]
 8004bcc:	e7f9      	b.n	8004bc2 <__sread+0x16>
 8004bce:	46c0      	nop			; (mov r8, r8)
 8004bd0:	ffffefff 	.word	0xffffefff

08004bd4 <__swrite>:
 8004bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd6:	001f      	movs	r7, r3
 8004bd8:	898b      	ldrh	r3, [r1, #12]
 8004bda:	0005      	movs	r5, r0
 8004bdc:	000c      	movs	r4, r1
 8004bde:	0016      	movs	r6, r2
 8004be0:	05db      	lsls	r3, r3, #23
 8004be2:	d505      	bpl.n	8004bf0 <__swrite+0x1c>
 8004be4:	230e      	movs	r3, #14
 8004be6:	5ec9      	ldrsh	r1, [r1, r3]
 8004be8:	2200      	movs	r2, #0
 8004bea:	2302      	movs	r3, #2
 8004bec:	f000 f874 	bl	8004cd8 <_lseek_r>
 8004bf0:	89a3      	ldrh	r3, [r4, #12]
 8004bf2:	4a05      	ldr	r2, [pc, #20]	; (8004c08 <__swrite+0x34>)
 8004bf4:	0028      	movs	r0, r5
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	81a3      	strh	r3, [r4, #12]
 8004bfa:	0032      	movs	r2, r6
 8004bfc:	230e      	movs	r3, #14
 8004bfe:	5ee1      	ldrsh	r1, [r4, r3]
 8004c00:	003b      	movs	r3, r7
 8004c02:	f000 f81f 	bl	8004c44 <_write_r>
 8004c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c08:	ffffefff 	.word	0xffffefff

08004c0c <__sseek>:
 8004c0c:	b570      	push	{r4, r5, r6, lr}
 8004c0e:	000c      	movs	r4, r1
 8004c10:	250e      	movs	r5, #14
 8004c12:	5f49      	ldrsh	r1, [r1, r5]
 8004c14:	f000 f860 	bl	8004cd8 <_lseek_r>
 8004c18:	89a3      	ldrh	r3, [r4, #12]
 8004c1a:	1c42      	adds	r2, r0, #1
 8004c1c:	d103      	bne.n	8004c26 <__sseek+0x1a>
 8004c1e:	4a05      	ldr	r2, [pc, #20]	; (8004c34 <__sseek+0x28>)
 8004c20:	4013      	ands	r3, r2
 8004c22:	81a3      	strh	r3, [r4, #12]
 8004c24:	bd70      	pop	{r4, r5, r6, pc}
 8004c26:	2280      	movs	r2, #128	; 0x80
 8004c28:	0152      	lsls	r2, r2, #5
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	81a3      	strh	r3, [r4, #12]
 8004c2e:	6560      	str	r0, [r4, #84]	; 0x54
 8004c30:	e7f8      	b.n	8004c24 <__sseek+0x18>
 8004c32:	46c0      	nop			; (mov r8, r8)
 8004c34:	ffffefff 	.word	0xffffefff

08004c38 <__sclose>:
 8004c38:	b510      	push	{r4, lr}
 8004c3a:	230e      	movs	r3, #14
 8004c3c:	5ec9      	ldrsh	r1, [r1, r3]
 8004c3e:	f000 f815 	bl	8004c6c <_close_r>
 8004c42:	bd10      	pop	{r4, pc}

08004c44 <_write_r>:
 8004c44:	b570      	push	{r4, r5, r6, lr}
 8004c46:	0004      	movs	r4, r0
 8004c48:	0008      	movs	r0, r1
 8004c4a:	0011      	movs	r1, r2
 8004c4c:	001a      	movs	r2, r3
 8004c4e:	2300      	movs	r3, #0
 8004c50:	4d05      	ldr	r5, [pc, #20]	; (8004c68 <_write_r+0x24>)
 8004c52:	602b      	str	r3, [r5, #0]
 8004c54:	f7fc fb76 	bl	8001344 <_write>
 8004c58:	1c43      	adds	r3, r0, #1
 8004c5a:	d103      	bne.n	8004c64 <_write_r+0x20>
 8004c5c:	682b      	ldr	r3, [r5, #0]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d000      	beq.n	8004c64 <_write_r+0x20>
 8004c62:	6023      	str	r3, [r4, #0]
 8004c64:	bd70      	pop	{r4, r5, r6, pc}
 8004c66:	46c0      	nop			; (mov r8, r8)
 8004c68:	200001c8 	.word	0x200001c8

08004c6c <_close_r>:
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	b570      	push	{r4, r5, r6, lr}
 8004c70:	4d06      	ldr	r5, [pc, #24]	; (8004c8c <_close_r+0x20>)
 8004c72:	0004      	movs	r4, r0
 8004c74:	0008      	movs	r0, r1
 8004c76:	602b      	str	r3, [r5, #0]
 8004c78:	f7fc fb80 	bl	800137c <_close>
 8004c7c:	1c43      	adds	r3, r0, #1
 8004c7e:	d103      	bne.n	8004c88 <_close_r+0x1c>
 8004c80:	682b      	ldr	r3, [r5, #0]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d000      	beq.n	8004c88 <_close_r+0x1c>
 8004c86:	6023      	str	r3, [r4, #0]
 8004c88:	bd70      	pop	{r4, r5, r6, pc}
 8004c8a:	46c0      	nop			; (mov r8, r8)
 8004c8c:	200001c8 	.word	0x200001c8

08004c90 <_fstat_r>:
 8004c90:	2300      	movs	r3, #0
 8004c92:	b570      	push	{r4, r5, r6, lr}
 8004c94:	4d06      	ldr	r5, [pc, #24]	; (8004cb0 <_fstat_r+0x20>)
 8004c96:	0004      	movs	r4, r0
 8004c98:	0008      	movs	r0, r1
 8004c9a:	0011      	movs	r1, r2
 8004c9c:	602b      	str	r3, [r5, #0]
 8004c9e:	f7fc fb77 	bl	8001390 <_fstat>
 8004ca2:	1c43      	adds	r3, r0, #1
 8004ca4:	d103      	bne.n	8004cae <_fstat_r+0x1e>
 8004ca6:	682b      	ldr	r3, [r5, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d000      	beq.n	8004cae <_fstat_r+0x1e>
 8004cac:	6023      	str	r3, [r4, #0]
 8004cae:	bd70      	pop	{r4, r5, r6, pc}
 8004cb0:	200001c8 	.word	0x200001c8

08004cb4 <_isatty_r>:
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	b570      	push	{r4, r5, r6, lr}
 8004cb8:	4d06      	ldr	r5, [pc, #24]	; (8004cd4 <_isatty_r+0x20>)
 8004cba:	0004      	movs	r4, r0
 8004cbc:	0008      	movs	r0, r1
 8004cbe:	602b      	str	r3, [r5, #0]
 8004cc0:	f7fc fb74 	bl	80013ac <_isatty>
 8004cc4:	1c43      	adds	r3, r0, #1
 8004cc6:	d103      	bne.n	8004cd0 <_isatty_r+0x1c>
 8004cc8:	682b      	ldr	r3, [r5, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d000      	beq.n	8004cd0 <_isatty_r+0x1c>
 8004cce:	6023      	str	r3, [r4, #0]
 8004cd0:	bd70      	pop	{r4, r5, r6, pc}
 8004cd2:	46c0      	nop			; (mov r8, r8)
 8004cd4:	200001c8 	.word	0x200001c8

08004cd8 <_lseek_r>:
 8004cd8:	b570      	push	{r4, r5, r6, lr}
 8004cda:	0004      	movs	r4, r0
 8004cdc:	0008      	movs	r0, r1
 8004cde:	0011      	movs	r1, r2
 8004ce0:	001a      	movs	r2, r3
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	4d05      	ldr	r5, [pc, #20]	; (8004cfc <_lseek_r+0x24>)
 8004ce6:	602b      	str	r3, [r5, #0]
 8004ce8:	f7fc fb69 	bl	80013be <_lseek>
 8004cec:	1c43      	adds	r3, r0, #1
 8004cee:	d103      	bne.n	8004cf8 <_lseek_r+0x20>
 8004cf0:	682b      	ldr	r3, [r5, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d000      	beq.n	8004cf8 <_lseek_r+0x20>
 8004cf6:	6023      	str	r3, [r4, #0]
 8004cf8:	bd70      	pop	{r4, r5, r6, pc}
 8004cfa:	46c0      	nop			; (mov r8, r8)
 8004cfc:	200001c8 	.word	0x200001c8

08004d00 <memchr>:
 8004d00:	b2c9      	uxtb	r1, r1
 8004d02:	1882      	adds	r2, r0, r2
 8004d04:	4290      	cmp	r0, r2
 8004d06:	d101      	bne.n	8004d0c <memchr+0xc>
 8004d08:	2000      	movs	r0, #0
 8004d0a:	4770      	bx	lr
 8004d0c:	7803      	ldrb	r3, [r0, #0]
 8004d0e:	428b      	cmp	r3, r1
 8004d10:	d0fb      	beq.n	8004d0a <memchr+0xa>
 8004d12:	3001      	adds	r0, #1
 8004d14:	e7f6      	b.n	8004d04 <memchr+0x4>

08004d16 <memcpy>:
 8004d16:	2300      	movs	r3, #0
 8004d18:	b510      	push	{r4, lr}
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d100      	bne.n	8004d20 <memcpy+0xa>
 8004d1e:	bd10      	pop	{r4, pc}
 8004d20:	5ccc      	ldrb	r4, [r1, r3]
 8004d22:	54c4      	strb	r4, [r0, r3]
 8004d24:	3301      	adds	r3, #1
 8004d26:	e7f8      	b.n	8004d1a <memcpy+0x4>

08004d28 <memmove>:
 8004d28:	b510      	push	{r4, lr}
 8004d2a:	4288      	cmp	r0, r1
 8004d2c:	d902      	bls.n	8004d34 <memmove+0xc>
 8004d2e:	188b      	adds	r3, r1, r2
 8004d30:	4298      	cmp	r0, r3
 8004d32:	d303      	bcc.n	8004d3c <memmove+0x14>
 8004d34:	2300      	movs	r3, #0
 8004d36:	e007      	b.n	8004d48 <memmove+0x20>
 8004d38:	5c8b      	ldrb	r3, [r1, r2]
 8004d3a:	5483      	strb	r3, [r0, r2]
 8004d3c:	3a01      	subs	r2, #1
 8004d3e:	d2fb      	bcs.n	8004d38 <memmove+0x10>
 8004d40:	bd10      	pop	{r4, pc}
 8004d42:	5ccc      	ldrb	r4, [r1, r3]
 8004d44:	54c4      	strb	r4, [r0, r3]
 8004d46:	3301      	adds	r3, #1
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d1fa      	bne.n	8004d42 <memmove+0x1a>
 8004d4c:	e7f8      	b.n	8004d40 <memmove+0x18>
	...

08004d50 <__malloc_lock>:
 8004d50:	b510      	push	{r4, lr}
 8004d52:	4802      	ldr	r0, [pc, #8]	; (8004d5c <__malloc_lock+0xc>)
 8004d54:	f7ff fb1d 	bl	8004392 <__retarget_lock_acquire_recursive>
 8004d58:	bd10      	pop	{r4, pc}
 8004d5a:	46c0      	nop			; (mov r8, r8)
 8004d5c:	200001c0 	.word	0x200001c0

08004d60 <__malloc_unlock>:
 8004d60:	b510      	push	{r4, lr}
 8004d62:	4802      	ldr	r0, [pc, #8]	; (8004d6c <__malloc_unlock+0xc>)
 8004d64:	f7ff fb16 	bl	8004394 <__retarget_lock_release_recursive>
 8004d68:	bd10      	pop	{r4, pc}
 8004d6a:	46c0      	nop			; (mov r8, r8)
 8004d6c:	200001c0 	.word	0x200001c0

08004d70 <_realloc_r>:
 8004d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d72:	0007      	movs	r7, r0
 8004d74:	000d      	movs	r5, r1
 8004d76:	0016      	movs	r6, r2
 8004d78:	2900      	cmp	r1, #0
 8004d7a:	d105      	bne.n	8004d88 <_realloc_r+0x18>
 8004d7c:	0011      	movs	r1, r2
 8004d7e:	f7ff fbc1 	bl	8004504 <_malloc_r>
 8004d82:	0004      	movs	r4, r0
 8004d84:	0020      	movs	r0, r4
 8004d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d88:	2a00      	cmp	r2, #0
 8004d8a:	d103      	bne.n	8004d94 <_realloc_r+0x24>
 8004d8c:	f7ff fb70 	bl	8004470 <_free_r>
 8004d90:	0034      	movs	r4, r6
 8004d92:	e7f7      	b.n	8004d84 <_realloc_r+0x14>
 8004d94:	f000 f826 	bl	8004de4 <_malloc_usable_size_r>
 8004d98:	002c      	movs	r4, r5
 8004d9a:	42b0      	cmp	r0, r6
 8004d9c:	d2f2      	bcs.n	8004d84 <_realloc_r+0x14>
 8004d9e:	0031      	movs	r1, r6
 8004da0:	0038      	movs	r0, r7
 8004da2:	f7ff fbaf 	bl	8004504 <_malloc_r>
 8004da6:	1e04      	subs	r4, r0, #0
 8004da8:	d0ec      	beq.n	8004d84 <_realloc_r+0x14>
 8004daa:	0029      	movs	r1, r5
 8004dac:	0032      	movs	r2, r6
 8004dae:	f7ff ffb2 	bl	8004d16 <memcpy>
 8004db2:	0029      	movs	r1, r5
 8004db4:	0038      	movs	r0, r7
 8004db6:	f7ff fb5b 	bl	8004470 <_free_r>
 8004dba:	e7e3      	b.n	8004d84 <_realloc_r+0x14>

08004dbc <_read_r>:
 8004dbc:	b570      	push	{r4, r5, r6, lr}
 8004dbe:	0004      	movs	r4, r0
 8004dc0:	0008      	movs	r0, r1
 8004dc2:	0011      	movs	r1, r2
 8004dc4:	001a      	movs	r2, r3
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	4d05      	ldr	r5, [pc, #20]	; (8004de0 <_read_r+0x24>)
 8004dca:	602b      	str	r3, [r5, #0]
 8004dcc:	f7fc fa9d 	bl	800130a <_read>
 8004dd0:	1c43      	adds	r3, r0, #1
 8004dd2:	d103      	bne.n	8004ddc <_read_r+0x20>
 8004dd4:	682b      	ldr	r3, [r5, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d000      	beq.n	8004ddc <_read_r+0x20>
 8004dda:	6023      	str	r3, [r4, #0]
 8004ddc:	bd70      	pop	{r4, r5, r6, pc}
 8004dde:	46c0      	nop			; (mov r8, r8)
 8004de0:	200001c8 	.word	0x200001c8

08004de4 <_malloc_usable_size_r>:
 8004de4:	1f0b      	subs	r3, r1, #4
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	1f18      	subs	r0, r3, #4
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	da01      	bge.n	8004df2 <_malloc_usable_size_r+0xe>
 8004dee:	580b      	ldr	r3, [r1, r0]
 8004df0:	18c0      	adds	r0, r0, r3
 8004df2:	4770      	bx	lr

08004df4 <_init>:
 8004df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004df6:	46c0      	nop			; (mov r8, r8)
 8004df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dfa:	bc08      	pop	{r3}
 8004dfc:	469e      	mov	lr, r3
 8004dfe:	4770      	bx	lr

08004e00 <_fini>:
 8004e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e02:	46c0      	nop			; (mov r8, r8)
 8004e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e06:	bc08      	pop	{r3}
 8004e08:	469e      	mov	lr, r3
 8004e0a:	4770      	bx	lr
