\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields}{}\section{\+\_\+hw\+\_\+rtc\+\_\+rar\+:\+:\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields Struct Reference}
\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields}\index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a2574ea7ceef8c18615ee3ec5858c47c4}{T\+S\+RR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a6e50f470158e4b98e44830025badaa34}{T\+P\+RR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a8a765d1e40f827519dca0015d7250e42}{T\+A\+RR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a48d32a747b4b64e8f9462e706a581386}{T\+C\+RR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a09895c5cd40dfdc8747b25a88c96e958}{C\+RR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a8612e423401134cacfc307dfee1c2052}{S\+RR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a8caae920ccfcc83cd2fb48d9353b1341}{L\+RR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a31d8768532a7cef9a2a367aed980363c}{I\+E\+RR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a4639a472c267415018838b05d630d0b7}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 24
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}!C\+RR@{C\+RR}}
\index{C\+RR@{C\+RR}!\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+RR}{CRR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields\+::\+C\+RR}\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a09895c5cd40dfdc8747b25a88c96e958}{}\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a09895c5cd40dfdc8747b25a88c96e958}
\mbox{[}4\mbox{]} Control Register Read \index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}!I\+E\+RR@{I\+E\+RR}}
\index{I\+E\+RR@{I\+E\+RR}!\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+E\+RR}{IERR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields\+::\+I\+E\+RR}\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a31d8768532a7cef9a2a367aed980363c}{}\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a31d8768532a7cef9a2a367aed980363c}
\mbox{[}7\mbox{]} Interrupt Enable Register Read \index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}!L\+RR@{L\+RR}}
\index{L\+RR@{L\+RR}!\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+RR}{LRR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields\+::\+L\+RR}\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a8caae920ccfcc83cd2fb48d9353b1341}{}\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a8caae920ccfcc83cd2fb48d9353b1341}
\mbox{[}6\mbox{]} Lock Register Read \index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a4639a472c267415018838b05d630d0b7}{}\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a4639a472c267415018838b05d630d0b7}
\mbox{[}31\+:8\mbox{]} \index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}!S\+RR@{S\+RR}}
\index{S\+RR@{S\+RR}!\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+RR}{SRR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields\+::\+S\+RR}\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a8612e423401134cacfc307dfee1c2052}{}\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a8612e423401134cacfc307dfee1c2052}
\mbox{[}5\mbox{]} Status Register Read \index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}!T\+A\+RR@{T\+A\+RR}}
\index{T\+A\+RR@{T\+A\+RR}!\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+A\+RR}{TARR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields\+::\+T\+A\+RR}\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a8a765d1e40f827519dca0015d7250e42}{}\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a8a765d1e40f827519dca0015d7250e42}
\mbox{[}2\mbox{]} Time Alarm Register Read \index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}!T\+C\+RR@{T\+C\+RR}}
\index{T\+C\+RR@{T\+C\+RR}!\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+C\+RR}{TCRR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields\+::\+T\+C\+RR}\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a48d32a747b4b64e8f9462e706a581386}{}\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a48d32a747b4b64e8f9462e706a581386}
\mbox{[}3\mbox{]} Time Compensation Register Read \index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}!T\+P\+RR@{T\+P\+RR}}
\index{T\+P\+RR@{T\+P\+RR}!\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+P\+RR}{TPRR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields\+::\+T\+P\+RR}\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a6e50f470158e4b98e44830025badaa34}{}\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a6e50f470158e4b98e44830025badaa34}
\mbox{[}1\mbox{]} Time Prescaler Register Read \index{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}!T\+S\+RR@{T\+S\+RR}}
\index{T\+S\+RR@{T\+S\+RR}!\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+S\+RR}{TSRR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+rar\+::\+\_\+hw\+\_\+rtc\+\_\+rar\+\_\+bitfields\+::\+T\+S\+RR}\hypertarget{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a2574ea7ceef8c18615ee3ec5858c47c4}{}\label{struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields_a2574ea7ceef8c18615ee3ec5858c47c4}
\mbox{[}0\mbox{]} Time Seconds Register Read 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rtc.\+h\end{DoxyCompactItemize}
