

================================================================
== Vivado HLS Report for 'Dilate'
================================================================
* Date:           Tue Jul 28 15:48:50 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fast_corner
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.500|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  141|  2083933|  141|  2083933|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  140|  2083932| 14 ~ 1926 |          -|          -| 10 ~ 1082 |    no    |
        | + loop_width  |   11|     1923|          3|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i_i)
3 --> 
	6  / (exitcond460_i_i)
	4  / (!exitcond460_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_cols_V, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)"   --->   Operation 16 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_rows_V, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)"   --->   Operation 17 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str281, i32 0, i32 0, [1 x i8]* @p_str282, [1 x i8]* @p_str283, [1 x i8]* @p_str284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str285, [1 x i8]* @p_str286)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str274, i32 0, i32 0, [1 x i8]* @p_str275, [1 x i8]* @p_str276, [1 x i8]* @p_str277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str278, [1 x i8]* @p_str279)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_cols_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 0, [1 x i8]* @p_str166, [1 x i8]* @p_str167, [1 x i8]* @p_str168, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str169, [1 x i8]* @p_str170)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_rows_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str171, i32 0, i32 0, [1 x i8]* @p_str172, [1 x i8]* @p_str173, [1 x i8]* @p_str174, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str175, [1 x i8]* @p_str176)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_src_cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_cols_V)"   --->   Operation 22 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_src_rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_rows_V)"   --->   Operation 23 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (1.77ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 24 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 25 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 26 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 27 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rend_i_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 28 'specregionend' 'rend_i_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.48ns)   --->   "%tmp_s = add i32 %p_src_cols_V_read, 2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 29 'add' 'tmp_s' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.48ns)   --->   "%tmp_18 = add i32 %p_src_rows_V_read, 2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 30 'add' 'tmp_18' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.48ns)   --->   "%tmp_19 = add i32 %p_src_cols_V_read, -1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 31 'add' 'tmp_19' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.48ns)   --->   "%p_neg465_i_i = add i32 %p_src_rows_V_read, -1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 32 'add' 'p_neg465_i_i' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.83ns)   --->   "br label %0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %_ZN8ap_fixedILi31ELi11EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit36.i.i ], [ %i_V, %5 ]"   --->   Operation 34 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%exitcond461_i_i = icmp eq i32 %t_V, %tmp_18" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 35 'icmp' 'exitcond461_i_i' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1082, i64 0)"   --->   Operation 36 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.48ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 37 'add' 'i_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i_i, label %"morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 1080, 1920>.exit", label %1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 39 'specloopname' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 40 'specregionbegin' 'tmp_20' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%tmp_21 = icmp ult i32 %t_V, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 41 'icmp' 'tmp_21' <Predicate = (!exitcond461_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.33ns)   --->   "%tmp_137_not = xor i1 %tmp_21, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 42 'xor' 'tmp_137_not' <Predicate = (!exitcond461_i_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 43 'partselect' 'tmp' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.13ns)   --->   "%icmp = icmp ne i31 %tmp, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 44 'icmp' 'icmp' <Predicate = (!exitcond461_i_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%tmp_23 = icmp eq i32 %t_V, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 45 'icmp' 'tmp_23' <Predicate = (!exitcond461_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%tmp_167_2 = icmp eq i32 %t_V, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 46 'icmp' 'tmp_167_2' <Predicate = (!exitcond461_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.14ns)   --->   "%tmp_24 = icmp ugt i32 %t_V, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 47 'icmp' 'tmp_24' <Predicate = (!exitcond461_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.48ns)   --->   "%tmp_25 = add i32 -1, %t_V" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 48 'add' 'tmp_25' <Predicate = (!exitcond461_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_25, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 49 'bitselect' 'tmp_44' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7)   --->   "%rev = xor i1 %tmp_44, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 50 'xor' 'rev' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.14ns)   --->   "%tmp_26 = icmp slt i32 %tmp_25, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 51 'icmp' 'tmp_26' <Predicate = (!exitcond461_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7)   --->   "%or_cond_i495_i_i = and i1 %tmp_26, %rev" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 52 'and' 'or_cond_i495_i_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_25, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 53 'bitselect' 'tmp_45' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7)   --->   "%p_assign_5 = select i1 %tmp_45, i32 0, i32 %p_neg465_i_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 54 'select' 'p_assign_5' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.48ns)   --->   "%p_assign_4_1 = add i32 -2, %t_V" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 55 'add' 'p_assign_4_1' <Predicate = (!exitcond461_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_1)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_4_1, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 56 'bitselect' 'tmp_46' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_1)   --->   "%rev1 = xor i1 %tmp_46, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 57 'xor' 'rev1' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.14ns)   --->   "%tmp_194_1 = icmp slt i32 %p_assign_4_1, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 58 'icmp' 'tmp_194_1' <Predicate = (!exitcond461_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_1)   --->   "%or_cond_i495_i_i_1 = and i1 %tmp_194_1, %rev1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 59 'and' 'or_cond_i495_i_i_1' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_1)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_4_1, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 60 'bitselect' 'tmp_47' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_1)   --->   "%p_assign_5_1 = select i1 %tmp_47, i32 0, i32 %p_neg465_i_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 61 'select' 'p_assign_5_1' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.48ns)   --->   "%p_assign_4_2 = add i32 -3, %t_V" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 62 'add' 'p_assign_4_2' <Predicate = (!exitcond461_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_2)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_4_2, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 63 'bitselect' 'tmp_48' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_2)   --->   "%rev2 = xor i1 %tmp_48, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 64 'xor' 'rev2' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.14ns)   --->   "%tmp_194_2 = icmp slt i32 %p_assign_4_2, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 65 'icmp' 'tmp_194_2' <Predicate = (!exitcond461_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_2)   --->   "%or_cond_i495_i_i_2 = and i1 %tmp_194_2, %rev2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 66 'and' 'or_cond_i495_i_i_2' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_2)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_4_2, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 67 'bitselect' 'tmp_49' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_2)   --->   "%p_assign_5_2 = select i1 %tmp_49, i32 0, i32 %p_neg465_i_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 68 'select' 'p_assign_5_2' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7)   --->   "%y = select i1 %or_cond_i495_i_i, i32 %tmp_25, i32 %p_assign_5" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 69 'select' 'y' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.48ns) (out node of the LUT)   --->   "%row_assign_7 = sub i32 %p_neg465_i_i, %y" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 70 'sub' 'row_assign_7' <Predicate = (!exitcond461_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i32 %row_assign_7 to i2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 71 'trunc' 'tmp_50' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_1)   --->   "%y_1 = select i1 %or_cond_i495_i_i_1, i32 %p_assign_4_1, i32 %p_assign_5_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 72 'select' 'y_1' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.48ns) (out node of the LUT)   --->   "%row_assign_7_1 = sub i32 %p_neg465_i_i, %y_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 73 'sub' 'row_assign_7_1' <Predicate = (!exitcond461_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i32 %row_assign_7_1 to i2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 74 'trunc' 'tmp_51' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_2)   --->   "%y_2 = select i1 %or_cond_i495_i_i_2, i32 %p_assign_4_2, i32 %p_assign_5_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 75 'select' 'y_2' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.48ns) (out node of the LUT)   --->   "%row_assign_7_2 = sub i32 %p_neg465_i_i, %y_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 76 'sub' 'row_assign_7_2' <Predicate = (!exitcond461_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %row_assign_7_2 to i2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 77 'trunc' 'tmp_52' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.83ns)   --->   "br label %2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 78 'br' <Predicate = (!exitcond461_i_i)> <Delay = 0.83>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1259]   --->   Operation 79 'ret' <Predicate = (exitcond461_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.17>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%t_V_5 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge485.i.i ]"   --->   Operation 80 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.14ns)   --->   "%exitcond460_i_i = icmp eq i32 %t_V_5, %tmp_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 81 'icmp' 'exitcond460_i_i' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)"   --->   Operation 82 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.48ns)   --->   "%j_V = add i32 %t_V_5, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 83 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i_i, label %5, label %.critedge.i.i_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_53 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_5, i32 1, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 85 'partselect' 'tmp_53' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.13ns)   --->   "%icmp2 = icmp ne i31 %tmp_53, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 86 'icmp' 'icmp2' <Predicate = (!exitcond460_i_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.48ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_5" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 87 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 88 'bitselect' 'tmp_54' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i)   --->   "%rev3 = xor i1 %tmp_54, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 89 'xor' 'rev3' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.14ns)   --->   "%tmp_28 = icmp slt i32 %ImagLoc_x, %p_src_cols_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 90 'icmp' 'tmp_28' <Predicate = (!exitcond460_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond_i_i_i = and i1 %tmp_28, %rev3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 91 'and' 'or_cond_i_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 92 'bitselect' 'tmp_55' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_1 = select i1 %tmp_55, i32 0, i32 %tmp_19" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 93 'select' 'p_assign_1' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.44ns) (out node of the LUT)   --->   "%x = select i1 %or_cond_i_i_i, i32 %ImagLoc_x, i32 %p_assign_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 94 'select' 'x' <Predicate = (!exitcond460_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.48ns)   --->   "%col_assign_1 = sub i32 %tmp_19, %x" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 95 'sub' 'col_assign_1' <Predicate = (!exitcond460_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.33ns)   --->   "%brmerge = or i1 %tmp_28, %tmp_137_not" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 96 'or' 'brmerge' <Predicate = (!exitcond460_i_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_29 = zext i32 %x to i64" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 97 'zext' 'tmp_29' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_29" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 98 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (1.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 99 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i32 %col_assign_1 to i2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 100 'trunc' 'tmp_56' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_29" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 101 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (1.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 102 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_29" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 103 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (1.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 104 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i, label %3, label %._crit_edge478.i.i_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 105 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit494.i.i.0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 106 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %"operator().exit536.i.i.0", label %._crit_edge480.i.i.1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 107 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_167_2, label %"operator().exit536.i.i.2", label %._crit_edge480.i.i.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 108 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.i_ifconv"   --->   Operation 109 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %.preheader462.i.i.preheader.0, label %._crit_edge478.i.i_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 110 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.33ns)   --->   "%or_cond_i_i = and i1 %icmp, %icmp2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 111 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %._crit_edge.i542.i.i.0.0, label %._crit_edge485.i.i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 112 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.50>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = load i8* %right_border_buf_0_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 113 'load' 'right_border_buf_0_3' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = load i8* %right_border_buf_0_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 114 'load' 'right_border_buf_0_4' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = load i8* %right_border_buf_0_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 115 'load' 'right_border_buf_0_5' <Predicate = (!brmerge)> <Delay = 0.00>
ST_4 : Operation 116 [1/2] (1.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 116 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_0_0)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_3, i8 undef, i8 undef, i2 %tmp_56)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 117 'mux' 'tmp_30' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_30" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 118 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/2] (1.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 119 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_1_0)   --->   "%tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_5, i8 undef, i8 undef, i2 %tmp_56)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 120 'mux' 'tmp_31' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_31" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 121 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/2] (1.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 122 'load' 'k_buf_0_val_5_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_2_0)   --->   "%tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_4, i8 undef, i8 undef, i2 %tmp_56)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 123 'mux' 'tmp_32' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 124 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (2.26ns)   --->   "%tmp_59 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 125 'read' 'tmp_59' <Predicate = (or_cond_i_i_i & !icmp)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 126 [1/1] (1.77ns)   --->   "store i8 %tmp_59, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 126 'store' <Predicate = (or_cond_i_i_i & !icmp & tmp_23)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 127 [1/1] (1.77ns)   --->   "store i8 %tmp_59, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 127 'store' <Predicate = (or_cond_i_i_i & !icmp & tmp_23)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.i.1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 128 'br' <Predicate = (or_cond_i_i_i & !icmp & tmp_23)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.77ns)   --->   "store i8 %tmp_59, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 129 'store' <Predicate = (or_cond_i_i_i & !icmp & tmp_167_2)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.i.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 130 'br' <Predicate = (or_cond_i_i_i & !icmp & tmp_167_2)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.77ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 131 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_21)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 132 [1/1] (1.77ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 132 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_21)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 133 [1/1] (2.26ns)   --->   "%tmp_58 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 133 'read' 'tmp_58' <Predicate = (or_cond_i_i_i & icmp & tmp_21)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 134 [1/1] (1.77ns)   --->   "store i8 %tmp_58, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 134 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_21)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 135 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_21)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 136 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_21)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 137 'store' <Predicate = (or_cond_i_i_i & icmp & tmp_21)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.i_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 138 'br' <Predicate = (or_cond_i_i_i & icmp & tmp_21)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.56ns)   --->   "%tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_50)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 139 'mux' 'tmp_33' <Predicate = (tmp_24)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.29ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_24, i8 %tmp_33, i8 %col_buf_0_val_0_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 140 'select' 'src_kernel_win_0_va_6' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.56ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_51)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 141 'mux' 'tmp_34' <Predicate = (tmp_24)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.29ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_24, i8 %tmp_34, i8 %col_buf_0_val_1_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 142 'select' 'src_kernel_win_0_va_7' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.56ns)   --->   "%tmp_35 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_52)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 143 'mux' 'tmp_35' <Predicate = (tmp_24)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.29ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_24, i8 %tmp_35, i8 %col_buf_0_val_2_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 144 'select' 'src_kernel_win_0_va_8' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 145 'load' 'src_kernel_win_0_va_11' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 146 'load' 'src_kernel_win_0_va_12' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 147 'load' 'src_kernel_win_0_va_13' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 148 'load' 'src_kernel_win_0_va_14' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.78ns)   --->   "%tmp_213_0_1 = icmp ugt i8 %src_kernel_win_0_va_13, %src_kernel_win_0_va_14" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 149 'icmp' 'tmp_213_0_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i = select i1 %tmp_213_0_1, i8 %src_kernel_win_0_va_13, i8 %src_kernel_win_0_va_14" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 150 'select' 'temp_0_i_i_i_0210_i' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.78ns)   --->   "%tmp_213_0_2 = icmp ugt i8 %src_kernel_win_0_va_8, %temp_0_i_i_i_0210_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 151 'icmp' 'tmp_213_0_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_1 = select i1 %tmp_213_0_2, i8 %src_kernel_win_0_va_8, i8 %temp_0_i_i_i_0210_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 152 'select' 'temp_0_i_i_i_0210_i_1' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.78ns)   --->   "%tmp_213_1 = icmp ugt i8 %src_kernel_win_0_va_12, %temp_0_i_i_i_0210_i_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 153 'icmp' 'tmp_213_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_2 = select i1 %tmp_213_1, i8 %src_kernel_win_0_va_12, i8 %temp_0_i_i_i_0210_i_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 154 'select' 'temp_0_i_i_i_0210_i_2' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.78ns)   --->   "%tmp_213_1_1 = icmp ugt i8 %src_kernel_win_0_va_11, %temp_0_i_i_i_0210_i_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 155 'icmp' 'tmp_213_1_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_3 = select i1 %tmp_213_1_1, i8 %src_kernel_win_0_va_11, i8 %temp_0_i_i_i_0210_i_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 156 'select' 'temp_0_i_i_i_0210_i_3' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.78ns)   --->   "%tmp_213_1_2 = icmp ugt i8 %src_kernel_win_0_va_7, %temp_0_i_i_i_0210_i_3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 157 'icmp' 'tmp_213_1_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_4 = select i1 %tmp_213_1_2, i8 %src_kernel_win_0_va_7, i8 %temp_0_i_i_i_0210_i_3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 158 'select' 'temp_0_i_i_i_0210_i_4' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 159 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 160 'load' 'src_kernel_win_0_va_17' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 161 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 162 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 163 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 164 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.49>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 165 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 166 'specregionbegin' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 167 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str34) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 168 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 169 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 170 'load' 'src_kernel_win_0_va_10' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.78ns)   --->   "%tmp_213_2 = icmp ugt i8 %src_kernel_win_0_va_10, %temp_0_i_i_i_0210_i_4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 171 'icmp' 'tmp_213_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_5 = select i1 %tmp_213_2, i8 %src_kernel_win_0_va_10, i8 %temp_0_i_i_i_0210_i_4" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 172 'select' 'temp_0_i_i_i_0210_i_5' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.78ns)   --->   "%tmp_213_2_1 = icmp ugt i8 %src_kernel_win_0_va_9, %temp_0_i_i_i_0210_i_5" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 173 'icmp' 'tmp_213_2_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_6 = select i1 %tmp_213_2_1, i8 %src_kernel_win_0_va_9, i8 %temp_0_i_i_i_0210_i_5" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 174 'select' 'temp_0_i_i_i_0210_i_6' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.78ns)   --->   "%tmp_213_2_2 = icmp ugt i8 %src_kernel_win_0_va_6, %temp_0_i_i_i_0210_i_6" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 175 'icmp' 'tmp_213_2_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.29ns)   --->   "%tmp_22 = select i1 %tmp_213_2_2, i8 %src_kernel_win_0_va_6, i8 %temp_0_i_i_i_0210_i_6" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 176 'select' 'tmp_22' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_22)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 177 'write' <Predicate = (or_cond_i_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i.i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 178 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 179 'load' 'src_kernel_win_0_va_15' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_27)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 180 'specregionend' 'empty' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 181 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 182 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 183 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_20)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 184 'specregionend' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111]
right_border_buf_0_s   (alloca           ) [ 0011111]
right_border_buf_0_1   (alloca           ) [ 0011111]
right_border_buf_0_2   (alloca           ) [ 0011111]
StgValue_16            (specifcore       ) [ 0000000]
StgValue_17            (specifcore       ) [ 0000000]
StgValue_18            (specinterface    ) [ 0000000]
StgValue_19            (specinterface    ) [ 0000000]
StgValue_20            (specinterface    ) [ 0000000]
StgValue_21            (specinterface    ) [ 0000000]
p_src_cols_V_read      (read             ) [ 0011111]
p_src_rows_V_read      (read             ) [ 0011111]
k_buf_0_val_3          (alloca           ) [ 0011111]
k_buf_0_val_4          (alloca           ) [ 0011111]
k_buf_0_val_5          (alloca           ) [ 0011111]
rbegin_i_i_i           (specregionbegin  ) [ 0000000]
rend_i_i_i_0           (specregionend    ) [ 0000000]
tmp_s                  (add              ) [ 0011111]
tmp_18                 (add              ) [ 0011111]
tmp_19                 (add              ) [ 0011111]
p_neg465_i_i           (add              ) [ 0011111]
StgValue_33            (br               ) [ 0111111]
t_V                    (phi              ) [ 0010000]
exitcond461_i_i        (icmp             ) [ 0011111]
StgValue_36            (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
StgValue_38            (br               ) [ 0000000]
StgValue_39            (specloopname     ) [ 0000000]
tmp_20                 (specregionbegin  ) [ 0001111]
tmp_21                 (icmp             ) [ 0001110]
tmp_137_not            (xor              ) [ 0001110]
tmp                    (partselect       ) [ 0000000]
icmp                   (icmp             ) [ 0001110]
tmp_23                 (icmp             ) [ 0001110]
tmp_167_2              (icmp             ) [ 0001110]
tmp_24                 (icmp             ) [ 0001110]
tmp_25                 (add              ) [ 0000000]
tmp_44                 (bitselect        ) [ 0000000]
rev                    (xor              ) [ 0000000]
tmp_26                 (icmp             ) [ 0000000]
or_cond_i495_i_i       (and              ) [ 0000000]
tmp_45                 (bitselect        ) [ 0000000]
p_assign_5             (select           ) [ 0000000]
p_assign_4_1           (add              ) [ 0000000]
tmp_46                 (bitselect        ) [ 0000000]
rev1                   (xor              ) [ 0000000]
tmp_194_1              (icmp             ) [ 0000000]
or_cond_i495_i_i_1     (and              ) [ 0000000]
tmp_47                 (bitselect        ) [ 0000000]
p_assign_5_1           (select           ) [ 0000000]
p_assign_4_2           (add              ) [ 0000000]
tmp_48                 (bitselect        ) [ 0000000]
rev2                   (xor              ) [ 0000000]
tmp_194_2              (icmp             ) [ 0000000]
or_cond_i495_i_i_2     (and              ) [ 0000000]
tmp_49                 (bitselect        ) [ 0000000]
p_assign_5_2           (select           ) [ 0000000]
y                      (select           ) [ 0000000]
row_assign_7           (sub              ) [ 0000000]
tmp_50                 (trunc            ) [ 0001110]
y_1                    (select           ) [ 0000000]
row_assign_7_1         (sub              ) [ 0000000]
tmp_51                 (trunc            ) [ 0001110]
y_2                    (select           ) [ 0000000]
row_assign_7_2         (sub              ) [ 0000000]
tmp_52                 (trunc            ) [ 0001110]
StgValue_78            (br               ) [ 0011111]
StgValue_79            (ret              ) [ 0000000]
t_V_5                  (phi              ) [ 0001000]
exitcond460_i_i        (icmp             ) [ 0011111]
StgValue_82            (speclooptripcount) [ 0000000]
j_V                    (add              ) [ 0011111]
StgValue_84            (br               ) [ 0000000]
tmp_53                 (partselect       ) [ 0000000]
icmp2                  (icmp             ) [ 0000000]
ImagLoc_x              (add              ) [ 0000000]
tmp_54                 (bitselect        ) [ 0000000]
rev3                   (xor              ) [ 0000000]
tmp_28                 (icmp             ) [ 0000000]
or_cond_i_i_i          (and              ) [ 0011111]
tmp_55                 (bitselect        ) [ 0000000]
p_assign_1             (select           ) [ 0000000]
x                      (select           ) [ 0000000]
col_assign_1           (sub              ) [ 0000000]
brmerge                (or               ) [ 0001100]
tmp_29                 (zext             ) [ 0000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001100]
tmp_56                 (trunc            ) [ 0001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001100]
StgValue_105           (br               ) [ 0000000]
StgValue_106           (br               ) [ 0000000]
StgValue_107           (br               ) [ 0000000]
StgValue_108           (br               ) [ 0000000]
StgValue_109           (br               ) [ 0000000]
StgValue_110           (br               ) [ 0000000]
or_cond_i_i            (and              ) [ 0001110]
StgValue_112           (br               ) [ 0000000]
right_border_buf_0_3   (load             ) [ 0000000]
right_border_buf_0_4   (load             ) [ 0000000]
right_border_buf_0_5   (load             ) [ 0000000]
k_buf_0_val_3_load     (load             ) [ 0000000]
tmp_30                 (mux              ) [ 0000000]
col_buf_0_val_0_0      (select           ) [ 0000000]
k_buf_0_val_4_load     (load             ) [ 0000000]
tmp_31                 (mux              ) [ 0000000]
col_buf_0_val_1_0      (select           ) [ 0000000]
k_buf_0_val_5_load     (load             ) [ 0000000]
tmp_32                 (mux              ) [ 0000000]
col_buf_0_val_2_0      (select           ) [ 0000000]
tmp_59                 (read             ) [ 0000000]
StgValue_126           (store            ) [ 0000000]
StgValue_127           (store            ) [ 0000000]
StgValue_128           (br               ) [ 0000000]
StgValue_129           (store            ) [ 0000000]
StgValue_130           (br               ) [ 0000000]
StgValue_131           (store            ) [ 0000000]
StgValue_132           (store            ) [ 0000000]
tmp_58                 (read             ) [ 0000000]
StgValue_134           (store            ) [ 0000000]
StgValue_135           (store            ) [ 0000000]
StgValue_136           (store            ) [ 0000000]
StgValue_137           (store            ) [ 0000000]
StgValue_138           (br               ) [ 0000000]
tmp_33                 (mux              ) [ 0000000]
src_kernel_win_0_va_6  (select           ) [ 0001010]
tmp_34                 (mux              ) [ 0000000]
src_kernel_win_0_va_7  (select           ) [ 0000000]
tmp_35                 (mux              ) [ 0000000]
src_kernel_win_0_va_8  (select           ) [ 0000000]
src_kernel_win_0_va_11 (load             ) [ 0000000]
src_kernel_win_0_va_12 (load             ) [ 0000000]
src_kernel_win_0_va_13 (load             ) [ 0000000]
src_kernel_win_0_va_14 (load             ) [ 0000000]
tmp_213_0_1            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i    (select           ) [ 0000000]
tmp_213_0_2            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_1  (select           ) [ 0000000]
tmp_213_1              (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_2  (select           ) [ 0000000]
tmp_213_1_1            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_3  (select           ) [ 0000000]
tmp_213_1_2            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_4  (select           ) [ 0001010]
src_kernel_win_0_va_16 (load             ) [ 0000000]
src_kernel_win_0_va_17 (load             ) [ 0000000]
StgValue_161           (store            ) [ 0000000]
StgValue_162           (store            ) [ 0000000]
StgValue_163           (store            ) [ 0000000]
StgValue_164           (store            ) [ 0000000]
StgValue_165           (specloopname     ) [ 0000000]
tmp_27                 (specregionbegin  ) [ 0000000]
StgValue_167           (specpipeline     ) [ 0000000]
StgValue_168           (specloopname     ) [ 0000000]
src_kernel_win_0_va_9  (load             ) [ 0000000]
src_kernel_win_0_va_10 (load             ) [ 0000000]
tmp_213_2              (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_5  (select           ) [ 0000000]
tmp_213_2_1            (icmp             ) [ 0000000]
temp_0_i_i_i_0210_i_6  (select           ) [ 0000000]
tmp_213_2_2            (icmp             ) [ 0000000]
tmp_22                 (select           ) [ 0000000]
StgValue_177           (write            ) [ 0000000]
StgValue_178           (br               ) [ 0000000]
src_kernel_win_0_va_15 (load             ) [ 0000000]
empty                  (specregionend    ) [ 0000000]
StgValue_181           (store            ) [ 0000000]
StgValue_182           (store            ) [ 0000000]
StgValue_183           (br               ) [ 0011111]
empty_68               (specregionend    ) [ 0000000]
StgValue_185           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str274"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str276"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="src_kernel_win_0_va_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_kernel_win_0_va_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_kernel_win_0_va_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="src_kernel_win_0_va_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="src_kernel_win_0_va_4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="src_kernel_win_0_va_5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="right_border_buf_0_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="right_border_buf_0_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="right_border_buf_0_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="k_buf_0_val_3_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="k_buf_0_val_4_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_buf_0_val_5_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_src_cols_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_src_rows_V_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_59/4 tmp_58/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="StgValue_177_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_177/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="k_buf_0_val_3_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="1"/>
<pin id="251" dir="0" index="4" bw="11" slack="0"/>
<pin id="252" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
<pin id="254" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 StgValue_129/4 StgValue_134/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="k_buf_0_val_4_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="1"/>
<pin id="246" dir="0" index="4" bw="11" slack="0"/>
<pin id="247" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
<pin id="249" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 StgValue_127/4 StgValue_132/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_buf_0_val_5_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="1"/>
<pin id="241" dir="0" index="4" bw="11" slack="0"/>
<pin id="242" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
<pin id="244" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 StgValue_126/4 StgValue_131/4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="t_V_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="t_V_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="t_V_5_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="t_V_5_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_18_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_19_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_neg465_i_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_neg465_i_i/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="exitcond461_i_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i_i/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_V_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_21_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_137_not_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_137_not/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_23_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_167_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_167_2/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_24_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_25_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_44_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="rev_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_26_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_cond_i495_i_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i495_i_i/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_45_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_assign_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="1"/>
<pin id="402" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_5/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_assign_4_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_4_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_46_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="rev1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_194_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_194_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_cond_i495_i_i_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i495_i_i_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_47_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_assign_5_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="32" slack="1"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_5_1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_assign_4_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_4_2/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_48_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="rev2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_194_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="1"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_194_2/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_cond_i495_i_i_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i495_i_i_2/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_49_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_assign_5_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="32" slack="1"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_5_2/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="y_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="row_assign_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_50_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="y_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="32" slack="0"/>
<pin id="518" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="row_assign_7_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_51_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="y_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="row_assign_7_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_2/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_52_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="exitcond460_i_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="2"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i_i/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="j_V_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_53_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="31" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="0" index="3" bw="6" slack="0"/>
<pin id="564" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="31" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="ImagLoc_x_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_54_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="6" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="rev3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_28_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="2"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="or_cond_i_i_i_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_55_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_assign_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="32" slack="2"/>
<pin id="618" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="x_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="0"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="col_assign_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_1/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="brmerge_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="1"/>
<pin id="637" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_29_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_56_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_cond_i_i_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="right_border_buf_0_3_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="3"/>
<pin id="657" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_3/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="right_border_buf_0_4_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="3"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_4/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="right_border_buf_0_5_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="3"/>
<pin id="663" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_5/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_30_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="1" slack="0"/>
<pin id="669" dir="0" index="4" bw="2" slack="1"/>
<pin id="670" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="col_buf_0_val_0_0_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="0" index="2" bw="8" slack="0"/>
<pin id="679" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_31_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="8" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="0" index="3" bw="1" slack="0"/>
<pin id="687" dir="0" index="4" bw="2" slack="1"/>
<pin id="688" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="col_buf_0_val_1_0_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="0" index="2" bw="8" slack="0"/>
<pin id="697" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_32_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="0" index="2" bw="1" slack="0"/>
<pin id="704" dir="0" index="3" bw="1" slack="0"/>
<pin id="705" dir="0" index="4" bw="2" slack="1"/>
<pin id="706" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="col_buf_0_val_2_0_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="0" index="2" bw="8" slack="0"/>
<pin id="715" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="StgValue_135_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="3"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="StgValue_136_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="3"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_136/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="StgValue_137_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="3"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_33_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="8" slack="0"/>
<pin id="736" dir="0" index="2" bw="8" slack="0"/>
<pin id="737" dir="0" index="3" bw="8" slack="0"/>
<pin id="738" dir="0" index="4" bw="2" slack="2"/>
<pin id="739" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="src_kernel_win_0_va_6_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="2"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="0" index="2" bw="8" slack="0"/>
<pin id="748" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_34_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="0" index="2" bw="8" slack="0"/>
<pin id="755" dir="0" index="3" bw="8" slack="0"/>
<pin id="756" dir="0" index="4" bw="2" slack="2"/>
<pin id="757" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="src_kernel_win_0_va_7_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="2"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="0" index="2" bw="8" slack="0"/>
<pin id="766" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_35_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="0" index="2" bw="8" slack="0"/>
<pin id="773" dir="0" index="3" bw="8" slack="0"/>
<pin id="774" dir="0" index="4" bw="2" slack="2"/>
<pin id="775" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="src_kernel_win_0_va_8_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="2"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="0" index="2" bw="8" slack="0"/>
<pin id="784" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="src_kernel_win_0_va_11_load_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="3"/>
<pin id="789" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="src_kernel_win_0_va_12_load_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="3"/>
<pin id="792" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="src_kernel_win_0_va_13_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="3"/>
<pin id="795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="src_kernel_win_0_va_14_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="3"/>
<pin id="798" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_213_0_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_0_1/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="temp_0_i_i_i_0210_i_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="0" index="2" bw="8" slack="0"/>
<pin id="809" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_213_0_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_0_2/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="temp_0_i_i_i_0210_i_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="0" index="2" bw="8" slack="0"/>
<pin id="823" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_1/4 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_213_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="0" index="1" bw="8" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_1/4 "/>
</bind>
</comp>

<comp id="833" class="1004" name="temp_0_i_i_i_0210_i_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="8" slack="0"/>
<pin id="836" dir="0" index="2" bw="8" slack="0"/>
<pin id="837" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_2/4 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_213_1_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_1_1/4 "/>
</bind>
</comp>

<comp id="847" class="1004" name="temp_0_i_i_i_0210_i_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="0" index="2" bw="8" slack="0"/>
<pin id="851" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_3/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_213_1_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_1_2/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="temp_0_i_i_i_0210_i_4_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="0"/>
<pin id="864" dir="0" index="2" bw="8" slack="0"/>
<pin id="865" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_4/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="src_kernel_win_0_va_16_load_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="3"/>
<pin id="871" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="src_kernel_win_0_va_17_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="3"/>
<pin id="874" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/4 "/>
</bind>
</comp>

<comp id="875" class="1004" name="StgValue_161_store_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="8" slack="3"/>
<pin id="878" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="StgValue_162_store_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="3"/>
<pin id="883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_162/4 "/>
</bind>
</comp>

<comp id="885" class="1004" name="StgValue_163_store_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="3"/>
<pin id="888" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="StgValue_164_store_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="3"/>
<pin id="893" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/4 "/>
</bind>
</comp>

<comp id="895" class="1004" name="src_kernel_win_0_va_9_load_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="4"/>
<pin id="897" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="src_kernel_win_0_va_10_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="4"/>
<pin id="900" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_213_2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="1"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_2/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="temp_0_i_i_i_0210_i_5_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="0" index="2" bw="8" slack="1"/>
<pin id="910" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_5/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_213_2_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_2_1/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="temp_0_i_i_i_0210_i_6_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="0"/>
<pin id="922" dir="0" index="2" bw="8" slack="0"/>
<pin id="923" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_6/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_213_2_2_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="1"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_2_2/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_22_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="1"/>
<pin id="935" dir="0" index="2" bw="8" slack="0"/>
<pin id="936" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="src_kernel_win_0_va_15_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="4"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="StgValue_181_store_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="8" slack="4"/>
<pin id="946" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_181/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="StgValue_182_store_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="1"/>
<pin id="950" dir="0" index="1" bw="8" slack="4"/>
<pin id="951" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/5 "/>
</bind>
</comp>

<comp id="952" class="1005" name="src_kernel_win_0_va_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="4"/>
<pin id="954" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="959" class="1005" name="src_kernel_win_0_va_1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="4"/>
<pin id="961" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="src_kernel_win_0_va_2_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="3"/>
<pin id="967" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="src_kernel_win_0_va_3_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="3"/>
<pin id="974" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="978" class="1005" name="src_kernel_win_0_va_4_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="3"/>
<pin id="980" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="985" class="1005" name="src_kernel_win_0_va_5_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="3"/>
<pin id="987" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="991" class="1005" name="right_border_buf_0_s_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="3"/>
<pin id="993" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="997" class="1005" name="right_border_buf_0_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="3"/>
<pin id="999" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="right_border_buf_0_2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="3"/>
<pin id="1005" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="p_src_cols_V_read_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="2"/>
<pin id="1011" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read "/>
</bind>
</comp>

<comp id="1014" class="1005" name="p_src_rows_V_read_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_s_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="2"/>
<pin id="1025" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_18_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_19_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="2"/>
<pin id="1035" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="p_neg465_i_i_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_neg465_i_i "/>
</bind>
</comp>

<comp id="1049" class="1005" name="exitcond461_i_i_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="1"/>
<pin id="1051" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i_i "/>
</bind>
</comp>

<comp id="1053" class="1005" name="i_V_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_21_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_137_not_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_137_not "/>
</bind>
</comp>

<comp id="1067" class="1005" name="icmp_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="1"/>
<pin id="1069" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_23_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_167_2_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_167_2 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_24_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="2"/>
<pin id="1082" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_50_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="2" slack="2"/>
<pin id="1089" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_51_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="2" slack="2"/>
<pin id="1094" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="tmp_52_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="2" slack="2"/>
<pin id="1099" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="exitcond460_i_i_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="1"/>
<pin id="1104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i_i "/>
</bind>
</comp>

<comp id="1106" class="1005" name="j_V_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="0"/>
<pin id="1108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1111" class="1005" name="or_cond_i_i_i_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i "/>
</bind>
</comp>

<comp id="1115" class="1005" name="brmerge_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1122" class="1005" name="k_buf_0_val_3_addr_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="11" slack="1"/>
<pin id="1124" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_56_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="2" slack="1"/>
<pin id="1130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="k_buf_0_val_4_addr_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="11" slack="1"/>
<pin id="1137" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1141" class="1005" name="k_buf_0_val_5_addr_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="11" slack="1"/>
<pin id="1143" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1147" class="1005" name="or_cond_i_i_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="1"/>
<pin id="1149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1151" class="1005" name="src_kernel_win_0_va_6_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="1"/>
<pin id="1153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="temp_0_i_i_i_0210_i_4_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="1"/>
<pin id="1160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_0210_i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="82" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="82" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="82" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="80" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="80" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="122" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="130" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="96" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="96" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="96" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="192" pin="2"/><net_sink comp="235" pin=4"/></net>

<net id="250"><net_src comp="192" pin="2"/><net_sink comp="223" pin=4"/></net>

<net id="255"><net_src comp="192" pin="2"/><net_sink comp="211" pin=4"/></net>

<net id="256"><net_src comp="223" pin="3"/><net_sink comp="235" pin=4"/></net>

<net id="257"><net_src comp="211" pin="3"/><net_sink comp="223" pin=4"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="180" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="186" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="180" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="186" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="262" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="262" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="262" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="102" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="104" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="262" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="8" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="106" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="340"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="108" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="262" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="262" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="8" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="262" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="16" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="262" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="110" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="106" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="102" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="359" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="373" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="110" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="359" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="106" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="24" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="112" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="262" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="110" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="106" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="102" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="405" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="419" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="110" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="405" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="106" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="24" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="114" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="262" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="110" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="106" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="102" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="451" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="465" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="110" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="451" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="106" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="24" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="384" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="359" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="398" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="430" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="405" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="444" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="514" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="476" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="451" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="490" pin="3"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="531" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="273" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="273" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="8" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="565"><net_src comp="104" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="273" pin="4"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="8" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="106" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="573"><net_src comp="559" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="108" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="16" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="273" pin="4"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="110" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="106" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="102" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="575" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="589" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="110" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="575" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="106" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="24" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="600" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="575" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="614" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="621" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="595" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="621" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="649"><net_src comp="629" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="569" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="671"><net_src comp="118" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="655" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="120" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="674"><net_src comp="120" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="680"><net_src comp="211" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="681"><net_src comp="664" pin="5"/><net_sink comp="675" pin=2"/></net>

<net id="689"><net_src comp="118" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="661" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="120" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="692"><net_src comp="120" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="698"><net_src comp="223" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="682" pin="5"/><net_sink comp="693" pin=2"/></net>

<net id="707"><net_src comp="118" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="658" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="120" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="710"><net_src comp="120" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="716"><net_src comp="235" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="717"><net_src comp="700" pin="5"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="693" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="711" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="675" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="740"><net_src comp="118" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="675" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="693" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="743"><net_src comp="711" pin="3"/><net_sink comp="733" pin=3"/></net>

<net id="749"><net_src comp="733" pin="5"/><net_sink comp="744" pin=1"/></net>

<net id="750"><net_src comp="675" pin="3"/><net_sink comp="744" pin=2"/></net>

<net id="758"><net_src comp="118" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="675" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="693" pin="3"/><net_sink comp="751" pin=2"/></net>

<net id="761"><net_src comp="711" pin="3"/><net_sink comp="751" pin=3"/></net>

<net id="767"><net_src comp="751" pin="5"/><net_sink comp="762" pin=1"/></net>

<net id="768"><net_src comp="693" pin="3"/><net_sink comp="762" pin=2"/></net>

<net id="776"><net_src comp="118" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="675" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="693" pin="3"/><net_sink comp="769" pin=2"/></net>

<net id="779"><net_src comp="711" pin="3"/><net_sink comp="769" pin=3"/></net>

<net id="785"><net_src comp="769" pin="5"/><net_sink comp="780" pin=1"/></net>

<net id="786"><net_src comp="711" pin="3"/><net_sink comp="780" pin=2"/></net>

<net id="803"><net_src comp="793" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="793" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="796" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="780" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="805" pin="3"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="780" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="805" pin="3"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="790" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="819" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="790" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="819" pin="3"/><net_sink comp="833" pin=2"/></net>

<net id="845"><net_src comp="787" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="833" pin="3"/><net_sink comp="841" pin=1"/></net>

<net id="852"><net_src comp="841" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="787" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="833" pin="3"/><net_sink comp="847" pin=2"/></net>

<net id="859"><net_src comp="762" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="847" pin="3"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="855" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="762" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="847" pin="3"/><net_sink comp="861" pin=2"/></net>

<net id="879"><net_src comp="872" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="780" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="869" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="894"><net_src comp="762" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="905"><net_src comp="898" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="911"><net_src comp="901" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="898" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="917"><net_src comp="895" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="906" pin="3"/><net_sink comp="913" pin=1"/></net>

<net id="924"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="895" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="906" pin="3"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="919" pin="3"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="919" pin="3"/><net_sink comp="932" pin=2"/></net>

<net id="939"><net_src comp="932" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="955"><net_src comp="132" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="962"><net_src comp="136" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="968"><net_src comp="140" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="975"><net_src comp="144" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="981"><net_src comp="148" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="988"><net_src comp="152" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="994"><net_src comp="156" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1000"><net_src comp="160" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1006"><net_src comp="164" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1012"><net_src comp="180" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1017"><net_src comp="186" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1020"><net_src comp="1014" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="1021"><net_src comp="1014" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1022"><net_src comp="1014" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1026"><net_src comp="280" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1031"><net_src comp="286" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1036"><net_src comp="292" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1042"><net_src comp="298" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1046"><net_src comp="1039" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1047"><net_src comp="1039" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1048"><net_src comp="1039" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1052"><net_src comp="304" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="309" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1061"><net_src comp="315" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="320" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1070"><net_src comp="336" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1075"><net_src comp="342" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1079"><net_src comp="348" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="354" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1090"><net_src comp="510" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="733" pin=4"/></net>

<net id="1095"><net_src comp="527" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="751" pin=4"/></net>

<net id="1100"><net_src comp="544" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="769" pin=4"/></net>

<net id="1105"><net_src comp="548" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="553" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1114"><net_src comp="600" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="634" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1121"><net_src comp="1115" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1125"><net_src comp="205" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1131"><net_src comp="646" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="664" pin=4"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="682" pin=4"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="700" pin=4"/></net>

<net id="1138"><net_src comp="217" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1144"><net_src comp="229" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1150"><net_src comp="650" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1154"><net_src comp="744" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1157"><net_src comp="1151" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1161"><net_src comp="861" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="906" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: Dilate : p_src_rows_V | {1 }
	Port: Dilate : p_src_cols_V | {1 }
	Port: Dilate : p_src_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i_i_i_0 : 1
	State 2
		exitcond461_i_i : 1
		i_V : 1
		StgValue_38 : 2
		tmp_21 : 1
		tmp_137_not : 2
		tmp : 1
		icmp : 2
		tmp_23 : 1
		tmp_167_2 : 1
		tmp_24 : 1
		tmp_25 : 1
		tmp_44 : 2
		rev : 3
		tmp_26 : 2
		or_cond_i495_i_i : 3
		tmp_45 : 2
		p_assign_5 : 3
		p_assign_4_1 : 1
		tmp_46 : 2
		rev1 : 3
		tmp_194_1 : 2
		or_cond_i495_i_i_1 : 3
		tmp_47 : 2
		p_assign_5_1 : 3
		p_assign_4_2 : 1
		tmp_48 : 2
		rev2 : 3
		tmp_194_2 : 2
		or_cond_i495_i_i_2 : 3
		tmp_49 : 2
		p_assign_5_2 : 3
		y : 3
		row_assign_7 : 4
		tmp_50 : 5
		y_1 : 3
		row_assign_7_1 : 4
		tmp_51 : 5
		y_2 : 3
		row_assign_7_2 : 4
		tmp_52 : 5
	State 3
		exitcond460_i_i : 1
		j_V : 1
		StgValue_84 : 2
		tmp_53 : 1
		icmp2 : 2
		ImagLoc_x : 1
		tmp_54 : 2
		rev3 : 3
		tmp_28 : 2
		or_cond_i_i_i : 3
		tmp_55 : 2
		p_assign_1 : 3
		x : 3
		col_assign_1 : 4
		brmerge : 3
		tmp_29 : 4
		k_buf_0_val_3_addr : 5
		k_buf_0_val_3_load : 6
		tmp_56 : 5
		k_buf_0_val_4_addr : 5
		k_buf_0_val_4_load : 6
		k_buf_0_val_5_addr : 5
		k_buf_0_val_5_load : 6
		StgValue_105 : 3
		or_cond_i_i : 3
		StgValue_112 : 3
	State 4
		tmp_30 : 1
		col_buf_0_val_0_0 : 2
		tmp_31 : 1
		col_buf_0_val_1_0 : 2
		tmp_32 : 1
		col_buf_0_val_2_0 : 2
		StgValue_131 : 1
		StgValue_132 : 1
		StgValue_135 : 3
		StgValue_136 : 3
		StgValue_137 : 3
		tmp_33 : 3
		src_kernel_win_0_va_6 : 4
		tmp_34 : 3
		src_kernel_win_0_va_7 : 4
		tmp_35 : 3
		src_kernel_win_0_va_8 : 4
		tmp_213_0_1 : 1
		temp_0_i_i_i_0210_i : 2
		tmp_213_0_2 : 5
		temp_0_i_i_i_0210_i_1 : 6
		tmp_213_1 : 7
		temp_0_i_i_i_0210_i_2 : 8
		tmp_213_1_1 : 9
		temp_0_i_i_i_0210_i_3 : 10
		tmp_213_1_2 : 11
		temp_0_i_i_i_0210_i_4 : 12
		StgValue_161 : 1
		StgValue_162 : 5
		StgValue_163 : 1
		StgValue_164 : 5
	State 5
		tmp_213_2 : 1
		temp_0_i_i_i_0210_i_5 : 2
		tmp_213_2_1 : 3
		temp_0_i_i_i_0210_i_6 : 4
		tmp_213_2_2 : 5
		tmp_22 : 6
		StgValue_177 : 7
		empty : 1
		StgValue_181 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          tmp_s_fu_280         |    0    |    39   |
|          |         tmp_18_fu_286         |    0    |    39   |
|          |         tmp_19_fu_292         |    0    |    39   |
|          |      p_neg465_i_i_fu_298      |    0    |    39   |
|    add   |           i_V_fu_309          |    0    |    39   |
|          |         tmp_25_fu_359         |    0    |    39   |
|          |      p_assign_4_1_fu_405      |    0    |    39   |
|          |      p_assign_4_2_fu_451      |    0    |    39   |
|          |           j_V_fu_553          |    0    |    39   |
|          |        ImagLoc_x_fu_575       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |       p_assign_5_fu_398       |    0    |    32   |
|          |      p_assign_5_1_fu_444      |    0    |    32   |
|          |      p_assign_5_2_fu_490      |    0    |    32   |
|          |            y_fu_497           |    0    |    32   |
|          |           y_1_fu_514          |    0    |    32   |
|          |           y_2_fu_531          |    0    |    32   |
|          |       p_assign_1_fu_614       |    0    |    32   |
|          |            x_fu_621           |    0    |    32   |
|          |    col_buf_0_val_0_0_fu_675   |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_693   |    0    |    8    |
|  select  |    col_buf_0_val_2_0_fu_711   |    0    |    8    |
|          |  src_kernel_win_0_va_6_fu_744 |    0    |    8    |
|          |  src_kernel_win_0_va_7_fu_762 |    0    |    8    |
|          |  src_kernel_win_0_va_8_fu_780 |    0    |    8    |
|          |   temp_0_i_i_i_0210_i_fu_805  |    0    |    8    |
|          |  temp_0_i_i_i_0210_i_1_fu_819 |    0    |    8    |
|          |  temp_0_i_i_i_0210_i_2_fu_833 |    0    |    8    |
|          |  temp_0_i_i_i_0210_i_3_fu_847 |    0    |    8    |
|          |  temp_0_i_i_i_0210_i_4_fu_861 |    0    |    8    |
|          |  temp_0_i_i_i_0210_i_5_fu_906 |    0    |    8    |
|          |  temp_0_i_i_i_0210_i_6_fu_919 |    0    |    8    |
|          |         tmp_22_fu_932         |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |     exitcond461_i_i_fu_304    |    0    |    20   |
|          |         tmp_21_fu_315         |    0    |    20   |
|          |          icmp_fu_336          |    0    |    20   |
|          |         tmp_23_fu_342         |    0    |    20   |
|          |        tmp_167_2_fu_348       |    0    |    20   |
|          |         tmp_24_fu_354         |    0    |    20   |
|          |         tmp_26_fu_379         |    0    |    20   |
|          |        tmp_194_1_fu_425       |    0    |    20   |
|          |        tmp_194_2_fu_471       |    0    |    20   |
|   icmp   |     exitcond460_i_i_fu_548    |    0    |    20   |
|          |          icmp2_fu_569         |    0    |    20   |
|          |         tmp_28_fu_595         |    0    |    20   |
|          |       tmp_213_0_1_fu_799      |    0    |    11   |
|          |       tmp_213_0_2_fu_813      |    0    |    11   |
|          |        tmp_213_1_fu_827       |    0    |    11   |
|          |       tmp_213_1_1_fu_841      |    0    |    11   |
|          |       tmp_213_1_2_fu_855      |    0    |    11   |
|          |        tmp_213_2_fu_901       |    0    |    11   |
|          |       tmp_213_2_1_fu_913      |    0    |    11   |
|          |       tmp_213_2_2_fu_927      |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |      row_assign_7_fu_505      |    0    |    39   |
|    sub   |     row_assign_7_1_fu_522     |    0    |    39   |
|          |     row_assign_7_2_fu_539     |    0    |    39   |
|          |      col_assign_1_fu_629      |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |         tmp_30_fu_664         |    0    |    13   |
|          |         tmp_31_fu_682         |    0    |    13   |
|    mux   |         tmp_32_fu_700         |    0    |    13   |
|          |         tmp_33_fu_733         |    0    |    13   |
|          |         tmp_34_fu_751         |    0    |    13   |
|          |         tmp_35_fu_769         |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |       tmp_137_not_fu_320      |    0    |    2    |
|          |           rev_fu_373          |    0    |    2    |
|    xor   |          rev1_fu_419          |    0    |    2    |
|          |          rev2_fu_465          |    0    |    2    |
|          |          rev3_fu_589          |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    or_cond_i495_i_i_fu_384    |    0    |    2    |
|          |   or_cond_i495_i_i_1_fu_430   |    0    |    2    |
|    and   |   or_cond_i495_i_i_2_fu_476   |    0    |    2    |
|          |      or_cond_i_i_i_fu_600     |    0    |    2    |
|          |       or_cond_i_i_fu_650      |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |         brmerge_fu_634        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          | p_src_cols_V_read_read_fu_180 |    0    |    0    |
|   read   | p_src_rows_V_read_read_fu_186 |    0    |    0    |
|          |        grp_read_fu_192        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |   StgValue_177_write_fu_198   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|           tmp_fu_326          |    0    |    0    |
|          |         tmp_53_fu_559         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_44_fu_365         |    0    |    0    |
|          |         tmp_45_fu_390         |    0    |    0    |
|          |         tmp_46_fu_411         |    0    |    0    |
| bitselect|         tmp_47_fu_436         |    0    |    0    |
|          |         tmp_48_fu_457         |    0    |    0    |
|          |         tmp_49_fu_482         |    0    |    0    |
|          |         tmp_54_fu_581         |    0    |    0    |
|          |         tmp_55_fu_606         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_50_fu_510         |    0    |    0    |
|   trunc  |         tmp_51_fu_527         |    0    |    0    |
|          |         tmp_52_fu_544         |    0    |    0    |
|          |         tmp_56_fu_646         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |         tmp_29_fu_639         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1342  |
|----------|-------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       brmerge_reg_1115       |    1   |
|   exitcond460_i_i_reg_1102   |    1   |
|   exitcond461_i_i_reg_1049   |    1   |
|         i_V_reg_1053         |   32   |
|         icmp_reg_1067        |    1   |
|         j_V_reg_1106         |   32   |
|  k_buf_0_val_3_addr_reg_1122 |   11   |
|  k_buf_0_val_4_addr_reg_1135 |   11   |
|  k_buf_0_val_5_addr_reg_1141 |   11   |
|    or_cond_i_i_i_reg_1111    |    1   |
|     or_cond_i_i_reg_1147     |    1   |
|     p_neg465_i_i_reg_1039    |   32   |
|  p_src_cols_V_read_reg_1009  |   32   |
|  p_src_rows_V_read_reg_1014  |   32   |
| right_border_buf_0_1_reg_997 |    8   |
| right_border_buf_0_2_reg_1003|    8   |
| right_border_buf_0_s_reg_991 |    8   |
| src_kernel_win_0_va_1_reg_959|    8   |
| src_kernel_win_0_va_2_reg_965|    8   |
| src_kernel_win_0_va_3_reg_972|    8   |
| src_kernel_win_0_va_4_reg_978|    8   |
| src_kernel_win_0_va_5_reg_985|    8   |
|src_kernel_win_0_va_6_reg_1151|    8   |
|  src_kernel_win_0_va_reg_952 |    8   |
|         t_V_5_reg_269        |   32   |
|          t_V_reg_258         |   32   |
|temp_0_i_i_i_0210_i_4_reg_1158|    8   |
|     tmp_137_not_reg_1062     |    1   |
|      tmp_167_2_reg_1076      |    1   |
|        tmp_18_reg_1028       |   32   |
|        tmp_19_reg_1033       |   32   |
|        tmp_21_reg_1058       |    1   |
|        tmp_23_reg_1072       |    1   |
|        tmp_24_reg_1080       |    1   |
|        tmp_50_reg_1087       |    2   |
|        tmp_51_reg_1092       |    2   |
|        tmp_52_reg_1097       |    2   |
|        tmp_56_reg_1128       |    2   |
|        tmp_s_reg_1023        |   32   |
+------------------------------+--------+
|             Total            |   460  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_211 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_223 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_223 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_235 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_235 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||  4.175  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1342  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |   460  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   460  |  1387  |
+-----------+--------+--------+--------+--------+
