# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SingleCycleCPU.srcs/sources_1/imports/Materials" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/Alu.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/ClockDividor.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/Comparator.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/Core.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/DMem.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/IMem.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/ImmGen.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/LEDCtrl.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/MACtrl.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/Mem.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/PC.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/RegFile.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/VGA.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/VgaController.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDebugger.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDisplay.v" \
"../../../../SingleCycleCPU.srcs/sources_1/imports/Materials/Top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
