// Seed: 1836954668
module module_0 #(
    parameter id_1 = 32'd64
);
  wire _id_1;
  id_2 :
  assert property (@(*) id_2[id_1]) if (1);
endmodule
module module_1 #(
    parameter id_2 = 32'd24,
    parameter id_4 = 32'd15
) (
    id_1,
    _id_2,
    id_3,
    _id_4[id_2 :-1|1'h0],
    id_5
);
  inout logic [7:0] id_5;
  inout logic [7:0] _id_4;
  output wire id_3;
  output wire _id_2;
  output wire id_1;
  always return 1;
  module_0 modCall_1 ();
  always id_5[id_4] <= (id_5);
  logic id_6;
  reg id_7, id_8, id_9, id_10, id_11, \id_12 ;
  always id_10 = 1;
  wire id_13;
  wire id_14;
endmodule
