{"Source Block": ["hdl/library/axi_dmac/request_arb.v@156:166@HdlIdDef", "\nlocalparam DMA_TYPE_MM_AXI = 0;\nlocalparam DMA_TYPE_STREAM_AXI = 1;\nlocalparam DMA_TYPE_FIFO = 2;\n\nlocalparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n\nlocalparam DMA_DATA_WIDTH = C_DMA_DATA_WIDTH_SRC < C_DMA_DATA_WIDTH_DEST ?\n\tC_DMA_DATA_WIDTH_DEST : C_DMA_DATA_WIDTH_SRC;\n\n\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@158:169", "localparam DMA_TYPE_STREAM_AXI = 1;\nlocalparam DMA_TYPE_FIFO = 2;\n\nlocalparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n\nlocalparam DMA_DATA_WIDTH = C_DMA_DATA_WIDTH_SRC < C_DMA_DATA_WIDTH_DEST ?\n\tC_DMA_DATA_WIDTH_DEST : C_DMA_DATA_WIDTH_SRC;\n\n\n\n// Bytes per burst is the same for both dest and src, but bytes per beat may\n// differ, so beats per burst may also differ\n"], ["hdl/library/axi_dmac/request_arb.v@154:164", "\nparameter C_ID_WIDTH = $clog2(C_FIFO_SIZE * 2);\n\nlocalparam DMA_TYPE_MM_AXI = 0;\nlocalparam DMA_TYPE_STREAM_AXI = 1;\nlocalparam DMA_TYPE_FIFO = 2;\n\nlocalparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n\nlocalparam DMA_DATA_WIDTH = C_DMA_DATA_WIDTH_SRC < C_DMA_DATA_WIDTH_DEST ?\n\tC_DMA_DATA_WIDTH_DEST : C_DMA_DATA_WIDTH_SRC;\n"]], "Diff Content": {"Delete": [[161, "localparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n"]], "Add": [[161, "localparam DMA_ADDR_WIDTH_DEST = 32 - C_BYTES_PER_BEAT_WIDTH_DEST;\n"], [161, "localparam DMA_ADDR_WIDTH_SRC = 32 - C_BYTES_PER_BEAT_WIDTH_SRC;\n"]]}}