<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134228602-6"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134228602-6');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>üé© üëèüèº üë©‚Äçüîß STM32H7 - r√©glage de l'horloge sans HAL ü§∑ ü§õüèΩ üìÆ</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="Il n'y a pas si longtemps, STM a lanc√© la tr√®s puissante gamme de cristaux STM32H7 selon les normes des microcontr√¥leurs. Ce qui m'a attir√© chez elle:...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <link href="https://fonts.googleapis.com/css?family=Quicksand&display=swap" rel="stylesheet">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script>document.write('<script src="//pagea' + 'd2.googles' + 'yndication.com/pagea' + 'd/js/a' + 'dsby' + 'google.js"><\/script>')</script>
  <script>
        var superSpecialObject = {};
        superSpecialObject['google_a' + 'd_client'] = 'ca-p' + 'ub-6974184241884155';
        superSpecialObject['enable_page_level_a' + 'ds'] = true;
       (window['a' + 'dsbygoogle'] = window['a' + 'dsbygoogle'] || []).push(superSpecialObject);
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly-es.github.io/index.html"></a>
    <div class="page-header-text">Geekly articles weekly</div>
  </header>
  <section class="page js-page"><h1>STM32H7 - r√©glage de l'horloge sans HAL</h1><div class="post__body post__body_full"><div class="post__text post__text-html post__text_v1" id="post-content-body" data-io-article-url="https://habr.com/ru/post/427435/">  Il n'y a pas si longtemps, STM a lanc√© la tr√®s puissante gamme de cristaux STM32H7 selon les normes des microcontr√¥leurs.  Ce qui m'a attir√© chez elle: <br><br><ul><li>  fr√©quence de coeur augment√©e jusqu'√† 400 MHz </li><li>  RAM augment√©e, jusqu'√† 1 Mo </li><li>  ADC 16 bits </li><li>  compatibilit√© broche √† broche avec la s√©rie F7 </li></ul><br>  Je pensais parfaitement, j'ai soud√© le cristal STM32H743IIT6 sur la carte au lieu du STM32F746IGT6 et commenc√© un nouveau projet dans SW4STM32. <br><a name="habracut"></a><br>  Il est pratique d'utiliser l'onglet Configuration de l'horloge du programme STM32CubeMX pour calculer les coefficients des diviseurs et les facteurs du syst√®me d'horloge du microcontr√¥leur. <br><br>  Param√®tres d'horloge: <br><br><ul><li>  quartz externe - 8 MHz </li><li>  source de fr√©quence pour PLL1 - quartz externe (HSE) </li><li>  diviseur pour PLL1 - 4 (DIVM1) </li><li>  multiplicateur PLL1 - 400 (DIVN1) </li><li>  diviseurs de sortie - 2 (DIVP1, DIVQ1, DIVR1) </li></ul><br>  En cons√©quence, la fr√©quence centrale (SYSCLK) est de 400 MHz. <br><br><img src="https://habrastorage.org/webt/gn/ob/_r/gnob_rftv_katjplg7v42hfavjc.jpeg"><br><br>  En plus du STM32CubeMX, il existe √©galement le package de micrologiciel STM32CubeH7, qui contient un grand nombre d'exemples d'utilisation de p√©riph√©riques pour le STM32H7.  C'est de lui que la s√©quence d'initialisation du syst√®me d'horloge du microcontr√¥leur a √©t√© prise. <br><br>  Les informations et commentaires proviennent des sources suivantes: <br><br><ul><li>  SystemClock_Config du package de micrologiciel STM32CubeH7 </li><li>  Manuel de r√©f√©rence MCU 32 bits avanc√©s bas√©s sur ARM STM32H743 / 753 et STM32H750 </li><li>  - Fiche technique STM32H743xI </li></ul><br>  Commen√ßons donc. <br><br>  1. Allumer le quartz externe et attendre d'√™tre pr√™t. <br><br><pre><code class="hljs pgsql">// <span class="hljs-keyword"><span class="hljs-keyword">Enable</span></span> HSE RCC-&gt;CR |= RCC_CR_HSEON; // Wait till HSE <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> ready <span class="hljs-keyword"><span class="hljs-keyword">while</span></span>((RCC-&gt;CR &amp; RCC_CR_HSERDY) == <span class="hljs-number"><span class="hljs-number">0</span></span>);</code> </pre> <br>  2. Indication de la source de fr√©quence pour PLL1 - quartz externe. <br><br><pre> <code class="hljs objectivec"><span class="hljs-comment"><span class="hljs-comment">//RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; RCC -&gt; PLLCKSELR |= RCC_PLLCKSELR_PLLSRC_HSE;</span></span></code> </pre> <br>  3. La valeur du diviseur est d√©finie sur 4. <br><br><pre> <code class="hljs erlang-repl">//PLLM = <span class="hljs-number"><span class="hljs-number">4</span></span> RCC -&gt; PLLCKSELR &amp;= ~RCC_PLLCKSELR_DIVM1_5; //<span class="hljs-number"><span class="hljs-number">0</span></span> RCC -&gt; PLLCKSELR &amp;= ~RCC_PLLCKSELR_DIVM1_4; //<span class="hljs-number"><span class="hljs-number">0</span></span> RCC -&gt; PLLCKSELR &amp;= ~RCC_PLLCKSELR_DIVM1_3; //<span class="hljs-number"><span class="hljs-number">0</span></span> RCC -&gt; PLLCKSELR |= RCC_PLLCKSELR_DIVM1_2; //<span class="hljs-number"><span class="hljs-number">1</span></span> RCC -&gt; PLLCKSELR &amp;= ~RCC_PLLCKSELR_DIVM1_1; //<span class="hljs-number"><span class="hljs-number">0</span></span> RCC -&gt; PLLCKSELR &amp;= ~RCC_PLLCKSELR_DIVM1_0; //<span class="hljs-number"><span class="hljs-number">0</span></span></code> </pre> <br>  4. Le facteur N et les diviseurs P, Q, R <br><br><pre> <code class="hljs ruby"> /<span class="hljs-regexp"><span class="hljs-regexp">/PLL1DIVR bits /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/DIVN1[8:0] 0 - 8 PLLN = 400 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/DIVP1[6:0] 9 - 15 PLLP = 2 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/DIVQ1[6:0] 16 - 22 PLLQ = 2 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/DIVR1[6:0] 24 - 30 PLLR = 2 RCC -&gt; PLL1DIVR |= 0x0101038F;</span></span></code> </pre> <br>  5. Diviseur de fr√©quence fractionnaire PLL (si n√©cessaire) <br><br><pre> <code class="hljs lisp">// /* Configure PLL PLL1FRACN */ //__HAL_RCC_PLLFRACN_CONFIG(<span class="hljs-name"><span class="hljs-name">RCC_OscInitStruct-&gt;PLL</span></span>.PLLFRACN)<span class="hljs-comment"><span class="hljs-comment">; RCC -&gt; PLL1FRACR = 0;</span></span></code> </pre> <br>  6. Indication de la plage de fr√©quences d'entr√©e PLL1 <br><br><pre> <code class="hljs objectivec"> <span class="hljs-comment"><span class="hljs-comment">/* Select PLL1 input reference frequency range: VCI */</span></span> <span class="hljs-comment"><span class="hljs-comment">//__HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct-&gt;PLL.PLLRGE) ; RCC-&gt;PLLCFGR |= RCC_PLLCFGR_PLL1RGE_3;</span></span></code> </pre> <br>  7. Indication de la plage de fr√©quence de sortie PLL1 <br><br><pre> <code class="hljs objectivec"> <span class="hljs-comment"><span class="hljs-comment">/* Select PLL1 output frequency range : VCO */</span></span> <span class="hljs-comment"><span class="hljs-comment">//__HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct-&gt;PLL.PLLVCOSEL) ; RCC-&gt;PLLCFGR &amp;= ~RCC_PLLCFGR_PLL1VCOSEL;</span></span></code> </pre> <br>  8. Mise en marche des diviseurs de sortie PLL1: P, Q, R <br><br><pre> <code class="hljs ruby"> /* Enable PLL System Clock output. *<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/Bit 16 DIVP1EN: PLL1 DIVP divider output enable RCC-&gt;PLLCFGR |= RCC_PLLCFGR_DIVP1EN; /</span></span>* Enable PLL1Q Clock output. *<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); RCC-&gt;PLLCFGR |= RCC_PLLCFGR_DIVQ1EN; /</span></span>* Enable PLL1R Clock output. *<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR); RCC-&gt;PLLCFGR |= RCC_PLLCFGR_DIVR1EN;</span></span></code> </pre> <br>  9. L'inclusion du diviseur fractionnaire. <br><br><pre> <code class="hljs objectivec"> <span class="hljs-comment"><span class="hljs-comment">/* Enable PLL1FRACN . */</span></span> <span class="hljs-comment"><span class="hljs-comment">//__HAL_RCC_PLLFRACN_ENABLE(); RCC-&gt;PLLCFGR |= RCC_PLLCFGR_PLL1FRACEN;</span></span></code> </pre> <br>  10. D√©marrez PLL1 et attendez la disponibilit√© <br><br><pre> <code class="hljs objectivec"> <span class="hljs-comment"><span class="hljs-comment">/* Enable the main PLL. */</span></span> <span class="hljs-comment"><span class="hljs-comment">//__HAL_RCC_PLL_ENABLE(); RCC-&gt;CR |= RCC_CR_PLLON; while((RCC-&gt;CR &amp; RCC_CR_PLL1RDY) == 0);</span></span></code> </pre> <br>  PLL1 est configur√© et fonctionne.  S√©lectionnez maintenant la source de fr√©quence SYSCLK et configurez les diviseurs de bus. <br><br>  11. S√©parateur de 2 HPRE <br><br><pre> <code class="hljs erlang-repl"> //RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2; // MODIFY_REG(RCC-&gt;D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct-&gt;AHBCLKDivider); //HPRE[<span class="hljs-number"><span class="hljs-number">3</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>]: D1 domain AHB prescaler //<span class="hljs-number"><span class="hljs-number">1000</span></span>: rcc_hclk3 = sys_d1cpre_ck / <span class="hljs-number"><span class="hljs-number">2</span></span> RCC -&gt; D1CFGR |= RCC_D1CFGR_HPRE_3; //<span class="hljs-number"><span class="hljs-number">1</span></span> RCC -&gt; D1CFGR &amp;= ~RCC_D1CFGR_HPRE_2; //<span class="hljs-number"><span class="hljs-number">0</span></span> RCC -&gt; D1CFGR &amp;= ~RCC_D1CFGR_HPRE_1; //<span class="hljs-number"><span class="hljs-number">0</span></span> RCC -&gt; D1CFGR &amp;= ~RCC_D1CFGR_HPRE_0; //<span class="hljs-number"><span class="hljs-number">0</span></span></code> </pre> <br>  12. Sans division D1CPRE <br><br><pre> <code class="hljs ruby"> /<span class="hljs-regexp"><span class="hljs-regexp">/RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/MODIFY_REG(RCC-&gt;D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct-&gt;SYSCLKDivider); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/D1CPRE[3:0]: D1 domain Core prescaler /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/0xxx: sys_ck not divided (default after reset) RCC -&gt; D1CFGR &amp;= ~RCC_D1CFGR_D1CPRE_3; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/0 RCC -&gt; D1CFGR &amp;= ~RCC_D1CFGR_D1CPRE_2; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/0 RCC -&gt; D1CFGR &amp;= ~RCC_D1CFGR_D1CPRE_1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/0 RCC -&gt; D1CFGR &amp;= ~RCC_D1CFGR_D1CPRE_0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/0</span></span></code> </pre> <br>  13. D√©finissez PLL1 comme source SYSCLK et attendez la disponibilit√© <br><br><pre> <code class="hljs erlang-repl"> //RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; //MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, RCC_ClkInitStruct-&gt;SYSCLKSource); //SW[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>]: System clock switch //<span class="hljs-number"><span class="hljs-number">011</span></span>: PLL1 selected as system clock (pll1_p_ck) RCC-&gt;CFGR &amp;= ~RCC_CFGR_SW_2; //<span class="hljs-number"><span class="hljs-number">0</span></span> RCC-&gt;CFGR |= RCC_CFGR_SW_1; //<span class="hljs-number"><span class="hljs-number">1</span></span> RCC-&gt;CFGR |= RCC_CFGR_SW_0; //<span class="hljs-number"><span class="hljs-number">1</span></span> while((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL1);</code> </pre> <br>  14. S√©parateur par 2 D1PPRE <br><br><pre> <code class="hljs erlang-repl"> //D1PCLK1 Configuration //RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2; //MODIFY_REG(RCC-&gt;D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct-&gt;APB3CLKDivider); //Bits <span class="hljs-number"><span class="hljs-number">6</span></span>:<span class="hljs-number"><span class="hljs-number">4</span></span> D1PPRE[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>]: D1 domain APB3 prescaler //<span class="hljs-number"><span class="hljs-number">100</span></span>: rcc_pclk3 = rcc_hclk3 / <span class="hljs-number"><span class="hljs-number">2</span></span> RCC -&gt; D1CFGR |= RCC_D1CFGR_D1PPRE_2; RCC -&gt; D1CFGR &amp;= ~RCC_D1CFGR_D1PPRE_1; RCC -&gt; D1CFGR &amp;= ~RCC_D1CFGR_D1PPRE_0;</code> </pre> <br>  15. S√©parateur par 2 D2PPRE1 <br><br><pre> <code class="hljs erlang-repl"> //PCLK1 Configuration //RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; //MODIFY_REG(RCC-&gt;D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct-&gt;APB1CLKDivider)); //Bits <span class="hljs-number"><span class="hljs-number">6</span></span>:<span class="hljs-number"><span class="hljs-number">4</span></span> D2PPRE1[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>]: D2 domain APB1 prescaler //<span class="hljs-number"><span class="hljs-number">100</span></span>: rcc_pclk1 = rcc_hclk1 / <span class="hljs-number"><span class="hljs-number">2</span></span> RCC -&gt; D2CFGR |= RCC_D2CFGR_D2PPRE1_2; RCC -&gt; D2CFGR &amp;= ~RCC_D2CFGR_D2PPRE1_1; RCC -&gt; D2CFGR &amp;= ~RCC_D2CFGR_D2PPRE1_0;</code> </pre> <br>  16. Diviseur par 2 D2PPRE2 <br><br><pre> <code class="hljs erlang-repl"> //PCLK2 Configuration //RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; //MODIFY_REG(RCC-&gt;D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct-&gt;APB2CLKDivider)); //Bits <span class="hljs-number"><span class="hljs-number">10</span></span>:<span class="hljs-number"><span class="hljs-number">8</span></span> D2PPRE2[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>]: D2 domain APB2 prescaler //<span class="hljs-number"><span class="hljs-number">100</span></span>: rcc_pclk2 = rcc_hclk1 / <span class="hljs-number"><span class="hljs-number">2</span></span> RCC -&gt; D2CFGR |= RCC_D2CFGR_D2PPRE2_2; RCC -&gt; D2CFGR &amp;= ~RCC_D2CFGR_D2PPRE2_1; RCC -&gt; D2CFGR &amp;= ~RCC_D2CFGR_D2PPRE2_0;</code> </pre> <br>  17. Diviseur par 2 D3PPRE <br><br><pre> <code class="hljs erlang-repl"> //D3PCLK1 Configuration //RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; //MODIFY_REG(RCC-&gt;D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct-&gt;APB4CLKDivider) ); //Bits <span class="hljs-number"><span class="hljs-number">6</span></span>:<span class="hljs-number"><span class="hljs-number">4</span></span> D3PPRE[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>]: D3 domain APB4 prescaler //<span class="hljs-number"><span class="hljs-number">100</span></span>: rcc_pclk4 = rcc_hclk4 / <span class="hljs-number"><span class="hljs-number">2</span></span> RCC -&gt; D3CFGR |= RCC_D3CFGR_D3PPRE_2; RCC -&gt; D3CFGR &amp;= ~RCC_D3CFGR_D3PPRE_1; RCC -&gt; D3CFGR &amp;= ~RCC_D3CFGR_D3PPRE_0;</code> </pre> <br>  Afin de nous assurer que la configuration et le d√©marrage ont r√©ussi, nous utilisons la sortie du microcontr√¥leur MCO2.  Cette sortie doit avoir une fr√©quence de 26,666 MHz avec un s√©parateur de sortie de 15. <br><br><img src="https://habrastorage.org/webt/b6/2w/df/b62wdfa3oyu5myzx7-dacvqofxy.jpeg"><br><br>  Super.  La fr√©quence est pr√©sente, alors tout se fait correctement. </div></div><p>Source: <a rel="nofollow" href="https://habr.com/ru/post/fr427435/">https://habr.com/ru/post/fr427435/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../fr427423/index.html">City2Share: voitures √©lectriques et autonomes dans les p√¥les logistiques de Munich</a></li>
<li><a href="../fr427427/index.html">Comment ils arrivent √† l'informatique: √† propos des stagiaires et des joons (r√©sultat du sondage ¬´My Circle¬ª)</a></li>
<li><a href="../fr427429/index.html">Framework GUI - par thread</a></li>
<li><a href="../fr427431/index.html">Fonctionnement d'Android, partie 4</a></li>
<li><a href="../fr427433/index.html">√âquilibrage du trafic dans les r√©seaux IP de l'op√©rateur</a></li>
<li><a href="../fr427437/index.html">Configuration des serveurs li√©s: serveur sql ms et teradata</a></li>
<li><a href="../fr427439/index.html">Toute la v√©rit√© sur RTOS. Article # 16. Signaux</a></li>
<li><a href="../fr427441/index.html">Convergence avec Kubernetes</a></li>
<li><a href="../fr427443/index.html">Vivisection du succ√®s</a></li>
<li><a href="../fr427447/index.html">PVS-Studio prend en charge la cha√Æne d'outils int√©gr√©e GNU Arm</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter57283870 = new Ya.Metrika({
                  id:57283870,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/57283870" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134228602-6', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

<footer class="page-footer">
  <div class="page-footer-legal-info-container page-footer-element">
    <p>
      Weekly-Geekly ES | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
    </p>
  </div>
  <div class="page-footer-counters-container page-footer-element">
    <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=9uU9J9pq8z7k8xEBHYSfs6DenIBAHs3vLIHcPIJW9d0&co=3a3a3a&ct=ffffff'/></a>
  </div>
</footer>
  
</body>

</html>