0.7
2020.2
May 22 2024
19:03:11
C:/Users/jsphtkn/Vivado Projects/sstu_project_2_UART/sstu_project_2_UART.sim/sim_1/impl/timing/xsim/uart_top_tb_time_impl.v,1736845370,verilog,,C:/Users/jsphtkn/Vivado Projects/sstu_project_2_UART/sstu_project_2_UART.srcs/sim_1/new/uart_top_tb.v,,baud_gen;glbl;uart_rx;uart_top;uart_tx,,,,,,,,
C:/Users/jsphtkn/Vivado Projects/sstu_project_2_UART/sstu_project_2_UART.srcs/sim_1/new/uart_top_tb.v,1736806279,verilog,,,,uart_top_tb,,,,,,,,
