<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.3 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml mbx2_system_top.twx mbx2_system_top.ncd -o
mbx2_system_top.twr mbx2_system_top.pcf -ucf LX150T_AWAKE_SL_Rev1.ucf

</twCmdLine><twDesign>mbx2_system_top.ncd</twDesign><twDesignPath>mbx2_system_top.ncd</twDesignPath><twPCF>mbx2_system_top.pcf</twPCF><twPcfPath>mbx2_system_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.20 2011-10-03</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3391 - Timing constraint OFFSET = IN 6 ns BEFORE COMP &quot;Ethernet_Lite_RX_CLK&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twInfo anchorID="4">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="NETSKEW" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i&quot; MAXSKEW = 6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>3.597</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>2.403</twSlack><twNet>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twNet><twSkew>3.597</twSkew><twTimeConst>6.000</twTimeConst><twAbsSlack>2.403</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>R7.I</twSrc><twDest>OLOGIC_X0Y82.CLK0</twDest><twNetDelInfo twAcc="twRouted">2.415</twNetDelInfo><twSkew>0.592</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>OLOGIC_X0Y96.CLK0</twDest><twNetDelInfo twAcc="twRouted">4.055</twNetDelInfo><twSkew>2.232</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>OLOGIC_X0Y99.CLK0</twDest><twNetDelInfo twAcc="twRouted">4.122</twNetDelInfo><twSkew>2.299</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>OLOGIC_X0Y85.CLK0</twDest><twNetDelInfo twAcc="twRouted">2.155</twNetDelInfo><twSkew>0.332</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>OLOGIC_X0Y84.CLK0</twDest><twNetDelInfo twAcc="twRouted">2.155</twNetDelInfo><twSkew>0.332</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X0Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">3.390</twNetDelInfo><twSkew>1.567</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X0Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">3.238</twNetDelInfo><twSkew>1.415</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X0Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">3.220</twNetDelInfo><twSkew>1.397</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X1Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">3.238</twNetDelInfo><twSkew>1.415</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X1Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">3.220</twNetDelInfo><twSkew>1.397</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X1Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">3.040</twNetDelInfo><twSkew>1.217</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X4Y45.CLK</twDest><twNetDelInfo twAcc="twRouted">5.191</twNetDelInfo><twSkew>3.368</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X4Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">4.077</twNetDelInfo><twSkew>2.254</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X4Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">3.917</twNetDelInfo><twSkew>2.094</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X4Y72.CLK</twDest><twNetDelInfo twAcc="twRouted">3.282</twNetDelInfo><twSkew>1.459</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X5Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">4.375</twNetDelInfo><twSkew>2.552</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X5Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">3.497</twNetDelInfo><twSkew>1.674</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X6Y79.CLK</twDest><twNetDelInfo twAcc="twRouted">3.030</twNetDelInfo><twSkew>1.207</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X6Y80.CLK</twDest><twNetDelInfo twAcc="twRouted">2.870</twNetDelInfo><twSkew>1.047</twSkew></twNetSkew><twNetSkew><twSrc>R7.I</twSrc><twDest>SLICE_X8Y44.AX</twDest><twNetDelInfo twAcc="twRouted">5.420</twNetDelInfo><twSkew>3.597</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i&quot; PERIOD = 40 ns HIGH         14 ns;</twConstName><twItemCnt>165</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>110</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.051</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.682</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I</twDest><twTotPathDel>4.280</twTotPathDel><twClkSkew dest = "0.714" src = "2.717">2.003</twClkSkew><twDelConst>14.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y84.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>Ethernet_Lite_TXD_3_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>4.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.994</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I</twDest><twTotPathDel>4.128</twTotPathDel><twClkSkew dest = "0.714" src = "2.557">1.843</twClkSkew><twDelConst>14.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y84.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>Ethernet_Lite_TXD_3_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>2.666</twRouteDel><twTotDel>4.128</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.839</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twDest><twTotPathDel>3.872</twTotPathDel><twClkSkew dest = "1.817" src = "4.071">2.254</twClkSkew><twDelConst>14.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_en11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_en_i</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y82.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>Ethernet_Lite_TX_EN_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>2.456</twRouteDel><twTotDel>3.872</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.017</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twDest><twTotPathDel>3.854</twTotPathDel><twClkSkew dest = "1.817" src = "3.911">2.094</twClkSkew><twDelConst>14.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y64.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_en11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_en_i</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y82.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>Ethernet_Lite_TX_EN_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>2.438</twRouteDel><twTotDel>3.854</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.924</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I</twDest><twTotPathDel>4.198</twTotPathDel><twClkSkew dest = "0.714" src = "2.557">1.843</twClkSkew><twDelConst>14.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data21</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.321</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y85.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>Ethernet_Lite_TXD_2_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>2.782</twRouteDel><twTotDel>4.198</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.940</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I</twDest><twTotPathDel>4.022</twTotPathDel><twClkSkew dest = "0.714" src = "2.717">2.003</twClkSkew><twDelConst>14.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y63.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data21</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.321</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y85.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>Ethernet_Lite_TXD_2_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I</twBEL></twPathDel><twLogDel>1.463</twLogDel><twRouteDel>2.559</twRouteDel><twTotDel>4.022</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i&quot; PERIOD = 40 ns HIGH
        14 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (SLICE_X4Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twDest><twTotPathDel>1.224</twTotPathDel><twClkSkew dest = "1.171" src = "0.100">-1.071</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X5Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.920</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y45.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>0.920</twRouteDel><twTotDel>1.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (SLICE_X4Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twDest><twTotPathDel>1.224</twTotPathDel><twClkSkew dest = "1.171" src = "0.100">-1.071</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X5Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.920</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y45.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>0.920</twRouteDel><twTotDel>1.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (SLICE_X4Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.164</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twDest><twTotPathDel>1.235</twTotPathDel><twClkSkew dest = "1.171" src = "0.100">-1.071</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X5Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.920</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y45.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twBEL></twPathDel><twLogDel>0.315</twLogDel><twRouteDel>0.920</twRouteDel><twTotDel>1.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="27"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i&quot; PERIOD = 40 ns HIGH
        14 ns;</twPinLimitBanner><twPinLimit anchorID="28" type="MINPERIOD" name="Tockper" slack="38.361" period="40.000" constraintValue="40.000" deviceLimit="1.639" freqLimit="610.128" physResource="Ethernet_Lite_TX_EN_OBUF/CLK0" logResource="mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF/CK0" locationPin="OLOGIC_X0Y82.CLK0" clockNet="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i"/><twPinLimit anchorID="29" type="MINPERIOD" name="Tockper" slack="38.361" period="40.000" constraintValue="40.000" deviceLimit="1.639" freqLimit="610.128" physResource="Ethernet_Lite_TXD_0_OBUF/CLK0" logResource="mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I/CK0" locationPin="OLOGIC_X0Y96.CLK0" clockNet="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i"/><twPinLimit anchorID="30" type="MINPERIOD" name="Tockper" slack="38.361" period="40.000" constraintValue="40.000" deviceLimit="1.639" freqLimit="610.128" physResource="Ethernet_Lite_TXD_1_OBUF/CLK0" logResource="mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I/CK0" locationPin="OLOGIC_X0Y99.CLK0" clockNet="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i"/></twPinLimitRpt></twConst><twConst anchorID="31" twConstType="NETSKEW" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF&quot; MAXSKEW = 6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>3.665</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>2.335</twSlack><twNet>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twNet><twSkew>3.665</twSkew><twTimeConst>6.000</twTimeConst><twAbsSlack>2.335</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>V4.I</twSrc><twDest>ILOGIC_X0Y109.CLK0</twDest><twNetDelInfo twAcc="twRouted">2.426</twNetDelInfo><twSkew>0.592</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>ILOGIC_X0Y106.CLK0</twDest><twNetDelInfo twAcc="twRouted">2.426</twNetDelInfo><twSkew>0.592</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>ILOGIC_X0Y98.CLK0</twDest><twNetDelInfo twAcc="twRouted">2.426</twNetDelInfo><twSkew>0.592</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>ILOGIC_X0Y101.CLK0</twDest><twNetDelInfo twAcc="twRouted">2.426</twNetDelInfo><twSkew>0.592</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>ILOGIC_X0Y100.CLK0</twDest><twNetDelInfo twAcc="twRouted">2.426</twNetDelInfo><twSkew>0.592</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>ILOGIC_X0Y103.CLK0</twDest><twNetDelInfo twAcc="twRouted">2.426</twNetDelInfo><twSkew>0.592</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X4Y43.CLK</twDest><twNetDelInfo twAcc="twRouted">4.855</twNetDelInfo><twSkew>3.021</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X5Y42.CLK</twDest><twNetDelInfo twAcc="twRouted">4.860</twNetDelInfo><twSkew>3.026</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X5Y43.CLK</twDest><twNetDelInfo twAcc="twRouted">4.855</twNetDelInfo><twSkew>3.021</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X9Y44.CLK</twDest><twNetDelInfo twAcc="twRouted">5.065</twNetDelInfo><twSkew>3.231</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X10Y36.CLK</twDest><twNetDelInfo twAcc="twRouted">5.351</twNetDelInfo><twSkew>3.517</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X10Y37.CLK</twDest><twNetDelInfo twAcc="twRouted">5.499</twNetDelInfo><twSkew>3.665</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X10Y43.CLK</twDest><twNetDelInfo twAcc="twRouted">5.076</twNetDelInfo><twSkew>3.242</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X10Y44.CLK</twDest><twNetDelInfo twAcc="twRouted">4.913</twNetDelInfo><twSkew>3.079</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X10Y45.CLK</twDest><twNetDelInfo twAcc="twRouted">5.079</twNetDelInfo><twSkew>3.245</twSkew></twNetSkew><twNetSkew><twSrc>V4.I</twSrc><twDest>SLICE_X11Y44.CLK</twDest><twNetDelInfo twAcc="twRouted">4.913</twNetDelInfo><twSkew>3.079</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF&quot; PERIOD = 40 ns HIGH 14 ns;</twConstName><twItemCnt>142</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>131</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.425</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X10Y37.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.001</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twSrc><twDest BELType="RAM">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA</twDest><twTotPathDel>6.749</twTotPathDel><twClkSkew dest = "5.205" src = "2.420">-2.785</twClkSkew><twDelConst>14.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twSrc><twDest BELType='RAM'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y109.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>ILOGIC_X0Y109.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.855</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.098</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>5.855</twRouteDel><twTotDel>6.749</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (SLICE_X10Y37.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.257</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twSrc><twDest BELType="RAM">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1</twDest><twTotPathDel>6.493</twTotPathDel><twClkSkew dest = "5.205" src = "2.420">-2.785</twClkSkew><twDelConst>14.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twSrc><twDest BELType='RAM'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y103.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>ILOGIC_X0Y103.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.457</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>5.457</twRouteDel><twTotDel>6.493</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X10Y37.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.400</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twSrc><twDest BELType="RAM">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1</twDest><twTotPathDel>6.350</twTotPathDel><twClkSkew dest = "5.205" src = "2.420">-2.785</twClkSkew><twDelConst>14.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twSrc><twDest BELType='RAM'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y106.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>ILOGIC_X0Y106.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.346</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.012</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>5.346</twRouteDel><twTotDel>6.350</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF&quot; PERIOD = 40 ns HIGH 14 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X10Y37.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType="RAM">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA</twDest><twTotPathDel>0.626</twTotPathDel><twClkSkew dest = "0.938" src = "0.613">-0.325</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType='RAM'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="54.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.723</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.723</twRouteDel><twTotDel>0.626</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="54.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>-15.5</twPctLog><twPctRoute>115.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X10Y37.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType="RAM">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1</twDest><twTotPathDel>0.626</twTotPathDel><twClkSkew dest = "0.938" src = "0.613">-0.325</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType='RAM'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="54.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.723</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.723</twRouteDel><twTotDel>0.626</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="54.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>-15.5</twPctLog><twPctRoute>115.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X10Y37.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType="RAM">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB</twDest><twTotPathDel>0.626</twTotPathDel><twClkSkew dest = "0.938" src = "0.613">-0.325</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType='RAM'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="54.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.723</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.723</twRouteDel><twTotDel>0.626</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="54.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>-15.5</twPctLog><twPctRoute>115.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="45"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF&quot; PERIOD = 40 ns HIGH 14 ns;</twPinLimitBanner><twPinLimit anchorID="46" type="MINPERIOD" name="Tickper" slack="38.941" period="40.000" constraintValue="40.000" deviceLimit="1.059" freqLimit="944.287" physResource="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg/CLK0" logResource="mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF/CLK0" locationPin="ILOGIC_X0Y109.CLK0" clockNet="mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF"/><twPinLimit anchorID="47" type="MINPERIOD" name="Tickper" slack="38.941" period="40.000" constraintValue="40.000" deviceLimit="1.059" freqLimit="944.287" physResource="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg/CLK0" logResource="mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF/CLK0" locationPin="ILOGIC_X0Y106.CLK0" clockNet="mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF"/><twPinLimit anchorID="48" type="MINPERIOD" name="Tickper" slack="38.941" period="40.000" constraintValue="40.000" deviceLimit="1.059" freqLimit="944.287" physResource="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;0&gt;/CLK0" logResource="mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I/CLK0" locationPin="ILOGIC_X0Y98.CLK0" clockNet="mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="49" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X97Y104.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.245</twTotDel><twSrc BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.888</twDel><twSUTime>0.322</twSUTime><twTotPathDel>3.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y106.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_CONTROL0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X99Y106.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.644</twRouteDel><twTotDel>3.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X99Y105.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.541</twTotDel><twSrc BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.443</twDel><twSUTime>0.063</twSUTime><twTotPathDel>1.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y106.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_CONTROL0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X99Y106.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.710</twLogDel><twRouteDel>0.796</twRouteDel><twTotDel>1.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X98Y104.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstPath anchorID="55" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.126</twTotDel><twSrc BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.750</twDel><twSUTime>0.341</twSUTime><twTotPathDel>1.091</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y106.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_CONTROL0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X99Y106.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>1.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X98Y104.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMinDelay" ><twTotDel>0.520</twTotDel><twSrc BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.365</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>0.555</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y106.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_CONTROL0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X99Y106.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.425</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X99Y105.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twUnconstPath anchorID="59" twDataPathType="twDataPathMinDelay" ><twTotDel>0.788</twTotDel><twSrc BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.764</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.823</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y106.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_CONTROL0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X99Y106.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.436</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>0.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X97Y104.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twUnconstPath anchorID="61" twDataPathType="twDataPathMinDelay" ><twTotDel>1.674</twTotDel><twSrc BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.494</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>1.709</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y106.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_CONTROL0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X99Y106.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>0.724</twRouteDel><twTotDel>1.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="62" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="63" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="64" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X99Y106.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.024</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.024</twTotPathDel><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y139.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_test/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y118.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y106.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>ila_CONTROL0&lt;13&gt;</twComp></twPathDel><twLogDel>0.845</twLogDel><twRouteDel>5.179</twRouteDel><twTotDel>6.024</twTotDel><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.870</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.870</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X110Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y106.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>ila_CONTROL0&lt;13&gt;</twComp></twPathDel><twLogDel>0.816</twLogDel><twRouteDel>4.054</twRouteDel><twTotDel>4.870</twTotDel><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.843</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.843</twTotPathDel><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X111Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X111Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y123.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y123.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>icon_test/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y106.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>ila_CONTROL0&lt;13&gt;</twComp></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>3.936</twRouteDel><twTotDel>4.843</twTotDel><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X99Y106.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.772</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>2.048</twDel><twSUTime>0.280</twSUTime><twTotPathDel>2.328</twTotPathDel><twClkSkew dest = "3.674" src = "7.083">3.409</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>SLICE_X97Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y106.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.671</twLogDel><twRouteDel>1.657</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twFalling">ila_CONTROL0&lt;13&gt;</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X99Y106.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twUnconstPath anchorID="74" twDataPathType="twDataPathMinDelay" ><twTotDel>0.434</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.189</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>1.344</twTotPathDel><twClkSkew dest = "3.794" src = "2.919">-0.875</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>SLICE_X97Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y106.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.991</twRouteDel><twTotDel>1.344</twTotDel><twDestClk twEdge ="twFalling">ila_CONTROL0&lt;13&gt;</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2131</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>353</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.004</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A (SLICE_X124Y59.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.996</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twTotPathDel>9.969</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y139.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_test/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y87.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.600</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.422</twDelInfo><twComp>ila_CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twBEL></twPathDel><twLogDel>1.037</twLogDel><twRouteDel>8.932</twRouteDel><twTotDel>9.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.757</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twTotPathDel>9.208</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X110Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>icon_test/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.662</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.422</twDelInfo><twComp>ila_CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>8.200</twRouteDel><twTotDel>9.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.107</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twTotPathDel>8.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X110Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.370</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.422</twDelInfo><twComp>ila_CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>7.850</twRouteDel><twTotDel>8.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B (SLICE_X124Y59.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.996</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twTotPathDel>9.969</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y139.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_test/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y87.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.600</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.422</twDelInfo><twComp>ila_CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B</twBEL></twPathDel><twLogDel>1.037</twLogDel><twRouteDel>8.932</twRouteDel><twTotDel>9.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.757</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twTotPathDel>9.208</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X110Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>icon_test/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.662</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.422</twDelInfo><twComp>ila_CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>8.200</twRouteDel><twTotDel>9.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.107</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twTotPathDel>8.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X110Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.370</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.422</twDelInfo><twComp>ila_CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>7.850</twRouteDel><twTotDel>8.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A (SLICE_X124Y59.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.996</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twTotPathDel>9.969</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y139.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_test/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y87.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.600</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.422</twDelInfo><twComp>ila_CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A</twBEL></twPathDel><twLogDel>1.037</twLogDel><twRouteDel>8.932</twRouteDel><twTotDel>9.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.757</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twTotPathDel>9.208</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X110Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>icon_test/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.662</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.422</twDelInfo><twComp>ila_CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>8.200</twRouteDel><twTotDel>9.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.107</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twTotPathDel>8.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X110Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.370</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.422</twDelInfo><twComp>ila_CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>7.850</twRouteDel><twTotDel>8.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X122Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X122Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X122Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (SLICE_X122Y87.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X122Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X122Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y87.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X125Y94.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X125Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y94.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.876" period="30.000" constraintValue="30.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X5Y50.CLKA" clockNet="ila_CONTROL0&lt;0&gt;"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.876" period="30.000" constraintValue="30.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" logResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X5Y46.CLKA" clockNet="ila_CONTROL0&lt;0&gt;"/><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.876" period="30.000" constraintValue="30.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKA" logResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X5Y48.CLKA" clockNet="ila_CONTROL0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.121</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X111Y123.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>10.879</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>4.086</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y161.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.806</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>3.133</twRouteDel><twTotDel>4.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X111Y123.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>10.895</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>4.070</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y161.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.806</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>3.133</twRouteDel><twTotDel>4.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X111Y123.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathFromToDelay"><twSlack>10.903</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twTotPathDel>4.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y161.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.806</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.929</twLogDel><twRouteDel>3.133</twRouteDel><twTotDel>4.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_test/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X103Y140.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="111"><twSlack>1.682</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_test/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y161.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y140.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.127</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>1.502</twRouteDel><twTotDel>1.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X102Y140.SR), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>1.810</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y161.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y140.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.343</twLogDel><twRouteDel>1.502</twRouteDel><twTotDel>1.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X102Y140.SR), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>1.823</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y161.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y140.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.502</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="114" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.915</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X114Y161.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>14.085</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.880</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y161.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y161.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.880</twTotDel><twDestClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X114Y161.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="117"><twSlack>0.419</twSlack><twSrc BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_test/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_test/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y161.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y161.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>icon_test/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon_test/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising">icon_test/U0/iUPDATE_OUT</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="118" twConstType="PATHBLOCK" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>213</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>71</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X65Y96.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="119"><twUnconstPath anchorID="120" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.482</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.145</twDel><twSUTime>0.302</twSUTime><twTotPathDel>7.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y139.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_test/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.094</twDelInfo><twComp>ila_CONTROL0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;0&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>6.298</twRouteDel><twTotDel>7.447</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="121"><twUnconstPath anchorID="122" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.816</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.479</twDel><twSUTime>0.302</twSUTime><twTotPathDel>6.781</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X111Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X111Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y123.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>icon_test/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.094</twDelInfo><twComp>ila_CONTROL0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;0&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>5.624</twRouteDel><twTotDel>6.781</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="123"><twUnconstPath anchorID="124" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.459</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.122</twDel><twSUTime>0.302</twSUTime><twTotPathDel>6.424</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X110Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.094</twDelInfo><twComp>ila_CONTROL0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;0&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.120</twLogDel><twRouteDel>5.304</twRouteDel><twTotDel>6.424</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X64Y96.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="125"><twUnconstPath anchorID="126" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.408</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>7.145</twDel><twSUTime>0.228</twSUTime><twTotPathDel>7.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y139.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_test/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.094</twDelInfo><twComp>ila_CONTROL0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2&lt;0&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.075</twLogDel><twRouteDel>6.298</twRouteDel><twTotDel>7.373</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="127"><twUnconstPath anchorID="128" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.742</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>6.479</twDel><twSUTime>0.228</twSUTime><twTotPathDel>6.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X111Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X111Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y123.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>icon_test/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>icon_test/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.094</twDelInfo><twComp>ila_CONTROL0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2&lt;0&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.083</twLogDel><twRouteDel>5.624</twRouteDel><twTotDel>6.707</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="129"><twUnconstPath anchorID="130" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.385</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>6.122</twDel><twSUTime>0.228</twSUTime><twTotPathDel>6.350</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X110Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.094</twDelInfo><twComp>ila_CONTROL0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2&lt;0&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.046</twLogDel><twRouteDel>5.304</twRouteDel><twTotDel>6.350</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X92Y113.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="131"><twUnconstPath anchorID="132" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.266</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>6.988</twDel><twSUTime>0.243</twSUTime><twTotPathDel>7.231</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X103Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp><twBEL>icon_test/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>icon_test/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y139.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_test/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.489</twDelInfo><twComp>icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>ila_CONTROL0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>5.882</twRouteDel><twTotDel>7.231</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="133"><twUnconstPath anchorID="134" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.179</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>5.901</twDel><twSUTime>0.243</twSUTime><twTotPathDel>6.144</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X110Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>ila_CONTROL0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.320</twLogDel><twRouteDel>4.824</twRouteDel><twTotDel>6.144</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="135"><twUnconstPath anchorID="136" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.062</twTotDel><twSrc BELType="FF">icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>5.784</twDel><twSUTime>0.243</twSUTime><twTotPathDel>6.027</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X110Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X110Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>icon_test/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>ila_CONTROL0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.320</twLogDel><twRouteDel>4.707</twRouteDel><twTotDel>6.027</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X125Y93.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twUnconstPath anchorID="138" twDataPathType="twDataPathMinDelay" ><twTotDel>0.588</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>0.408</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X125Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.623</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X99Y118.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twUnconstPath anchorID="140" twDataPathType="twDataPathMinDelay" ><twTotDel>0.457</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.433</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X100Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y118.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y118.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X92Y113.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twUnconstPath anchorID="142" twDataPathType="twDataPathMinDelay" ><twTotDel>0.526</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.513</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.561</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X97Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y113.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y113.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.561</twTotDel><twDestClk twEdge ="twRising">gclk0</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="143" twConstType="PATHBLOCK" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>148</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>132</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X97Y104.B4), 17 paths
</twPathRptBanner><twPathRpt anchorID="144"><twUnconstPath anchorID="145" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.216</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.859</twDel><twSUTime>0.322</twSUTime><twTotPathDel>5.181</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X123Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">gclk0</twSrcClk><twPathDel><twSite>SLICE_X123Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.641</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.691</twRouteDel><twTotDel>5.181</twTotDel><twDestClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="146"><twUnconstPath anchorID="147" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.047</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.690</twDel><twSUTime>0.322</twSUTime><twTotPathDel>5.012</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X123Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">gclk0</twSrcClk><twPathDel><twSite>SLICE_X123Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.641</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.522</twRouteDel><twTotDel>5.012</twTotDel><twDestClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="148"><twUnconstPath anchorID="149" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.997</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.640</twDel><twSUTime>0.322</twSUTime><twTotPathDel>4.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X124Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">gclk0</twSrcClk><twPathDel><twSite>SLICE_X124Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.326</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.472</twRouteDel><twTotDel>4.962</twTotDel><twDestClk twEdge ="twRising">ila_CONTROL0&lt;0&gt;</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B (SLICE_X124Y59.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twUnconstPath anchorID="151" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.822</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twTotPathDel>4.822</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>SLICE_X103Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iCAPTURE</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">4.431</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iCAPTURE</twComp></twPathDel><twLogDel>0.391</twLogDel><twRouteDel>4.431</twRouteDel><twTotDel>4.822</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A (SLICE_X124Y59.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twUnconstPath anchorID="153" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.682</twTotDel><twSrc BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twTotPathDel>4.682</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>SLICE_X103Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iCAPTURE</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">4.291</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/iCAPTURE</twComp></twPathDel><twLogDel>0.391</twLogDel><twRouteDel>4.291</twRouteDel><twTotDel>4.682</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="154" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="155"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="156" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" logResource="mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="mb_system_i/clk_600_0000MHzPLL0_nobuf"/><twPinLimit anchorID="157" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" logResource="mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="mb_system_i/clk_600_0000MHz180PLL0_nobuf"/><twPinLimit anchorID="158" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="159" twConstType="PATHBLOCK" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y66.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twUnconstPath anchorID="161" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.497</twTotDel><twSrc BELType="FF">mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>5.235</twDel><twSUTime>0.227</twSUTime><twTotPathDel>5.462</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">mb_system_i/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X75Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mb_system_i/microblaze_0_debug_Debug_Rst</twComp><twBEL>mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.844</twDelInfo><twComp>mb_system_i/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32</twComp><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.618</twLogDel><twRouteDel>4.844</twRouteDel><twTotDel>5.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y66.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twUnconstPath anchorID="163" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.393</twTotDel><twSrc BELType="FF">mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType="FF">mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>3.994</twDel><twSUTime>0.227</twSUTime><twTotPathDel>4.221</twTotPathDel><twClkSkew dest = "0.869" src = "0.942">0.073</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X45Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mb_system_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.603</twDelInfo><twComp>mb_system_i/microblaze_0_dlmb_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32</twComp><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.618</twLogDel><twRouteDel>3.603</twRouteDel><twTotDel>4.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y66.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twUnconstPath anchorID="165" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.284</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType="FF">mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>3.875</twDel><twSUTime>0.227</twSUTime><twTotPathDel>4.102</twTotPathDel><twClkSkew dest = "0.958" src = "1.041">0.083</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.428</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_MB_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32</twComp><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>3.428</twRouteDel><twTotDel>4.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y66.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twUnconstPath anchorID="167" twDataPathType="twDataPathMinDelay" ><twTotDel>2.520</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType="FF">mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.323</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>2.478</twTotPathDel><twClkSkew dest = "0.635" src = "0.677">0.042</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_MB_Reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32</twComp><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>2.089</twRouteDel><twTotDel>2.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y66.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twUnconstPath anchorID="169" twDataPathType="twDataPathMinDelay" ><twTotDel>2.597</twTotDel><twSrc BELType="FF">mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType="FF">mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.403</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>2.558</twTotPathDel><twClkSkew dest = "0.605" src = "0.644">0.039</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X45Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.205</twDelInfo><twComp>mb_system_i/microblaze_0_dlmb_LMB_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32</twComp><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>2.205</twRouteDel><twTotDel>2.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y66.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twUnconstPath anchorID="171" twDataPathType="twDataPathMinDelay" ><twTotDel>3.350</twTotDel><twSrc BELType="FF">mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>3.230</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>3.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">mb_system_i/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X75Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/microblaze_0_debug_Debug_Rst</twComp><twBEL>mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.032</twDelInfo><twComp>mb_system_i/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32</twComp><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>3.032</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="172" twConstType="PATHBLOCK" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Interrupt_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X95Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twUnconstPath anchorID="174" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.297</twTotDel><twSrc BELType="FF">mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twSrc><twDest BELType="FF">mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twDest><twDel>2.115</twDel><twSUTime>0.063</twSUTime><twTotPathDel>2.178</twTotPathDel><twClkSkew dest = "0.241" src = "0.261">0.020</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X122Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X122Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/microblaze_0_interrupt</twComp><twBEL>mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>mb_system_i/microblaze_0_interrupt</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twComp><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.707</twRouteDel><twTotDel>2.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_Interrupt_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X95Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twUnconstPath anchorID="176" twDataPathType="twDataPathMinDelay" ><twTotDel>1.319</twTotDel><twSrc BELType="FF">mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twSrc><twDest BELType="FF">mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twDest><twDel>1.258</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>1.317</twTotPathDel><twClkSkew dest = "0.075" src = "0.077">0.002</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X122Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X122Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>mb_system_i/microblaze_0_interrupt</twComp><twBEL>mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>mb_system_i/microblaze_0_interrupt</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twComp><twBEL>mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>1.058</twRouteDel><twTotDel>1.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="177" twConstType="PATHBLOCK" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X57Y108.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twUnconstPath anchorID="179" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.649</twTotDel><twSrc BELType="PAD">CLK</twSrc><twDest BELType="FF">mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>4.649</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK</twSrc><twDest BELType='FF'>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>CLK</twComp><twBEL>CLK</twBEL><twBEL>CLK_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>CLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>1849</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>MB2FPGA_bus_Clk</twComp></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>2.849</twRouteDel><twTotDel>4.649</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X57Y108.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twUnconstPath anchorID="181" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.649</twTotDel><twSrc BELType="PAD">CLK</twSrc><twDest BELType="FF">mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>4.649</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK</twSrc><twDest BELType='FF'>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>CLK</twComp><twBEL>CLK</twBEL><twBEL>CLK_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>CLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>1849</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>MB2FPGA_bus_Clk</twComp></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>2.849</twRouteDel><twTotDel>4.649</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X57Y108.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twUnconstPath anchorID="183" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.649</twTotDel><twSrc BELType="PAD">CLK</twSrc><twDest BELType="FF">mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>4.649</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK</twSrc><twDest BELType='FF'>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>CLK</twComp><twBEL>CLK</twBEL><twBEL>CLK_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>CLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>1849</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>MB2FPGA_bus_Clk</twComp></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>2.849</twRouteDel><twTotDel>4.649</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X57Y108.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twUnconstPath anchorID="185" twDataPathType="twDataPathMinDelay" ><twTotDel>0.687</twTotDel><twSrc BELType="FF">mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.628</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.430</twRouteDel><twTotDel>0.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X57Y108.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twUnconstPath anchorID="187" twDataPathType="twDataPathMinDelay" ><twTotDel>0.700</twTotDel><twSrc BELType="FF">mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.641</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.700</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.443</twRouteDel><twTotDel>0.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X57Y108.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twUnconstPath anchorID="189" twDataPathType="twDataPathMinDelay" ><twTotDel>1.175</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>1.033</twDel><twSUTime>-0.146</twSUTime><twTotPathDel>1.179</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_Interconnect_aresetn</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y108.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y108.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.679</twRouteDel><twTotDel>1.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="190" twConstType="PATHBLOCK" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X73Y95.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.474</twTotDel><twSrc BELType="PAD">CLK</twSrc><twDest BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>4.474</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK</twSrc><twDest BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>CLK</twComp><twBEL>CLK</twBEL><twBEL>CLK_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>CLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>1849</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>MB2FPGA_bus_Clk</twComp></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>2.674</twRouteDel><twTotDel>4.474</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X73Y95.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.474</twTotDel><twSrc BELType="PAD">CLK</twSrc><twDest BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>4.474</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK</twSrc><twDest BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>CLK</twComp><twBEL>CLK</twBEL><twBEL>CLK_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>CLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>1849</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>MB2FPGA_bus_Clk</twComp></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>2.674</twRouteDel><twTotDel>4.474</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X73Y95.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twUnconstPath anchorID="196" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.474</twTotDel><twSrc BELType="PAD">CLK</twSrc><twDest BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>4.474</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK</twSrc><twDest BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>CLK</twComp><twBEL>CLK</twBEL><twBEL>CLK_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>CLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y12.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>1849</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>MB2FPGA_bus_Clk</twComp></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>2.674</twRouteDel><twTotDel>4.474</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X73Y95.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twUnconstPath anchorID="198" twDataPathType="twDataPathMinDelay" ><twTotDel>0.700</twTotDel><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.641</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.700</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X73Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.443</twRouteDel><twTotDel>0.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X73Y95.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twUnconstPath anchorID="200" twDataPathType="twDataPathMinDelay" ><twTotDel>0.751</twTotDel><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.692</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.751</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X73Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.494</twRouteDel><twTotDel>0.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X73Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMinDelay" ><twTotDel>1.719</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>1.406</twDel><twSUTime>-0.149</twSUTime><twTotPathDel>1.555</twTotPathDel><twClkSkew dest = "0.512" src = "0.676">0.164</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_Interconnect_aresetn</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>1.052</twRouteDel><twTotDel>1.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="203" twConstType="PATHBLOCK" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="204" twConstType="PATHBLOCK" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X34Y114.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twUnconstPath anchorID="206" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.720</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0</twDest><twDel>2.407</twDel><twSUTime>0.136</twSUTime><twTotPathDel>2.543</twTotPathDel><twClkSkew dest = "0.868" src = "0.946">0.078</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X44Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y114.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.960</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y114.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0</twComp><twBEL>mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>1.960</twRouteDel><twTotDel>2.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X34Y114.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twUnconstPath anchorID="208" twDataPathType="twDataPathMinDelay" ><twTotDel>1.483</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0</twDest><twDel>1.391</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>1.439</twTotPathDel><twClkSkew dest = "0.604" src = "0.648">0.044</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X44Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y114.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y114.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0</twComp><twBEL>mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>1.157</twRouteDel><twTotDel>1.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="209" twConstType="PATHBLOCK" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X45Y90.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twUnconstPath anchorID="211" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.946</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>1.434</twDel><twSUTime>0.379</twSUTime><twTotPathDel>1.813</twTotPathDel><twClkSkew dest = "1.006" src = "1.040">0.034</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X44Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mb_system_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.826</twLogDel><twRouteDel>0.987</twRouteDel><twTotDel>1.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X45Y90.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMinDelay" ><twTotDel>0.859</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>0.827</twDel><twSUTime>-0.039</twSUTime><twTotPathDel>0.866</twTotPathDel><twClkSkew dest = "0.683" src = "0.676">-0.007</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X44Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y90.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>mb_system_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.273</twLogDel><twRouteDel>0.593</twRouteDel><twTotDel>0.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="214" twConstType="PATHBLOCK" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X34Y99.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twUnconstPath anchorID="216" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.866</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>1.332</twDel><twSUTime>0.418</twSUTime><twTotPathDel>1.750</twTotPathDel><twClkSkew dest = "0.239" src = "0.256">0.017</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X44Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>mb_system_i/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.865</twLogDel><twRouteDel>0.885</twRouteDel><twTotDel>1.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X34Y99.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twUnconstPath anchorID="218" twDataPathType="twDataPathMinDelay" ><twTotDel>0.802</twTotDel><twSrc BELType="FF">mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>0.773</twDel><twSUTime>-0.030</twSUTime><twTotPathDel>0.803</twTotPathDel><twClkSkew dest = "0.073" src = "0.072">-0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X44Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y99.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>mb_system_i/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>0.539</twRouteDel><twTotDel>0.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="219" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP &quot;TXCLK_GRP_Ethernet_Lite&quot; TO         TIMEGRP &quot;PADS&quot; 10 ns;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.457</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>6.543</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twSrc><twDest BELType="PAD">Ethernet_Lite_TX_EN</twDest><twTotPathDel>3.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twSrc><twDest BELType='PAD'>Ethernet_Lite_TX_EN</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y82.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>OLOGIC_X0Y82.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>Ethernet_Lite_TX_EN_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twBEL></twPathDel><twPathDel><twSite>V1.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Ethernet_Lite_TX_EN_OBUF</twComp></twPathDel><twPathDel><twSite>V1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>Ethernet_Lite_TX_EN</twComp><twBEL>Ethernet_Lite_TX_EN_OBUF</twBEL><twBEL>Ethernet_Lite_TX_EN</twBEL></twPathDel><twLogDel>3.223</twLogDel><twRouteDel>0.234</twRouteDel><twTotDel>3.457</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Ethernet_Lite_TXD&lt;0&gt; (T4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathFromToDelay"><twSlack>6.543</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I</twSrc><twDest BELType="PAD">Ethernet_Lite_TXD&lt;0&gt;</twDest><twTotPathDel>3.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I</twSrc><twDest BELType='PAD'>Ethernet_Lite_TXD&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y96.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>OLOGIC_X0Y96.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>Ethernet_Lite_TXD_0_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I</twBEL></twPathDel><twPathDel><twSite>T4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Ethernet_Lite_TXD_0_OBUF</twComp></twPathDel><twPathDel><twSite>T4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>Ethernet_Lite_TXD&lt;0&gt;</twComp><twBEL>Ethernet_Lite_TXD_0_OBUF</twBEL><twBEL>Ethernet_Lite_TXD&lt;0&gt;</twBEL></twPathDel><twLogDel>3.223</twLogDel><twRouteDel>0.234</twRouteDel><twTotDel>3.457</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Ethernet_Lite_TXD&lt;1&gt; (R10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>6.543</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I</twSrc><twDest BELType="PAD">Ethernet_Lite_TXD&lt;1&gt;</twDest><twTotPathDel>3.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I</twSrc><twDest BELType='PAD'>Ethernet_Lite_TXD&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y99.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>OLOGIC_X0Y99.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>Ethernet_Lite_TXD_1_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I</twBEL></twPathDel><twPathDel><twSite>R10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Ethernet_Lite_TXD_1_OBUF</twComp></twPathDel><twPathDel><twSite>R10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>Ethernet_Lite_TXD&lt;1&gt;</twComp><twBEL>Ethernet_Lite_TXD_1_OBUF</twBEL><twBEL>Ethernet_Lite_TXD&lt;1&gt;</twBEL></twPathDel><twLogDel>3.223</twLogDel><twRouteDel>0.234</twRouteDel><twTotDel>3.457</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP &quot;TXCLK_GRP_Ethernet_Lite&quot; TO
        TIMEGRP &quot;PADS&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="226"><twSlack>1.923</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twSrc><twDest BELType="PAD">Ethernet_Lite_TX_EN</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twSrc><twDest BELType='PAD'>Ethernet_Lite_TX_EN</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y82.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>OLOGIC_X0Y82.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>Ethernet_Lite_TX_EN_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twBEL></twPathDel><twPathDel><twSite>V1.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Ethernet_Lite_TX_EN_OBUF</twComp></twPathDel><twPathDel><twSite>V1.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.396</twDelInfo><twComp>Ethernet_Lite_TX_EN</twComp><twBEL>Ethernet_Lite_TX_EN_OBUF</twBEL><twBEL>Ethernet_Lite_TX_EN</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>1.923</twTotDel><twPctLog>90.1</twPctLog><twPctRoute>9.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Ethernet_Lite_TXD&lt;0&gt; (T4.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="227"><twSlack>1.923</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I</twSrc><twDest BELType="PAD">Ethernet_Lite_TXD&lt;0&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I</twSrc><twDest BELType='PAD'>Ethernet_Lite_TXD&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y96.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>OLOGIC_X0Y96.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>Ethernet_Lite_TXD_0_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I</twBEL></twPathDel><twPathDel><twSite>T4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Ethernet_Lite_TXD_0_OBUF</twComp></twPathDel><twPathDel><twSite>T4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.396</twDelInfo><twComp>Ethernet_Lite_TXD&lt;0&gt;</twComp><twBEL>Ethernet_Lite_TXD_0_OBUF</twBEL><twBEL>Ethernet_Lite_TXD&lt;0&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>1.923</twTotDel><twPctLog>90.1</twPctLog><twPctRoute>9.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Ethernet_Lite_TXD&lt;1&gt; (R10.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="228"><twSlack>1.923</twSlack><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I</twSrc><twDest BELType="PAD">Ethernet_Lite_TXD&lt;1&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I</twSrc><twDest BELType='PAD'>Ethernet_Lite_TXD&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y99.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="14.000">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>OLOGIC_X0Y99.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>Ethernet_Lite_TXD_1_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I</twBEL></twPathDel><twPathDel><twSite>R10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Ethernet_Lite_TXD_1_OBUF</twComp></twPathDel><twPathDel><twSite>R10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.396</twDelInfo><twComp>Ethernet_Lite_TXD&lt;1&gt;</twComp><twBEL>Ethernet_Lite_TXD_1_OBUF</twBEL><twBEL>Ethernet_Lite_TXD&lt;1&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>1.923</twTotDel><twPctLog>90.1</twPctLog><twPctRoute>9.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="229" twConstType="PATHBLOCK" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_AXI_TX_FP_Ethernet_Lite_path&quot; TIG;</twConstName><twItemCnt>28</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>26</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.013</twTotDel><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I</twDest><twDel>11.832</twDel><twSUTime>0.695</twSUTime><twTotPathDel>12.527</twTotPathDel><twClkSkew dest = "3.155" src = "4.342">1.187</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">10.377</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y85.CLK0</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>Ethernet_Lite_TXD_2_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I</twBEL></twPathDel><twLogDel>1.362</twLogDel><twRouteDel>11.165</twRouteDel><twTotDel>12.527</twTotDel><twDestClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.013</twTotDel><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I</twDest><twDel>11.832</twDel><twSUTime>0.695</twSUTime><twTotPathDel>12.527</twTotPathDel><twClkSkew dest = "3.155" src = "4.342">1.187</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">10.377</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y84.CLK0</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>Ethernet_Lite_TXD_3_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I</twBEL></twPathDel><twLogDel>1.362</twLogDel><twRouteDel>11.165</twRouteDel><twTotDel>12.527</twTotDel><twDestClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.009</twTotDel><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twDest><twDel>11.647</twDel><twSUTime>0.695</twSUTime><twTotPathDel>12.342</twTotPathDel><twClkSkew dest = "2.974" src = "4.342">1.368</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">10.192</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y82.CLK0</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>Ethernet_Lite_TX_EN_OBUF</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF</twBEL></twPathDel><twLogDel>1.362</twLogDel><twRouteDel>10.980</twRouteDel><twTotDel>12.342</twTotDel><twDestClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_AXI_TX_FP_Ethernet_Lite_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (SLICE_X5Y56.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMinDelay" ><twTotDel>0.330</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en</twDest><twDel>1.973</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>2.188</twTotPathDel><twClkSkew dest = "3.765" src = "2.206">-1.559</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/txcrcen_d1</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en_rstpot</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>1.775</twRouteDel><twTotDel>2.188</twTotDel><twDestClk twEdge ="twRising">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X4Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMinDelay" ><twTotDel>0.366</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0</twDest><twDel>1.569</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "3.074" src = "2.122">-0.952</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X5Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X4Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMinDelay" ><twTotDel>0.442</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2</twDest><twDel>1.645</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>1.693</twTotPathDel><twClkSkew dest = "3.074" src = "2.122">-0.952</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X5Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>1.447</twRouteDel><twTotDel>1.693</twTotDel><twDestClk twEdge ="twRising">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="242" twConstType="PATHBLOCK" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TX_AXI_FP_Ethernet_Lite_path&quot; TIG;</twConstName><twItemCnt>62</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>62</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 (SLICE_X44Y23.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twUnconstPath anchorID="244" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.881</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1</twDest><twDel>5.911</twDel><twSUTime>0.331</twSUTime><twTotPathDel>6.242</twTotPathDel><twClkSkew dest = "3.914" src = "5.254">1.340</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.899</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].CE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].CE</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcCnt&lt;0&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>5.300</twRouteDel><twTotDel>6.242</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 (SLICE_X44Y23.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twUnconstPath anchorID="246" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.845</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1</twDest><twDel>5.911</twDel><twSUTime>0.295</twSUTime><twTotPathDel>6.206</twTotPathDel><twClkSkew dest = "3.914" src = "5.254">1.340</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.899</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].CE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].CE</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcCnt&lt;0&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1</twBEL></twPathDel><twLogDel>0.906</twLogDel><twRouteDel>5.300</twRouteDel><twTotDel>6.206</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 (SLICE_X44Y23.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twUnconstPath anchorID="248" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.841</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1</twDest><twDel>5.911</twDel><twSUTime>0.291</twSUTime><twTotPathDel>6.202</twTotPathDel><twClkSkew dest = "3.914" src = "5.254">1.340</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.899</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].CE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].CE</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcCnt&lt;0&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1</twBEL></twPathDel><twLogDel>0.902</twLogDel><twRouteDel>5.300</twRouteDel><twTotDel>6.202</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TX_AXI_FP_Ethernet_Lite_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2 (SLICE_X8Y44.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="249"><twUnconstPath anchorID="250" twDataPathType="twDataPathMinDelay" ><twTotDel>0.693</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2</twDest><twDel>0.645</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.693</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X8Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d3</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d3</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.445</twRouteDel><twTotDel>0.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X4Y38.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="251"><twUnconstPath anchorID="252" twDataPathType="twDataPathMinDelay" ><twTotDel>1.978</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twDest><twDel>0.650</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.698</twTotPathDel><twClkSkew dest = "2.407" src = "3.986">1.579</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.698</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X4Y38.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="253"><twUnconstPath anchorID="254" twDataPathType="twDataPathMinDelay" ><twTotDel>1.978</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3</twDest><twDel>0.650</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.698</twTotPathDel><twClkSkew dest = "2.407" src = "3.986">1.579</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i</twSrcClk><twPathDel><twSite>SLICE_X4Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.698</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="255" twConstType="PATHBLOCK" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_AXI_RX_FP_Ethernet_Lite_path&quot; TIG;</twConstName><twItemCnt>95</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>54</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twUnconstPath anchorID="257" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.453</twTotDel><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twDest><twDel>14.038</twDel><twSUTime>0.734</twSUTime><twTotPathDel>14.772</twTotPathDel><twClkSkew dest = "2.960" src = "4.342">1.382</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">12.583</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CLK0</twSite><twDelType>Tisrck</twDelType><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>13.371</twRouteDel><twTotDel>14.772</twTotDel><twDestClk twEdge ="twRising">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twUnconstPath anchorID="259" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.290</twTotDel><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twDest><twDel>13.875</twDel><twSUTime>0.734</twSUTime><twTotPathDel>14.609</twTotPathDel><twClkSkew dest = "2.960" src = "4.342">1.382</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">12.420</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y106.CLK0</twSite><twDelType>Tisrck</twDelType><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>13.208</twRouteDel><twTotDel>14.609</twTotDel><twDestClk twEdge ="twRising">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="260"><twUnconstPath anchorID="261" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.098</twTotDel><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twDest><twDel>13.683</twDel><twSUTime>0.734</twSUTime><twTotPathDel>14.417</twTotPathDel><twClkSkew dest = "2.960" src = "4.342">1.382</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Ethernet_Lite_PHY_RST_N_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">12.228</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y103.CLK0</twSite><twDelType>Tisrck</twDelType><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>13.016</twRouteDel><twTotDel>14.417</twTotDel><twDestClk twEdge ="twRising">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_AXI_RX_FP_Ethernet_Lite_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X10Y43.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="262"><twUnconstPath anchorID="263" twDataPathType="twDataPathMinDelay" ><twTotDel>-1.703</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twDest><twDel>0.639</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.680</twTotPathDel><twClkSkew dest = "4.206" src = "2.122">-2.084</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X11Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.441</twRouteDel><twTotDel>0.680</twTotDel><twDestClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X10Y43.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="264"><twUnconstPath anchorID="265" twDataPathType="twDataPathMinDelay" ><twTotDel>-1.701</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0</twDest><twDel>0.641</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.682</twTotPathDel><twClkSkew dest = "4.206" src = "2.122">-2.084</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X11Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.443</twRouteDel><twTotDel>0.682</twTotDel><twDestClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X10Y43.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="266"><twUnconstPath anchorID="267" twDataPathType="twDataPathMinDelay" ><twTotDel>-1.566</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3</twDest><twDel>0.776</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.817</twTotPathDel><twClkSkew dest = "4.206" src = "2.122">-2.084</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X11Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y43.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>0.817</twTotDel><twDestClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="268" twConstType="PATHBLOCK" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_RX_AXI_FP_Ethernet_Lite_path&quot; TIG;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (SLICE_X11Y29.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twUnconstPath anchorID="270" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.549</twTotDel><twSrc BELType="RAM">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4</twDest><twDel>2.141</twDel><twSUTime>0.227</twSUTime><twTotPathDel>2.368</twTotPathDel><twClkSkew dest = "3.927" src = "6.809">2.882</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y37.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i&lt;4&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4_dpot</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4</twBEL></twPathDel><twLogDel>1.138</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>2.368</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (SLICE_X11Y29.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="271"><twUnconstPath anchorID="272" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.536</twTotDel><twSrc BELType="RAM">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twDel>2.128</twDel><twSUTime>0.227</twSUTime><twTotPathDel>2.355</twTotPathDel><twClkSkew dest = "3.927" src = "6.809">2.882</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y37.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i&lt;4&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2_dpot</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>1.208</twRouteDel><twTotDel>2.355</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (SLICE_X11Y29.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twUnconstPath anchorID="274" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.508</twTotDel><twSrc BELType="RAM">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twDest><twDel>2.100</twDel><twSUTime>0.227</twSUTime><twTotPathDel>2.327</twTotPathDel><twClkSkew dest = "3.927" src = "6.809">2.882</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y37.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i&lt;4&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0_dpot</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0</twBEL></twPathDel><twLogDel>1.137</twLogDel><twRouteDel>1.190</twRouteDel><twTotDel>2.327</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_RX_AXI_FP_Ethernet_Lite_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X15Y26.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twUnconstPath anchorID="276" twDataPathType="twDataPathMinDelay" ><twTotDel>2.183</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0</twDest><twDel>0.825</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.884</twTotPathDel><twClkSkew dest = "2.490" src = "4.088">1.598</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.591</twRouteDel><twTotDel>0.884</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X15Y26.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twUnconstPath anchorID="278" twDataPathType="twDataPathMinDelay" ><twTotDel>2.269</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3</twDest><twDel>0.911</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.970</twTotPathDel><twClkSkew dest = "2.490" src = "4.088">1.598</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.677</twRouteDel><twTotDel>0.970</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X15Y26.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twUnconstPath anchorID="280" twDataPathType="twDataPathMinDelay" ><twTotDel>2.271</twTotDel><twSrc BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2</twDest><twDel>0.913</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.972</twTotPathDel><twClkSkew dest = "2.490" src = "4.088">1.598</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.679</twRouteDel><twTotDel>0.972</twTotDel><twDestClk twEdge ="twRising">MB2FPGA_bus_Clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="281" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP         &quot;mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>625701</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>22838</twEndPtCnt><twPathErrCnt>121</twPathErrCnt><twMinPer>10.421</twMinPer></twConstHead><twPathRptBanner iPaths="136" iCriticalPaths="44" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y60.ENB), 136 paths
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.421</twSlack><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.285</twTotPathDel><twClkSkew dest = "0.771" src = "0.808">0.037</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mb_system_i/axi4lite_0_M_ARVALID&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A41</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>MB2FPGA_bus_WE&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dout&lt;16&gt;</twComp><twBEL>fifo_ren_a11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>fast_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y60.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y60.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>8.007</twRouteDel><twTotDel>10.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.402</twSlack><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.266</twTotPathDel><twClkSkew dest = "0.771" src = "0.808">0.037</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mb_system_i/axi4lite_0_M_ARVALID&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>MB2FPGA_bus_WE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dout&lt;16&gt;</twComp><twBEL>fifo_ren_a11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>fast_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y60.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y60.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.332</twLogDel><twRouteDel>7.934</twRouteDel><twTotDel>10.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.373</twSlack><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.237</twTotPathDel><twClkSkew dest = "0.771" src = "0.808">0.037</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mb_system_i/axi4lite_0_M_ARVALID&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>MB2FPGA_bus_WE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dout&lt;16&gt;</twComp><twBEL>fifo_ren_a11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>fast_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y60.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y60.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.223</twLogDel><twRouteDel>8.014</twRouteDel><twTotDel>10.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="136" iCriticalPaths="44" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y62.ENB), 136 paths
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.401</twSlack><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.452</twTotPathDel><twClkSkew dest = "0.958" src = "0.808">-0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mb_system_i/axi4lite_0_M_ARVALID&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A41</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>MB2FPGA_bus_WE&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dout&lt;16&gt;</twComp><twBEL>fifo_ren_a11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>fast_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y62.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y62.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>8.174</twRouteDel><twTotDel>10.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.382</twSlack><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.433</twTotPathDel><twClkSkew dest = "0.958" src = "0.808">-0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mb_system_i/axi4lite_0_M_ARVALID&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>MB2FPGA_bus_WE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dout&lt;16&gt;</twComp><twBEL>fifo_ren_a11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>fast_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y62.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y62.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.332</twLogDel><twRouteDel>8.101</twRouteDel><twTotDel>10.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.353</twSlack><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.404</twTotPathDel><twClkSkew dest = "0.958" src = "0.808">-0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mb_system_i/axi4lite_0_M_ARVALID&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>MB2FPGA_bus_WE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dout&lt;16&gt;</twComp><twBEL>fifo_ren_a11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>fast_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y62.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y62.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.223</twLogDel><twRouteDel>8.181</twRouteDel><twTotDel>10.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="136" iCriticalPaths="24" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y58.ENB), 136 paths
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.338</twSlack><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.383</twTotPathDel><twClkSkew dest = "0.952" src = "0.808">-0.144</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mb_system_i/axi4lite_0_M_ARVALID&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A41</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>MB2FPGA_bus_WE&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dout&lt;16&gt;</twComp><twBEL>fifo_ren_a11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>fast_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y58.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y58.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>8.105</twRouteDel><twTotDel>10.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.319</twSlack><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.364</twTotPathDel><twClkSkew dest = "0.952" src = "0.808">-0.144</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mb_system_i/axi4lite_0_M_ARVALID&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>MB2FPGA_bus_WE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dout&lt;16&gt;</twComp><twBEL>fifo_ren_a11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>fast_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y58.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y58.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.332</twLogDel><twRouteDel>8.032</twRouteDel><twTotDel>10.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.290</twSlack><twSrc BELType="FF">mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.335</twTotPathDel><twClkSkew dest = "0.952" src = "0.808">-0.144</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mb_system_i/axi4lite_0_M_ARVALID&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>MB2FPGA_bus_WE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>MB2FPGA_bus_WE[3]_PWR_1_o_equal_7_o</twComp><twBEL>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>MB2FPGA_bus_WE[3]_GND_1_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dout&lt;16&gt;</twComp><twBEL>fifo_ren_a11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>fast_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y58.ENB</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y58.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.223</twLogDel><twRouteDel>8.112</twRouteDel><twTotDel>10.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        &quot;mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15 (SLICE_X112Y83.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="300"><twConstPath anchorID="301" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twSrc><twDest BELType="FF">mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15</twDest><twTotPathDel>0.307</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twSrc><twDest BELType='FF'>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X112Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X112Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twComp><twBEL>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y83.CI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y83.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twComp><twBEL>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15</twBEL></twPathDel><twLogDel>0.284</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>92.5</twPctLog><twPctRoute>7.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0 (SLICE_X124Y90.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6</twSrc><twDest BELType="FF">mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0</twDest><twTotPathDel>0.321</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6</twSrc><twDest BELType='FF'>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X125Y90.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5</twComp><twBEL>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y90.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y90.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>mb_system_i/RS232/RS232/UARTLITE_CORE_I/rx_Data&lt;6&gt;</twComp><twBEL>mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0</twBEL></twPathDel><twLogDel>0.199</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>0.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15 (SLICE_X90Y39.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twSrc><twDest BELType="FF">mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15</twDest><twTotPathDel>0.323</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twSrc><twDest BELType='FF'>mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twSrcClk><twPathDel><twSite>SLICE_X90Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twComp><twBEL>mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y39.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y39.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15</twComp><twBEL>mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MB2FPGA_bus_Clk</twDestClk><twPctLog>81.7</twPctLog><twPctRoute>18.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="306"><twPinLimitBanner>Component Switching Limit Checks: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        &quot;mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="307" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA" logResource="mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="MB2FPGA_bus_Clk"/><twPinLimit anchorID="308" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB" logResource="mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB" locationPin="RAMB16_X2Y26.CLKB" clockNet="MB2FPGA_bus_Clk"/><twPinLimit anchorID="309" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA" logResource="mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA" locationPin="RAMB16_X2Y30.CLKA" clockNet="MB2FPGA_bus_Clk"/></twPinLimitRpt></twConst><twConst anchorID="310" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP         &quot;mb_system_i_clk_600_0000MHzPLL0_nobuf&quot; TS_sys_clk_pin * 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="311"><twPinLimitBanner>Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP
        &quot;mb_system_i_clk_600_0000MHzPLL0_nobuf&quot; TS_sys_clk_pin * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="312" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.417" period="1.666" constraintValue="1.666" deviceLimit="1.249" freqLimit="800.641" physResource="mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y3.PLLCLK0" clockNet="mb_system_i/MCB_DDR3/sysclk_2x_bufpll_o"/></twPinLimitRpt></twConst><twConst anchorID="313" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP         &quot;mb_system_i_clk_600_0000MHz180PLL0_nobuf&quot; TS_sys_clk_pin * 6 PHASE         0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="314"><twPinLimitBanner>Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        &quot;mb_system_i_clk_600_0000MHz180PLL0_nobuf&quot; TS_sys_clk_pin * 6 PHASE
        0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="315" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.417" period="1.666" constraintValue="1.666" deviceLimit="1.249" freqLimit="800.641" physResource="mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y3.PLLCLK1" clockNet="mb_system_i/MCB_DDR3/sysclk_2x_180_bufpll_o"/></twPinLimitRpt></twConst><twConst anchorID="316" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="TIMESPEC TS_CLK_100MHZ = PERIOD &quot;CLK_100MHZ&quot; 10 ns HIGH 50%;" ScopeName="">TS_CLK_100MHZ = PERIOD TIMEGRP &quot;CLK_100MHZ&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="317"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_100MHZ = PERIOD TIMEGRP &quot;CLK_100MHZ&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="318" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="clkcross/dcm_sp_inst/CLKIN" logResource="clkcross/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="clkcross/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="319" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="clkcross/dcm_sp_inst/CLKIN" logResource="clkcross/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="clkcross/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="320" type="MINPERIOD" name="Tdcmper_CLKIN" slack="7.330" period="10.000" constraintValue="10.000" deviceLimit="2.670" freqLimit="374.532" physResource="clkcross/dcm_sp_inst/CLKIN" logResource="clkcross/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="clkcross/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="321" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 100 ns HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="322"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="323" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y58.CLKA" clockNet="clk"/><twPinLimit anchorID="324" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y62.CLKA" clockNet="clk"/><twPinLimit anchorID="325" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y60.CLKA" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="326" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="TIMESPEC TS_DCLK_N = PERIOD &quot;DCLK_N&quot; 2 ns HIGH 50%;" ScopeName="">TS_DCLK_N = PERIOD TIMEGRP &quot;DCLK_N&quot; 2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="327"><twPinLimitBanner>Component Switching Limit Checks: TS_DCLK_N = PERIOD TIMEGRP &quot;DCLK_N&quot; 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="328" type="MINPERIOD" name="Tbufper_I" slack="1.075" period="2.000" constraintValue="2.000" deviceLimit="0.925" freqLimit="1081.081" physResource="ADC_des_inst/iob_clk/BUFIO2_dclkn/I" logResource="ADC_des_inst/iob_clk/BUFIO2_dclkn/I" locationPin="BUFIO2_X4Y27.I" clockNet="ADC_des_inst/iob_clk/dclk_dly_n"/><twPinLimit anchorID="329" type="MINPERIOD" name="Tbufper_I" slack="1.075" period="2.000" constraintValue="2.000" deviceLimit="0.925" freqLimit="1081.081" physResource="ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I" logResource="ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I" locationPin="BUFIO2_X4Y26.I" clockNet="ADC_des_inst/iob_clk/dclk_dly_p"/><twPinLimit anchorID="330" type="MINPERIOD" name="Tbufper_I" slack="1.075" period="2.000" constraintValue="2.000" deviceLimit="0.925" freqLimit="1081.081" physResource="ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB" logResource="ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB" locationPin="BUFIO2_X4Y26.IB" clockNet="ADC_des_inst/iob_clk/dclk_dly_n"/></twPinLimitRpt></twConst><twConst anchorID="331" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="TIMESPEC TS_DCLK_P = PERIOD &quot;DCLK_P&quot; 2 ns HIGH 50%;" ScopeName="">TS_DCLK_P = PERIOD TIMEGRP &quot;DCLK_P&quot; 2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="332"><twPinLimitBanner>Component Switching Limit Checks: TS_DCLK_P = PERIOD TIMEGRP &quot;DCLK_P&quot; 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="333" type="MINPERIOD" name="Tbufper_I" slack="1.075" period="2.000" constraintValue="2.000" deviceLimit="0.925" freqLimit="1081.081" physResource="ADC_des_inst/iob_clk/BUFIO2_dclkn/I" logResource="ADC_des_inst/iob_clk/BUFIO2_dclkn/I" locationPin="BUFIO2_X4Y27.I" clockNet="ADC_des_inst/iob_clk/dclk_dly_n"/><twPinLimit anchorID="334" type="MINPERIOD" name="Tbufper_I" slack="1.075" period="2.000" constraintValue="2.000" deviceLimit="0.925" freqLimit="1081.081" physResource="ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I" logResource="ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I" locationPin="BUFIO2_X4Y26.I" clockNet="ADC_des_inst/iob_clk/dclk_dly_p"/><twPinLimit anchorID="335" type="MINPERIOD" name="Tbufper_I" slack="1.075" period="2.000" constraintValue="2.000" deviceLimit="0.925" freqLimit="1081.081" physResource="ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB" logResource="ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB" locationPin="BUFIO2_X4Y26.IB" clockNet="ADC_des_inst/iob_clk/dclk_dly_n"/></twPinLimitRpt></twConst><twConst anchorID="336" twConstType="PERIOD" ><twConstHead uID="35"><twConstName UCFConstName="TIMESPEC TS_CLK_100MHZ = PERIOD &quot;CLK_100MHZ&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkcross_clkfx = PERIOD TIMEGRP &quot;clkcross_clkfx&quot; TS_CLK_100MHZ / 0.2 HIGH         50%;</twConstName><twItemCnt>2192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>586</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.354</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y60.DIA10), 1 path
</twPathRptBanner><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>41.646</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/BLR_ADJ/dout_29</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.668</twTotPathDel><twClkSkew dest = "0.860" src = "0.911">0.051</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.635</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/BLR_ADJ/dout_29</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y163.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;30&gt;</twComp><twBEL>Buf_SigProcs_inst/BLR_ADJ/dout_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y127.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.902</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y127.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/iDATA&lt;2&gt;</twComp><twBEL>Buf_SigProcs_inst/Mmux_fast_fifo_din221</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y60.DIA10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.768</twDelInfo><twComp>Buf_SigProcs_inst/fast_fifo_din&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y60.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.998</twLogDel><twRouteDel>6.670</twRouteDel><twTotDel>7.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y58.DIA9), 1 path
</twPathRptBanner><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>42.434</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/BLR_ADJ/dout_60</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.982</twTotPathDel><twClkSkew dest = "0.862" src = "0.811">-0.051</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.635</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/BLR_ADJ/dout_60</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;62&gt;</twComp><twBEL>Buf_SigProcs_inst/BLR_ADJ/dout_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y129.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.156</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/iDATA&lt;5&gt;</twComp><twBEL>Buf_SigProcs_inst/Mmux_fast_fifo_din571</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y58.DIA9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>Buf_SigProcs_inst/fast_fifo_din&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y58.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>5.976</twRouteDel><twTotDel>6.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y60.DIA8), 1 path
</twPathRptBanner><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>42.821</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/BLR_ADJ/dout_27</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.761</twTotPathDel><twClkSkew dest = "0.860" src = "0.643">-0.217</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.635</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/BLR_ADJ/dout_27</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X80Y144.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;17&gt;</twComp><twBEL>Buf_SigProcs_inst/BLR_ADJ/dout_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y163.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.364</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y163.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;30&gt;</twComp><twBEL>Buf_SigProcs_inst/Mmux_fast_fifo_din201</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y60.DIA8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.389</twDelInfo><twComp>Buf_SigProcs_inst/fast_fifo_din&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y60.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>5.753</twRouteDel><twTotDel>6.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkcross_clkfx = PERIOD TIMEGRP &quot;clkcross_clkfx&quot; TS_CLK_100MHZ / 0.2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Circular_Buffer/sp_adr_2 (SLICE_X73Y130.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/BLR_ADJ/rd</twSrc><twDest BELType="FF">Buf_SigProcs_inst/Circular_Buffer/sp_adr_2</twDest><twTotPathDel>3.118</twTotPathDel><twClkSkew dest = "3.306" src = "0.830">-2.476</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.635</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/BLR_ADJ/rd</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/Circular_Buffer/sp_adr_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X89Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk</twSrcClk><twPathDel><twSite>SLICE_X89Y137.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/clr_fast_fifo</twComp><twBEL>Buf_SigProcs_inst/BLR_ADJ/rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y130.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;2&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/_n0147_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y130.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/_n0147_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;2&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Mmux__n012731</twBEL><twBEL>Buf_SigProcs_inst/Circular_Buffer/sp_adr_2</twBEL></twPathDel><twLogDel>1.020</twLogDel><twRouteDel>2.098</twRouteDel><twTotDel>3.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Buf_SigProcs_inst/Circular_Buffer/clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Circular_Buffer/cnt_7 (SLICE_X73Y124.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/BLR_ADJ/rd</twSrc><twDest BELType="FF">Buf_SigProcs_inst/Circular_Buffer/cnt_7</twDest><twTotPathDel>3.253</twTotPathDel><twClkSkew dest = "3.384" src = "0.830">-2.554</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.635</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/BLR_ADJ/rd</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/Circular_Buffer/cnt_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk</twSrcClk><twPathDel><twSite>SLICE_X89Y137.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/clr_fast_fifo</twComp><twBEL>Buf_SigProcs_inst/BLR_ADJ/rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y130.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;2&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/_n0147_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y124.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.693</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/_n0147_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y124.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.101</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/cnt&lt;15&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/cnt_7</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.626</twRouteDel><twTotDel>3.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Buf_SigProcs_inst/Circular_Buffer/clk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Circular_Buffer/sp_adr_2 (SLICE_X73Y130.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/BLR_ADJ/rd</twSrc><twDest BELType="FF">Buf_SigProcs_inst/Circular_Buffer/sp_adr_2</twDest><twTotPathDel>1.962</twTotPathDel><twClkSkew dest = "1.622" src = "0.359">-1.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.635</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/BLR_ADJ/rd</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/Circular_Buffer/sp_adr_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X89Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk</twSrcClk><twPathDel><twSite>SLICE_X89Y137.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/clr_fast_fifo</twComp><twBEL>Buf_SigProcs_inst/BLR_ADJ/rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y130.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;2&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Mmux__n01273111</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y130.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.111</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Mmux__n0127311</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;2&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Mmux__n012731</twBEL><twBEL>Buf_SigProcs_inst/Circular_Buffer/sp_adr_2</twBEL></twPathDel><twLogDel>0.615</twLogDel><twRouteDel>1.347</twRouteDel><twTotDel>1.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Buf_SigProcs_inst/Circular_Buffer/clk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="349"><twPinLimitBanner>Component Switching Limit Checks: TS_clkcross_clkfx = PERIOD TIMEGRP &quot;clkcross_clkfx&quot; TS_CLK_100MHZ / 0.2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="350" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.876" period="50.000" constraintValue="50.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y58.CLKA" clockNet="clk"/><twPinLimit anchorID="351" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.876" period="50.000" constraintValue="50.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y62.CLKA" clockNet="clk"/><twPinLimit anchorID="352" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.876" period="50.000" constraintValue="50.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="Buf_SigProcs_inst/Fast_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y60.CLKA" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="353" twConstType="PERIOD" ><twConstHead uID="36"><twConstName UCFConstName="TIMESPEC TS_DCLK_N = PERIOD &quot;DCLK_N&quot; 2 ns HIGH 50%;" ScopeName="">TS_ADC_des_inst_iob_dclk_n = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_n&quot;         TS_DCLK_N HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="354"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_des_inst_iob_dclk_n = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_n&quot;
        TS_DCLK_N HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="355" twConstType="PERIOD" ><twConstHead uID="37"><twConstName UCFConstName="TIMESPEC TS_DCLK_N = PERIOD &quot;DCLK_N&quot; 2 ns HIGH 50%;" ScopeName="">TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP &quot;ADC_des_inst_iob_clk_x1GCLK&quot;         TS_DCLK_N * 4 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="356"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP &quot;ADC_des_inst_iob_clk_x1GCLK&quot;
        TS_DCLK_N * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="357" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y50.CLKB" clockNet="gclk0"/><twPinLimit anchorID="358" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" logResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y46.CLKB" clockNet="gclk0"/><twPinLimit anchorID="359" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB" logResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y48.CLKB" clockNet="gclk0"/></twPinLimitRpt></twConst><twConst anchorID="360" twConstType="PERIOD" ><twConstHead uID="38"><twConstName UCFConstName="TIMESPEC TS_DCLK_N = PERIOD &quot;DCLK_N&quot; 2 ns HIGH 50%;" ScopeName="">TS_ADC_des_inst_iob_dclk_p = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_p&quot;         TS_DCLK_N HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="361"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_des_inst_iob_dclk_p = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_p&quot;
        TS_DCLK_N HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="362" twConstType="PERIOD" ><twConstHead uID="39"><twConstName UCFConstName="TIMESPEC TS_DCLK_P = PERIOD &quot;DCLK_P&quot; 2 ns HIGH 50%;" ScopeName="">TS_ADC_des_inst_iob_dclk_n_0 = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_n_0&quot;         TS_DCLK_P HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="363"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_des_inst_iob_dclk_n_0 = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_n_0&quot;
        TS_DCLK_P HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="364" twConstType="PERIOD" ><twConstHead uID="40"><twConstName UCFConstName="TIMESPEC TS_DCLK_P = PERIOD &quot;DCLK_P&quot; 2 ns HIGH 50%;" ScopeName="">TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP         &quot;ADC_des_inst_iob_clk_x1GCLK_0&quot; TS_DCLK_P * 4 HIGH 50%;</twConstName><twItemCnt>12342</twItemCnt><twErrCntSetup>23</twErrCntSetup><twErrCntEndPt>23</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5928</twEndPtCnt><twPathErrCnt>515</twPathErrCnt><twMinPer>8.586</twMinPer></twConstHead><twPathRptBanner iPaths="63" iCriticalPaths="45" sType="EndPoint">Paths for end point Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ (SLICE_X92Y127.BX), 63 paths
</twPathRptBanner><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.586</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/Circular_Buffer/sp_adr_0</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ</twDest><twTotPathDel>5.141</twTotPathDel><twClkSkew dest = "0.921" src = "3.581">2.660</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.785</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/Circular_Buffer/sp_adr_0</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Buf_SigProcs_inst/Circular_Buffer/clk</twSrcClk><twPathDel><twSite>SLICE_X73Y131.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;1&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/sp_adr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y129.C1</twSite><twDelType>net</twDelType><twFanCnt>518</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y129.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N18</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram8/C</twBEL><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram8/F7.B</twBEL><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram8/F8</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y127.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;2&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX311</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>Buf_SigProcs_inst/dout_all&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/iDATA&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Mmux_fast_fifo_din341</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>Buf_SigProcs_inst/fast_fifo_din&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/iDATA&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>3.664</twRouteDel><twTotDel>5.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.575</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/Circular_Buffer/sp_adr_1</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ</twDest><twTotPathDel>5.130</twTotPathDel><twClkSkew dest = "0.921" src = "3.581">2.660</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.785</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/Circular_Buffer/sp_adr_1</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Buf_SigProcs_inst/Circular_Buffer/clk</twSrcClk><twPathDel><twSite>SLICE_X73Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;1&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/sp_adr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>517</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y129.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N18</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram8/D</twBEL><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram8/F7.B</twBEL><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram8/F8</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y127.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;2&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX311</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>Buf_SigProcs_inst/dout_all&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/iDATA&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Mmux_fast_fifo_din341</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>Buf_SigProcs_inst/fast_fifo_din&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/iDATA&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ</twBEL></twPathDel><twLogDel>1.484</twLogDel><twRouteDel>3.646</twRouteDel><twTotDel>5.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.519</twSlack><twSrc BELType="FF">Buf_SigProcs_inst/Circular_Buffer/sp_adr_1</twSrc><twDest BELType="FF">Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ</twDest><twTotPathDel>5.074</twTotPathDel><twClkSkew dest = "0.921" src = "3.581">2.660</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.785</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Buf_SigProcs_inst/Circular_Buffer/sp_adr_1</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Buf_SigProcs_inst/Circular_Buffer/clk</twSrcClk><twPathDel><twSite>SLICE_X73Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;1&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/sp_adr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y129.A2</twSite><twDelType>net</twDelType><twFanCnt>517</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/sp_adr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y129.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N18</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram8/A</twBEL><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram8/F7.A</twBEL><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram8/F8</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y127.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Buf_SigProcs_inst/BLR_ADJ/dout&lt;2&gt;</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX311</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>Buf_SigProcs_inst/dout_all&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/iDATA&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Mmux_fast_fifo_din341</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>Buf_SigProcs_inst/fast_fifo_din&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>Buf_SigProcs_inst/ila_test/U0/iDATA&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/ila_test/U0/I_DQ.G_DW[3].U_DQ</twBEL></twPathDel><twLogDel>1.461</twLogDel><twRouteDel>3.613</twRouteDel><twTotDel>5.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="140" iCriticalPaths="32" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Trigger/count_4 (SLICE_X100Y157.CE), 140 paths
</twPathRptBanner><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.527</twSlack><twSrc BELType="FF">ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType="FF">Buf_SigProcs_inst/Trigger/count_4</twDest><twTotPathDel>8.307</twTotPathDel><twClkSkew dest = "0.615" src = "0.800">0.185</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/Trigger/count_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X33Y173.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>ILOGIC_X33Y173.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twComp><twBEL>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>Dout_deser&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y174.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi</twBEL><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y175.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y175.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y175.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y175.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y173.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>N79</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y173.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/int_trig</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y159.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp><twBEL>Buf_SigProcs_inst/Trigger/_n0082_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y157.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y157.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/count&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/count_4</twBEL></twPathDel><twLogDel>2.840</twLogDel><twRouteDel>5.467</twRouteDel><twTotDel>8.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.513</twSlack><twSrc BELType="FF">ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType="FF">Buf_SigProcs_inst/Trigger/count_4</twDest><twTotPathDel>8.293</twTotPathDel><twClkSkew dest = "0.615" src = "0.800">0.185</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/Trigger/count_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X33Y173.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>ILOGIC_X33Y173.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twComp><twBEL>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>Dout_deser&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y174.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut&lt;0&gt;</twBEL><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y175.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y175.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y175.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y175.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y173.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>N79</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y173.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/int_trig</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y159.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp><twBEL>Buf_SigProcs_inst/Trigger/_n0082_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y157.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y157.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/count&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/count_4</twBEL></twPathDel><twLogDel>2.826</twLogDel><twRouteDel>5.467</twRouteDel><twTotDel>8.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.476</twSlack><twSrc BELType="FF">ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType="FF">Buf_SigProcs_inst/Trigger/count_4</twDest><twTotPathDel>8.256</twTotPathDel><twClkSkew dest = "0.615" src = "0.800">0.185</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/Trigger/count_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X33Y173.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>ILOGIC_X33Y173.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twComp><twBEL>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y174.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.501</twDelInfo><twComp>Dout_deser&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y174.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut&lt;1&gt;</twBEL><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y175.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y175.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y175.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y175.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y173.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>N79</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y173.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/int_trig</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y159.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp><twBEL>Buf_SigProcs_inst/Trigger/_n0082_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y157.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y157.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/count&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/count_4</twBEL></twPathDel><twLogDel>2.806</twLogDel><twRouteDel>5.450</twRouteDel><twTotDel>8.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="140" iCriticalPaths="32" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Trigger/count_0 (SLICE_X100Y156.CE), 140 paths
</twPathRptBanner><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.523</twSlack><twSrc BELType="FF">ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType="FF">Buf_SigProcs_inst/Trigger/count_0</twDest><twTotPathDel>8.301</twTotPathDel><twClkSkew dest = "0.613" src = "0.800">0.187</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/Trigger/count_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X33Y173.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>ILOGIC_X33Y173.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twComp><twBEL>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>Dout_deser&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y174.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi</twBEL><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y175.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y175.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y175.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y175.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y173.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>N79</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y173.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/int_trig</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y159.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp><twBEL>Buf_SigProcs_inst/Trigger/_n0082_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y156.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y156.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/count&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/count_0</twBEL></twPathDel><twLogDel>2.840</twLogDel><twRouteDel>5.461</twRouteDel><twTotDel>8.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.509</twSlack><twSrc BELType="FF">ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType="FF">Buf_SigProcs_inst/Trigger/count_0</twDest><twTotPathDel>8.287</twTotPathDel><twClkSkew dest = "0.613" src = "0.800">0.187</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/Trigger/count_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X33Y173.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>ILOGIC_X33Y173.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twComp><twBEL>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>Dout_deser&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y174.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut&lt;0&gt;</twBEL><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y175.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y175.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y175.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y175.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y173.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>N79</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y173.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/int_trig</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y159.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp><twBEL>Buf_SigProcs_inst/Trigger/_n0082_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y156.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y156.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/count&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/count_0</twBEL></twPathDel><twLogDel>2.826</twLogDel><twRouteDel>5.461</twRouteDel><twTotDel>8.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.472</twSlack><twSrc BELType="FF">ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType="FF">Buf_SigProcs_inst/Trigger/count_0</twDest><twTotPathDel>8.250</twTotPathDel><twClkSkew dest = "0.613" src = "0.800">0.187</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twSrc><twDest BELType='FF'>Buf_SigProcs_inst/Trigger/count_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>ILOGIC_X33Y173.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk0</twSrcClk><twPathDel><twSite>ILOGIC_X33Y173.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twComp><twBEL>ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y174.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.501</twDelInfo><twComp>Dout_deser&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y174.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut&lt;1&gt;</twBEL><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y175.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y175.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y175.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y175.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy&lt;7&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y173.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>N79</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y173.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/int_trig</twComp><twBEL>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y159.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y159.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp><twBEL>Buf_SigProcs_inst/Trigger/_n0082_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y156.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/_n0082_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y156.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Buf_SigProcs_inst/Trigger/count&lt;3&gt;</twComp><twBEL>Buf_SigProcs_inst/Trigger/count_0</twBEL></twPathDel><twLogDel>2.806</twLogDel><twRouteDel>5.444</twRouteDel><twTotDel>8.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        &quot;ADC_des_inst_iob_clk_x1GCLK_0&quot; TS_DCLK_P * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram24/D (SLICE_X80Y175.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/ISERDES2_mstr</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram24/D</twDest><twTotPathDel>2.211</twTotPathDel><twClkSkew dest = "1.939" src = "0.529">-1.410</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.785</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/ISERDES2_mstr</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram24/D</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X25Y173.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twSrcClk><twPathDel><twSite>ILOGIC_X25Y173.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/ISERDES2_mstr</twComp><twBEL>ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/ISERDES2_mstr</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y175.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.997</twDelInfo><twComp>Bout_deser&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y175.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N50</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram24/D</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>1.997</twRouteDel><twTotDel>2.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Buf_SigProcs_inst/Circular_Buffer/clk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram22/D (SLICE_X76Y168.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.022</twSlack><twSrc BELType="FF">ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram22/D</twDest><twTotPathDel>2.205</twTotPathDel><twClkSkew dest = "1.928" src = "0.530">-1.398</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.785</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram22/D</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X27Y175.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twSrcClk><twPathDel><twSite>ILOGIC_X27Y175.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr</twComp><twBEL>ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y168.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.991</twDelInfo><twComp>Cout_deser&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y168.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N46</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChC/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram22/D</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>1.991</twRouteDel><twTotDel>2.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Buf_SigProcs_inst/Circular_Buffer/clk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram24/C (SLICE_X80Y175.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.022</twSlack><twSrc BELType="FF">ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/ISERDES2_mstr</twSrc><twDest BELType="RAM">Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram24/C</twDest><twTotPathDel>2.217</twTotPathDel><twClkSkew dest = "1.939" src = "0.529">-1.410</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.785</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/ISERDES2_mstr</twSrc><twDest BELType='RAM'>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram24/C</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X25Y173.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gclk0</twSrcClk><twPathDel><twSite>ILOGIC_X25Y173.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/ISERDES2_mstr</twComp><twBEL>ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/ISERDES2_mstr</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y175.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.997</twDelInfo><twComp>Bout_deser&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y175.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N50</twComp><twBEL>Buf_SigProcs_inst/Circular_Buffer/Buffer_ChB/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram24/C</twBEL></twPathDel><twLogDel>0.220</twLogDel><twRouteDel>1.997</twRouteDel><twTotDel>2.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Buf_SigProcs_inst/Circular_Buffer/clk</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="389"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        &quot;ADC_des_inst_iob_clk_x1GCLK_0&quot; TS_DCLK_P * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="390" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y50.CLKB" clockNet="gclk0"/><twPinLimit anchorID="391" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" logResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y46.CLKB" clockNet="gclk0"/><twPinLimit anchorID="392" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB" logResource="Buf_SigProcs_inst/ila_test/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y48.CLKB" clockNet="gclk0"/></twPinLimitRpt></twConst><twConst anchorID="393" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="TIMESPEC TS_DCLK_P = PERIOD &quot;DCLK_P&quot; 2 ns HIGH 50%;" ScopeName="">TS_ADC_des_inst_iob_dclk_p_0 = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_p_0&quot;         TS_DCLK_P HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="394"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_des_inst_iob_dclk_p_0 = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_p_0&quot;
        TS_DCLK_P HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="395" twConstType="OFFSETINDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">OFFSET = IN 6 ns BEFORE COMP &quot;Ethernet_Lite_RX_CLK&quot;;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.085</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.D), 1 path
</twPathRptBanner><twPathRpt anchorID="396"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.915</twSlack><twSrc BELType="PAD">Ethernet_Lite_RX_ER</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twDest><twClkDel>1.770</twClkDel><twClkSrc>Ethernet_Lite_RX_CLK</twClkSrc><twClkDest>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg</twClkDest><twOff>6.000</twOff><twOffSrc>Ethernet_Lite_RX_ER</twOffSrc><twOffDest>Ethernet_Lite_RX_CLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RX_ER</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>R4.PAD</twSrcSite><twPathDel><twSite>R4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>Ethernet_Lite_RX_ER</twComp><twBEL>Ethernet_Lite_RX_ER</twBEL><twBEL>Ethernet_Lite_RX_ER_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.7</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.186</twDelInfo><twComp>Ethernet_Lite_RX_ER_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">0.757</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg</twComp><twBEL>ProtoComp1594.D2OFFBYP_SRC</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>1.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RX_CLK</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF</twDest><twLogLvls>1</twLogLvls><twSrcSite>V4.PAD</twSrcSite><twPathDel><twSite>V4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>Ethernet_Lite_RX_CLK</twComp><twBEL>Ethernet_Lite_RX_CLK</twBEL><twBEL>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CLK0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twComp></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>1.770</twTotDel><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (ILOGIC_X0Y101.D), 1 path
</twPathRptBanner><twPathRpt anchorID="398"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.915</twSlack><twSrc BELType="PAD">Ethernet_Lite_RXD&lt;1&gt;</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I</twDest><twClkDel>1.770</twClkDel><twClkSrc>Ethernet_Lite_RX_CLK</twClkSrc><twClkDest>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;1&gt;</twClkDest><twOff>6.000</twOff><twOffSrc>Ethernet_Lite_RXD&lt;1&gt;</twOffSrc><twOffDest>Ethernet_Lite_RX_CLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RXD&lt;1&gt;</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I</twDest><twLogLvls>2</twLogLvls><twSrcSite>P3.PAD</twSrcSite><twPathDel><twSite>P3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>Ethernet_Lite_RXD&lt;1&gt;</twComp><twBEL>Ethernet_Lite_RXD&lt;1&gt;</twBEL><twBEL>Ethernet_Lite_RXD_1_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.13</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y101.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.186</twDelInfo><twComp>Ethernet_Lite_RXD_1_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y101.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">0.757</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;1&gt;</twComp><twBEL>ProtoComp1594.D2OFFBYP_SRC.3</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>1.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RX_CLK</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>V4.PAD</twSrcSite><twPathDel><twSite>V4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>Ethernet_Lite_RX_CLK</twComp><twBEL>Ethernet_Lite_RX_CLK</twBEL><twBEL>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y101.CLK0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twComp></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>1.770</twTotDel><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.D), 1 path
</twPathRptBanner><twPathRpt anchorID="400"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.915</twSlack><twSrc BELType="PAD">Ethernet_Lite_RXD&lt;3&gt;</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twDest><twClkDel>1.770</twClkDel><twClkSrc>Ethernet_Lite_RX_CLK</twClkSrc><twClkDest>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;3&gt;</twClkDest><twOff>6.000</twOff><twOffSrc>Ethernet_Lite_RXD&lt;3&gt;</twOffSrc><twOffDest>Ethernet_Lite_RX_CLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RXD&lt;3&gt;</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twDest><twLogLvls>2</twLogLvls><twSrcSite>N6.PAD</twSrcSite><twPathDel><twSite>N6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>Ethernet_Lite_RXD&lt;3&gt;</twComp><twBEL>Ethernet_Lite_RXD&lt;3&gt;</twBEL><twBEL>Ethernet_Lite_RXD_3_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.15</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y103.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.186</twDelInfo><twComp>Ethernet_Lite_RXD_3_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y103.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">0.757</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;3&gt;</twComp><twBEL>ProtoComp1594.D2OFFBYP_SRC.5</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>1.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RX_CLK</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>V4.PAD</twSrcSite><twPathDel><twSite>V4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>Ethernet_Lite_RX_CLK</twComp><twBEL>Ethernet_Lite_RX_CLK</twBEL><twBEL>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y103.CLK0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twComp></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>1.007</twRouteDel><twTotDel>1.770</twTotDel><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 6 ns BEFORE COMP &quot;Ethernet_Lite_RX_CLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.D), 1 path
</twPathRptBanner><twPathRpt anchorID="402"><twUnconstOffIn anchorID="403" twDataPathType="twDataPathMinDelay"><twOff>-1.388</twOff><twSrc BELType="PAD">Ethernet_Lite_RX_DV</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RX_DV</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>N7.PAD</twSrcSite><twPathDel><twSite>N7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.126</twDelInfo><twComp>Ethernet_Lite_RX_DV</twComp><twBEL>Ethernet_Lite_RX_DV</twBEL><twBEL>Ethernet_Lite_RX_DV_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.8</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y106.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.171</twDelInfo><twComp>Ethernet_Lite_RX_DV_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y106.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twFalling">1.026</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg</twComp><twBEL>ProtoComp1594.D2OFFBYP_SRC.1</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>0.171</twRouteDel><twTotDel>2.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RX_CLK</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF</twDest><twLogLvls>1</twLogLvls><twSrcSite>V4.PAD</twSrcSite><twPathDel><twSite>V4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>Ethernet_Lite_RX_CLK</twComp><twBEL>Ethernet_Lite_RX_CLK</twBEL><twBEL>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y106.CLK0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twComp></twPathDel><twLogDel>1.310</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.736</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (ILOGIC_X0Y98.D), 1 path
</twPathRptBanner><twPathRpt anchorID="404"><twUnconstOffIn anchorID="405" twDataPathType="twDataPathMinDelay"><twOff>-1.388</twOff><twSrc BELType="PAD">Ethernet_Lite_RXD&lt;0&gt;</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RXD&lt;0&gt;</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I</twDest><twLogLvls>2</twLogLvls><twSrcSite>T9.PAD</twSrcSite><twPathDel><twSite>T9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.126</twDelInfo><twComp>Ethernet_Lite_RXD&lt;0&gt;</twComp><twBEL>Ethernet_Lite_RXD&lt;0&gt;</twBEL><twBEL>Ethernet_Lite_RXD_0_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.12</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y98.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.171</twDelInfo><twComp>Ethernet_Lite_RXD_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y98.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twFalling">1.026</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;0&gt;</twComp><twBEL>ProtoComp1594.D2OFFBYP_SRC.2</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>0.171</twRouteDel><twTotDel>2.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RX_CLK</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>V4.PAD</twSrcSite><twPathDel><twSite>V4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>Ethernet_Lite_RX_CLK</twComp><twBEL>Ethernet_Lite_RX_CLK</twBEL><twBEL>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y98.CLK0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twComp></twPathDel><twLogDel>1.310</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.736</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (ILOGIC_X0Y100.D), 1 path
</twPathRptBanner><twPathRpt anchorID="406"><twUnconstOffIn anchorID="407" twDataPathType="twDataPathMinDelay"><twOff>-1.388</twOff><twSrc BELType="PAD">Ethernet_Lite_RXD&lt;2&gt;</twSrc><twDest BELType="FF">mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RXD&lt;2&gt;</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I</twDest><twLogLvls>2</twLogLvls><twSrcSite>P1.PAD</twSrcSite><twPathDel><twSite>P1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.126</twDelInfo><twComp>Ethernet_Lite_RXD&lt;2&gt;</twComp><twBEL>Ethernet_Lite_RXD&lt;2&gt;</twBEL><twBEL>Ethernet_Lite_RXD_2_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.14</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.171</twDelInfo><twComp>Ethernet_Lite_RXD_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y100.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twFalling">1.026</twDelInfo><twComp>mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg&lt;2&gt;</twComp><twBEL>ProtoComp1594.D2OFFBYP_SRC.4</twBEL><twBEL>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>0.171</twRouteDel><twTotDel>2.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>Ethernet_Lite_RX_CLK</twSrc><twDest BELType='FF'>mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I</twDest><twLogLvls>1</twLogLvls><twSrcSite>V4.PAD</twSrcSite><twPathDel><twSite>V4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>Ethernet_Lite_RX_CLK</twComp><twBEL>Ethernet_Lite_RX_CLK</twBEL><twBEL>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twBEL><twBEL>ProtoComp1519.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.CLK0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF</twComp></twPathDel><twLogDel>1.310</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.736</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConstRollupTable uID="14" anchorID="408"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="10.421" errors="0" errorRollup="4" items="0" itemsRollup="625701"/><twConstRollup name="TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" fullName="TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP         &quot;mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.421" actualRollup="N/A" errors="4" errorRollup="0" items="625701" itemsRollup="0"/><twConstRollup name="TS_mb_system_i_clk_600_0000MHzPLL0_nobuf" fullName="TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP         &quot;mb_system_i_clk_600_0000MHzPLL0_nobuf&quot; TS_sys_clk_pin * 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf" fullName="TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP         &quot;mb_system_i_clk_600_0000MHz180PLL0_nobuf&quot; TS_sys_clk_pin * 6 PHASE         0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="31" anchorID="409"><twConstRollup name="TS_CLK_100MHZ" fullName="TS_CLK_100MHZ = PERIOD TIMEGRP &quot;CLK_100MHZ&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="1.671" errors="0" errorRollup="0" items="0" itemsRollup="2192"/><twConstRollup name="TS_clkcross_clkfx" fullName="TS_clkcross_clkfx = PERIOD TIMEGRP &quot;clkcross_clkfx&quot; TS_CLK_100MHZ / 0.2 HIGH         50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="8.354" actualRollup="N/A" errors="0" errorRollup="0" items="2192" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="33" anchorID="410"><twConstRollup name="TS_DCLK_N" fullName="TS_DCLK_N = PERIOD TIMEGRP &quot;DCLK_N&quot; 2 ns HIGH 50%;" type="origin" depth="0" requirement="2.000" prefType="period" actual="0.925" actualRollup="0.781" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ADC_des_inst_iob_dclk_n" fullName="TS_ADC_des_inst_iob_dclk_n = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_n&quot;         TS_DCLK_N HIGH 50%;" type="child" depth="1" requirement="2.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ADC_des_inst_iob_clk_x1GCLK" fullName="TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP &quot;ADC_des_inst_iob_clk_x1GCLK&quot;         TS_DCLK_N * 4 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="3.124" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ADC_des_inst_iob_dclk_p" fullName="TS_ADC_des_inst_iob_dclk_p = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_p&quot;         TS_DCLK_N HIGH 50%;" type="child" depth="1" requirement="2.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="34" anchorID="411"><twConstRollup name="TS_DCLK_P" fullName="TS_DCLK_P = PERIOD TIMEGRP &quot;DCLK_P&quot; 2 ns HIGH 50%;" type="origin" depth="0" requirement="2.000" prefType="period" actual="0.925" actualRollup="2.147" errors="0" errorRollup="23" items="0" itemsRollup="12342"/><twConstRollup name="TS_ADC_des_inst_iob_dclk_n_0" fullName="TS_ADC_des_inst_iob_dclk_n_0 = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_n_0&quot;         TS_DCLK_P HIGH 50%;" type="child" depth="1" requirement="2.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ADC_des_inst_iob_clk_x1GCLK_0" fullName="TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP         &quot;ADC_des_inst_iob_clk_x1GCLK_0&quot; TS_DCLK_P * 4 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="8.586" actualRollup="N/A" errors="23" errorRollup="0" items="12342" itemsRollup="0"/><twConstRollup name="TS_ADC_des_inst_iob_dclk_p_0" fullName="TS_ADC_des_inst_iob_dclk_p_0 = PERIOD TIMEGRP &quot;ADC_des_inst_iob_dclk_p_0&quot;         TS_DCLK_P HIGH 50%;" type="child" depth="1" requirement="2.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="412">2</twUnmetConstCnt><twDataSheet anchorID="413" twNameLen="20"><twSUH2ClkList anchorID="414" twDestWidth="20" twPhaseWidth="41"><twDest>Ethernet_Lite_RX_CLK</twDest><twSUH2Clk ><twSrc>Ethernet_Lite_RXD&lt;0&gt;</twSrc><twSUHTime twInternalClk ="mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.438</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>Ethernet_Lite_RXD&lt;1&gt;</twSrc><twSUHTime twInternalClk ="mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.085</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.375</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>Ethernet_Lite_RXD&lt;2&gt;</twSrc><twSUHTime twInternalClk ="mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.438</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>Ethernet_Lite_RXD&lt;3&gt;</twSrc><twSUHTime twInternalClk ="mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.085</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.375</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>Ethernet_Lite_RX_DV</twSrc><twSUHTime twInternalClk ="mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.438</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>Ethernet_Lite_RX_ER</twSrc><twSUHTime twInternalClk ="mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.085</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.375</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="415" twDestWidth="20" twPhaseWidth="52"><twSrc>Ethernet_Lite_TX_CLK</twSrc><twClk2Out  twOutPad = "Ethernet_Lite_TXD&lt;0&gt;" twMinTime = "4.841" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "8.849" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" twClkPhase="14.000" ></twClk2Out><twClk2Out  twOutPad = "Ethernet_Lite_TXD&lt;1&gt;" twMinTime = "4.870" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "8.916" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" twClkPhase="14.000" ></twClk2Out><twClk2Out  twOutPad = "Ethernet_Lite_TXD&lt;2&gt;" twMinTime = "3.993" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "6.949" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" twClkPhase="14.000" ></twClk2Out><twClk2Out  twOutPad = "Ethernet_Lite_TXD&lt;3&gt;" twMinTime = "3.993" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "6.949" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" twClkPhase="14.000" ></twClk2Out><twClk2Out  twOutPad = "Ethernet_Lite_TX_EN" twMinTime = "3.692" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "7.209" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" twClkPhase="14.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="416" twDestWidth="20"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>10.421</twRiseRise></twClk2SU><twClk2SU><twSrc>Ethernet_Lite_RX_CLK</twSrc><twFallRise>5.549</twFallRise></twClk2SU><twClk2SU><twSrc>Ethernet_Lite_TX_CLK</twSrc><twRiseRise>7.881</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="417" twDestWidth="10"><twDest>CLK_100MHZ</twDest><twClk2SU><twSrc>CLK_100MHZ</twSrc><twRiseRise>8.354</twRiseRise></twClk2SU><twClk2SU><twSrc>DCLK_N</twSrc><twRiseRise>7.745</twRiseRise></twClk2SU><twClk2SU><twSrc>DCLK_P</twSrc><twRiseRise>7.745</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="418" twDestWidth="10"><twDest>DCLK_N</twDest><twClk2SU><twSrc>CLK_100MHZ</twSrc><twRiseRise>8.586</twRiseRise></twClk2SU><twClk2SU><twSrc>DCLK_N</twSrc><twRiseRise>8.586</twRiseRise></twClk2SU><twClk2SU><twSrc>DCLK_P</twSrc><twRiseRise>8.586</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="419" twDestWidth="10"><twDest>DCLK_P</twDest><twClk2SU><twSrc>CLK_100MHZ</twSrc><twRiseRise>8.586</twRiseRise></twClk2SU><twClk2SU><twSrc>DCLK_N</twSrc><twRiseRise>8.586</twRiseRise></twClk2SU><twClk2SU><twSrc>DCLK_P</twSrc><twRiseRise>8.586</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="420" twDestWidth="20"><twDest>Ethernet_Lite_RX_CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>16.453</twRiseRise><twRiseFall>4.533</twRiseFall></twClk2SU><twClk2SU><twSrc>Ethernet_Lite_RX_CLK</twSrc><twRiseFall>3.999</twRiseFall><twFallFall>2.152</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="421" twDestWidth="20"><twDest>Ethernet_Lite_TX_CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>10.221</twRiseRise><twRiseFall>14.013</twRiseFall></twClk2SU><twClk2SU><twSrc>Ethernet_Lite_TX_CLK</twSrc><twRiseRise>7.799</twRiseRise><twRiseFall>6.318</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="422"><twErrCnt>27</twErrCnt><twScore>9790</twScore><twSetupScore>9790</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>643297</twPathCnt><twNetCnt>2</twNetCnt><twConnCnt>33072</twConnCnt></twConstCov><twStats anchorID="423"><twMinPer>18.051</twMinPer><twFootnote number="1" /><twMaxFreq>55.399</twMaxFreq><twMaxFromToDel>4.121</twMaxFromToDel><twMaxNetSkew>3.665</twMaxNetSkew><twMinInBeforeClk>0.085</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 08 23:15:28 2016 </twTimestamp></twFoot><twClientInfo anchorID="424"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 397 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
