

================================================================
== Vitis HLS Report for 'write_buffer_fft'
================================================================
* Date:           Thu Jun  2 15:25:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.30 ns|  9.470 ns|     4.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.86>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pss_id_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %pss_id"   --->   Operation 7 'read' 'pss_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %index"   --->   Operation 8 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i_data_0 = zext i2 %pss_id_read"   --->   Operation 9 'zext' 'tmp_i_data_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%index_cast2 = zext i17 %index_read"   --->   Operation 10 'zext' 'index_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %PSS_V_last_V, i4 %PSS_V_strb_V, i4 %PSS_V_keep_V, i32 %PSS_V_data_V, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 1024, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %OUT_FFT_V_last_V, i8 %OUT_FFT_V_strb_V, i8 %OUT_FFT_V_keep_V, i64 %OUT_FFT_V_data_V, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 1024, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.86ns)   --->   "%sub3 = add i18 %index_cast2, i18 262007"   --->   Operation 13 'add' 'sub3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln216_1 = sext i18 %sub3" [lte_cell_search.cpp:216]   --->   Operation 14 'sext' 'sext_ln216_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.86ns)   --->   "%add_ln216 = add i18 %index_cast2, i18 261880" [lte_cell_search.cpp:216]   --->   Operation 15 'add' 'add_ln216' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln216 = sext i18 %add_ln216" [lte_cell_search.cpp:216]   --->   Operation 16 'sext' 'sext_ln216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%br_ln216 = br void" [lte_cell_search.cpp:216]   --->   Operation 17 'br' 'br_ln216' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i64 %sext_ln216, void %.lr.ph, i64 %add_ln216_1, void %.split_ifconv" [lte_cell_search.cpp:216]   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i64 %i" [lte_cell_search.cpp:216]   --->   Operation 20 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%icmp_ln216 = icmp_slt  i32 %trunc_ln216, i32 %sext_ln216_1" [lte_cell_search.cpp:216]   --->   Operation 21 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %._crit_edge.loopexit_ifconv, void %.split_ifconv" [lte_cell_search.cpp:216]   --->   Operation 22 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%IN_real_V_addr = getelementptr i23 %IN_real_V, i64 0, i64 %i"   --->   Operation 23 'getelementptr' 'IN_real_V_addr' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.23ns)   --->   "%p_Val2_s = load i17 %IN_real_V_addr"   --->   Operation 24 'load' 'p_Val2_s' <Predicate = (icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%IN_imag_V_addr = getelementptr i23 %IN_imag_V, i64 0, i64 %i"   --->   Operation 25 'getelementptr' 'IN_imag_V_addr' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.23ns)   --->   "%p_Val2_3 = load i17 %IN_imag_V_addr"   --->   Operation 26 'load' 'p_Val2_3' <Predicate = (icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 27 [1/1] (1.08ns)   --->   "%add_ln216_1 = add i64 %i, i64 1" [lte_cell_search.cpp:216]   --->   Operation 27 'add' 'add_ln216_1' <Predicate = (icmp_ln216)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.46>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [lte_cell_search.cpp:216]   --->   Operation 28 'specloopname' 'specloopname_ln216' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (1.23ns)   --->   "%p_Val2_s = load i17 %IN_real_V_addr"   --->   Operation 29 'load' 'p_Val2_s' <Predicate = (icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_cast = sext i23 %p_Val2_s"   --->   Operation 30 'sext' 'p_Val2_cast' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.05ns)   --->   "%icmp_ln935 = icmp_eq  i23 %p_Val2_s, i23 0"   --->   Operation 31 'icmp' 'icmp_ln935' <Predicate = (icmp_ln216)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %p_Val2_s, i32 22"   --->   Operation 32 'bitselect' 'p_Result_12' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.92ns)   --->   "%tmp_V = sub i24 0, i24 %p_Val2_cast"   --->   Operation 33 'sub' 'tmp_V' <Predicate = (icmp_ln216)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.32ns)   --->   "%m_16 = select i1 %p_Result_12, i24 %tmp_V, i24 %p_Val2_cast"   --->   Operation 34 'select' 'm_16' <Predicate = (icmp_ln216)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln937 = sext i24 %m_16"   --->   Operation 35 'sext' 'sext_ln937' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %sext_ln937, i32 31, i32 0"   --->   Operation 36 'partselect' 'p_Result_13' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_13, i1 1"   --->   Operation 37 'cttz' 'l' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.01ns)   --->   "%sub_ln944 = sub i32 32, i32 %l"   --->   Operation 38 'sub' 'sub_ln944' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 39 'add' 'lsb_index' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 40 'partselect' 'tmp_4' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.99ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_4, i31 0"   --->   Operation 41 'icmp' 'icmp_ln946' <Predicate = (icmp_ln216)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 42 'trunc' 'trunc_ln947' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.78ns)   --->   "%sub_ln947 = sub i6 57, i6 %trunc_ln947"   --->   Operation 43 'sub' 'sub_ln947' <Predicate = (icmp_ln216)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 44 'zext' 'zext_ln947' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947"   --->   Operation 45 'lshr' 'lshr_ln947' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32 1, i32 %lsb_index"   --->   Operation 46 'shl' 'shl_ln949' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_3 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 47 'or' 'or_ln949_3' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %sext_ln937, i32 %or_ln949_3"   --->   Operation 48 'and' 'and_ln949' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0"   --->   Operation 49 'icmp' 'icmp_ln949' <Predicate = (icmp_ln216)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 50 'bitselect' 'tmp_5' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_5, i1 1"   --->   Operation 51 'xor' 'xor_ln949' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln937, i32 %lsb_index"   --->   Operation 52 'bitselect' 'p_Result_14' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 53 'icmp' 'icmp_ln958' <Predicate = (icmp_ln216)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_1 = and i1 %p_Result_14, i1 %xor_ln949"   --->   Operation 54 'and' 'and_ln949_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln959_2 = zext i32 %sext_ln937"   --->   Operation 55 'zext' 'zext_ln959_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.01ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 56 'sub' 'sub_ln959' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 57 'zext' 'zext_ln959' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln959 = shl i64 %zext_ln959_2, i64 %zext_ln959"   --->   Operation 58 'shl' 'shl_ln959' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_14"   --->   Operation 59 'select' 'select_ln946' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.01ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 60 'add' 'add_ln958' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 61 'zext' 'zext_ln958' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln958 = lshr i64 %zext_ln959_2, i64 %zext_ln958"   --->   Operation 62 'lshr' 'lshr_ln958' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 63 'select' 'select_ln958' <Predicate = (icmp_ln216)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 64 'select' 'm' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 65 'zext' 'zext_ln961' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_5 = add i64 %m, i64 %zext_ln961"   --->   Operation 66 'add' 'm_5' <Predicate = (icmp_ln216)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%m_17 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 67 'partselect' 'm_17' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_17"   --->   Operation 68 'zext' 'zext_ln962' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 25"   --->   Operation 69 'bitselect' 'p_Result_s' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.39ns)   --->   "%select_ln943 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 70 'select' 'select_ln943' <Predicate = (icmp_ln216)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 71 'trunc' 'trunc_ln943' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 12, i8 %trunc_ln943"   --->   Operation 72 'sub' 'sub_ln964' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 73 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 73 'add' 'add_ln964' <Predicate = (icmp_ln216)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_12, i8 %add_ln964"   --->   Operation 74 'bitconcatenate' 'tmp' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_15 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp, i32 23, i32 31"   --->   Operation 75 'partset' 'p_Result_15' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_15"   --->   Operation 76 'trunc' 'LD' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.44ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32 0, i32 %LD"   --->   Operation 77 'select' 'select_ln935' <Predicate = (icmp_ln216)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/2] (1.23ns)   --->   "%p_Val2_3 = load i17 %IN_imag_V_addr"   --->   Operation 78 'load' 'p_Val2_3' <Predicate = (icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_Val2_7_cast = sext i23 %p_Val2_3"   --->   Operation 79 'sext' 'p_Val2_7_cast' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.05ns)   --->   "%icmp_ln935_2 = icmp_eq  i23 %p_Val2_3, i23 0"   --->   Operation 80 'icmp' 'icmp_ln935_2' <Predicate = (icmp_ln216)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %p_Val2_3, i32 22"   --->   Operation 81 'bitselect' 'p_Result_16' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.92ns)   --->   "%tmp_V_2 = sub i24 0, i24 %p_Val2_7_cast"   --->   Operation 82 'sub' 'tmp_V_2' <Predicate = (icmp_ln216)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.32ns)   --->   "%m_18 = select i1 %p_Result_16, i24 %tmp_V_2, i24 %p_Val2_7_cast"   --->   Operation 83 'select' 'm_18' <Predicate = (icmp_ln216)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln937_2 = sext i24 %m_18"   --->   Operation 84 'sext' 'sext_ln937_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_17 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %sext_ln937_2, i32 31, i32 0"   --->   Operation 85 'partselect' 'p_Result_17' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_17, i1 1"   --->   Operation 86 'cttz' 'l_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.01ns)   --->   "%sub_ln944_2 = sub i32 32, i32 %l_2"   --->   Operation 87 'sub' 'sub_ln944_2' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.01ns)   --->   "%lsb_index_1 = add i32 %sub_ln944_2, i32 4294967272"   --->   Operation 88 'add' 'lsb_index_1' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 89 'partselect' 'tmp_8' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.99ns)   --->   "%icmp_ln946_1 = icmp_sgt  i31 %tmp_8, i31 0"   --->   Operation 90 'icmp' 'icmp_ln946_1' <Predicate = (icmp_ln216)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_2"   --->   Operation 91 'trunc' 'trunc_ln947_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%sub_ln947_1 = sub i6 57, i6 %trunc_ln947_1"   --->   Operation 92 'sub' 'sub_ln947_1' <Predicate = (icmp_ln216)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%zext_ln947_1 = zext i6 %sub_ln947_1"   --->   Operation 93 'zext' 'zext_ln947_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%lshr_ln947_1 = lshr i32 4294967295, i32 %zext_ln947_1"   --->   Operation 94 'lshr' 'lshr_ln947_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%shl_ln949_2 = shl i32 1, i32 %lsb_index_1"   --->   Operation 95 'shl' 'shl_ln949_2' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%or_ln949 = or i32 %lshr_ln947_1, i32 %shl_ln949_2"   --->   Operation 96 'or' 'or_ln949' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_1)   --->   "%and_ln949_2 = and i32 %sext_ln937_2, i32 %or_ln949"   --->   Operation 97 'and' 'and_ln949_2' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln949_1 = icmp_ne  i32 %and_ln949_2, i32 0"   --->   Operation 98 'icmp' 'icmp_ln949_1' <Predicate = (icmp_ln216)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 99 'bitselect' 'tmp_9' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%xor_ln949_1 = xor i1 %tmp_9, i1 1"   --->   Operation 100 'xor' 'xor_ln949_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln937_2, i32 %lsb_index_1"   --->   Operation 101 'bitselect' 'p_Result_18' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.99ns)   --->   "%icmp_ln958_2 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 102 'icmp' 'icmp_ln958_2' <Predicate = (icmp_ln216)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%and_ln949_3 = and i1 %p_Result_18, i1 %xor_ln949_1"   --->   Operation 103 'and' 'and_ln949_3' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln959_4 = zext i32 %sext_ln937_2"   --->   Operation 104 'zext' 'zext_ln959_4' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.01ns)   --->   "%sub_ln959_2 = sub i32 25, i32 %sub_ln944_2"   --->   Operation 105 'sub' 'sub_ln959_2' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%zext_ln959_3 = zext i32 %sub_ln959_2"   --->   Operation 106 'zext' 'zext_ln959_3' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%shl_ln959_2 = shl i64 %zext_ln959_4, i64 %zext_ln959_3"   --->   Operation 107 'shl' 'shl_ln959_2' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_2)   --->   "%select_ln946_1 = select i1 %icmp_ln946_1, i1 %icmp_ln949_1, i1 %p_Result_18"   --->   Operation 108 'select' 'select_ln946_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.01ns)   --->   "%add_ln958_2 = add i32 %sub_ln944_2, i32 4294967271"   --->   Operation 109 'add' 'add_ln958_2' <Predicate = (icmp_ln216)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%zext_ln958_2 = zext i32 %add_ln958_2"   --->   Operation 110 'zext' 'zext_ln958_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%lshr_ln958_2 = lshr i64 %zext_ln959_4, i64 %zext_ln958_2"   --->   Operation 111 'lshr' 'lshr_ln958_2' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln958_2 = select i1 %icmp_ln958_2, i1 %select_ln946_1, i1 %and_ln949_3"   --->   Operation 112 'select' 'select_ln958_2' <Predicate = (icmp_ln216)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%m_9 = select i1 %icmp_ln958_2, i64 %lshr_ln958_2, i64 %shl_ln959_2"   --->   Operation 113 'select' 'm_9' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node m_10)   --->   "%zext_ln961_2 = zext i1 %select_ln958_2"   --->   Operation 114 'zext' 'zext_ln961_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_10 = add i64 %m_9, i64 %zext_ln961_2"   --->   Operation 115 'add' 'm_10' <Predicate = (icmp_ln216)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%m_19 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_10, i32 1, i32 63"   --->   Operation 116 'partselect' 'm_19' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln962_1 = zext i63 %m_19"   --->   Operation 117 'zext' 'zext_ln962_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_10, i32 25"   --->   Operation 118 'bitselect' 'p_Result_5' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.39ns)   --->   "%select_ln943_1 = select i1 %p_Result_5, i8 127, i8 126"   --->   Operation 119 'select' 'select_ln943_1' <Predicate = (icmp_ln216)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_2"   --->   Operation 120 'trunc' 'trunc_ln943_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 12, i8 %trunc_ln943_1"   --->   Operation 121 'sub' 'sub_ln964_1' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 122 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, i8 %select_ln943_1"   --->   Operation 122 'add' 'add_ln964_1' <Predicate = (icmp_ln216)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_16, i8 %add_ln964_1"   --->   Operation 123 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_19 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_1, i9 %tmp_3, i32 23, i32 31"   --->   Operation 124 'partset' 'p_Result_19' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %p_Result_19"   --->   Operation 125 'trunc' 'LD_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.44ns)   --->   "%select_ln935_1 = select i1 %icmp_ln935_2, i32 0, i32 %LD_1"   --->   Operation 126 'select' 'select_ln935_1' <Predicate = (icmp_ln216)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln303_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %select_ln935_1, i32 %select_ln935"   --->   Operation 127 'bitconcatenate' 'or_ln303_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %OUT_FFT_V_data_V, i8 %OUT_FFT_V_keep_V, i8 %OUT_FFT_V_strb_V, i1 %OUT_FFT_V_last_V, i64 %or_ln303_1, i8 255, i8 1, i1 0"   --->   Operation 128 'write' 'write_ln304' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 129 'br' 'br_ln0' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.10>
ST_4 : Operation 130 [1/1] (0.86ns)   --->   "%add_ln225 = add i17 %index_read, i17 130935" [lte_cell_search.cpp:225]   --->   Operation 130 'add' 'add_ln225' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i17 %add_ln225" [lte_cell_search.cpp:225]   --->   Operation 131 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%IN_real_V_addr_1 = getelementptr i23 %IN_real_V, i64 0, i64 %zext_ln225"   --->   Operation 132 'getelementptr' 'IN_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (1.23ns)   --->   "%p_Val2_6 = load i17 %IN_real_V_addr_1"   --->   Operation 133 'load' 'p_Val2_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>

State 5 <SV = 3> <Delay = 9.46>
ST_5 : Operation 134 [1/2] (1.23ns)   --->   "%p_Val2_6 = load i17 %IN_real_V_addr_1"   --->   Operation 134 'load' 'p_Val2_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%p_Val2_2_cast = sext i23 %p_Val2_6"   --->   Operation 135 'sext' 'p_Val2_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.05ns)   --->   "%icmp_ln935_1 = icmp_eq  i23 %p_Val2_6, i23 0"   --->   Operation 136 'icmp' 'icmp_ln935_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %p_Val2_6, i32 22"   --->   Operation 137 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.92ns)   --->   "%tmp_V_4 = sub i24 0, i24 %p_Val2_2_cast"   --->   Operation 138 'sub' 'tmp_V_4' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.32ns)   --->   "%m_20 = select i1 %p_Result_20, i24 %tmp_V_4, i24 %p_Val2_2_cast"   --->   Operation 139 'select' 'm_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln937_1 = sext i24 %m_20"   --->   Operation 140 'sext' 'sext_ln937_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_21 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %sext_ln937_1, i32 31, i32 0"   --->   Operation 141 'partselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_21, i1 1"   --->   Operation 142 'cttz' 'l_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln943_2 = trunc i32 %l_1"   --->   Operation 143 'trunc' 'trunc_ln943_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln943 = sub i8 12, i8 %trunc_ln943_2"   --->   Operation 144 'sub' 'sub_ln943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 145 [1/1] (1.01ns)   --->   "%sub_ln944_1 = sub i32 32, i32 %l_1"   --->   Operation 145 'sub' 'sub_ln944_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.01ns)   --->   "%lsb_index_2 = add i32 %sub_ln944_1, i32 4294967272"   --->   Operation 146 'add' 'lsb_index_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 147 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.99ns)   --->   "%icmp_ln946_2 = icmp_sgt  i31 %tmp_12, i31 0"   --->   Operation 148 'icmp' 'icmp_ln946_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln947_2 = trunc i32 %sub_ln944_1"   --->   Operation 149 'trunc' 'trunc_ln947_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.78ns)   --->   "%sub_ln947_2 = sub i6 57, i6 %trunc_ln947_2"   --->   Operation 150 'sub' 'sub_ln947_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%zext_ln947_2 = zext i6 %sub_ln947_2"   --->   Operation 151 'zext' 'zext_ln947_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%lshr_ln947_2 = lshr i32 4294967295, i32 %zext_ln947_2"   --->   Operation 152 'lshr' 'lshr_ln947_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%shl_ln949_1 = shl i32 1, i32 %lsb_index_2"   --->   Operation 153 'shl' 'shl_ln949_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%or_ln949_4 = or i32 %lshr_ln947_2, i32 %shl_ln949_1"   --->   Operation 154 'or' 'or_ln949_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_2)   --->   "%and_ln949_4 = and i32 %sext_ln937_1, i32 %or_ln949_4"   --->   Operation 155 'and' 'and_ln949_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln949_2 = icmp_ne  i32 %and_ln949_4, i32 0"   --->   Operation 156 'icmp' 'icmp_ln949_2' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 157 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%xor_ln949_2 = xor i1 %tmp_13, i1 1"   --->   Operation 158 'xor' 'xor_ln949_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln937_1, i32 %lsb_index_2"   --->   Operation 159 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.99ns)   --->   "%icmp_ln958_1 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 160 'icmp' 'icmp_ln958_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%and_ln949_5 = and i1 %p_Result_22, i1 %xor_ln949_2"   --->   Operation 161 'and' 'and_ln949_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln959_5 = zext i32 %sext_ln937_1"   --->   Operation 162 'zext' 'zext_ln959_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.01ns)   --->   "%sub_ln959_1 = sub i32 25, i32 %sub_ln944_1"   --->   Operation 163 'sub' 'sub_ln959_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%zext_ln959_1 = zext i32 %sub_ln959_1"   --->   Operation 164 'zext' 'zext_ln959_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%shl_ln959_1 = shl i64 %zext_ln959_5, i64 %zext_ln959_1"   --->   Operation 165 'shl' 'shl_ln959_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_4)   --->   "%select_ln946_2 = select i1 %icmp_ln946_2, i1 %icmp_ln949_2, i1 %p_Result_22"   --->   Operation 166 'select' 'select_ln946_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (1.01ns)   --->   "%add_ln958_1 = add i32 %sub_ln944_1, i32 4294967271"   --->   Operation 167 'add' 'add_ln958_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%zext_ln958_1 = zext i32 %add_ln958_1"   --->   Operation 168 'zext' 'zext_ln958_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%lshr_ln958_1 = lshr i64 %zext_ln959_5, i64 %zext_ln958_1"   --->   Operation 169 'lshr' 'lshr_ln958_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln958_4 = select i1 %icmp_ln958_1, i1 %select_ln946_2, i1 %and_ln949_5"   --->   Operation 170 'select' 'select_ln958_4' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%m_13 = select i1 %icmp_ln958_1, i64 %lshr_ln958_1, i64 %shl_ln959_1"   --->   Operation 171 'select' 'm_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%zext_ln961_1 = zext i1 %select_ln958_4"   --->   Operation 172 'zext' 'zext_ln961_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_14 = add i64 %m_13, i64 %zext_ln961_1"   --->   Operation 173 'add' 'm_14' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%m_21 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_14, i32 1, i32 63"   --->   Operation 174 'partselect' 'm_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln962_2 = zext i63 %m_21"   --->   Operation 175 'zext' 'zext_ln962_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_14, i32 25"   --->   Operation 176 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.39ns)   --->   "%select_ln964 = select i1 %p_Result_10, i8 127, i8 126"   --->   Operation 177 'select' 'select_ln964' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln964_2 = add i8 %sub_ln943, i8 %select_ln964"   --->   Operation 178 'add' 'add_ln964_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_20, i8 %add_ln964_2"   --->   Operation 179 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_23 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_2, i9 %tmp_1, i32 23, i32 31"   --->   Operation 180 'partset' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %p_Result_23"   --->   Operation 181 'trunc' 'LD_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.44ns)   --->   "%select_ln935_2 = select i1 %icmp_ln935_1, i32 0, i32 %LD_2"   --->   Operation 182 'select' 'select_ln935_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_i4_data = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %select_ln935_2, i32 %select_ln935_2"   --->   Operation 183 'bitconcatenate' 'tmp_i4_data' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %OUT_FFT_V_data_V, i8 %OUT_FFT_V_keep_V, i8 %OUT_FFT_V_strb_V, i1 %OUT_FFT_V_last_V, i64 %tmp_i4_data, i8 255, i8 1, i1 1"   --->   Operation 184 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %PSS_V_data_V, i4 %PSS_V_keep_V, i4 %PSS_V_strb_V, i1 %PSS_V_last_V, i32 %tmp_i_data_0, i4 15, i4 1, i1 1"   --->   Operation 185 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln235 = ret" [lte_cell_search.cpp:235]   --->   Operation 186 'ret' 'ret_ln235' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 16.3ns, clock uncertainty: 4.4ns.

 <State 1>: 0.863ns
The critical path consists of the following:
	wire read on port 'index' [14]  (0 ns)
	'add' operation ('sub3') [19]  (0.863 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', lte_cell_search.cpp:216) with incoming values : ('sext_ln216', lte_cell_search.cpp:216) ('add_ln216_1', lte_cell_search.cpp:216) [25]  (0 ns)
	'getelementptr' operation ('IN_real_V_addr') [32]  (0 ns)
	'load' operation ('__Val2__') on array 'IN_real_V' [33]  (1.24 ns)

 <State 3>: 9.47ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'IN_real_V' [33]  (1.24 ns)
	'sub' operation ('tmp.V') [37]  (0.924 ns)
	'select' operation ('m') [38]  (0.321 ns)
	'cttz' operation ('l') [41]  (0 ns)
	'sub' operation ('sub_ln944') [42]  (1.02 ns)
	'add' operation ('lsb_index') [43]  (1.02 ns)
	'shl' operation ('shl_ln949') [50]  (0 ns)
	'or' operation ('or_ln949_3') [51]  (0 ns)
	'and' operation ('and_ln949') [52]  (0 ns)
	'icmp' operation ('icmp_ln949') [53]  (1.39 ns)
	'select' operation ('select_ln946') [63]  (0 ns)
	'select' operation ('select_ln958') [67]  (0.287 ns)
	'add' operation ('m') [70]  (1.39 ns)
	'select' operation ('select_ln943') [74]  (0.393 ns)
	'add' operation ('add_ln964') [77]  (1.05 ns)
	'select' operation ('select_ln935') [81]  (0.449 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'add' operation ('add_ln225', lte_cell_search.cpp:225) [137]  (0.863 ns)
	'getelementptr' operation ('IN_real_V_addr_1') [139]  (0 ns)
	'load' operation ('__Val2__') on array 'IN_real_V' [140]  (1.24 ns)

 <State 5>: 9.47ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'IN_real_V' [140]  (1.24 ns)
	'sub' operation ('tmp.V') [144]  (0.924 ns)
	'select' operation ('m') [145]  (0.321 ns)
	'cttz' operation ('l') [148]  (0 ns)
	'sub' operation ('sub_ln944_1') [151]  (1.02 ns)
	'add' operation ('lsb_index') [152]  (1.02 ns)
	'shl' operation ('shl_ln949_1') [159]  (0 ns)
	'or' operation ('or_ln949_4') [160]  (0 ns)
	'and' operation ('and_ln949_4') [161]  (0 ns)
	'icmp' operation ('icmp_ln949_2') [162]  (1.39 ns)
	'select' operation ('select_ln946_2') [172]  (0 ns)
	'select' operation ('select_ln958_4') [176]  (0.287 ns)
	'add' operation ('m') [179]  (1.39 ns)
	'select' operation ('select_ln964') [183]  (0.393 ns)
	'add' operation ('add_ln964_2') [184]  (1.05 ns)
	'select' operation ('select_ln935_2') [188]  (0.449 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
