;redcode
;assert 1
	SPL 0, <-2
	CMP 407, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 100, 9
	CMP @627, 106
	ADD 100, 9
	MOV -1, <-20
	DAT #0, #-202
	JMN 0, -202
	ADD 100, 9
	SUB 3, @21
	SPL 0, -202
	SPL 0, -202
	CMP @121, 106
	CMP @121, 106
	SLT @13, 0
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, #-209
	SUB @121, 103
	SUB -107, @-428
	SPL 0, <-2
	SUB -107, @-428
	CMP @127, 800
	SLT 100, 9
	SPL 0, -202
	SPL 12, #10
	SPL 12, #10
	CMP @627, 106
	MOV @0, -8
	ADD 130, 9
	JMP -7, @-20
	SUB 12, @10
	DJN 12, <10
	CMP -7, <-420
	SUB @127, 106
	DAT #130, #306
	SLT @13, 0
	SLT @13, 0
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP 407, <-420
	CMP @127, 106
	CMP @127, 106
	CMP @127, 106
	CMP 407, <-420
	ADD 100, 9
	ADD 100, 9
