<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPFS250TFCG1152STD (Microchip)

Click here to go to specific block report:
<a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#MPFS_ICICLE_KIT_BASE_DESIGN"><h5 align="center">MPFS_ICICLE_KIT_BASE_DESIGN</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS"><h5 align="center">CLOCKS_AND_RESETS</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#CLOCKS_AND_RESETS.PF_CCC_C0"><h5 align="center">PF_CCC_C0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC"><h5 align="center">PF_CCC_C0_PF_CCC_C0_0_PF_CCC</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#CLOCKS_AND_RESETS.INIT_MONITOR"><h5 align="center">INIT_MONITOR</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#INIT_MONITOR.INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR"><h5 align="center">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#CLOCKS_AND_RESETS.CORERESET"><h5 align="center">CORERESET</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#CORERESET.CORERESET_CORERESET_0_CORERESET_PF"><h5 align="center">CORERESET_CORERESET_0_CORERESET_PF</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS"><h5 align="center">FIC_0_PERIPHERALS</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#FIC_0_PERIPHERALS.Core_Poly_Z3"><h5 align="center">Core_Poly_Z3</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#Core_Poly_Z3.address_generator_shuffling"><h5 align="center">address_generator_shuffling</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#address_generator_shuffling.delay_2s_7s"><h5 align="center">delay_2s_7s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#address_generator_shuffling.delay_2s_3s_0"><h5 align="center">delay_2s_3s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#address_generator_shuffling.delay_8s_3s_0"><h5 align="center">delay_8s_3s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#address_generator_shuffling.delay_2s_4s"><h5 align="center">delay_2s_4s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#address_generator_shuffling.shuffle_rom"><h5 align="center">shuffle_rom</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#Core_Poly_Z3.conflict_free_memory_map"><h5 align="center">conflict_free_memory_map</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1"><h5 align="center">poly_ram_5s_32s_24s_Core_Poly_Z3_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.arbiter"><h5 align="center">arbiter</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bank_in_5s_1"><h5 align="center">network_bank_in_5s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_7s_Z1"><h5 align="center">delay_7s_Z1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_3s_Z2"><h5 align="center">delay_3s_Z2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s"><h5 align="center">poly_bank_5s_32s_24s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_0"><h5 align="center">poly_bank_5s_32s_24s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_1"><h5 align="center">poly_bank_5s_32s_24s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_2"><h5 align="center">poly_bank_5s_32s_24s_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_in_24s_1"><h5 align="center">network_bf_in_24s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_out_24s_1"><h5 align="center">network_bf_out_24s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#network_bf_out_24s_1.delay_8s_7s"><h5 align="center">delay_8s_7s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#network_bf_out_24s_1.delay_8s_3s"><h5 align="center">delay_8s_3s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1_0"><h5 align="center">poly_ram_5s_32s_24s_Core_Poly_Z3_1_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bank_in_5s_1_0"><h5 align="center">network_bank_in_5s_1_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_7s_Z1_0"><h5 align="center">delay_7s_Z1_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_3s_Z2_0"><h5 align="center">delay_3s_Z2_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_3"><h5 align="center">poly_bank_5s_32s_24s_3</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_4"><h5 align="center">poly_bank_5s_32s_24s_4</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_5"><h5 align="center">poly_bank_5s_32s_24s_5</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_6"><h5 align="center">poly_bank_5s_32s_24s_6</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_in_24s_1_0"><h5 align="center">network_bf_in_24s_1_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_out_24s_1_0"><h5 align="center">network_bf_out_24s_1_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#network_bf_out_24s_1_0.delay_8s_7s_0"><h5 align="center">delay_8s_7s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#network_bf_out_24s_1_0.delay_8s_3s_1"><h5 align="center">delay_8s_3s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#Core_Poly_Z3.poly_mul_12s_767s_2385s"><h5 align="center">poly_mul_12s_767s_2385s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.delay_2s_4s_0"><h5 align="center">delay_2s_4s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.delay_2s_3s_1"><h5 align="center">delay_2s_3s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.mult_rd_12s"><h5 align="center">mult_rd_12s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.mult_rd_12s_0"><h5 align="center">mult_rd_12s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.mult_rd_12s_1"><h5 align="center">mult_rd_12s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.mult_rd_12s_2"><h5 align="center">mult_rd_12s_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.add_rd_12s"><h5 align="center">add_rd_12s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.add_rd_12s_0"><h5 align="center">add_rd_12s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.add_rd_12s_1"><h5 align="center">add_rd_12s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.add_rd_12s_2"><h5 align="center">add_rd_12s_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.sub_rd_12s"><h5 align="center">sub_rd_12s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.sub_rd_12s_0"><h5 align="center">sub_rd_12s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.sub_rd_12s_1"><h5 align="center">sub_rd_12s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.sub_rd_12s_2"><h5 align="center">sub_rd_12s_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.mult_half_12s"><h5 align="center">mult_half_12s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.mult_half_12s_0"><h5 align="center">mult_half_12s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.mult_half_12s_3"><h5 align="center">mult_half_12s_3</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.mult_half_12s_4"><h5 align="center">mult_half_12s_4</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.tf0_ROM"><h5 align="center">tf0_ROM</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#poly_mul_12s_767s_2385s.tf1_ROM"><h5 align="center">tf1_ROM</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#Core_Poly_Z3.polyvec_ram_8s_256s_12s"><h5 align="center">polyvec_ram_8s_256s_12s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#FIC_0_PERIPHERALS.FIC0_INITIATOR"><h5 align="center">FIC0_INITIATOR</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5"><h5 align="center">COREAXI4INTERCONNECT_Z5</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13"><h5 align="center">caxi4interconnect_SlaveConvertor_Z13</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_78s_0_1_3_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_78s_0_1_3_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_77s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_77s_0_1_3_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_83s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_83s_0_1_3_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_12s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_12s_0_1_3_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9"><h5 align="center">caxi4interconnect_SlvDataWidthConverter_Z9</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0"><h5 align="center">caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10"><h5 align="center">caxi4interconnect_DWC_DownConv_writeWidthConv_Z10</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0"><h5 align="center">caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s"><h5 align="center">caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s.caxi4interconnect_Hold_Reg_Ctrl"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s"><h5 align="center">caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s"><h5 align="center">caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1"><h5 align="center">caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s"><h5 align="center">caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_0"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_brespCtrl_1s_9s"><h5 align="center">caxi4interconnect_DWC_brespCtrl_1s_9s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s"><h5 align="center">caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1"><h5 align="center">caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s"><h5 align="center">caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s.caxi4interconnect_Hold_Reg_Ctrl_1"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s"><h5 align="center">caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1"><h5 align="center">caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s"><h5 align="center">caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_2"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#COREAXI4INTERCONNECT_Z5.caxi4interconnect_ResetSycnc"><h5 align="center">caxi4interconnect_ResetSycnc</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#COREAXI4INTERCONNECT_Z5.caxi4interconnect_MasterConvertor_Z8"><h5 align="center">caxi4interconnect_MasterConvertor_Z8</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_MasterConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_77s_0_1_3_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_77s_0_1_3_0</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_76s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_76s_0_1_3_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_82s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_82s_0_1_3_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_11s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_11s_0_1_3_2</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#MPFS_ICICLE_KIT_BASE_DESIGN.MSS_WRAPPER"><h5 align="center">MSS_WRAPPER</h5></a><br><a href="rpt_MPFS_ICICLE_KIT_BASE_DESIGN_areasrr.htm#MSS_WRAPPER.ICICLE_MSS"><h5 align="center">ICICLE_MSS</h5></a><br><a name=MPFS_ICICLE_KIT_BASE_DESIGN>
-------------------------------------------------------------------------------------------
########   Utilization report for  Top level view:   MPFS_ICICLE_KIT_BASE_DESIGN   ########
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3266               100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN:	3266 (26.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           6705               100 %                
ARI1          1718               100 %                
BLACK BOX     12                 100 %                
======================================================
Total COMBINATIONAL LOGIC in the block MPFS_ICICLE_KIT_BASE_DESIGN:	8435 (69.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     4                  100 %                
====================================================
Total DSP in the block MPFS_ICICLE_KIT_BASE_DESIGN:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     45                 100 %                
=====================================================
Total MEMORY ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN:	45 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     6                  100 %                
===================================================
Total GLOBAL BUFFERS in the block MPFS_ICICLE_KIT_BASE_DESIGN:	6 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       148                100 %                
=================================================
Total IO PADS in the block MPFS_ICICLE_KIT_BASE_DESIGN:	148 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS>
-----------------------------------------------------------------------
########   Utilization report for  cell:   CLOCKS_AND_RESETS   ########
Instance path:   MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS         
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.490 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.01490 %            
BLACK BOX     3                  25 %                 
======================================================
Total COMBINATIONAL LOGIC in the block MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     5                  83.3 %               
===================================================
Total GLOBAL BUFFERS in the block MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_AND_RESETS.CORERESET>
---------------------------------------------------------------
########   Utilization report for  cell:   CORERESET   ########
Instance path:   CLOCKS_AND_RESETS.CORERESET                   
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.490 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block CLOCKS_AND_RESETS.CORERESET:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01490 %            
=================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_AND_RESETS.CORERESET:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERESET.CORERESET_CORERESET_0_CORERESET_PF>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_CORERESET_0_CORERESET_PF   ########
Instance path:   CORERESET.CORERESET_CORERESET_0_CORERESET_PF                           
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.490 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERESET.CORERESET_CORERESET_0_CORERESET_PF:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01490 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERESET.CORERESET_CORERESET_0_CORERESET_PF:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_AND_RESETS.INIT_MONITOR>
------------------------------------------------------------------
########   Utilization report for  cell:   INIT_MONITOR   ########
Instance path:   CLOCKS_AND_RESETS.INIT_MONITOR                   
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  8.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_AND_RESETS.INIT_MONITOR:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=INIT_MONITOR.INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR   ########
Instance path:   INIT_MONITOR.INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR                        
====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  8.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block INIT_MONITOR.INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_AND_RESETS.PF_CCC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0   ########
Instance path:   CLOCKS_AND_RESETS.PF_CCC_C0                   
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  8.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_AND_RESETS.PF_CCC_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     4                  66.7 %               
===================================================
Total GLOBAL BUFFERS in the block CLOCKS_AND_RESETS.PF_CCC_C0:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0_PF_CCC_C0_0_PF_CCC   ########
Instance path:   PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  8.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     4                  66.7 %               
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS>
-----------------------------------------------------------------------
########   Utilization report for  cell:   FIC_0_PERIPHERALS   ########
Instance path:   MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS         
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3250               99.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	3250 (26.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6699               99.9 %               
ARI1     1718               100 %                
=================================================
Total COMBINATIONAL LOGIC in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	8417 (69.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     4                  100 %                
====================================================
Total DSP in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     45                 100 %                
=====================================================
Total MEMORY ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	45 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  16.7 %               
===================================================
Total GLOBAL BUFFERS in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIC_0_PERIPHERALS.Core_Poly_Z3>
------------------------------------------------------------------
########   Utilization report for  cell:   Core_Poly_Z3   ########
Instance path:   FIC_0_PERIPHERALS.Core_Poly_Z3                   
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1277               39.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block FIC_0_PERIPHERALS.Core_Poly_Z3:	1277 (10.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4315               64.4 %               
ARI1     1387               80.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block FIC_0_PERIPHERALS.Core_Poly_Z3:	5702 (47.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     4                  100 %                
====================================================
Total DSP in the block FIC_0_PERIPHERALS.Core_Poly_Z3:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     38                 84.4 %               
=====================================================
Total MEMORY ELEMENTS in the block FIC_0_PERIPHERALS.Core_Poly_Z3:	38 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_Poly_Z3.address_generator_shuffling>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   address_generator_shuffling   ########
Instance path:   Core_Poly_Z3.address_generator_shuffling                        
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 2.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.address_generator_shuffling:	77 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      345                5.15 %               
ARI1     62                 3.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.address_generator_shuffling:	407 (3.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=address_generator_shuffling.delay_2s_3s_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_3s_0   ########
Instance path:   address_generator_shuffling.delay_2s_3s_0         
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.1840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block address_generator_shuffling.delay_2s_3s_0:	6 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=address_generator_shuffling.delay_2s_4s>
-----------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_4s   ########
Instance path:   address_generator_shuffling.delay_2s_4s         
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.1220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block address_generator_shuffling.delay_2s_4s:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=address_generator_shuffling.delay_2s_7s>
-----------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_7s   ########
Instance path:   address_generator_shuffling.delay_2s_7s         
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.4290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block address_generator_shuffling.delay_2s_7s:	14 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=address_generator_shuffling.delay_8s_3s_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   delay_8s_3s_0   ########
Instance path:   address_generator_shuffling.delay_8s_3s_0         
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.6430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block address_generator_shuffling.delay_8s_3s_0:	21 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01490 %            
ARI1     1                  0.05820 %            
=================================================
Total COMBINATIONAL LOGIC in the block address_generator_shuffling.delay_8s_3s_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=address_generator_shuffling.shuffle_rom>
-----------------------------------------------------------------
########   Utilization report for  cell:   shuffle_rom   ########
Instance path:   address_generator_shuffling.shuffle_rom         
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      149                2.22 %               
ARI1     40                 2.33 %               
=================================================
Total COMBINATIONAL LOGIC in the block address_generator_shuffling.shuffle_rom:	189 (1.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_Poly_Z3.conflict_free_memory_map>
------------------------------------------------------------------------------
########   Utilization report for  cell:   conflict_free_memory_map   ########
Instance path:   Core_Poly_Z3.conflict_free_memory_map                        
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.8570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.conflict_free_memory_map:	28 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.1190 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.conflict_free_memory_map:	8 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_Poly_Z3.poly_mul_12s_767s_2385s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_mul_12s_767s_2385s   ########
Instance path:   Core_Poly_Z3.poly_mul_12s_767s_2385s                        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      475                14.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.poly_mul_12s_767s_2385s:	475 (3.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2650               39.5 %               
ARI1     581                33.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.poly_mul_12s_767s_2385s:	3231 (26.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     4                  100 %                
====================================================
Total DSP in the block Core_Poly_Z3.poly_mul_12s_767s_2385s:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.add_rd_12s>
----------------------------------------------------------------
########   Utilization report for  cell:   add_rd_12s   ########
Instance path:   poly_mul_12s_767s_2385s.add_rd_12s             
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      80                 1.19 %               
ARI1     25                 1.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.add_rd_12s:	105 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.add_rd_12s_0>
------------------------------------------------------------------
########   Utilization report for  cell:   add_rd_12s_0   ########
Instance path:   poly_mul_12s_767s_2385s.add_rd_12s_0             
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.5670 %             
ARI1     37                 2.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.add_rd_12s_0:	75 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.add_rd_12s_1>
------------------------------------------------------------------
########   Utilization report for  cell:   add_rd_12s_1   ########
Instance path:   poly_mul_12s_767s_2385s.add_rd_12s_1             
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.910 %              
ARI1     37                 2.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.add_rd_12s_1:	98 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.add_rd_12s_2>
------------------------------------------------------------------
########   Utilization report for  cell:   add_rd_12s_2   ########
Instance path:   poly_mul_12s_767s_2385s.add_rd_12s_2             
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.4770 %             
ARI1     37                 2.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.add_rd_12s_2:	69 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.delay_2s_3s_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_3s_1   ########
Instance path:   poly_mul_12s_767s_2385s.delay_2s_3s_1             
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.09190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul_12s_767s_2385s.delay_2s_3s_1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.delay_2s_4s_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_4s_0   ########
Instance path:   poly_mul_12s_767s_2385s.delay_2s_4s_0             
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.1220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul_12s_767s_2385s.delay_2s_4s_0:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.mult_half_12s>
-------------------------------------------------------------------
########   Utilization report for  cell:   mult_half_12s   ########
Instance path:   poly_mul_12s_767s_2385s.mult_half_12s             
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     11                 0.640 %              
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.mult_half_12s:	11 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.mult_half_12s_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   mult_half_12s_0   ########
Instance path:   poly_mul_12s_767s_2385s.mult_half_12s_0             
=====================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     11                 0.640 %              
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.mult_half_12s_0:	11 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.mult_half_12s_3>
---------------------------------------------------------------------
########   Utilization report for  cell:   mult_half_12s_3   ########
Instance path:   poly_mul_12s_767s_2385s.mult_half_12s_3             
=====================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     11                 0.640 %              
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.mult_half_12s_3:	11 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.mult_half_12s_4>
---------------------------------------------------------------------
########   Utilization report for  cell:   mult_half_12s_4   ########
Instance path:   poly_mul_12s_767s_2385s.mult_half_12s_4             
=====================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     11                 0.640 %              
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.mult_half_12s_4:	11 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.mult_rd_12s>
-----------------------------------------------------------------
########   Utilization report for  cell:   mult_rd_12s   ########
Instance path:   poly_mul_12s_767s_2385s.mult_rd_12s             
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.7350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul_12s_767s_2385s.mult_rd_12s:	24 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.2680 %             
ARI1     62                 3.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.mult_rd_12s:	80 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     1                  25 %                 
====================================================
Total DSP in the block poly_mul_12s_767s_2385s.mult_rd_12s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.mult_rd_12s_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   mult_rd_12s_0   ########
Instance path:   poly_mul_12s_767s_2385s.mult_rd_12s_0             
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.7350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul_12s_767s_2385s.mult_rd_12s_0:	24 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.3430 %             
ARI1     62                 3.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.mult_rd_12s_0:	85 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     1                  25 %                 
====================================================
Total DSP in the block poly_mul_12s_767s_2385s.mult_rd_12s_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.mult_rd_12s_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   mult_rd_12s_1   ########
Instance path:   poly_mul_12s_767s_2385s.mult_rd_12s_1             
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.7350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul_12s_767s_2385s.mult_rd_12s_1:	24 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.2540 %             
ARI1     62                 3.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.mult_rd_12s_1:	79 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     1                  25 %                 
====================================================
Total DSP in the block poly_mul_12s_767s_2385s.mult_rd_12s_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.mult_rd_12s_2>
-------------------------------------------------------------------
########   Utilization report for  cell:   mult_rd_12s_2   ########
Instance path:   poly_mul_12s_767s_2385s.mult_rd_12s_2             
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.7350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul_12s_767s_2385s.mult_rd_12s_2:	24 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1490 %             
ARI1     64                 3.73 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.mult_rd_12s_2:	74 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     1                  25 %                 
====================================================
Total DSP in the block poly_mul_12s_767s_2385s.mult_rd_12s_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.sub_rd_12s>
----------------------------------------------------------------
########   Utilization report for  cell:   sub_rd_12s   ########
Instance path:   poly_mul_12s_767s_2385s.sub_rd_12s             
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.2090 %             
ARI1     24                 1.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.sub_rd_12s:	38 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.sub_rd_12s_0>
------------------------------------------------------------------
########   Utilization report for  cell:   sub_rd_12s_0   ########
Instance path:   poly_mul_12s_767s_2385s.sub_rd_12s_0             
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1790 %             
ARI1     24                 1.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.sub_rd_12s_0:	36 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.sub_rd_12s_1>
------------------------------------------------------------------
########   Utilization report for  cell:   sub_rd_12s_1   ########
Instance path:   poly_mul_12s_767s_2385s.sub_rd_12s_1             
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.4470 %             
ARI1     24                 1.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.sub_rd_12s_1:	54 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.sub_rd_12s_2>
------------------------------------------------------------------
########   Utilization report for  cell:   sub_rd_12s_2   ########
Instance path:   poly_mul_12s_767s_2385s.sub_rd_12s_2             
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     24                 1.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.sub_rd_12s_2:	24 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.tf0_ROM>
-------------------------------------------------------------
########   Utilization report for  cell:   tf0_ROM   ########
Instance path:   poly_mul_12s_767s_2385s.tf0_ROM             
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.3670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul_12s_767s_2385s.tf0_ROM:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      81                 1.21 %               
ARI1     12                 0.6980 %             
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.tf0_ROM:	93 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_mul_12s_767s_2385s.tf1_ROM>
-------------------------------------------------------------
########   Utilization report for  cell:   tf1_ROM   ########
Instance path:   poly_mul_12s_767s_2385s.tf1_ROM             
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.7350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul_12s_767s_2385s.tf1_ROM:	24 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1114               16.6 %               
ARI1     14                 0.8150 %             
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul_12s_767s_2385s.tf1_ROM:	1128 (9.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   poly_ram_5s_32s_24s_Core_Poly_Z3_1   ########
Instance path:   Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1                        
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      101                3.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1:	101 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      397                5.92 %               
ARI1     232                13.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1:	629 (5.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     11                 24.4 %               
=====================================================
Total MEMORY ELEMENTS in the block Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1:	11 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.arbiter>
-------------------------------------------------------------
########   Utilization report for  cell:   arbiter   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.arbiter  
=============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.2980 %             
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.arbiter:	20 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_3s_Z2>
-----------------------------------------------------------------
########   Utilization report for  cell:   delay_3s_Z2   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_3s_Z2  
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 1.84 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_3s_Z2:	60 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_7s_Z1>
-----------------------------------------------------------------
########   Utilization report for  cell:   delay_7s_Z1   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_7s_Z1  
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.09190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_7s_Z1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.07460 %            
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_7s_Z1:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.delay_7s_Z1:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bank_in_5s_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   network_bank_in_5s_1   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bank_in_5s_1  
==========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.5970 %             
ARI1     40                 2.33 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bank_in_5s_1:	80 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_in_24s_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   network_bf_in_24s_1   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_in_24s_1  
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.2450 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_in_24s_1:	8 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      309                4.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_in_24s_1:	309 (2.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_out_24s_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   network_bf_out_24s_1   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_out_24s_1  
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.8270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_out_24s_1:	27 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.3130 %             
ARI1     192                11.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_out_24s_1:	213 (1.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  2.22 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.network_bf_out_24s_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=network_bf_out_24s_1.delay_8s_3s>
-----------------------------------------------------------------
########   Utilization report for  cell:   delay_8s_3s   ########
Instance path:   network_bf_out_24s_1.delay_8s_3s                
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.7350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block network_bf_out_24s_1.delay_8s_3s:	24 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=network_bf_out_24s_1.delay_8s_7s>
-----------------------------------------------------------------
########   Utilization report for  cell:   delay_8s_7s   ########
Instance path:   network_bf_out_24s_1.delay_8s_7s                
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.09190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block network_bf_out_24s_1.delay_8s_7s:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.07460 %            
=================================================
Total COMBINATIONAL LOGIC in the block network_bf_out_24s_1.delay_8s_7s:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  2.22 %               
=====================================================
Total MEMORY ELEMENTS in the block network_bf_out_24s_1.delay_8s_7s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s>
--------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_24s   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s  
==========================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_24s_0   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_0  
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_24s_1   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_1  
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_1:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_2>
----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_24s_2   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_2  
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1.poly_bank_5s_32s_24s_2:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0   ########
Instance path:   Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1_0                        
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 2.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1_0:	90 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      359                5.35 %               
ARI1     232                13.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1_0:	591 (4.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     11                 24.4 %               
=====================================================
Total MEMORY ELEMENTS in the block Core_Poly_Z3.poly_ram_5s_32s_24s_Core_Poly_Z3_1_0:	11 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_3s_Z2_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   delay_3s_Z2_0   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_3s_Z2_0
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 1.84 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_3s_Z2_0:	60 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_7s_Z1_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   delay_7s_Z1_0   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_7s_Z1_0
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.09190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_7s_Z1_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.07460 %            
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_7s_Z1_0:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.delay_7s_Z1_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bank_in_5s_1_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   network_bank_in_5s_1_0   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bank_in_5s_1_0
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.5970 %             
ARI1     40                 2.33 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bank_in_5s_1_0:	80 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_in_24s_1_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   network_bf_in_24s_1_0   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_in_24s_1_0
===========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      293                4.37 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_in_24s_1_0:	293 (2.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_out_24s_1_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   network_bf_out_24s_1_0   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_out_24s_1_0
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.8270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_out_24s_1_0:	27 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.3130 %             
ARI1     192                11.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_out_24s_1_0:	213 (1.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  2.22 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.network_bf_out_24s_1_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=network_bf_out_24s_1_0.delay_8s_3s_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   delay_8s_3s_1   ########
Instance path:   network_bf_out_24s_1_0.delay_8s_3s_1              
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.7350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block network_bf_out_24s_1_0.delay_8s_3s_1:	24 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=network_bf_out_24s_1_0.delay_8s_7s_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   delay_8s_7s_0   ########
Instance path:   network_bf_out_24s_1_0.delay_8s_7s_0              
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.09190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block network_bf_out_24s_1_0.delay_8s_7s_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.07460 %            
=================================================
Total COMBINATIONAL LOGIC in the block network_bf_out_24s_1_0.delay_8s_7s_0:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  2.22 %               
=====================================================
Total MEMORY ELEMENTS in the block network_bf_out_24s_1_0.delay_8s_7s_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_3>
----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_24s_3   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_3
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_3:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_4>
----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_24s_4   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_4
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_4:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_5>
----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_24s_5   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_5
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_5:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_6>
----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_24s_6   ########
Instance path:   poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_6
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  4.44 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_24s_Core_Poly_Z3_1_0.poly_bank_5s_32s_24s_6:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_Poly_Z3.polyvec_ram_8s_256s_12s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   polyvec_ram_8s_256s_12s   ########
Instance path:   Core_Poly_Z3.polyvec_ram_8s_256s_12s                        
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.2390 %             
ARI1     96                 5.59 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.polyvec_ram_8s_256s_12s:	112 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 35.6 %               
=====================================================
Total MEMORY ELEMENTS in the block Core_Poly_Z3.polyvec_ram_8s_256s_12s:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIC_0_PERIPHERALS.FIC0_INITIATOR>
--------------------------------------------------------------------
########   Utilization report for  cell:   FIC0_INITIATOR   ########
Instance path:   FIC_0_PERIPHERALS.FIC0_INITIATOR                   
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1973               60.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block FIC_0_PERIPHERALS.FIC0_INITIATOR:	1973 (16.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2384               35.6 %               
ARI1     331                19.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block FIC_0_PERIPHERALS.FIC0_INITIATOR:	2715 (22.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  15.6 %               
=====================================================
Total MEMORY ELEMENTS in the block FIC_0_PERIPHERALS.FIC0_INITIATOR:	7 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  16.7 %               
===================================================
Total GLOBAL BUFFERS in the block FIC_0_PERIPHERALS.FIC0_INITIATOR:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXI4INTERCONNECT_Z5   ########
Instance path:   FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5                      
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1973               60.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5:	1973 (16.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2384               35.6 %               
ARI1     331                19.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5:	2715 (22.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  15.6 %               
=====================================================
Total MEMORY ELEMENTS in the block FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5:	7 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  16.7 %               
===================================================
Total GLOBAL BUFFERS in the block FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z5.caxi4interconnect_MasterConvertor_Z8>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z8   ########
Instance path:   COREAXI4INTERCONNECT_Z5.caxi4interconnect_MasterConvertor_Z8             
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      512                15.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_MasterConvertor_Z8:	512 (4.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      271                4.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_MasterConvertor_Z8:	271 (2.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s   ########
Instance path:   caxi4interconnect_MasterConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      512                15.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s:	512 (4.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      271                4.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s:	271 (2.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_11s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_11s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_11s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.5510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_11s_0_1_3_2:	18 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1790 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_11s_0_1_3_2:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_76s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_76s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_76s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                4.53 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_76s_0_1_3_2:	148 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 1.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_76s_0_1_3_2:	77 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_77s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                3.67 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_0:	120 (0.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      63                 0.940 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_0:	63 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_77s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                3.67 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_2:	120 (0.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      63                 0.940 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_2:	63 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_82s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_82s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_82s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      106                3.25 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_82s_0_1_3_2:	106 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.8350 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_82s_0_1_3_2:	56 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z5.caxi4interconnect_ResetSycnc>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc   ########
Instance path:   COREAXI4INTERCONNECT_Z5.caxi4interconnect_ResetSycnc             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_ResetSycnc:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  16.7 %               
===================================================
Total GLOBAL BUFFERS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_ResetSycnc:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z13   ########
Instance path:   COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13             
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1459               44.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13:	1459 (12.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2113               31.5 %               
ARI1     331                19.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13:	2444 (20.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  15.6 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13:	7 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      498                15.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0:	498 (4.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      281                4.19 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0:	281 (2.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_12s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_12s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_12s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.5510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_12s_0_1_3_0:	18 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.1640 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_12s_0_1_3_0:	11 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_77s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_77s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_77s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                4.53 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_77s_0_1_3_1:	148 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 1.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_77s_0_1_3_1:	77 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_78s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      114                3.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0:	114 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      65                 0.9690 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0:	65 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_78s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      112                3.43 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2:	112 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 1.03 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2:	69 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_83s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_83s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_83s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      106                3.25 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_83s_0_1_3_0:	106 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      59                 0.880 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_83s_0_1_3_0:	59 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvDataWidthConverter_Z9   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      961                29.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9:	961 (7.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1832               27.3 %               
ARI1     331                19.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9:	2163 (17.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  15.6 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9:	7 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0   ########      
Instance path:   caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      961                29.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0:	961 (7.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1832               27.3 %               
ARI1     331                19.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0:	2163 (17.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  15.6 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0:	7 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s   ########                         
Instance path:   caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      489                15 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s:	489 (4.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      966                14.4 %               
ARI1     162                9.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s:	1128 (9.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  6.67 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      143                4.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1:	143 (1.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      352                5.25 %               
ARI1     94                 5.47 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1:	446 (3.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 1.99 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s:	65 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.6710 %             
ARI1     6                  0.3490 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s:	51 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s.caxi4interconnect_Hold_Reg_Ctrl_1>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_1   ########             
Instance path:   caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s.caxi4interconnect_Hold_Reg_Ctrl_1
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s.caxi4interconnect_Hold_Reg_Ctrl_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.02980 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s.caxi4interconnect_Hold_Reg_Ctrl_1:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      113                3.46 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s:	113 (0.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      154                2.3 %                
ARI1     33                 1.92 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s:	187 (1.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_2>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_2   ########                                            
Instance path:   caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_2
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.02980 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_2:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      152                4.65 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s:	152 (1.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      375                5.59 %               
ARI1     29                 1.69 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s:	404 (3.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.490 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.5970 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1:	40 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  6.67 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1   ########                         
Instance path:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.490 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.5970 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1:	40 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1   ########                         
Instance path:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1
==========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  6.67 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10   ########                         
Instance path:   caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      472                14.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10:	472 (3.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      866                12.9 %               
ARI1     169                9.84 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10:	1035 (8.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  8.89 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      149                4.56 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1:	149 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      389                5.8 %                
ARI1     92                 5.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1:	481 (3.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 1.41 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s:	46 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 0.5370 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s:	36 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s.caxi4interconnect_Hold_Reg_Ctrl>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl   ########             
Instance path:   caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s.caxi4interconnect_Hold_Reg_Ctrl
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s.caxi4interconnect_Hold_Reg_Ctrl:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.02980 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s.caxi4interconnect_Hold_Reg_Ctrl:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      106                3.25 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s:	106 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      172                2.57 %               
ARI1     36                 2.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s:	208 (1.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_0>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_0   ########                                            
Instance path:   caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_0
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.05970 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_0:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      129                3.95 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s:	129 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      180                2.68 %               
ARI1     41                 2.39 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s:	221 (1.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_brespCtrl_1s_9s>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_brespCtrl_1s_9s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_brespCtrl_1s_9s
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.3060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_brespCtrl_1s_9s:	10 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.1190 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_brespCtrl_1s_9s:	8 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.490 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.5970 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s:	40 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  2.22 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0   ########                       
Instance path:   caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.490 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.5970 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0:	40 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s   ########                       
Instance path:   caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s
======================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  2.22 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.490 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.6110 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0:	41 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  6.67 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13   ########                         
Instance path:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.490 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13:	16 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.5970 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13:	40 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0   ########                         
Instance path:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0
==========================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01490 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  6.67 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MPFS_ICICLE_KIT_BASE_DESIGN.MSS_WRAPPER>
-----------------------------------------------------------------
########   Utilization report for  cell:   MSS_WRAPPER   ########
Instance path:   MPFS_ICICLE_KIT_BASE_DESIGN.MSS_WRAPPER         
=================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.02980 %            
BLACK BOX     6                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block MPFS_ICICLE_KIT_BASE_DESIGN.MSS_WRAPPER:	8 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       114                77 %                 
=================================================
Total IO PADS in the block MPFS_ICICLE_KIT_BASE_DESIGN.MSS_WRAPPER:	114 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MSS_WRAPPER.ICICLE_MSS>
----------------------------------------------------------------
########   Utilization report for  cell:   ICICLE_MSS   ########
Instance path:   MSS_WRAPPER.ICICLE_MSS                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.02980 %            
BLACK BOX     5                  41.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block MSS_WRAPPER.ICICLE_MSS:	7 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       93                 62.8 %               
=================================================
Total IO PADS in the block MSS_WRAPPER.ICICLE_MSS:	93 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
