// Seed: 605102016
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  always @(posedge ~(1)) begin
    assert (id_0)
    else;
  end
  logic id_3;
  type_7 id_4 (
      .id_0(id_2),
      .id_1(),
      .id_2(1)
  );
endmodule
