Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed May 31 17:17:01 2023
| Host         : DESKTOP-89VC88I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seg7_code_timing_summary_routed.rpt -pb seg7_code_timing_summary_routed.pb -rpx seg7_code_timing_summary_routed.rpx -warn_on_violation
| Design       : seg7_code
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.186ns  (logic 5.403ns (48.302%)  route 5.783ns (51.698%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  A_IBUF[3]_inst/O
                         net (fo=7, routed)           3.216     4.724    A_IBUF[3]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.152     4.876 r  B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.567     7.443    B_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         3.744    11.186 r  B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.186    B[0]
    W19                                                               r  B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.097ns  (logic 5.177ns (46.651%)  route 5.920ns (53.349%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  A_IBUF[3]_inst/O
                         net (fo=7, routed)           3.216     4.724    A_IBUF[3]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.124     4.848 r  B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.704     7.552    B_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         3.545    11.097 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.097    B[1]
    W18                                                               r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            B[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.825ns  (logic 5.161ns (47.672%)  route 5.665ns (52.328%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  A_IBUF[0]_inst/O
                         net (fo=7, routed)           3.320     4.783    A_IBUF[0]
    SLICE_X113Y83        LUT4 (Prop_lut4_I2_O)        0.124     4.907 r  B_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.345     7.252    B_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    10.825 r  B_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.825    B[5]
    Y19                                                               r  B[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 5.492ns (51.956%)  route 5.078ns (48.044%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  A_IBUF[3]_inst/O
                         net (fo=7, routed)           3.218     4.726    A_IBUF[3]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.152     4.878 r  B_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860     6.738    B_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         3.832    10.570 r  B_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.570    B[4]
    Y16                                                               r  B[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.479ns  (logic 5.145ns (49.102%)  route 5.334ns (50.898%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  A_IBUF[0]_inst/O
                         net (fo=7, routed)           3.325     4.788    A_IBUF[0]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.124     4.912 r  B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.009     6.921    B_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.558    10.479 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.479    B[2]
    U19                                                               r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            B[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.472ns  (logic 5.475ns (52.287%)  route 4.996ns (47.713%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  A_IBUF[0]_inst/O
                         net (fo=7, routed)           3.320     4.783    A_IBUF[0]
    SLICE_X113Y83        LUT4 (Prop_lut4_I2_O)        0.154     4.937 r  B_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.676     6.614    B_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.858    10.472 r  B_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.472    B[6]
    W14                                                               r  B[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.274ns  (logic 5.185ns (50.464%)  route 5.089ns (49.536%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  A_IBUF[3]_inst/O
                         net (fo=7, routed)           3.218     4.726    A_IBUF[3]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.124     4.850 r  B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.871     6.721    B_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         3.553    10.274 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.274    B[3]
    U18                                                               r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.536ns (53.037%)  route 1.360ns (46.963%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  A_IBUF[1]_inst/O
                         net (fo=7, routed)           0.877     1.109    A_IBUF[1]
    SLICE_X113Y83        LUT4 (Prop_lut4_I2_O)        0.045     1.154 r  B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.483     1.637    B_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.259     2.895 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.895    B[2]
    U19                                                               r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.995ns  (logic 1.531ns (51.111%)  route 1.464ns (48.889%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.044     1.276    A_IBUF[1]
    SLICE_X113Y83        LUT4 (Prop_lut4_I3_O)        0.045     1.321 r  B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.420     1.741    B_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         1.254     2.995 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.995    B[3]
    U18                                                               r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            B[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.071ns  (logic 1.694ns (55.180%)  route 1.376ns (44.820%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.045     1.277    A_IBUF[1]
    SLICE_X113Y83        LUT4 (Prop_lut4_I3_O)        0.043     1.320 r  B_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.651    B_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         1.420     3.071 r  B_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    B[6]
    W14                                                               r  B[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            B[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.128ns  (logic 1.666ns (53.260%)  route 1.462ns (46.740%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.044     1.276    A_IBUF[1]
    SLICE_X113Y83        LUT4 (Prop_lut4_I2_O)        0.043     1.319 r  B_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.737    B_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         1.391     3.128 r  B_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.128    B[4]
    Y16                                                               r  B[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            B[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.222ns  (logic 1.551ns (48.122%)  route 1.672ns (51.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.045     1.277    A_IBUF[1]
    SLICE_X113Y83        LUT4 (Prop_lut4_I3_O)        0.045     1.322 r  B_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.627     1.949    B_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.222 r  B_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.222    B[5]
    Y19                                                               r  B[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.337ns  (logic 1.523ns (45.638%)  route 1.814ns (54.362%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.044     1.276    A_IBUF[1]
    SLICE_X113Y83        LUT4 (Prop_lut4_I3_O)        0.045     1.321 r  B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.770     2.091    B_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.246     3.337 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.337    B[1]
    W18                                                               r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.359ns  (logic 1.580ns (47.043%)  route 1.779ns (52.957%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.044     1.276    A_IBUF[1]
    SLICE_X113Y83        LUT4 (Prop_lut4_I3_O)        0.044     1.320 r  B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.735     2.055    B_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         1.304     3.359 r  B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.359    B[0]
    W19                                                               r  B[0] (OUT)
  -------------------------------------------------------------------    -------------------





