<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Status Register - miscstat</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Status Register - miscstat</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The MISCSTAT register contains bits that indicate the timeout event. For timeout events, a field is 1 if its associated timeout occured as part of a hardware sequenced warm/debug reset.</p>
<p>Software clears bits by writing them with a value of 1. Writes to bits with a value of 0 are ignored.</p>
<p>After a cold reset is complete, all bits are reset to their reset value except for the bit(s) that indicate the source of the cold reset. If multiple cold reset requests overlap with each other, the source de-asserts the request last will be logged. The other reset request source(s) de-assert the request in the same cycle will also be logged, the rest of the fields are reset to default value of 0.</p>
<p>After a warm reset is complete, the bit(s) that indicate the source of the warm reset are set to 1. A warm reset doesn't clear any of the bits in the MISCSTAT register; these bits must be cleared by software writing the STAT register.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">SDRAM Self-Refresh Timeout</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">FPGA manager handshake Timeout</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">FPGA handshake Timeout</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ETR Stall Timeout</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDRAM Self-Refresh Timeout - sdrselfreftimeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp30544f6560fa6809cf6b9d224bbe7c3e"></a><a class="anchor" id="ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO"></a></p>
<p>A 1 indicates that Reset Manager's request to the SDRAM Controller Subsystem to put the SDRAM devices into self-refresh mode before starting a hardware sequenced warm reset timed-out and the Reset Manager had to proceed with the warm reset anyway.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga49869b397f3b0700c1ca20f48d83967e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga49869b397f3b0700c1ca20f48d83967e">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga49869b397f3b0700c1ca20f48d83967e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c3dabaf02251df240383aadf9e9c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga25c3dabaf02251df240383aadf9e9c2c">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga25c3dabaf02251df240383aadf9e9c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a57e77cfb04330018364e7e075a98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gad1a57e77cfb04330018364e7e075a98b">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad1a57e77cfb04330018364e7e075a98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa280764f6ea5ccdcc81ce6c5b0bb8ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gaa280764f6ea5ccdcc81ce6c5b0bb8ae3">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaa280764f6ea5ccdcc81ce6c5b0bb8ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516c0b6038f0c950291a3b85c658a679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga516c0b6038f0c950291a3b85c658a679">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga516c0b6038f0c950291a3b85c658a679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b27c4870afca1da9949f89adecbda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga10b27c4870afca1da9949f89adecbda7">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga10b27c4870afca1da9949f89adecbda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5248e84620ade527d4f99268e97fd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gad5248e84620ade527d4f99268e97fd0d">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gad5248e84620ade527d4f99268e97fd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9166bcbf36ce91af0979c6956d8f4575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga9166bcbf36ce91af0979c6956d8f4575">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga9166bcbf36ce91af0979c6956d8f4575"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA manager handshake Timeout - fpgamgrhstimeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe6f2f519b9a2b18548554a7becccb856"></a><a class="anchor" id="ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO"></a></p>
<p>A 1 indicates that Reset Manager's request to the FPGA manager to stop driving configuration clock to FPGA CB before starting a hardware sequenced warm reset timed-out and the Reset Manager had to proceed with the warm reset anyway.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa39e6d227da9aa671881c02d3ded8682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gaa39e6d227da9aa671881c02d3ded8682">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa39e6d227da9aa671881c02d3ded8682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac9882d90948bbdb3a1e2aab8394c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga0ac9882d90948bbdb3a1e2aab8394c54">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0ac9882d90948bbdb3a1e2aab8394c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188ab795ebe5bba7783a7359cdf1ff7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga188ab795ebe5bba7783a7359cdf1ff7e">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga188ab795ebe5bba7783a7359cdf1ff7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2153b6857b6355bd02e2ebb683abad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga3b2153b6857b6355bd02e2ebb683abad">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga3b2153b6857b6355bd02e2ebb683abad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29164ea9dbc486d4094ddfa19505f200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga29164ea9dbc486d4094ddfa19505f200">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga29164ea9dbc486d4094ddfa19505f200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9682b7fca719f25ef2c00079c080f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga7a9682b7fca719f25ef2c00079c080f0">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7a9682b7fca719f25ef2c00079c080f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d7c76b2e3ed11fb840fece307ede8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga72d7c76b2e3ed11fb840fece307ede8b">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga72d7c76b2e3ed11fb840fece307ede8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06717c16c6cdd05213ab3298bf26d603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga06717c16c6cdd05213ab3298bf26d603">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga06717c16c6cdd05213ab3298bf26d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA handshake Timeout - fpgahstimeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp826fa6b61dfec4acd16586b347be08c8"></a><a class="anchor" id="ALT_RSTMGR_MISCSTAT_FPGAHSTMO"></a></p>
<p>A 1 indicates that Reset Manager's handshake request to FPGA before starting a hardware sequenced warm reset timed-out and the Reset Manager had to proceed with the warm reset anyway.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga321e026597132f4b81713d28285aaf6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga321e026597132f4b81713d28285aaf6c">ALT_RSTMGR_MISCSTAT_FPGAHSTMO_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga321e026597132f4b81713d28285aaf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f495feeaaad44459e935d50f23056d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga5f495feeaaad44459e935d50f23056d8">ALT_RSTMGR_MISCSTAT_FPGAHSTMO_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5f495feeaaad44459e935d50f23056d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6116b07ac5da577fd238a7feae8793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga3a6116b07ac5da577fd238a7feae8793">ALT_RSTMGR_MISCSTAT_FPGAHSTMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3a6116b07ac5da577fd238a7feae8793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e78879f78901e4af384cc6a0363d524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga5e78879f78901e4af384cc6a0363d524">ALT_RSTMGR_MISCSTAT_FPGAHSTMO_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga5e78879f78901e4af384cc6a0363d524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28a7bd78e48e99b285889b6d7e536b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gaa28a7bd78e48e99b285889b6d7e536b6">ALT_RSTMGR_MISCSTAT_FPGAHSTMO_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gaa28a7bd78e48e99b285889b6d7e536b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f16af3f89c2c23aa5cbd708b152e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga8f16af3f89c2c23aa5cbd708b152e7f8">ALT_RSTMGR_MISCSTAT_FPGAHSTMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8f16af3f89c2c23aa5cbd708b152e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a69759fa203ad4f05a784a5166b109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gae4a69759fa203ad4f05a784a5166b109">ALT_RSTMGR_MISCSTAT_FPGAHSTMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gae4a69759fa203ad4f05a784a5166b109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf81cdfb73d2551674fc183dc285151d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gacf81cdfb73d2551674fc183dc285151d">ALT_RSTMGR_MISCSTAT_FPGAHSTMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gacf81cdfb73d2551674fc183dc285151d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR Stall Timeout - etrstalltimeout </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa87cf633651a9e2d88e108c627815ae8"></a><a class="anchor" id="ALT_RSTMGR_MISCSTAT_ETRSTALLTMO"></a></p>
<p>A 1 indicates that Reset Manager's request to the ETR (Embedded Trace Router) to stall its AXI master port before starting a hardware sequenced warm reset timed- out and the Reset Manager had to proceed with the warm reset anyway.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga635e1891cb40fbc64a2d752b7c4e37f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga635e1891cb40fbc64a2d752b7c4e37f6">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga635e1891cb40fbc64a2d752b7c4e37f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a2df1796998bfe8b5458df375e7b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga43a2df1796998bfe8b5458df375e7b46">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga43a2df1796998bfe8b5458df375e7b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7dfac32e4a174be87a3c6c80845bb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gaa7dfac32e4a174be87a3c6c80845bb9c">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa7dfac32e4a174be87a3c6c80845bb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be0e62bd27ad2dd1b65c1a3c48834a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga2be0e62bd27ad2dd1b65c1a3c48834a7">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga2be0e62bd27ad2dd1b65c1a3c48834a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cfb55d9668f182e0c61423c9371c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gad5cfb55d9668f182e0c61423c9371c5f">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gad5cfb55d9668f182e0c61423c9371c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21c778724b71a5cb072c393a3752dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gaa21c778724b71a5cb072c393a3752dde">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa21c778724b71a5cb072c393a3752dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3354b38527a8844d713d2f6909bc982d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ga3354b38527a8844d713d2f6909bc982d">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga3354b38527a8844d713d2f6909bc982d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd285cb28955cafdf1138f06f48acf95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gadd285cb28955cafdf1138f06f48acf95">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gadd285cb28955cafdf1138f06f48acf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t__s">ALT_RSTMGR_MISCSTAT_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac4360b3882e5a84c27a3f28c6b03c9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gac4360b3882e5a84c27a3f28c6b03c9b6">ALT_RSTMGR_MISCSTAT_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac4360b3882e5a84c27a3f28c6b03c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a779ce99e2df1b94bba5541f5e829d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gac7a779ce99e2df1b94bba5541f5e829d">ALT_RSTMGR_MISCSTAT_OFST</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gac7a779ce99e2df1b94bba5541f5e829d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gadd6f6fd3f6093d1b47b0109f9e7934ae"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t__s">ALT_RSTMGR_MISCSTAT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gadd6f6fd3f6093d1b47b0109f9e7934ae">ALT_RSTMGR_MISCSTAT_t</a></td></tr>
<tr class="separator:gadd6f6fd3f6093d1b47b0109f9e7934ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t__s" id="struct_a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_MISCSTAT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html">ALT_RSTMGR_MISCSTAT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afbc2f19dcb3e701e7350942c19d9bd33"></a>uint32_t</td>
<td class="fieldname">
sdrselfreftimeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">SDRAM Self-Refresh Timeout</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a058b004f229ee981ebbef2b370abd64c"></a>uint32_t</td>
<td class="fieldname">
fpgamgrhstimeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">FPGA manager handshake Timeout</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7d53692e43068268bba0cc9703bb5f1b"></a>uint32_t</td>
<td class="fieldname">
fpgahstimeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">FPGA handshake Timeout</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8e2376812b9ee5f290c5b29c69ed469a"></a>uint32_t</td>
<td class="fieldname">
etrstalltimeout: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ETR Stall Timeout</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac90a79f9db36323d63bb37db232204eb"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga49869b397f3b0700c1ca20f48d83967e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga25c3dabaf02251df240383aadf9e9c2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1a57e77cfb04330018364e7e075a98b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa280764f6ea5ccdcc81ce6c5b0bb8ae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga516c0b6038f0c950291a3b85c658a679"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga10b27c4870afca1da9949f89adecbda7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5248e84620ade527d4f99268e97fd0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9166bcbf36ce91af0979c6956d8f4575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO">ALT_RSTMGR_MISCSTAT_SDRSELFREFTMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa39e6d227da9aa671881c02d3ded8682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0ac9882d90948bbdb3a1e2aab8394c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga188ab795ebe5bba7783a7359cdf1ff7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b2153b6857b6355bd02e2ebb683abad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga29164ea9dbc486d4094ddfa19505f200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7a9682b7fca719f25ef2c00079c080f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72d7c76b2e3ed11fb840fece307ede8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga06717c16c6cdd05213ab3298bf26d603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO">ALT_RSTMGR_MISCSTAT_FPGAMGRHSTMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga321e026597132f4b81713d28285aaf6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAHSTMO_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">ALT_RSTMGR_MISCSTAT_FPGAHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f495feeaaad44459e935d50f23056d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAHSTMO_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">ALT_RSTMGR_MISCSTAT_FPGAHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a6116b07ac5da577fd238a7feae8793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAHSTMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">ALT_RSTMGR_MISCSTAT_FPGAHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5e78879f78901e4af384cc6a0363d524"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAHSTMO_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">ALT_RSTMGR_MISCSTAT_FPGAHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa28a7bd78e48e99b285889b6d7e536b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAHSTMO_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">ALT_RSTMGR_MISCSTAT_FPGAHSTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8f16af3f89c2c23aa5cbd708b152e7f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAHSTMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">ALT_RSTMGR_MISCSTAT_FPGAHSTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae4a69759fa203ad4f05a784a5166b109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAHSTMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">ALT_RSTMGR_MISCSTAT_FPGAHSTMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacf81cdfb73d2551674fc183dc285151d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_FPGAHSTMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_FPGAHSTMO">ALT_RSTMGR_MISCSTAT_FPGAHSTMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga635e1891cb40fbc64a2d752b7c4e37f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga43a2df1796998bfe8b5458df375e7b46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa7dfac32e4a174be87a3c6c80845bb9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2be0e62bd27ad2dd1b65c1a3c48834a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad5cfb55d9668f182e0c61423c9371c5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa21c778724b71a5cb072c393a3752dde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3354b38527a8844d713d2f6909bc982d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadd285cb28955cafdf1138f06f48acf95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_ETRSTALLTMO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#ALT_RSTMGR_MISCSTAT_ETRSTALLTMO">ALT_RSTMGR_MISCSTAT_ETRSTALLTMO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac4360b3882e5a84c27a3f28c6b03c9b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html">ALT_RSTMGR_MISCSTAT</a> register. </p>

</div>
</div>
<a class="anchor" id="gac7a779ce99e2df1b94bba5541f5e829d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_MISCSTAT_OFST&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html">ALT_RSTMGR_MISCSTAT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gadd6f6fd3f6093d1b47b0109f9e7934ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t__s">ALT_RSTMGR_MISCSTAT_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html#gadd6f6fd3f6093d1b47b0109f9e7934ae">ALT_RSTMGR_MISCSTAT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___m_i_s_c_s_t_a_t.html">ALT_RSTMGR_MISCSTAT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
