//Lab 5:
//Write a VHDL/Verilog program and simulate the following modules:
//b) 4 bit register with enable (structural)
//Due: 7/17 8:00 AM; lab report by 23:59 7/17
////////////////////////////////////////////////////////////////////////////////
//Author: Peter Dranishnikov    //Partner: NOT APPLICABLE
//"Veryhighhardwaredl"
//TODO determine type of register
//SISO SIPO PIPO PISO??? WHICH ONE???
//PIPO below for now


