// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv2d_conv2d,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3835,HLS_SYN_LUT=3926,HLS_VERSION=2022_2}" *)

module conv2d (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] x;
wire   [31:0] weight;
wire   [31:0] bias;
wire   [31:0] width;
wire   [31:0] height;
wire   [31:0] in_channels;
wire   [31:0] out_channels;
wire   [31:0] ksize;
wire   [31:0] y;
reg    y_ap_vld;
reg   [31:0] ksize_read_reg_538;
reg   [31:0] out_channels_read_reg_546;
reg   [31:0] in_channels_read_reg_551;
reg   [31:0] height_read_reg_556;
reg   [31:0] width_read_reg_563;
reg   [0:0] tmp_reg_577;
reg   [30:0] p_lshr_f_reg_582;
reg   [31:0] bias_read_reg_587;
wire   [63:0] zext_ln20_fu_242_p1;
wire    ap_CS_fsm_state2;
wire   [63:0] grp_fu_245_p2;
reg   [63:0] mul_ln20_reg_618;
wire    ap_CS_fsm_state3;
wire   [63:0] grp_fu_257_p2;
reg   [63:0] mul_ln20_2_reg_624;
wire   [31:0] grp_fu_190_p2;
reg   [31:0] mul_reg_630;
wire    ap_CS_fsm_state4;
wire  signed [32:0] sext_ln23_fu_322_p1;
reg  signed [32:0] sext_ln23_reg_655;
wire    ap_CS_fsm_state8;
wire  signed [32:0] height_cast_fu_326_p1;
reg  signed [32:0] height_cast_reg_661;
wire   [31:0] empty_fu_329_p1;
reg   [31:0] empty_reg_666;
wire   [95:0] grp_fu_269_p2;
reg   [95:0] mul_ln20_1_reg_671;
wire   [95:0] grp_fu_281_p2;
reg   [95:0] mul_ln20_3_reg_676;
wire   [0:0] icmp_ln27_1_fu_332_p2;
reg   [0:0] icmp_ln27_1_reg_681;
wire   [0:0] icmp_ln35_fu_337_p2;
reg   [0:0] icmp_ln35_reg_686;
wire   [30:0] select_ln25_fu_408_p3;
reg   [30:0] select_ln25_reg_694;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln23_fu_357_p2;
wire   [30:0] select_ln25_1_fu_416_p3;
reg   [30:0] select_ln25_1_reg_700;
wire   [32:0] sub_ln25_fu_451_p2;
reg   [32:0] sub_ln25_reg_706;
wire    ap_CS_fsm_state10;
wire   [31:0] trunc_ln25_fu_457_p1;
reg   [31:0] trunc_ln25_reg_711;
wire   [32:0] sub_ln38_fu_465_p2;
reg   [32:0] sub_ln38_reg_716;
wire   [31:0] trunc_ln38_fu_471_p1;
reg   [31:0] trunc_ln38_reg_721;
wire   [0:0] rev94_fu_481_p2;
reg   [0:0] rev94_reg_726;
wire   [31:0] grp_fu_186_p2;
reg   [31:0] sum_1_reg_734;
wire    ap_CS_fsm_state16;
wire    grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_start;
wire    grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_done;
wire    grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_idle;
wire    grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_ready;
wire   [31:0] grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_sum_2_out;
wire    grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_sum_2_out_ap_vld;
wire   [31:0] grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_din0;
wire   [31:0] grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_din1;
wire   [1:0] grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_opcode;
wire    grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_ce;
reg    grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_start_reg;
wire    ap_CS_fsm_state11;
reg   [30:0] w_fu_94;
wire   [30:0] add_ln27_fu_488_p2;
reg   [30:0] h_fu_98;
reg   [63:0] indvar_flatten42_fu_102;
wire   [63:0] select_ln25_2_fu_430_p3;
reg   [95:0] indvar_flatten67_fu_106;
wire   [95:0] add_ln23_fu_362_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state17;
reg   [31:0] grp_fu_186_p0;
reg   [31:0] grp_fu_186_p1;
wire   [31:0] grp_fu_190_p0;
wire   [31:0] grp_fu_190_p1;
wire   [31:0] grp_fu_245_p0;
wire   [31:0] grp_fu_245_p1;
wire   [31:0] grp_fu_257_p0;
wire   [31:0] grp_fu_257_p1;
wire   [31:0] grp_fu_269_p0;
wire   [63:0] grp_fu_269_p1;
wire   [31:0] grp_fu_281_p0;
wire   [63:0] grp_fu_281_p1;
wire   [31:0] p_neg_fu_287_p2;
wire   [30:0] p_lshr_fu_292_p4;
wire   [31:0] p_lshr_cast_fu_302_p1;
wire   [31:0] p_neg_t_fu_306_p2;
wire   [31:0] p_lshr_f_cast_fu_312_p1;
wire   [31:0] div_fu_315_p3;
wire   [31:0] zext_ln27_1_fu_348_p1;
wire   [0:0] icmp_ln25_fu_374_p2;
wire   [0:0] icmp_ln27_fu_352_p2;
wire   [30:0] select_ln23_fu_379_p3;
wire   [0:0] select_ln23_2_fu_395_p3;
wire   [30:0] select_ln23_1_fu_387_p3;
wire   [30:0] add_ln25_fu_402_p2;
wire   [63:0] add_ln25_1_fu_424_p2;
wire   [32:0] zext_ln25_fu_448_p1;
wire   [32:0] zext_ln27_fu_462_p1;
wire   [0:0] slt_fu_476_p2;
reg    grp_fu_186_ce;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire   [63:0] grp_fu_257_p00;
wire   [63:0] grp_fu_257_p10;
wire   [95:0] grp_fu_269_p00;
wire   [95:0] grp_fu_269_p10;
wire   [95:0] grp_fu_281_p00;
wire   [95:0] grp_fu_281_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_start_reg = 1'b0;
end

conv2d_conv2d_Pipeline_in_channels_kh_kw grp_conv2d_Pipeline_in_channels_kh_kw_fu_169(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_start),
    .ap_done(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_done),
    .ap_idle(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_idle),
    .ap_ready(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_ready),
    .sext_ln25(sub_ln25_reg_706),
    .sext_ln23_2(height_read_reg_556),
    .p_cast_mid2(trunc_ln25_reg_711),
    .mul_ln20_1(mul_ln20_1_reg_671),
    .mul_ln20(mul_ln20_reg_618),
    .cmp31_mid122(rev94_reg_726),
    .ksize(ksize_read_reg_538),
    .icmp_ln35_1(icmp_ln35_reg_686),
    .sext_ln38(sub_ln38_reg_716),
    .trunc_ln(trunc_ln38_reg_721),
    .sext_ln23_1(width_read_reg_563),
    .mul(mul_reg_630),
    .sum_2_out(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_sum_2_out),
    .sum_2_out_ap_vld(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_sum_2_out_ap_vld),
    .grp_fu_186_p_din0(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_din0),
    .grp_fu_186_p_din1(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_din1),
    .grp_fu_186_p_opcode(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_opcode),
    .grp_fu_186_p_dout0(grp_fu_186_p2),
    .grp_fu_186_p_ce(grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_ce)
);

conv2d_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .x(x),
    .weight(weight),
    .bias(bias),
    .width(width),
    .height(height),
    .in_channels(in_channels),
    .out_channels(out_channels),
    .ksize(ksize),
    .y(y),
    .y_ap_vld(y_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

conv2d_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_186_p0),
    .din1(grp_fu_186_p1),
    .ce(grp_fu_186_ce),
    .dout(grp_fu_186_p2)
);

conv2d_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_190_p0),
    .din1(grp_fu_190_p1),
    .ce(1'b1),
    .dout(grp_fu_190_p2)
);

conv2d_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_245_p0),
    .din1(grp_fu_245_p1),
    .ce(1'b1),
    .dout(grp_fu_245_p2)
);

conv2d_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_257_p0),
    .din1(grp_fu_257_p1),
    .ce(1'b1),
    .dout(grp_fu_257_p2)
);

conv2d_mul_32ns_64ns_96_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_32ns_64ns_96_5_1_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_269_p0),
    .din1(grp_fu_269_p1),
    .ce(1'b1),
    .dout(grp_fu_269_p2)
);

conv2d_mul_32ns_64ns_96_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_32ns_64ns_96_5_1_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_281_p0),
    .din1(grp_fu_281_p1),
    .ce(1'b1),
    .dout(grp_fu_281_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_ready == 1'b1)) begin
            grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_fu_98 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        h_fu_98 <= select_ln25_1_reg_700;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten42_fu_102 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln23_fu_357_p2 == 1'd0))) begin
        indvar_flatten42_fu_102 <= select_ln25_2_fu_430_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten67_fu_106 <= 96'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln23_fu_357_p2 == 1'd0))) begin
        indvar_flatten67_fu_106 <= add_ln23_fu_362_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        w_fu_94 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        w_fu_94 <= add_ln27_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bias_read_reg_587 <= bias;
        height_read_reg_556 <= height;
        in_channels_read_reg_551 <= in_channels;
        ksize_read_reg_538 <= ksize;
        out_channels_read_reg_546 <= out_channels;
        p_lshr_f_reg_582 <= {{ksize[31:1]}};
        tmp_reg_577 <= ksize[32'd31];
        width_read_reg_563 <= width;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        empty_reg_666 <= empty_fu_329_p1;
        height_cast_reg_661 <= height_cast_fu_326_p1;
        icmp_ln27_1_reg_681 <= icmp_ln27_1_fu_332_p2;
        icmp_ln35_reg_686 <= icmp_ln35_fu_337_p2;
        mul_ln20_1_reg_671 <= grp_fu_269_p2;
        mul_ln20_3_reg_676 <= grp_fu_281_p2;
        sext_ln23_reg_655 <= sext_ln23_fu_322_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln20_2_reg_624 <= grp_fu_257_p2;
        mul_ln20_reg_618 <= grp_fu_245_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mul_reg_630 <= grp_fu_190_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rev94_reg_726 <= rev94_fu_481_p2;
        sub_ln25_reg_706 <= sub_ln25_fu_451_p2;
        sub_ln38_reg_716 <= sub_ln38_fu_465_p2;
        trunc_ln25_reg_711 <= trunc_ln25_fu_457_p1;
        trunc_ln38_reg_721 <= trunc_ln38_fu_471_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln23_fu_357_p2 == 1'd0))) begin
        select_ln25_1_reg_700 <= select_ln25_1_fu_416_p3;
        select_ln25_reg_694 <= select_ln25_fu_408_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sum_1_reg_734 <= grp_fu_186_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln23_fu_357_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln23_fu_357_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_186_ce = grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_ce;
    end else begin
        grp_fu_186_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_186_p0 = grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_186_p0 = grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_sum_2_out;
    end else begin
        grp_fu_186_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_186_p1 = grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_grp_fu_186_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_186_p1 = empty_reg_666;
    end else begin
        grp_fu_186_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        y_ap_vld = 1'b1;
    end else begin
        y_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln23_fu_357_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_fu_362_p2 = (indvar_flatten67_fu_106 + 96'd1);

assign add_ln25_1_fu_424_p2 = (indvar_flatten42_fu_102 + 64'd1);

assign add_ln25_fu_402_p2 = (select_ln23_fu_379_p3 + 31'd1);

assign add_ln27_fu_488_p2 = (select_ln25_reg_694 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign div_fu_315_p3 = ((tmp_reg_577[0:0] == 1'b1) ? p_neg_t_fu_306_p2 : p_lshr_f_cast_fu_312_p1);

assign empty_fu_329_p1 = bias_read_reg_587;

assign grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_start = grp_conv2d_Pipeline_in_channels_kh_kw_fu_169_ap_start_reg;

assign grp_fu_190_p0 = x;

assign grp_fu_190_p1 = weight;

assign grp_fu_245_p0 = zext_ln20_fu_242_p1;

assign grp_fu_245_p1 = zext_ln20_fu_242_p1;

assign grp_fu_257_p0 = grp_fu_257_p00;

assign grp_fu_257_p00 = height_read_reg_556;

assign grp_fu_257_p1 = grp_fu_257_p10;

assign grp_fu_257_p10 = width_read_reg_563;

assign grp_fu_269_p0 = grp_fu_269_p00;

assign grp_fu_269_p00 = in_channels_read_reg_551;

assign grp_fu_269_p1 = grp_fu_269_p10;

assign grp_fu_269_p10 = mul_ln20_reg_618;

assign grp_fu_281_p0 = grp_fu_281_p00;

assign grp_fu_281_p00 = out_channels_read_reg_546;

assign grp_fu_281_p1 = grp_fu_281_p10;

assign grp_fu_281_p10 = mul_ln20_2_reg_624;

assign height_cast_fu_326_p1 = $signed(height_read_reg_556);

assign icmp_ln23_fu_357_p2 = ((indvar_flatten67_fu_106 == mul_ln20_3_reg_676) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_374_p2 = ((indvar_flatten42_fu_102 == mul_ln20_2_reg_624) ? 1'b1 : 1'b0);

assign icmp_ln27_1_fu_332_p2 = (($signed(width_read_reg_563) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_352_p2 = (($signed(zext_ln27_1_fu_348_p1) < $signed(width_read_reg_563)) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_337_p2 = ((ksize_read_reg_538 == 32'd0) ? 1'b1 : 1'b0);

assign p_lshr_cast_fu_302_p1 = p_lshr_fu_292_p4;

assign p_lshr_f_cast_fu_312_p1 = p_lshr_f_reg_582;

assign p_lshr_fu_292_p4 = {{p_neg_fu_287_p2[31:1]}};

assign p_neg_fu_287_p2 = (32'd0 - ksize_read_reg_538);

assign p_neg_t_fu_306_p2 = (32'd0 - p_lshr_cast_fu_302_p1);

assign rev94_fu_481_p2 = (slt_fu_476_p2 ^ 1'd1);

assign select_ln23_1_fu_387_p3 = ((icmp_ln25_fu_374_p2[0:0] == 1'b1) ? 31'd0 : w_fu_94);

assign select_ln23_2_fu_395_p3 = ((icmp_ln25_fu_374_p2[0:0] == 1'b1) ? icmp_ln27_1_reg_681 : icmp_ln27_fu_352_p2);

assign select_ln23_fu_379_p3 = ((icmp_ln25_fu_374_p2[0:0] == 1'b1) ? 31'd0 : h_fu_98);

assign select_ln25_1_fu_416_p3 = ((select_ln23_2_fu_395_p3[0:0] == 1'b1) ? select_ln23_fu_379_p3 : add_ln25_fu_402_p2);

assign select_ln25_2_fu_430_p3 = ((icmp_ln25_fu_374_p2[0:0] == 1'b1) ? 64'd1 : add_ln25_1_fu_424_p2);

assign select_ln25_fu_408_p3 = ((select_ln23_2_fu_395_p3[0:0] == 1'b1) ? select_ln23_1_fu_387_p3 : 31'd0);

assign sext_ln23_fu_322_p1 = $signed(div_fu_315_p3);

assign slt_fu_476_p2 = (($signed(sub_ln25_fu_451_p2) < $signed(height_cast_reg_661)) ? 1'b1 : 1'b0);

assign sub_ln25_fu_451_p2 = ($signed(zext_ln25_fu_448_p1) - $signed(sext_ln23_reg_655));

assign sub_ln38_fu_465_p2 = ($signed(zext_ln27_fu_462_p1) - $signed(sext_ln23_reg_655));

assign trunc_ln25_fu_457_p1 = sub_ln25_fu_451_p2[31:0];

assign trunc_ln38_fu_471_p1 = sub_ln38_fu_465_p2[31:0];

assign y = sum_1_reg_734;

assign zext_ln20_fu_242_p1 = ksize_read_reg_538;

assign zext_ln25_fu_448_p1 = select_ln25_1_reg_700;

assign zext_ln27_1_fu_348_p1 = w_fu_94;

assign zext_ln27_fu_462_p1 = select_ln25_reg_694;

endmodule //conv2d
