

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_505_3'
================================================================
* Date:           Thu Feb 13 17:37:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.158 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|       15|  16.665 ns|  49.995 ns|    5|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_505_3  |        3|       13|         2|          2|          1|  1 ~ 6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 5 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pair_areaEnlargement_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pair_areaEnlargement"   --->   Operation 6 'read' 'pair_areaEnlargement_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i_4"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body104"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i3 %i_4" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.49ns)   --->   "%icmp_ln505 = icmp_eq  i3 %i, i3 6" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 11 'icmp' 'icmp_ln505' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 6, i64 3"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.57ns)   --->   "%add_ln505 = add i3 %i, i3 1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 13 'add' 'add_ln505' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln505 = br i1 %icmp_ln505, void %for.body104.split, void %for.body104.for.end140_crit_edge.exitStub" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 14 'br' 'br_ln505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_4_cast = zext i3 %i" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 15 'zext' 'i_4_cast' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%curNode_child_addr = getelementptr i32 %curNode_child, i64 0, i64 %i_4_cast" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 16 'getelementptr' 'curNode_child_addr' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%pair_index = load i3 %curNode_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 17 'load' 'pair_index' <Predicate = (!icmp_ln505)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln505 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 18 'specloopname' 'specloopname_ln505' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.69ns)   --->   "%pair_index = load i3 %curNode_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 19 'load' 'pair_index' <Predicate = (!icmp_ln505)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln506 = icmp_eq  i32 %pair_index, i32 4294967295" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 20 'icmp' 'icmp_ln506' <Predicate = (!icmp_ln505)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %icmp_ln506, void %for.inc137, void %for.body104.for.end140_crit_edge.exitStub" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 21 'br' 'br_ln506' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%array_size_load = load i32 %array_size" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 22 'load' 'array_size_load' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%add_ln515 = add i32 %array_size_load, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 23 'add' 'add_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln515 = store i32 %add_ln515, i32 %array_size" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 24 'store' 'store_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i32 %array_size_load" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 25 'zext' 'zext_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%AreaEnlargementArray_index_addr = getelementptr i32 %AreaEnlargementArray_index, i64 0, i64 %zext_ln515" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 26 'getelementptr' 'AreaEnlargementArray_index_addr' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%AreaEnlargementArray_areaEnlargement_addr = getelementptr i32 %AreaEnlargementArray_areaEnlargement, i64 0, i64 %zext_ln515" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 27 'getelementptr' 'AreaEnlargementArray_areaEnlargement_addr' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.60ns)   --->   "%store_ln515 = store i32 %pair_index, i7 %AreaEnlargementArray_index_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 28 'store' 'store_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 29 [1/1] (0.60ns)   --->   "%store_ln515 = store i32 %pair_areaEnlargement_read, i7 %AreaEnlargementArray_areaEnlargement_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 29 'store' 'store_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln505 = store i3 %add_ln505, i3 %i_4" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 30 'store' 'store_ln505' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln505 = br void %for.body104" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 31 'br' 'br_ln505' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln506) | (icmp_ln505)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pair_areaEnlargement]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curNode_child]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_size]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ AreaEnlargementArray_index]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AreaEnlargementArray_areaEnlargement]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                                       (alloca           ) [ 011]
pair_areaEnlargement_read                 (read             ) [ 001]
store_ln0                                 (store            ) [ 000]
br_ln0                                    (br               ) [ 000]
i                                         (load             ) [ 000]
specpipeline_ln0                          (specpipeline     ) [ 000]
icmp_ln505                                (icmp             ) [ 011]
empty                                     (speclooptripcount) [ 000]
add_ln505                                 (add              ) [ 001]
br_ln505                                  (br               ) [ 000]
i_4_cast                                  (zext             ) [ 000]
curNode_child_addr                        (getelementptr    ) [ 001]
specloopname_ln505                        (specloopname     ) [ 000]
pair_index                                (load             ) [ 000]
icmp_ln506                                (icmp             ) [ 001]
br_ln506                                  (br               ) [ 000]
array_size_load                           (load             ) [ 000]
add_ln515                                 (add              ) [ 000]
store_ln515                               (store            ) [ 000]
zext_ln515                                (zext             ) [ 000]
AreaEnlargementArray_index_addr           (getelementptr    ) [ 000]
AreaEnlargementArray_areaEnlargement_addr (getelementptr    ) [ 000]
store_ln515                               (store            ) [ 000]
store_ln515                               (store            ) [ 000]
store_ln505                               (store            ) [ 000]
br_ln505                                  (br               ) [ 000]
ret_ln0                                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pair_areaEnlargement">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pair_areaEnlargement"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="curNode_child">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curNode_child"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="array_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AreaEnlargementArray_index">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AreaEnlargementArray_index"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AreaEnlargementArray_areaEnlargement">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AreaEnlargementArray_areaEnlargement"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_4_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="pair_areaEnlargement_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pair_areaEnlargement_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="curNode_child_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="curNode_child_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="3" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pair_index/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="AreaEnlargementArray_index_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="32" slack="0"/>
<pin id="69" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AreaEnlargementArray_index_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="AreaEnlargementArray_areaEnlargement_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AreaEnlargementArray_areaEnlargement_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln515_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln515_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln505_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln505/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln505_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln505/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_4_cast_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln506_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln506/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="array_size_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_size_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln515_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln515_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln515_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln505_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="1"/>
<pin id="147" dir="0" index="1" bw="3" slack="1"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln505/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_4_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="pair_areaEnlargement_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pair_areaEnlargement_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="icmp_ln505_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln505 "/>
</bind>
</comp>

<comp id="165" class="1005" name="add_ln505_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="1"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln505 "/>
</bind>
</comp>

<comp id="170" class="1005" name="curNode_child_addr_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="1"/>
<pin id="172" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="curNode_child_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="36" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="59" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="65" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="72" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="97" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="121"><net_src comp="59" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="123" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="152"><net_src comp="42" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="159"><net_src comp="46" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="164"><net_src comp="100" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="106" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="173"><net_src comp="52" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="59" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_size | {2 }
	Port: AreaEnlargementArray_index | {2 }
	Port: AreaEnlargementArray_areaEnlargement | {2 }
 - Input state : 
	Port: memory_manager_Pipeline_VITIS_LOOP_505_3 : pair_areaEnlargement | {1 }
	Port: memory_manager_Pipeline_VITIS_LOOP_505_3 : curNode_child | {1 2 }
	Port: memory_manager_Pipeline_VITIS_LOOP_505_3 : array_size | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln505 : 2
		add_ln505 : 2
		br_ln505 : 3
		i_4_cast : 2
		curNode_child_addr : 3
		pair_index : 4
	State 2
		icmp_ln506 : 1
		br_ln506 : 2
		add_ln515 : 1
		store_ln515 : 2
		zext_ln515 : 1
		AreaEnlargementArray_index_addr : 2
		AreaEnlargementArray_areaEnlargement_addr : 2
		store_ln515 : 3
		store_ln515 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |           add_ln505_fu_106           |    0    |    10   |
|          |           add_ln515_fu_127           |    0    |    39   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln505_fu_100          |    0    |    8    |
|          |           icmp_ln506_fu_117          |    0    |    20   |
|----------|--------------------------------------|---------|---------|
|   read   | pair_areaEnlargement_read_read_fu_46 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |            i_4_cast_fu_112           |    0    |    0    |
|          |           zext_ln515_fu_139          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    77   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add_ln505_reg_165        |    3   |
|    curNode_child_addr_reg_170   |    3   |
|           i_4_reg_149           |    3   |
|        icmp_ln505_reg_161       |    1   |
|pair_areaEnlargement_read_reg_156|   32   |
+---------------------------------+--------+
|              Total              |   42   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   42   |   86   |
+-----------+--------+--------+--------+
