{"Source Block": ["oh/elink/hdl/elink.v@307:317@HdlIdDef", "   wire\t\t\tmi_en;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_we;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n   wire\t\t\ttxlclk_out;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_p;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_s;\t\t// From eclock of eclock.v\n   // End of automatics\n \n   \n   /***********************************************************/\n   /*AXI MASTER                                               */\n"], "Clone Blocks": [["oh/elink/hdl/elink.v@306:316", "   wire [31:0]\t\tmi_din;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_en;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_we;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n   wire\t\t\ttxlclk_out;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_p;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_s;\t\t// From eclock of eclock.v\n   // End of automatics\n \n   \n   /***********************************************************/\n"]], "Diff Content": {"Delete": [[312, "   wire\t\t\ttxlclk_s;\t\t// From eclock of eclock.v\n"]], "Add": [[312, "   wire\t\t\ttx_lclk;\t\t// From eclock of eclock.v\n"], [312, "   wire\t\t\ttx_lclk_out;\t\t// From eclock of eclock.v\n"], [312, "   wire\t\t\ttx_lclk_par;\t\t// From eclock of eclock.v\n"]]}}